// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "top_level")
  (DATE "11/02/2025 17:58:16")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE OV7670_XCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1906:1906:1906) (1895:1895:1895))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE OV7670_SIOC\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (714:714:714) (741:741:741))
        (IOPATH i o (2851:2851:2851) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3360:3360:3360) (3407:3407:3407))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4044:4044:4044) (3958:3958:3958))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6250:6250:6250) (6264:6264:6264))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4100:4100:4100) (4178:4178:4178))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3517:3517:3517) (3683:3683:3683))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6824:6824:6824) (6649:6649:6649))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6309:6309:6309) (6334:6334:6334))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3757:3757:3757) (3816:3816:3816))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3118:3118:3118) (3251:3251:3251))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6929:6929:6929) (6801:6801:6801))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (8334:8334:8334) (8317:8317:8317))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3577:3577:3577) (3684:3684:3684))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (8017:8017:8017) (8116:8116:8116))
        (IOPATH i o (2791:2791:2791) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4886:4886:4886) (5030:5030:5030))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (8316:8316:8316) (8297:8297:8297))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3558:3558:3558) (3664:3664:3664))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (7670:7670:7670) (7742:7742:7742))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4881:4881:4881) (5025:5025:5025))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6568:6568:6568) (6450:6450:6450))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5817:5817:5817) (5691:5691:5691))
        (IOPATH i o (2831:2831:2831) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4156:4156:4156) (4232:4232:4232))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3448:3448:3448) (3509:3509:3509))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6553:6553:6553) (6432:6432:6432))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5448:5448:5448) (5284:5284:5284))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4156:4156:4156) (4232:4232:4232))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3728:3728:3728) (3772:3772:3772))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4743:4743:4743) (4760:4760:4760))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1902:1902:1902) (1890:1890:1890))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3181:3181:3181) (3071:3071:3071))
        (IOPATH i o (2806:2806:2806) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3499:3499:3499) (3579:3579:3579))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3013:3013:3013) (3090:3090:3090))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2707:2707:2707) (2692:2692:2692))
        (IOPATH i o (4220:4220:4220) (4282:4282:4282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3041:3041:3041) (3160:3160:3160))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1672:1672:1672) (1694:1694:1694))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3524:3524:3524) (3403:3403:3403))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3937:3937:3937) (3960:3960:3960))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2316:2316:2316) (2261:2261:2261))
        (IOPATH i o (2745:2745:2745) (2773:2773:2773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1246:1246:1246) (1225:1225:1225))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1149:1149:1149) (1084:1084:1084))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1174:1174:1174) (1095:1095:1095))
        (IOPATH i o (2855:2855:2855) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (943:943:943) (913:913:913))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1203:1203:1203) (1176:1176:1176))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1260:1260:1260) (1225:1225:1225))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (794:794:794) (861:861:861))
        (IOPATH i o (4211:4211:4211) (4140:4140:4140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1219:1219:1219) (1191:1191:1191))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1396:1396:1396) (1326:1326:1326))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1150:1150:1150) (1089:1089:1089))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1113:1113:1113) (1051:1051:1051))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1158:1158:1158) (1086:1086:1086))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1120:1120:1120) (1058:1058:1058))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (890:890:890) (927:927:927))
        (IOPATH i o (2870:2870:2870) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1385:1385:1385) (1295:1295:1295))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1826:1826:1826) (1754:1754:1754))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1895:1895:1895) (1877:1877:1877))
        (IOPATH i o (4885:4885:4885) (4468:4468:4468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1575:1575:1575) (1549:1549:1549))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1116:1116:1116) (1141:1141:1141))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1354:1354:1354) (1356:1356:1356))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1320:1320:1320) (1323:1323:1323))
        (IOPATH i o (2676:2676:2676) (2781:2781:2781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE OV7670_SIOD\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1267:1267:1267) (1269:1269:1269))
        (PORT oe (643:643:643) (622:622:622))
        (IOPATH i o (2861:2861:2861) (2756:2756:2756))
        (IOPATH oe o (2883:2883:2883) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (694:694:694) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE U0\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE U0\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[0\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datad (914:914:914) (998:998:998))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (526:526:526))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (503:503:503))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (450:450:450) (468:468:468))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (505:505:505))
        (PORT datab (483:483:483) (509:509:509))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (504:504:504))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (450:450:450) (468:468:468))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (503:503:503))
        (PORT datab (484:484:484) (510:510:510))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (504:504:504))
        (PORT datab (484:484:484) (510:510:510))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (606:606:606))
        (PORT datab (530:530:530) (582:582:582))
        (PORT datac (466:466:466) (534:534:534))
        (PORT datad (483:483:483) (535:535:535))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[0\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datad (738:738:738) (742:742:742))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (386:386:386))
        (PORT datab (292:292:292) (379:379:379))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[3\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[8\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[9\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (385:385:385))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[10\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (376:376:376))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[11\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[12\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[13\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[14\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (379:379:379))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[15\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (385:385:385))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[16\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[17\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[18\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[19\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[20\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[21\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[22\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (381:381:381))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (PORT datab (291:291:291) (377:377:377))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (261:261:261) (338:338:338))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (381:381:381))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (202:202:202) (232:232:232))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (293:293:293) (381:381:381))
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (721:721:721))
        (PORT datab (294:294:294) (382:382:382))
        (PORT datac (479:479:479) (531:531:531))
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[22\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[22\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (294:294:294) (382:382:382))
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[22\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (383:383:383))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[22\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (742:742:742))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_done\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (391:391:391) (398:398:398))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_done)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|taken)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2162:2162:2162))
        (PORT asdata (628:628:628) (665:665:665))
        (PORT sclr (903:903:903) (1034:1034:1034))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1087:1087:1087))
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5319:5319:5319) (5074:5074:5074))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (436:436:436))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5319:5319:5319) (5074:5074:5074))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (414:414:414))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5319:5319:5319) (5074:5074:5074))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (458:458:458))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5319:5319:5319) (5074:5074:5074))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5319:5319:5319) (5074:5074:5074))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (577:577:577))
        (PORT datab (354:354:354) (462:462:462))
        (PORT datac (285:285:285) (371:371:371))
        (PORT datad (318:318:318) (397:397:397))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (402:402:402))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5319:5319:5319) (5074:5074:5074))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (458:458:458))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5319:5319:5319) (5074:5074:5074))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (346:346:346) (448:448:448))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5319:5319:5319) (5074:5074:5074))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (355:355:355) (457:457:457))
        (PORT datac (320:320:320) (424:424:424))
        (PORT datad (287:287:287) (365:365:365))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1111111111111111)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (286:286:286) (371:371:371))
        (PORT datad (1057:1057:1057) (1089:1089:1089))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (318:318:318) (411:411:411))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (504:504:504))
        (PORT datab (483:483:483) (510:510:510))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (PORT datab (534:534:534) (587:587:587))
        (PORT datac (674:674:674) (708:708:708))
        (PORT datad (462:462:462) (516:516:516))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (317:317:317))
        (PORT datab (260:260:260) (305:305:305))
        (PORT datac (235:235:235) (270:270:270))
        (PORT datad (318:318:318) (410:410:410))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (402:402:402))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (505:505:505))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datad (449:449:449) (468:468:468))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (605:605:605))
        (PORT datab (739:739:739) (779:779:779))
        (PORT datac (708:708:708) (733:733:733))
        (PORT datad (483:483:483) (537:537:537))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (321:321:321))
        (PORT datab (258:258:258) (302:302:302))
        (PORT datac (236:236:236) (272:272:272))
        (PORT datad (317:317:317) (410:410:410))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (460:460:460))
        (PORT datab (451:451:451) (456:456:456))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (PORT datab (530:530:530) (581:581:581))
        (PORT datac (708:708:708) (732:732:732))
        (PORT datad (459:459:459) (512:512:512))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (290:290:290))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (285:285:285) (370:370:370))
        (PORT datad (1056:1056:1056) (1089:1089:1089))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (459:459:459))
        (PORT datab (253:253:253) (296:296:296))
        (PORT datac (225:225:225) (272:272:272))
        (PORT datad (231:231:231) (267:267:267))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1514:1514:1514) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (268:268:268) (360:360:360))
        (PORT datad (914:914:914) (997:997:997))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1514:1514:1514) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (271:271:271) (360:360:360))
        (PORT datad (912:912:912) (996:996:996))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1514:1514:1514) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~31)
    (DELAY
      (ABSOLUTE
        (PORT datac (270:270:270) (358:358:358))
        (PORT datad (912:912:912) (996:996:996))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1514:1514:1514) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datad (912:912:912) (995:995:995))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1514:1514:1514) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (336:336:336))
        (PORT datad (913:913:913) (997:997:997))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1514:1514:1514) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (675:675:675) (707:707:707))
        (PORT datad (1204:1204:1204) (1252:1252:1252))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datad (1204:1204:1204) (1253:1253:1253))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datad (1203:1203:1203) (1252:1252:1252))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (384:384:384))
        (PORT datad (1206:1206:1206) (1255:1255:1255))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (375:375:375))
        (PORT datad (1203:1203:1203) (1252:1252:1252))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (385:385:385))
        (PORT datad (1206:1206:1206) (1254:1254:1254))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (383:383:383))
        (PORT datad (1206:1206:1206) (1254:1254:1254))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datad (1204:1204:1204) (1252:1252:1252))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datad (1205:1205:1205) (1253:1253:1253))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datad (1204:1204:1204) (1253:1253:1253))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (1204:1204:1204) (1253:1253:1253))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (374:374:374))
        (PORT datad (1206:1206:1206) (1255:1255:1255))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (371:371:371))
        (PORT datad (1205:1205:1205) (1254:1254:1254))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (374:374:374))
        (PORT datad (1204:1204:1204) (1252:1252:1252))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (393:393:393))
        (PORT datad (1205:1205:1205) (1254:1254:1254))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1776:1776:1776) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (1078:1078:1078) (1128:1128:1128))
        (PORT datad (748:748:748) (777:777:777))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1477:1477:1477) (1457:1457:1457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (1079:1079:1079) (1128:1128:1128))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1477:1477:1477) (1457:1457:1457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (1079:1079:1079) (1129:1129:1129))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1477:1477:1477) (1457:1457:1457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datac (1077:1077:1077) (1126:1126:1126))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1477:1477:1477) (1457:1457:1457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (1079:1079:1079) (1129:1129:1129))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1477:1477:1477) (1457:1457:1457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datac (1079:1079:1079) (1129:1129:1129))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1477:1477:1477) (1457:1457:1457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (1051:1051:1051))
        (PORT datad (456:456:456) (506:506:506))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1514:1514:1514) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (336:336:336))
        (PORT datad (913:913:913) (997:997:997))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1514:1514:1514) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (385:385:385))
        (PORT datad (912:912:912) (996:996:996))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1514:1514:1514) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (423:423:423))
        (PORT datad (914:914:914) (998:998:998))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1514:1514:1514) (1496:1496:1496))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Equal4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (224:224:224) (271:271:271))
        (PORT datad (232:232:232) (269:269:269))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[31\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (883:883:883))
        (PORT datab (252:252:252) (295:295:295))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~48)
    (DELAY
      (ABSOLUTE
        (PORT datac (317:317:317) (420:420:420))
        (PORT datad (318:318:318) (411:411:411))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (825:825:825))
        (PORT datab (548:548:548) (601:601:601))
        (PORT datac (533:533:533) (598:598:598))
        (PORT datad (433:433:433) (441:441:441))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (297:297:297))
        (PORT datab (510:510:510) (580:580:580))
        (PORT datac (765:765:765) (808:808:808))
        (PORT datad (524:524:524) (590:590:590))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1011001000001110)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (294:294:294))
        (PORT datab (511:511:511) (581:581:581))
        (PORT datac (763:763:763) (806:806:806))
        (PORT datad (526:526:526) (592:592:592))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1011000100001100)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (304:304:304))
        (PORT datab (348:348:348) (456:456:456))
        (PORT datac (285:285:285) (371:371:371))
        (PORT datad (317:317:317) (396:396:396))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (697:697:697))
        (PORT datab (1180:1180:1180) (1233:1233:1233))
        (PORT datac (1127:1127:1127) (1188:1188:1188))
        (PORT datad (1145:1145:1145) (1201:1201:1201))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1011000010000100)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (580:580:580))
        (PORT datab (353:353:353) (462:462:462))
        (PORT datac (320:320:320) (423:423:423))
        (PORT datad (321:321:321) (414:414:414))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~58)
    (DELAY
      (ABSOLUTE
        (PORT datac (731:731:731) (768:768:768))
        (PORT datad (749:749:749) (782:782:782))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (723:723:723))
        (PORT datab (846:846:846) (930:930:930))
        (PORT datac (269:269:269) (326:326:326))
        (PORT datad (795:795:795) (848:848:848))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1000110101001111)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (912:912:912))
        (PORT datab (1327:1327:1327) (1360:1360:1360))
        (PORT datac (661:661:661) (690:690:690))
        (PORT datad (1285:1285:1285) (1310:1310:1310))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (657:657:657) (689:689:689))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (1084:1084:1084) (1130:1130:1130))
        (PORT datac (1110:1110:1110) (1158:1158:1158))
        (PORT datad (858:858:858) (919:919:919))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (969:969:969))
        (PORT datab (261:261:261) (306:306:306))
        (PORT datad (1231:1231:1231) (1186:1186:1186))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1010001000000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (797:797:797) (839:839:839))
        (PORT datac (739:739:739) (781:781:781))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1188:1188:1188))
        (PORT datab (990:990:990) (970:970:970))
        (PORT datac (999:999:999) (973:973:973))
        (PORT datad (1090:1090:1090) (1138:1138:1138))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1000111000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (508:508:508) (577:577:577))
        (PORT datac (531:531:531) (596:596:596))
        (PORT datad (523:523:523) (589:589:589))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (685:685:685))
        (PORT datab (354:354:354) (463:463:463))
        (PORT datac (321:321:321) (425:425:425))
        (PORT datad (323:323:323) (416:416:416))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (1022:1022:1022))
        (PORT datab (777:777:777) (788:788:788))
        (PORT datac (1413:1413:1413) (1451:1451:1451))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1000110000000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (553:553:553))
        (PORT datac (474:474:474) (521:521:521))
        (PORT datad (499:499:499) (555:555:555))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (345:345:345))
        (PORT datab (797:797:797) (840:840:840))
        (PORT datac (741:741:741) (784:784:784))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (799:799:799))
        (PORT datab (572:572:572) (634:634:634))
        (PORT datac (534:534:534) (599:599:599))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1000111100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (561:561:561))
        (PORT datab (524:524:524) (570:570:570))
        (PORT datac (1016:1016:1016) (1044:1044:1044))
        (PORT datad (988:988:988) (1020:1020:1020))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (495:495:495))
        (PORT datab (800:800:800) (842:842:842))
        (PORT datac (531:531:531) (596:596:596))
        (PORT datad (499:499:499) (555:555:555))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1255:1255:1255))
        (PORT datab (1166:1166:1166) (1231:1231:1231))
        (PORT datac (1141:1141:1141) (1191:1191:1191))
        (PORT datad (962:962:962) (957:957:957))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1011001110000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (700:700:700))
        (PORT datab (1182:1182:1182) (1236:1236:1236))
        (PORT datac (1129:1129:1129) (1191:1191:1191))
        (PORT datad (1146:1146:1146) (1202:1202:1202))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1011100000001010)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (770:770:770))
        (PORT datac (669:669:669) (691:691:691))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (580:580:580))
        (PORT datab (353:353:353) (462:462:462))
        (PORT datac (320:320:320) (424:424:424))
        (PORT datad (322:322:322) (415:415:415))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (970:970:970))
        (PORT datac (751:751:751) (770:770:770))
        (PORT datad (230:230:230) (266:266:266))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1001011000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (340:340:340))
        (PORT datab (271:271:271) (310:310:310))
        (PORT datac (533:533:533) (599:599:599))
        (PORT datad (431:431:431) (438:438:438))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1001000000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (969:969:969))
        (PORT datac (747:747:747) (767:767:767))
        (PORT datad (228:228:228) (264:264:264))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1001000100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1257:1257:1257))
        (PORT datab (1169:1169:1169) (1234:1234:1234))
        (PORT datac (1144:1144:1144) (1194:1194:1194))
        (PORT datad (963:963:963) (957:957:957))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1001101000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (404:404:404))
        (PORT datab (827:827:827) (871:871:871))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (449:449:449) (499:499:499))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (368:368:368) (372:372:372))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (759:759:759))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (1026:1026:1026))
        (PORT datab (1452:1452:1452) (1493:1493:1493))
        (PORT datac (1014:1014:1014) (1008:1008:1008))
        (PORT datad (1008:1008:1008) (995:995:995))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101001000010111)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (645:645:645))
        (PORT datac (251:251:251) (299:299:299))
        (PORT datad (470:470:470) (516:516:516))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1194:1194:1194))
        (PORT datab (1000:1000:1000) (988:988:988))
        (PORT datac (1059:1059:1059) (1098:1098:1098))
        (PORT datad (1095:1095:1095) (1143:1143:1143))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0110101101001010)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~74)
    (DELAY
      (ABSOLUTE
        (PORT datac (732:732:732) (770:770:770))
        (PORT datad (752:752:752) (784:784:784))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (876:876:876))
        (PORT datab (852:852:852) (936:936:936))
        (PORT datac (659:659:659) (665:665:665))
        (PORT datad (285:285:285) (331:331:331))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101010001000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1192:1192:1192))
        (PORT datab (988:988:988) (968:968:968))
        (PORT datac (997:997:997) (970:970:970))
        (PORT datad (1093:1093:1093) (1142:1142:1142))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101000100001100)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1064:1064:1064))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (469:469:469) (528:528:528))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1187:1187:1187))
        (PORT datab (998:998:998) (986:986:986))
        (PORT datac (1058:1058:1058) (1097:1097:1097))
        (PORT datad (1089:1089:1089) (1137:1137:1137))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0111010000010000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1252:1252:1252))
        (PORT datac (1124:1124:1124) (1184:1184:1184))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (467:467:467))
        (PORT datab (1142:1142:1142) (1193:1193:1193))
        (PORT datac (854:854:854) (926:926:926))
        (PORT datad (1233:1233:1233) (1188:1188:1188))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0100000000010000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (467:467:467))
        (PORT datab (1144:1144:1144) (1195:1195:1195))
        (PORT datac (853:853:853) (925:925:925))
        (PORT datad (1232:1232:1232) (1188:1188:1188))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101000000110100)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (881:881:881))
        (PORT datab (846:846:846) (930:930:930))
        (PORT datac (654:654:654) (659:659:659))
        (PORT datad (283:283:283) (328:328:328))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101100000011110)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (571:571:571))
        (PORT datab (464:464:464) (529:529:529))
        (PORT datac (678:678:678) (712:712:712))
        (PORT datad (767:767:767) (817:817:817))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (1032:1032:1032))
        (PORT datab (1455:1455:1455) (1496:1496:1496))
        (PORT datac (1018:1018:1018) (1013:1013:1013))
        (PORT datad (1003:1003:1003) (990:990:990))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0100111101000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (1030:1030:1030))
        (PORT datab (1454:1454:1454) (1495:1495:1495))
        (PORT datac (1017:1017:1017) (1011:1011:1011))
        (PORT datad (1005:1005:1005) (991:991:991))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101001100101001)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (694:694:694))
        (PORT datab (1177:1177:1177) (1230:1230:1230))
        (PORT datac (1124:1124:1124) (1185:1185:1185))
        (PORT datad (1143:1143:1143) (1199:1199:1199))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0100110101000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (732:732:732))
        (PORT datab (851:851:851) (936:936:936))
        (PORT datac (264:264:264) (319:319:319))
        (PORT datad (789:789:789) (841:841:841))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0100111000100000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (413:413:413))
        (PORT datab (325:325:325) (418:418:418))
        (PORT datac (815:815:815) (865:865:865))
        (PORT datad (1024:1024:1024) (1051:1051:1051))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (968:968:968))
        (PORT datab (260:260:260) (304:304:304))
        (PORT datad (1229:1229:1229) (1184:1184:1184))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0111000100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (729:729:729))
        (PORT datab (850:850:850) (934:934:934))
        (PORT datac (266:266:266) (321:321:321))
        (PORT datad (791:791:791) (843:843:843))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0110100100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (794:794:794))
        (PORT datab (850:850:850) (902:902:902))
        (PORT datac (823:823:823) (874:874:874))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (438:438:438))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (895:895:895) (865:865:865))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (671:671:671) (672:672:672))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (366:366:366))
        (PORT datab (849:849:849) (933:933:933))
        (PORT datac (657:657:657) (663:663:663))
        (PORT datad (791:791:791) (844:844:844))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011001100001011)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1252:1252:1252))
        (PORT datab (1161:1161:1161) (1225:1225:1225))
        (PORT datac (1137:1137:1137) (1186:1186:1186))
        (PORT datad (961:961:961) (955:955:955))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011001010100100)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (767:767:767))
        (PORT datab (1040:1040:1040) (1077:1077:1077))
        (PORT datac (456:456:456) (518:518:518))
        (PORT datad (699:699:699) (735:735:735))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (862:862:862))
        (PORT datad (375:375:375) (367:367:367))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (685:685:685))
        (PORT datab (1141:1141:1141) (1192:1192:1192))
        (PORT datac (1046:1046:1046) (1090:1090:1090))
        (PORT datad (854:854:854) (914:914:914))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011011100011101)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (876:876:876))
        (PORT datab (668:668:668) (703:703:703))
        (PORT datac (664:664:664) (692:692:692))
        (PORT datad (653:653:653) (685:685:685))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (344:344:344))
        (PORT datab (474:474:474) (478:478:478))
        (PORT datac (534:534:534) (600:600:600))
        (PORT datad (400:400:400) (406:406:406))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0010001010010001)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1251:1251:1251))
        (PORT datab (1160:1160:1160) (1224:1224:1224))
        (PORT datac (1135:1135:1135) (1185:1185:1185))
        (PORT datad (961:961:961) (955:955:955))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011010100001011)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (800:800:800))
        (PORT datab (573:573:573) (636:636:636))
        (PORT datac (534:534:534) (599:599:599))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0010000100000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1065:1065:1065))
        (PORT datab (718:718:718) (757:757:757))
        (PORT datac (692:692:692) (730:730:730))
        (PORT datad (1016:1016:1016) (1033:1033:1033))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (464:464:464))
        (PORT datab (798:798:798) (841:841:841))
        (PORT datac (742:742:742) (784:784:784))
        (PORT datad (435:435:435) (443:443:443))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011100001110001)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1195:1195:1195))
        (PORT datab (1430:1430:1430) (1450:1450:1450))
        (PORT datac (967:967:967) (939:939:939))
        (PORT datad (1096:1096:1096) (1144:1144:1144))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011110001111000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (369:369:369))
        (PORT datab (847:847:847) (930:930:930))
        (PORT datac (655:655:655) (660:660:660))
        (PORT datad (794:794:794) (847:847:847))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0010100100000111)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (901:901:901))
        (PORT datab (797:797:797) (854:854:854))
        (PORT datac (1023:1023:1023) (1053:1053:1053))
        (PORT datad (833:833:833) (891:891:891))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (371:371:371))
        (PORT datab (846:846:846) (929:929:929))
        (PORT datac (653:653:653) (659:659:659))
        (PORT datad (796:796:796) (849:849:849))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011100100101010)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1157:1157:1157))
        (PORT datab (1175:1175:1175) (1228:1228:1228))
        (PORT datac (234:234:234) (270:270:270))
        (PORT datad (812:812:812) (862:862:862))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011101000000100)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1411:1411:1411))
        (PORT datab (848:848:848) (898:898:898))
        (PORT datac (788:788:788) (849:849:849))
        (PORT datad (981:981:981) (1012:1012:1012))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1255:1255:1255))
        (PORT datab (1165:1165:1165) (1229:1229:1229))
        (PORT datac (1140:1140:1140) (1190:1190:1190))
        (PORT datad (962:962:962) (956:956:956))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011110111000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (817:817:817))
        (PORT datab (1142:1142:1142) (1192:1192:1192))
        (PORT datac (854:854:854) (926:926:926))
        (PORT datad (416:416:416) (419:419:419))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011111000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (455:455:455) (505:505:505))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (437:437:437))
        (PORT datac (616:616:616) (604:604:604))
        (PORT datad (662:662:662) (640:640:640))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (962:962:962))
        (PORT datab (749:749:749) (750:750:750))
        (PORT datac (589:589:589) (575:575:575))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (496:496:496))
        (PORT datab (548:548:548) (602:602:602))
        (PORT datac (236:236:236) (273:273:273))
        (PORT datad (253:253:253) (276:276:276))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0000010000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1189:1189:1189))
        (PORT datab (999:999:999) (986:986:986))
        (PORT datac (1058:1058:1058) (1097:1097:1097))
        (PORT datad (1091:1091:1091) (1138:1138:1138))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0000111101001011)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1191:1191:1191))
        (PORT datab (1000:1000:1000) (987:987:987))
        (PORT datac (1059:1059:1059) (1098:1098:1098))
        (PORT datad (1093:1093:1093) (1141:1141:1141))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0000111001100001)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (401:401:401))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (716:716:716) (767:767:767))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1007:1007:1007))
        (PORT datab (268:268:268) (306:306:306))
        (PORT datac (1142:1142:1142) (1192:1192:1192))
        (PORT datad (811:811:811) (862:862:862))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0000110000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (907:907:907))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (784:784:784) (829:829:829))
        (PORT datad (1052:1052:1052) (1079:1079:1079))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (927:927:927))
        (PORT datab (404:404:404) (420:420:420))
        (PORT datac (274:274:274) (367:367:367))
        (PORT datad (1021:1021:1021) (1047:1047:1047))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (727:727:727))
        (PORT datab (849:849:849) (933:933:933))
        (PORT datac (789:789:789) (835:835:835))
        (PORT datad (284:284:284) (329:329:329))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0000001100001010)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1081:1081:1081))
        (PORT datab (1073:1073:1073) (1092:1092:1092))
        (PORT datac (813:813:813) (862:862:862))
        (PORT datad (775:775:775) (827:827:827))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (562:562:562))
        (PORT datab (854:854:854) (906:906:906))
        (PORT datac (429:429:429) (493:493:493))
        (PORT datad (1356:1356:1356) (1375:1375:1375))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (910:910:910))
        (PORT datab (458:458:458) (464:464:464))
        (PORT datac (615:615:615) (602:602:602))
        (PORT datad (726:726:726) (722:722:722))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (725:725:725))
        (PORT datab (843:843:843) (891:891:891))
        (PORT datac (805:805:805) (884:884:884))
        (PORT datad (283:283:283) (329:329:329))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001111000110111)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (804:804:804) (852:852:852))
        (PORT datad (1045:1045:1045) (1076:1076:1076))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (692:692:692))
        (PORT datab (1150:1150:1150) (1202:1202:1202))
        (PORT datac (1049:1049:1049) (1094:1094:1094))
        (PORT datad (860:860:860) (921:921:921))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001100100000011)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (719:719:719))
        (PORT datab (846:846:846) (896:896:896))
        (PORT datac (802:802:802) (881:881:881))
        (PORT datad (282:282:282) (327:327:327))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001101001111011)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (878:878:878))
        (PORT datab (850:850:850) (934:934:934))
        (PORT datac (657:657:657) (663:663:663))
        (PORT datad (284:284:284) (330:330:330))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001100001100001)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (836:836:836))
        (PORT datab (837:837:837) (892:892:892))
        (PORT datac (786:786:786) (842:842:842))
        (PORT datad (761:761:761) (819:819:819))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (421:421:421))
        (PORT datab (244:244:244) (282:282:282))
        (PORT datac (409:409:409) (419:419:419))
        (PORT datad (411:411:411) (420:420:420))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (882:882:882))
        (PORT datab (845:845:845) (928:928:928))
        (PORT datac (653:653:653) (658:658:658))
        (PORT datad (282:282:282) (327:327:327))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001011100010001)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (854:854:854))
        (PORT datab (783:783:783) (839:839:839))
        (PORT datac (811:811:811) (863:863:863))
        (PORT datad (751:751:751) (802:802:802))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (1021:1021:1021))
        (PORT datab (1450:1450:1450) (1490:1490:1490))
        (PORT datac (1011:1011:1011) (1005:1005:1005))
        (PORT datad (1011:1011:1011) (998:998:998))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001010001001000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (743:743:743))
        (PORT datab (711:711:711) (750:750:750))
        (PORT datac (685:685:685) (723:723:723))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (731:731:731))
        (PORT datab (850:850:850) (935:935:935))
        (PORT datac (787:787:787) (833:833:833))
        (PORT datad (284:284:284) (330:330:330))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001011000000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (403:403:403))
        (PORT datab (989:989:989) (1032:1032:1032))
        (PORT datac (467:467:467) (523:523:523))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (763:763:763))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (471:471:471) (530:530:530))
        (PORT datad (590:590:590) (573:573:573))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (906:906:906))
        (PORT datab (456:456:456) (461:461:461))
        (PORT datad (945:945:945) (921:921:921))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (820:820:820) (868:868:868))
        (PORT datac (694:694:694) (717:717:717))
        (PORT datad (791:791:791) (848:848:848))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1032:1032:1032))
        (PORT datab (777:777:777) (787:787:787))
        (PORT datac (1417:1417:1417) (1456:1456:1456))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001001000000100)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (720:720:720))
        (PORT datab (1027:1027:1027) (1055:1055:1055))
        (PORT datac (812:812:812) (861:861:861))
        (PORT datad (774:774:774) (826:826:826))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (420:420:420))
        (PORT datac (641:641:641) (631:631:631))
        (PORT datad (628:628:628) (609:609:609))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (931:931:931))
        (PORT datab (968:968:968) (963:963:963))
        (PORT datac (279:279:279) (373:373:373))
        (PORT datad (1026:1026:1026) (1053:1053:1053))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (811:811:811))
        (PORT datab (1148:1148:1148) (1199:1199:1199))
        (PORT datac (1049:1049:1049) (1093:1093:1093))
        (PORT datad (859:859:859) (919:919:919))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001001010000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (403:403:403))
        (PORT datab (988:988:988) (1030:1030:1030))
        (PORT datac (433:433:433) (487:487:487))
        (PORT datad (283:283:283) (359:359:359))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (675:675:675) (686:686:686))
        (PORT datad (759:759:759) (811:811:811))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (363:363:363) (363:363:363))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1033:1033:1033))
        (PORT datab (777:777:777) (787:787:787))
        (PORT datac (1418:1418:1418) (1456:1456:1456))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001000101000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (1107:1107:1107) (1127:1127:1127))
        (PORT datac (276:276:276) (369:369:369))
        (PORT datad (1001:1001:1001) (1032:1032:1032))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (835:835:835))
        (PORT datab (1277:1277:1277) (1270:1270:1270))
        (PORT datac (774:774:774) (826:826:826))
        (PORT datad (830:830:830) (887:887:887))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (402:402:402))
        (PORT datab (818:818:818) (860:860:860))
        (PORT datac (680:680:680) (717:717:717))
        (PORT datad (757:757:757) (802:802:802))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1416:1416:1416))
        (PORT datab (823:823:823) (877:877:877))
        (PORT datac (807:807:807) (856:856:856))
        (PORT datad (771:771:771) (823:823:823))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1259:1259:1259) (1215:1215:1215))
        (PORT datad (387:387:387) (397:397:397))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (687:687:687))
        (PORT datab (1143:1143:1143) (1194:1194:1194))
        (PORT datac (1047:1047:1047) (1091:1091:1091))
        (PORT datad (855:855:855) (916:916:916))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001000100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (519:519:519))
        (PORT datab (1036:1036:1036) (1064:1064:1064))
        (PORT datac (816:816:816) (874:874:874))
        (PORT datad (649:649:649) (681:681:681))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1098:1098:1098))
        (PORT datab (1087:1087:1087) (1107:1107:1107))
        (PORT datac (712:712:712) (730:730:730))
        (PORT datad (1017:1017:1017) (1042:1042:1042))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1075:1075:1075))
        (PORT datab (1022:1022:1022) (1030:1030:1030))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (617:617:617) (603:603:603))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (434:434:434))
        (PORT datab (703:703:703) (690:690:690))
        (PORT datad (708:708:708) (707:707:707))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (917:917:917))
        (PORT datab (692:692:692) (732:732:732))
        (PORT datac (664:664:664) (692:692:692))
        (PORT datad (701:701:701) (736:736:736))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (566:566:566))
        (PORT datab (814:814:814) (863:863:863))
        (PORT datac (432:432:432) (486:486:486))
        (PORT datad (378:378:378) (386:386:386))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (453:453:453))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1092:1092:1092))
        (PORT datab (788:788:788) (855:855:855))
        (PORT datac (770:770:770) (827:827:827))
        (PORT datad (790:790:790) (847:847:847))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (856:856:856))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr9\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (971:971:971) (996:996:996))
        (PORT datad (1014:1014:1014) (1046:1046:1046))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (404:404:404))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (473:473:473) (532:532:532))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (466:466:466))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (679:679:679) (662:662:662))
        (PORT datad (671:671:671) (671:671:671))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr10\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (827:827:827) (882:882:882))
        (PORT datac (710:710:710) (728:728:728))
        (PORT datad (1251:1251:1251) (1242:1242:1242))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr10\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (780:780:780) (843:843:843))
        (PORT datac (677:677:677) (712:712:712))
        (PORT datad (701:701:701) (737:737:737))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (466:466:466))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (747:747:747) (801:801:801))
        (PORT datad (693:693:693) (686:686:686))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (301:301:301))
        (PORT datab (801:801:801) (858:858:858))
        (PORT datac (1023:1023:1023) (1053:1053:1053))
        (PORT datad (1077:1077:1077) (1067:1067:1067))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (366:366:366) (367:367:367))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (761:761:761))
        (PORT datab (805:805:805) (849:849:849))
        (PORT datac (798:798:798) (848:848:848))
        (PORT datad (762:762:762) (810:810:810))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (739:739:739))
        (PORT datab (1259:1259:1259) (1215:1215:1215))
        (PORT datac (1224:1224:1224) (1178:1178:1178))
        (PORT datad (386:386:386) (395:395:395))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (1041:1041:1041))
        (PORT datab (781:781:781) (836:836:836))
        (PORT datad (377:377:377) (369:369:369))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (719:719:719))
        (PORT datab (1027:1027:1027) (1055:1055:1055))
        (PORT datac (656:656:656) (695:695:695))
        (PORT datad (1012:1012:1012) (1037:1037:1037))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (764:764:764) (759:759:759))
        (PORT datac (790:790:790) (835:835:835))
        (PORT datad (697:697:697) (690:690:690))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1087:1087:1087) (1108:1108:1108))
        (PORT datad (780:780:780) (829:829:829))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (562:562:562))
        (PORT datab (1603:1603:1603) (1602:1602:1602))
        (PORT datac (1017:1017:1017) (1045:1045:1045))
        (PORT datad (748:748:748) (802:802:802))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (457:457:457))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (697:697:697) (720:720:720))
        (PORT datad (686:686:686) (693:693:693))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr15\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (418:418:418))
        (PORT datac (642:642:642) (632:632:632))
        (PORT datad (995:995:995) (967:967:967))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1091:1091:1091))
        (PORT datab (878:878:878) (933:933:933))
        (PORT datac (744:744:744) (794:794:794))
        (PORT datad (760:760:760) (818:818:818))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (849:849:849))
        (PORT datab (807:807:807) (866:866:866))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1268:1268:1268) (1277:1277:1277))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1901:1901:1901) (1817:1817:1817))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1322:1322:1322))
        (PORT datac (256:256:256) (337:337:337))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1901:1901:1901) (1817:1817:1817))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (664:664:664) (739:739:739))
        (PORT sload (1977:1977:1977) (2043:2043:2043))
        (PORT ena (1901:1901:1901) (1817:1817:1817))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (664:664:664) (740:740:740))
        (PORT sload (1977:1977:1977) (2043:2043:2043))
        (PORT ena (1901:1901:1901) (1817:1817:1817))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (854:854:854) (898:898:898))
        (PORT sload (1963:1963:1963) (2028:2028:2028))
        (PORT ena (1966:1966:1966) (1882:1882:1882))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT sload (1963:1963:1963) (2028:2028:2028))
        (PORT ena (1966:1966:1966) (1882:1882:1882))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (662:662:662) (738:738:738))
        (PORT sload (1963:1963:1963) (2028:2028:2028))
        (PORT ena (1966:1966:1966) (1882:1882:1882))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (663:663:663) (739:739:739))
        (PORT sload (1963:1963:1963) (2028:2028:2028))
        (PORT ena (1966:1966:1966) (1882:1882:1882))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT sload (1963:1963:1963) (2028:2028:2028))
        (PORT ena (1966:1966:1966) (1882:1882:1882))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1056:1056:1056) (1084:1084:1084))
        (PORT sload (2019:2019:2019) (2074:2074:2074))
        (PORT ena (1707:1707:1707) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (257:257:257) (338:338:338))
        (PORT datad (1310:1310:1310) (1308:1308:1308))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1707:1707:1707) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (662:662:662) (737:737:737))
        (PORT sload (2019:2019:2019) (2074:2074:2074))
        (PORT ena (1707:1707:1707) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (835:835:835) (880:880:880))
        (PORT sload (2019:2019:2019) (2074:2074:2074))
        (PORT ena (1707:1707:1707) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (662:662:662) (737:737:737))
        (PORT sload (2019:2019:2019) (2074:2074:2074))
        (PORT ena (1707:1707:1707) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (833:833:833) (879:879:879))
        (PORT sload (2019:2019:2019) (2074:2074:2074))
        (PORT ena (1707:1707:1707) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (834:834:834) (880:880:880))
        (PORT sload (2019:2019:2019) (2074:2074:2074))
        (PORT ena (1707:1707:1707) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (663:663:663) (738:738:738))
        (PORT sload (2019:2019:2019) (2074:2074:2074))
        (PORT ena (1707:1707:1707) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (662:662:662) (738:738:738))
        (PORT sload (2019:2019:2019) (2074:2074:2074))
        (PORT ena (1707:1707:1707) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT sload (2019:2019:2019) (2074:2074:2074))
        (PORT ena (1707:1707:1707) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1004:1004:1004))
        (PORT datad (755:755:755) (797:797:797))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1003:1003:1003))
        (PORT datac (256:256:256) (336:336:336))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (884:884:884) (954:954:954))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1003:1003:1003))
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1003:1003:1003))
        (PORT datad (425:425:425) (478:478:478))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1003:1003:1003))
        (PORT datac (255:255:255) (335:335:335))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1003:1003:1003))
        (PORT datab (289:289:289) (372:372:372))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (885:885:885) (955:955:955))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1003:1003:1003))
        (PORT datac (258:258:258) (338:338:338))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1004:1004:1004))
        (PORT datac (257:257:257) (337:337:337))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1004:1004:1004))
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datac (884:884:884) (955:955:955))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1402:1402:1402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (PORT datab (292:292:292) (379:379:379))
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (418:418:418))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datad (641:641:641) (624:624:624))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (406:406:406))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datac (271:271:271) (359:359:359))
        (PORT datad (909:909:909) (992:992:992))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (407:407:407))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datac (271:271:271) (360:360:360))
        (PORT datad (909:909:909) (992:992:992))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Selector0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (418:418:418))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (268:268:268) (356:356:356))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Selector0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (415:415:415))
        (PORT datab (242:242:242) (280:280:280))
        (PORT datac (268:268:268) (356:356:356))
        (PORT datad (210:210:210) (236:236:236))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Selector0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (578:578:578))
        (PORT datab (759:759:759) (758:758:758))
        (PORT datac (504:504:504) (565:565:565))
        (PORT datad (705:705:705) (705:705:705))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|sioc\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (743:743:743) (743:743:743))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|sioc)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1725:1725:1725) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (543:543:543))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (567:567:567))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|pixel_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (573:573:573))
        (PORT datab (483:483:483) (491:491:491))
        (PORT datac (205:205:205) (237:237:237))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|pixel_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (490:490:490))
        (PORT datac (461:461:461) (530:530:530))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (403:403:403))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (PORT datab (292:292:292) (379:379:379))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (395:395:395))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (PORT datac (445:445:445) (493:493:493))
        (PORT datad (261:261:261) (337:337:337))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (202:202:202) (233:233:233))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (304:304:304) (396:396:396))
        (PORT datac (268:268:268) (357:357:357))
        (PORT datad (271:271:271) (351:351:351))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (715:715:715))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (281:281:281) (366:366:366))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (575:575:575))
        (PORT datac (498:498:498) (556:556:556))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (752:752:752))
        (PORT datab (784:784:784) (809:809:809))
        (PORT datac (393:393:393) (415:415:415))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|pixel_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (573:573:573))
        (PORT datab (482:482:482) (490:490:490))
        (PORT datac (205:205:205) (237:237:237))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (573:573:573))
        (PORT datab (537:537:537) (589:589:589))
        (PORT datac (483:483:483) (563:563:563))
        (PORT datad (497:497:497) (557:557:557))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datac (393:393:393) (415:415:415))
        (PORT datad (738:738:738) (767:767:767))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (573:573:573))
        (PORT datac (497:497:497) (555:555:555))
        (PORT datad (740:740:740) (768:768:768))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (425:425:425) (448:448:448))
        (PORT datac (487:487:487) (568:568:568))
        (PORT datad (501:501:501) (562:562:562))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (289:289:289))
        (PORT datab (330:330:330) (422:422:422))
        (PORT datac (500:500:500) (560:560:560))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (281:281:281) (325:325:325))
        (PORT datac (484:484:484) (565:565:565))
        (PORT datad (289:289:289) (366:366:366))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (599:599:599))
        (PORT datab (283:283:283) (327:327:327))
        (PORT datac (485:485:485) (565:565:565))
        (PORT datad (301:301:301) (385:385:385))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (306:306:306) (390:390:390))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (398:398:398))
        (PORT datad (303:303:303) (386:386:386))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[10\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1002:1002:1002))
        (PORT datac (486:486:486) (566:566:566))
        (PORT datad (253:253:253) (289:289:289))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (526:526:526))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1107:1107:1107))
        (PORT datab (1095:1095:1095) (1113:1113:1113))
        (PORT datad (613:613:613) (597:597:597))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (564:564:564))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (560:560:560))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1114:1114:1114))
        (PORT datab (1089:1089:1089) (1105:1105:1105))
        (PORT datad (664:664:664) (656:656:656))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (548:548:548))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1108:1108:1108))
        (PORT datab (1094:1094:1094) (1112:1112:1112))
        (PORT datad (613:613:613) (598:598:598))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (538:538:538))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1106:1106:1106))
        (PORT datab (1096:1096:1096) (1114:1114:1114))
        (PORT datad (373:373:373) (378:378:378))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (564:564:564))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1105:1105:1105))
        (PORT datab (1097:1097:1097) (1116:1116:1116))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1027:1027:1027))
        (PORT datab (996:996:996) (1003:1003:1003))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (555:555:555))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[7\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1107:1107:1107))
        (PORT datab (1095:1095:1095) (1114:1114:1114))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (538:538:538))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1110:1110:1110))
        (PORT datab (1093:1093:1093) (1110:1110:1110))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (709:709:709) (742:742:742))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[9\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1113:1113:1113))
        (PORT datab (1090:1090:1090) (1107:1107:1107))
        (PORT datad (651:651:651) (646:646:646))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (426:426:426))
        (PORT datab (321:321:321) (411:411:411))
        (PORT datac (288:288:288) (376:376:376))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (407:407:407))
        (PORT datab (322:322:322) (410:410:410))
        (PORT datac (290:290:290) (380:380:380))
        (PORT datad (499:499:499) (557:557:557))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (415:415:415))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1026:1026:1026))
        (PORT datab (997:997:997) (1003:1003:1003))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (365:365:365))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1028:1028:1028))
        (PORT datab (996:996:996) (1002:1002:1002))
        (PORT datad (373:373:373) (378:378:378))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (409:409:409))
        (PORT datab (480:480:480) (539:539:539))
        (PORT datac (455:455:455) (505:505:505))
        (PORT datad (281:281:281) (356:356:356))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (446:446:446))
        (PORT datab (477:477:477) (482:482:482))
        (PORT datac (602:602:602) (592:592:592))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (998:998:998))
        (PORT datac (483:483:483) (564:564:564))
        (PORT datad (251:251:251) (286:286:286))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1110:1110:1110))
        (PORT datab (1092:1092:1092) (1110:1110:1110))
        (PORT datad (657:657:657) (653:653:653))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|vsync\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (425:425:425))
        (PORT datac (283:283:283) (368:368:368))
        (PORT datad (290:290:290) (372:372:372))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|vsync\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (611:611:611))
        (PORT datab (325:325:325) (416:416:416))
        (PORT datac (293:293:293) (381:381:381))
        (PORT datad (291:291:291) (371:371:371))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|vsync\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (434:434:434))
        (PORT datab (634:634:634) (625:625:625))
        (PORT datac (407:407:407) (414:414:414))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (423:423:423))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (428:428:428))
        (PORT datab (328:328:328) (421:421:421))
        (PORT datac (302:302:302) (395:395:395))
        (PORT datad (296:296:296) (377:377:377))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (291:291:291) (381:381:381))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (427:427:427))
        (PORT datab (342:342:342) (430:430:430))
        (PORT datac (206:206:206) (239:239:239))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (604:604:604))
        (PORT datab (323:323:323) (414:414:414))
        (PORT datac (289:289:289) (377:377:377))
        (PORT datad (292:292:292) (372:372:372))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (424:424:424))
        (PORT datab (315:315:315) (401:401:401))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (326:326:326) (417:417:417))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (227:227:227) (249:249:249))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (784:784:784) (810:810:810))
        (PORT datac (483:483:483) (563:563:563))
        (PORT datad (497:497:497) (557:557:557))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (534:534:534))
        (PORT datab (302:302:302) (394:394:394))
        (PORT datac (268:268:268) (356:356:356))
        (PORT datad (270:270:270) (350:350:350))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (289:289:289))
        (PORT datab (242:242:242) (279:279:279))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (375:375:375) (382:382:382))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (781:781:781) (783:783:783))
        (PORT datac (777:777:777) (826:826:826))
        (PORT datad (771:771:771) (811:811:811))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (762:762:762) (765:765:765))
        (PORT datac (936:936:936) (919:919:919))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (593:593:593))
        (PORT datab (403:403:403) (420:420:420))
        (PORT datac (917:917:917) (899:899:899))
        (PORT datad (431:431:431) (439:439:439))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (442:442:442))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1219:1219:1219) (1248:1248:1248))
        (PORT ena (3099:3099:3099) (2988:2988:2988))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (449:449:449))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1219:1219:1219) (1248:1248:1248))
        (PORT ena (3099:3099:3099) (2988:2988:2988))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (438:438:438))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1219:1219:1219) (1248:1248:1248))
        (PORT ena (3099:3099:3099) (2988:2988:2988))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1219:1219:1219) (1248:1248:1248))
        (PORT ena (3099:3099:3099) (2988:2988:2988))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (563:563:563))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1219:1219:1219) (1248:1248:1248))
        (PORT ena (3099:3099:3099) (2988:2988:2988))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (416:416:416))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1219:1219:1219) (1248:1248:1248))
        (PORT ena (3099:3099:3099) (2988:2988:2988))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (416:416:416))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1219:1219:1219) (1248:1248:1248))
        (PORT ena (3099:3099:3099) (2988:2988:2988))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (451:451:451))
        (PORT datab (344:344:344) (445:445:445))
        (PORT datac (299:299:299) (392:392:392))
        (PORT datad (292:292:292) (373:373:373))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (464:464:464))
        (PORT datab (778:778:778) (815:815:815))
        (PORT datac (494:494:494) (551:551:551))
        (PORT datad (456:456:456) (519:519:519))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1219:1219:1219) (1248:1248:1248))
        (PORT ena (3099:3099:3099) (2988:2988:2988))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1219:1219:1219) (1248:1248:1248))
        (PORT ena (3099:3099:3099) (2988:2988:2988))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1219:1219:1219) (1248:1248:1248))
        (PORT ena (3099:3099:3099) (2988:2988:2988))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (667:667:667))
        (PORT datab (734:734:734) (788:788:788))
        (PORT datac (741:741:741) (776:776:776))
        (PORT datad (734:734:734) (783:783:783))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[8\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2524:2524:2524) (2441:2441:2441))
        (PORT datad (384:384:384) (393:393:393))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (796:796:796) (862:862:862))
        (PORT ena (1395:1395:1395) (1347:1347:1347))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (417:417:417))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (796:796:796) (862:862:862))
        (PORT ena (1395:1395:1395) (1347:1347:1347))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (426:426:426))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (796:796:796) (862:862:862))
        (PORT ena (1395:1395:1395) (1347:1347:1347))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (422:422:422))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (796:796:796) (862:862:862))
        (PORT ena (1395:1395:1395) (1347:1347:1347))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (429:429:429))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (796:796:796) (862:862:862))
        (PORT ena (1395:1395:1395) (1347:1347:1347))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (796:796:796) (862:862:862))
        (PORT ena (1395:1395:1395) (1347:1347:1347))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (796:796:796) (862:862:862))
        (PORT ena (1395:1395:1395) (1347:1347:1347))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (406:406:406))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (796:796:796) (862:862:862))
        (PORT ena (1395:1395:1395) (1347:1347:1347))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (426:426:426))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (796:796:796) (862:862:862))
        (PORT ena (1395:1395:1395) (1347:1347:1347))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (902:902:902))
        (PORT datab (764:764:764) (805:805:805))
        (PORT datac (702:702:702) (743:743:743))
        (PORT datad (759:759:759) (816:816:816))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (888:888:888))
        (PORT datab (444:444:444) (447:447:447))
        (PORT datac (739:739:739) (774:774:774))
        (PORT datad (808:808:808) (857:857:857))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE overlay_inst\|roi_border\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1183:1183:1183))
        (PORT datab (840:840:840) (911:911:911))
        (PORT datad (1034:1034:1034) (1054:1054:1054))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE overlay_inst\|roi_border\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (868:868:868))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (736:736:736) (791:791:791))
        (PORT datad (1091:1091:1091) (1136:1136:1136))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (435:435:435))
        (PORT datab (343:343:343) (443:443:443))
        (PORT datac (452:452:452) (517:517:517))
        (PORT datad (310:310:310) (402:402:402))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (781:781:781))
        (PORT datab (674:674:674) (662:662:662))
        (PORT datac (781:781:781) (821:821:821))
        (PORT datad (704:704:704) (739:739:739))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (795:795:795))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (788:788:788) (829:829:829))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (434:434:434))
        (PORT datac (305:305:305) (403:403:403))
        (PORT datad (307:307:307) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE overlay_inst\|roi_border\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (560:560:560))
        (PORT datab (324:324:324) (415:415:415))
        (PORT datac (298:298:298) (390:390:390))
        (PORT datad (299:299:299) (388:388:388))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE overlay_inst\|roi_border\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (445:445:445))
        (PORT datab (324:324:324) (414:414:414))
        (PORT datac (304:304:304) (402:402:402))
        (PORT datad (294:294:294) (376:376:376))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE overlay_inst\|roi_border\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (299:299:299))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (298:298:298) (391:391:391))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (413:413:413))
        (PORT datac (297:297:297) (390:390:390))
        (PORT datad (290:290:290) (373:373:373))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (425:425:425))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (299:299:299) (392:392:392))
        (PORT datad (293:293:293) (374:374:374))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (750:750:750))
        (PORT datab (960:960:960) (948:948:948))
        (PORT datad (699:699:699) (699:699:699))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (789:789:789))
        (PORT datab (447:447:447) (452:452:452))
        (PORT datac (1211:1211:1211) (1298:1298:1298))
        (PORT datad (1110:1110:1110) (1156:1156:1156))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_PCLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (623:623:623) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_HREF\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (693:693:693) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|href_last)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2136:2136:2136))
        (PORT asdata (3708:3708:3708) (3964:3964:3964))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_VSYNC\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (673:673:673) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|y_downscaler\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3338:3338:3338) (3605:3605:3605))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datad (3574:3574:3574) (3862:3862:3862))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|pixel_phase\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (3296:3296:3296) (3555:3555:3555))
        (PORT datad (3579:3579:3579) (3868:3868:3868))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|y_downscaler)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (920:920:920) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|pixel_phase\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (3578:3578:3578) (3866:3866:3866))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|pixel_phase)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (920:920:920) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|pixel_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3339:3339:3339) (3606:3606:3606))
        (PORT datac (284:284:284) (368:368:368))
        (PORT datad (3572:3572:3572) (3860:3860:3860))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|pixel_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2136:2136:2136))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|x_downscaler\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3336:3336:3336) (3603:3603:3603))
        (PORT datab (477:477:477) (538:538:538))
        (PORT datad (3576:3576:3576) (3865:3865:3865))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|x_downscaler)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2136:2136:2136))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|we\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (261:261:261) (337:337:337))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[6\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (295:295:295) (381:381:381))
        (PORT datac (259:259:259) (343:343:343))
        (PORT datad (3570:3570:3570) (3858:3858:3858))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2875:2875:2875))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1696:1696:1696) (1740:1740:1740))
        (PORT ena (1769:1769:1769) (1733:1733:1733))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2875:2875:2875))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1696:1696:1696) (1740:1740:1740))
        (PORT ena (1769:1769:1769) (1733:1733:1733))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2875:2875:2875))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1696:1696:1696) (1740:1740:1740))
        (PORT ena (1769:1769:1769) (1733:1733:1733))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2875:2875:2875))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1696:1696:1696) (1740:1740:1740))
        (PORT ena (1769:1769:1769) (1733:1733:1733))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2875:2875:2875))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1696:1696:1696) (1740:1740:1740))
        (PORT ena (1769:1769:1769) (1733:1733:1733))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2875:2875:2875))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1696:1696:1696) (1740:1740:1740))
        (PORT ena (1769:1769:1769) (1733:1733:1733))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2875:2875:2875))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1696:1696:1696) (1740:1740:1740))
        (PORT ena (1769:1769:1769) (1733:1733:1733))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2875:2875:2875))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1696:1696:1696) (1740:1740:1740))
        (PORT ena (1769:1769:1769) (1733:1733:1733))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2869:2869:2869))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1674:1674:1674) (1718:1718:1718))
        (PORT ena (2061:2061:2061) (2009:2009:2009))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2869:2869:2869))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1674:1674:1674) (1718:1718:1718))
        (PORT ena (2061:2061:2061) (2009:2009:2009))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2869:2869:2869))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1674:1674:1674) (1718:1718:1718))
        (PORT ena (2061:2061:2061) (2009:2009:2009))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2869:2869:2869))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1674:1674:1674) (1718:1718:1718))
        (PORT ena (2061:2061:2061) (2009:2009:2009))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2869:2869:2869))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1674:1674:1674) (1718:1718:1718))
        (PORT ena (2061:2061:2061) (2009:2009:2009))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (421:421:421))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2869:2869:2869))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1674:1674:1674) (1718:1718:1718))
        (PORT ena (2061:2061:2061) (2009:2009:2009))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (456:456:456))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2869:2869:2869))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1674:1674:1674) (1718:1718:1718))
        (PORT ena (2061:2061:2061) (2009:2009:2009))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (443:443:443))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2869:2869:2869))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1674:1674:1674) (1718:1718:1718))
        (PORT ena (2061:2061:2061) (2009:2009:2009))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1950:1950:1950) (2087:2087:2087))
        (PORT datad (1857:1857:1857) (1984:1984:1984))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[16\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (421:421:421))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2869:2869:2869))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1674:1674:1674) (1718:1718:1718))
        (PORT ena (2061:2061:2061) (2009:2009:2009))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (318:318:318))
        (PORT datab (1966:1966:1966) (2078:2078:2078))
        (PORT datac (1929:1929:1929) (2055:2055:2055))
        (PORT datad (1818:1818:1818) (1918:1918:1918))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (873:873:873))
        (PORT datab (1066:1066:1066) (1093:1093:1093))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1184:1184:1184))
        (PORT datab (842:842:842) (913:913:913))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (925:925:925))
        (PORT datab (1066:1066:1066) (1093:1093:1093))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (861:861:861))
        (PORT datab (843:843:843) (913:913:913))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (899:899:899))
        (PORT datab (836:836:836) (892:892:892))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (863:863:863))
        (PORT datab (833:833:833) (879:879:879))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (901:901:901))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (834:834:834) (880:880:880))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[6\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1055:1055:1055))
        (PORT datab (783:783:783) (828:828:828))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[7\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (888:888:888))
        (PORT datab (736:736:736) (790:790:790))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[8\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (822:822:822))
        (PORT datab (653:653:653) (632:632:632))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (452:452:452))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[10\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (424:424:424))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[11\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (453:453:453))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[12\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (451:451:451))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[13\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (419:419:419))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (449:449:449))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[15\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (623:623:623))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3186:3186:3186) (3075:3075:3075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3186:3186:3186) (3075:3075:3075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3186:3186:3186) (3075:3075:3075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode977w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (966:966:966))
        (PORT datac (829:829:829) (895:895:895))
        (PORT datad (843:843:843) (900:900:900))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|red\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1361:1361:1361) (1303:1303:1303))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|red\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3336:3336:3336) (3602:3602:3602))
        (PORT datac (284:284:284) (368:368:368))
        (PORT datad (3577:3577:3577) (3866:3866:3866))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|red\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2953:2953:2953))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1093:1093:1093) (1065:1065:1065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (787:787:787) (831:831:831))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3052:3052:3052) (2931:2931:2931))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (768:768:768) (805:805:805))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3052:3052:3052) (2931:2931:2931))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2162:2162:2162))
        (PORT asdata (910:910:910) (964:964:964))
        (PORT ena (2870:2870:2870) (2764:2764:2764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (458:458:458) (521:521:521))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2870:2870:2870) (2764:2764:2764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (731:731:731) (771:771:771))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2870:2870:2870) (2764:2764:2764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT asdata (1104:1104:1104) (1136:1136:1136))
        (PORT ena (3186:3186:3186) (3075:3075:3075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3186:3186:3186) (3075:3075:3075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3186:3186:3186) (3075:3075:3075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3186:3186:3186) (3075:3075:3075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3186:3186:3186) (3075:3075:3075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3186:3186:3186) (3075:3075:3075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3186:3186:3186) (3075:3075:3075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3186:3186:3186) (3075:3075:3075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3607:3607:3607))
        (PORT clk (3445:3445:3445) (3547:3547:3547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5461:5461:5461) (5711:5711:5711))
        (PORT d[1] (4688:4688:4688) (4874:4874:4874))
        (PORT d[2] (4602:4602:4602) (4685:4685:4685))
        (PORT d[3] (3593:3593:3593) (3858:3858:3858))
        (PORT d[4] (3929:3929:3929) (4055:4055:4055))
        (PORT d[5] (4894:4894:4894) (5021:5021:5021))
        (PORT d[6] (3266:3266:3266) (3374:3374:3374))
        (PORT d[7] (2977:2977:2977) (3095:3095:3095))
        (PORT d[8] (4710:4710:4710) (4915:4915:4915))
        (PORT d[9] (5214:5214:5214) (5145:5145:5145))
        (PORT d[10] (5462:5462:5462) (5512:5512:5512))
        (PORT d[11] (3095:3095:3095) (3254:3254:3254))
        (PORT d[12] (5015:5015:5015) (5070:5070:5070))
        (PORT clk (3441:3441:3441) (3543:3543:3543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3021:3021:3021))
        (PORT clk (3441:3441:3441) (3543:3543:3543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3547:3547:3547))
        (PORT d[0] (3643:3643:3643) (3652:3652:3652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3548:3548:3548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3548:3548:3548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3548:3548:3548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3548:3548:3548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3299:3299:3299))
        (PORT d[1] (3937:3937:3937) (4166:4166:4166))
        (PORT d[2] (2362:2362:2362) (2362:2362:2362))
        (PORT d[3] (2727:2727:2727) (2854:2854:2854))
        (PORT d[4] (5702:5702:5702) (5960:5960:5960))
        (PORT d[5] (1143:1143:1143) (1184:1184:1184))
        (PORT d[6] (1441:1441:1441) (1468:1468:1468))
        (PORT d[7] (1196:1196:1196) (1242:1242:1242))
        (PORT d[8] (2064:2064:2064) (2089:2089:2089))
        (PORT d[9] (1747:1747:1747) (1780:1780:1780))
        (PORT d[10] (1747:1747:1747) (1771:1771:1771))
        (PORT d[11] (6305:6305:6305) (6451:6451:6451))
        (PORT d[12] (1716:1716:1716) (1740:1740:1740))
        (PORT clk (2511:2511:2511) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (PORT d[0] (2159:2159:2159) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2502:2502:2502))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2172:2172:2172))
        (PORT asdata (1241:1241:1241) (1304:1304:1304))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT asdata (1482:1482:1482) (1492:1492:1492))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (319:319:319))
        (PORT datab (1968:1968:1968) (2081:2081:2081))
        (PORT datac (1933:1933:1933) (2060:2060:2060))
        (PORT datad (1815:1815:1815) (1914:1914:1914))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode988w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (966:966:966))
        (PORT datac (829:829:829) (895:895:895))
        (PORT datad (844:844:844) (900:900:900))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3140:3140:3140))
        (PORT clk (3035:3035:3035) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4055:4055:4055) (4113:4113:4113))
        (PORT d[1] (3452:3452:3452) (3538:3538:3538))
        (PORT d[2] (4264:4264:4264) (4297:4297:4297))
        (PORT d[3] (1903:1903:1903) (1986:1986:1986))
        (PORT d[4] (3807:3807:3807) (3866:3866:3866))
        (PORT d[5] (4814:4814:4814) (4923:4923:4923))
        (PORT d[6] (3924:3924:3924) (4059:4059:4059))
        (PORT d[7] (2936:2936:2936) (3048:3048:3048))
        (PORT d[8] (2878:2878:2878) (2965:2965:2965))
        (PORT d[9] (5807:5807:5807) (5900:5900:5900))
        (PORT d[10] (5252:5252:5252) (5322:5322:5322))
        (PORT d[11] (3207:3207:3207) (3284:3284:3284))
        (PORT d[12] (3687:3687:3687) (3669:3669:3669))
        (PORT clk (3031:3031:3031) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2551:2551:2551))
        (PORT clk (3031:3031:3031) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3105:3105:3105))
        (PORT d[0] (3177:3177:3177) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3106:3106:3106))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3106:3106:3106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3106:3106:3106))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3106:3106:3106))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (4001:4001:4001))
        (PORT d[1] (2749:2749:2749) (2888:2888:2888))
        (PORT d[2] (2369:2369:2369) (2384:2384:2384))
        (PORT d[3] (3852:3852:3852) (3905:3905:3905))
        (PORT d[4] (4775:4775:4775) (4836:4836:4836))
        (PORT d[5] (2748:2748:2748) (2802:2802:2802))
        (PORT d[6] (4754:4754:4754) (4925:4925:4925))
        (PORT d[7] (2191:2191:2191) (2234:2234:2234))
        (PORT d[8] (2709:2709:2709) (2723:2723:2723))
        (PORT d[9] (5842:5842:5842) (5942:5942:5942))
        (PORT d[10] (4235:4235:4235) (4267:4267:4267))
        (PORT d[11] (3433:3433:3433) (3437:3437:3437))
        (PORT d[12] (2471:2471:2471) (2501:2501:2501))
        (PORT clk (2511:2511:2511) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (PORT d[0] (2429:2429:2429) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2502:2502:2502))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1289:1289:1289))
        (PORT datab (1030:1030:1030) (1091:1091:1091))
        (PORT datac (1138:1138:1138) (1188:1188:1188))
        (PORT datad (1659:1659:1659) (1610:1610:1610))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1945:1945:1945) (2081:2081:2081))
        (PORT datad (1853:1853:1853) (1979:1979:1979))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1846:1846:1846) (1963:1963:1963))
        (PORT datab (1970:1970:1970) (2084:2084:2084))
        (PORT datac (1937:1937:1937) (2064:2064:2064))
        (PORT datad (225:225:225) (258:258:258))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode999w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (959:959:959))
        (PORT datac (835:835:835) (902:902:902))
        (PORT datad (850:850:850) (907:907:907))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3735:3735:3735))
        (PORT clk (3864:3864:3864) (4016:4016:4016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3546:3546:3546) (3781:3781:3781))
        (PORT d[1] (3596:3596:3596) (3750:3750:3750))
        (PORT d[2] (4603:4603:4603) (4744:4744:4744))
        (PORT d[3] (4349:4349:4349) (4664:4664:4664))
        (PORT d[4] (4866:4866:4866) (5097:5097:5097))
        (PORT d[5] (5863:5863:5863) (6036:6036:6036))
        (PORT d[6] (3570:3570:3570) (3660:3660:3660))
        (PORT d[7] (2943:2943:2943) (3085:3085:3085))
        (PORT d[8] (3259:3259:3259) (3417:3417:3417))
        (PORT d[9] (5445:5445:5445) (5592:5592:5592))
        (PORT d[10] (5501:5501:5501) (5649:5649:5649))
        (PORT d[11] (2755:2755:2755) (2937:2937:2937))
        (PORT d[12] (3315:3315:3315) (3514:3514:3514))
        (PORT clk (3860:3860:3860) (4012:4012:4012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (3102:3102:3102))
        (PORT clk (3860:3860:3860) (4012:4012:4012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3864:3864:3864) (4016:4016:4016))
        (PORT d[0] (3668:3668:3668) (3733:3733:3733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3865:3865:3865) (4017:4017:4017))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3865:3865:3865) (4017:4017:4017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3865:3865:3865) (4017:4017:4017))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3865:3865:3865) (4017:4017:4017))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3614:3614:3614) (3612:3612:3612))
        (PORT d[1] (3547:3547:3547) (3799:3799:3799))
        (PORT d[2] (4093:4093:4093) (4127:4127:4127))
        (PORT d[3] (4228:4228:4228) (4232:4232:4232))
        (PORT d[4] (4515:4515:4515) (4707:4707:4707))
        (PORT d[5] (3531:3531:3531) (3668:3668:3668))
        (PORT d[6] (2841:2841:2841) (2936:2936:2936))
        (PORT d[7] (3013:3013:3013) (3191:3191:3191))
        (PORT d[8] (3500:3500:3500) (3606:3606:3606))
        (PORT d[9] (3909:3909:3909) (3860:3860:3860))
        (PORT d[10] (4825:4825:4825) (4947:4947:4947))
        (PORT d[11] (4129:4129:4129) (4235:4235:4235))
        (PORT d[12] (4171:4171:4171) (4379:4379:4379))
        (PORT clk (2486:2486:2486) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2479:2479:2479))
        (PORT d[0] (3668:3668:3668) (3515:3515:3515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2476:2476:2476))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1857:1857:1857) (1976:1976:1976))
        (PORT datab (1964:1964:1964) (2074:2074:2074))
        (PORT datac (1925:1925:1925) (2050:2050:2050))
        (PORT datad (230:230:230) (262:262:262))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1010w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (963:963:963))
        (PORT datac (832:832:832) (899:899:899))
        (PORT datad (847:847:847) (904:904:904))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3280:3280:3280))
        (PORT clk (3195:3195:3195) (3237:3237:3237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3199:3199:3199))
        (PORT d[1] (3936:3936:3936) (4079:4079:4079))
        (PORT d[2] (4990:4990:4990) (5127:5127:5127))
        (PORT d[3] (4124:4124:4124) (4041:4041:4041))
        (PORT d[4] (4754:4754:4754) (4965:4965:4965))
        (PORT d[5] (4757:4757:4757) (4848:4848:4848))
        (PORT d[6] (3790:3790:3790) (3850:3850:3850))
        (PORT d[7] (2575:2575:2575) (2711:2711:2711))
        (PORT d[8] (3493:3493:3493) (3585:3585:3585))
        (PORT d[9] (6154:6154:6154) (6248:6248:6248))
        (PORT d[10] (5410:5410:5410) (5477:5477:5477))
        (PORT d[11] (2648:2648:2648) (2781:2781:2781))
        (PORT d[12] (5623:5623:5623) (5648:5648:5648))
        (PORT clk (3191:3191:3191) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2742:2742:2742))
        (PORT clk (3191:3191:3191) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3195:3195:3195) (3237:3237:3237))
        (PORT d[0] (3096:3096:3096) (3094:3094:3094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3196:3196:3196) (3238:3238:3238))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3196:3196:3196) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3196:3196:3196) (3238:3238:3238))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3196:3196:3196) (3238:3238:3238))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3346:3346:3346))
        (PORT d[1] (4313:4313:4313) (4415:4415:4415))
        (PORT d[2] (6352:6352:6352) (6360:6360:6360))
        (PORT d[3] (6942:6942:6942) (6951:6951:6951))
        (PORT d[4] (3892:3892:3892) (4095:4095:4095))
        (PORT d[5] (3271:3271:3271) (3419:3419:3419))
        (PORT d[6] (4712:4712:4712) (4744:4744:4744))
        (PORT d[7] (3408:3408:3408) (3508:3508:3508))
        (PORT d[8] (4383:4383:4383) (4523:4523:4523))
        (PORT d[9] (5367:5367:5367) (5391:5391:5391))
        (PORT d[10] (5118:5118:5118) (5234:5234:5234))
        (PORT d[11] (3651:3651:3651) (3678:3678:3678))
        (PORT d[12] (2915:2915:2915) (3026:3026:3026))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT d[0] (2573:2573:2573) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1008:1008:1008))
        (PORT datab (1094:1094:1094) (1150:1150:1150))
        (PORT datac (2698:2698:2698) (2707:2707:2707))
        (PORT datad (3778:3778:3778) (3671:3671:3671))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (417:417:417))
        (PORT datac (1080:1080:1080) (1086:1086:1086))
        (PORT datad (294:294:294) (375:375:375))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (457:457:457))
        (PORT datac (309:309:309) (406:406:406))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode966w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (964:964:964))
        (PORT datac (830:830:830) (896:896:896))
        (PORT datad (845:845:845) (901:901:901))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3282:3282:3282))
        (PORT clk (3289:3289:3289) (3340:3340:3340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (3151:3151:3151))
        (PORT d[1] (3576:3576:3576) (3720:3720:3720))
        (PORT d[2] (6098:6098:6098) (6283:6283:6283))
        (PORT d[3] (4465:4465:4465) (4369:4369:4369))
        (PORT d[4] (5528:5528:5528) (5775:5775:5775))
        (PORT d[5] (4388:4388:4388) (4483:4483:4483))
        (PORT d[6] (3433:3433:3433) (3490:3490:3490))
        (PORT d[7] (2576:2576:2576) (2707:2707:2707))
        (PORT d[8] (3435:3435:3435) (3520:3520:3520))
        (PORT d[9] (5812:5812:5812) (5910:5910:5910))
        (PORT d[10] (5109:5109:5109) (5186:5186:5186))
        (PORT d[11] (2295:2295:2295) (2420:2420:2420))
        (PORT d[12] (5319:5319:5319) (5350:5350:5350))
        (PORT clk (3285:3285:3285) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2544:2544:2544))
        (PORT clk (3285:3285:3285) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3289:3289:3289) (3340:3340:3340))
        (PORT d[0] (3122:3122:3122) (3149:3149:3149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3290:3290:3290) (3341:3341:3341))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3290:3290:3290) (3341:3341:3341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3290:3290:3290) (3341:3341:3341))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3290:3290:3290) (3341:3341:3341))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3997:3997:3997) (4091:4091:4091))
        (PORT d[1] (3928:3928:3928) (4025:4025:4025))
        (PORT d[2] (5572:5572:5572) (5589:5589:5589))
        (PORT d[3] (7309:7309:7309) (7319:7319:7319))
        (PORT d[4] (3849:3849:3849) (4041:4041:4041))
        (PORT d[5] (3620:3620:3620) (3762:3762:3762))
        (PORT d[6] (4372:4372:4372) (4407:4407:4407))
        (PORT d[7] (3090:3090:3090) (3184:3184:3184))
        (PORT d[8] (4025:4025:4025) (4163:4163:4163))
        (PORT d[9] (5000:5000:5000) (5021:5021:5021))
        (PORT d[10] (4787:4787:4787) (4908:4908:4908))
        (PORT d[11] (3966:3966:3966) (3991:3991:3991))
        (PORT d[12] (3238:3238:3238) (3353:3353:3353))
        (PORT clk (2503:2503:2503) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2498:2498:2498))
        (PORT d[0] (4691:4691:4691) (4711:4711:4711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2495:2495:2495))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (458:458:458))
        (PORT datac (309:309:309) (407:407:407))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode944w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (964:964:964))
        (PORT datac (831:831:831) (897:897:897))
        (PORT datad (845:845:845) (902:902:902))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (3196:3196:3196))
        (PORT clk (2779:2779:2779) (2781:2781:2781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2678:2678:2678))
        (PORT d[1] (3078:3078:3078) (3173:3173:3173))
        (PORT d[2] (6374:6374:6374) (6509:6509:6509))
        (PORT d[3] (4904:4904:4904) (4822:4822:4822))
        (PORT d[4] (5485:5485:5485) (5686:5686:5686))
        (PORT d[5] (4352:4352:4352) (4406:4406:4406))
        (PORT d[6] (2930:2930:2930) (2907:2907:2907))
        (PORT d[7] (2141:2141:2141) (2235:2235:2235))
        (PORT d[8] (3423:3423:3423) (3471:3471:3471))
        (PORT d[9] (4171:4171:4171) (4199:4199:4199))
        (PORT d[10] (4722:4722:4722) (4767:4767:4767))
        (PORT d[11] (3288:3288:3288) (3404:3404:3404))
        (PORT d[12] (3512:3512:3512) (3607:3607:3607))
        (PORT clk (2775:2775:2775) (2777:2777:2777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2479:2479:2479))
        (PORT clk (2775:2775:2775) (2777:2777:2777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2781:2781:2781))
        (PORT d[0] (2777:2777:2777) (2774:2774:2774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3757:3757:3757))
        (PORT d[1] (5771:5771:5771) (5872:5872:5872))
        (PORT d[2] (3717:3717:3717) (3840:3840:3840))
        (PORT d[3] (5849:5849:5849) (5851:5851:5851))
        (PORT d[4] (6071:6071:6071) (6169:6169:6169))
        (PORT d[5] (4727:4727:4727) (4870:4870:4870))
        (PORT d[6] (6086:6086:6086) (6107:6107:6107))
        (PORT d[7] (3472:3472:3472) (3537:3537:3537))
        (PORT d[8] (5759:5759:5759) (5912:5912:5912))
        (PORT d[9] (6428:6428:6428) (6451:6451:6451))
        (PORT d[10] (6636:6636:6636) (6752:6752:6752))
        (PORT d[11] (4330:4330:4330) (4350:4350:4350))
        (PORT d[12] (2808:2808:2808) (2871:2871:2871))
        (PORT clk (2492:2492:2492) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (PORT d[0] (2726:2726:2726) (2601:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1969:1969:1969) (2083:2083:2083))
        (PORT datac (1936:1936:1936) (2063:2063:2063))
        (PORT datad (1812:1812:1812) (1910:1910:1910))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1909:1909:1909) (2033:2033:2033))
        (PORT datac (1946:1946:1946) (2082:2082:2082))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode955w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (958:958:958))
        (PORT datac (837:837:837) (904:904:904))
        (PORT datad (852:852:852) (909:909:909))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2850:2850:2850))
        (PORT clk (3049:3049:3049) (3125:3125:3125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3540:3540:3540))
        (PORT d[1] (3970:3970:3970) (4102:4102:4102))
        (PORT d[2] (5707:5707:5707) (5845:5845:5845))
        (PORT d[3] (4511:4511:4511) (4420:4420:4420))
        (PORT d[4] (4787:4787:4787) (5002:5002:5002))
        (PORT d[5] (3951:3951:3951) (4000:4000:4000))
        (PORT d[6] (4506:4506:4506) (4562:4562:4562))
        (PORT d[7] (2829:2829:2829) (2911:2911:2911))
        (PORT d[8] (3114:3114:3114) (3212:3212:3212))
        (PORT d[9] (5413:5413:5413) (5482:5482:5482))
        (PORT d[10] (4722:4722:4722) (4773:4773:4773))
        (PORT d[11] (2894:2894:2894) (3008:3008:3008))
        (PORT d[12] (2828:2828:2828) (2935:2935:2935))
        (PORT clk (3045:3045:3045) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2519:2519:2519))
        (PORT clk (3045:3045:3045) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3049:3049:3049) (3125:3125:3125))
        (PORT d[0] (3153:3153:3153) (3150:3150:3150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3050:3050:3050) (3126:3126:3126))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3050:3050:3050) (3126:3126:3126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3050:3050:3050) (3126:3126:3126))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3050:3050:3050) (3126:3126:3126))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3704:3704:3704) (3789:3789:3789))
        (PORT d[1] (4994:4994:4994) (5096:5096:5096))
        (PORT d[2] (4446:4446:4446) (4564:4564:4564))
        (PORT d[3] (6523:6523:6523) (6523:6523:6523))
        (PORT d[4] (4643:4643:4643) (4868:4868:4868))
        (PORT d[5] (3966:3966:3966) (4115:4115:4115))
        (PORT d[6] (5490:5490:5490) (5519:5519:5519))
        (PORT d[7] (2790:2790:2790) (2860:2860:2860))
        (PORT d[8] (3197:3197:3197) (3287:3287:3287))
        (PORT d[9] (5746:5746:5746) (5774:5774:5774))
        (PORT d[10] (5877:5877:5877) (5996:5996:5996))
        (PORT d[11] (3929:3929:3929) (3948:3948:3948))
        (PORT d[12] (2845:2845:2845) (2913:2913:2913))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (PORT d[0] (2041:2041:2041) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2504:2504:2504))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1912:1912:1912) (2037:2037:2037))
        (PORT datac (1949:1949:1949) (2086:2086:2086))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode926w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (2879:2879:2879))
        (PORT clk (2912:2912:2912) (2964:2964:2964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2331:2331:2331))
        (PORT d[1] (3052:3052:3052) (3088:3088:3088))
        (PORT d[2] (2402:2402:2402) (2413:2413:2413))
        (PORT d[3] (3262:3262:3262) (3402:3402:3402))
        (PORT d[4] (2097:2097:2097) (2118:2118:2118))
        (PORT d[5] (3378:3378:3378) (3434:3434:3434))
        (PORT d[6] (2170:2170:2170) (2244:2244:2244))
        (PORT d[7] (3509:3509:3509) (3745:3745:3745))
        (PORT d[8] (2592:2592:2592) (2596:2596:2596))
        (PORT d[9] (4073:4073:4073) (4074:4074:4074))
        (PORT d[10] (1932:1932:1932) (1932:1932:1932))
        (PORT d[11] (2822:2822:2822) (2887:2887:2887))
        (PORT d[12] (2061:2061:2061) (2077:2077:2077))
        (PORT clk (2908:2908:2908) (2960:2960:2960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2251:2251:2251))
        (PORT clk (2908:2908:2908) (2960:2960:2960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (2964:2964:2964))
        (PORT d[0] (2955:2955:2955) (2882:2882:2882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (2965:2965:2965))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (2965:2965:2965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (2965:2965:2965))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (2965:2965:2965))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (3054:3054:3054))
        (PORT d[1] (2231:2231:2231) (2296:2296:2296))
        (PORT d[2] (2180:2180:2180) (2225:2225:2225))
        (PORT d[3] (3316:3316:3316) (3294:3294:3294))
        (PORT d[4] (3284:3284:3284) (3381:3381:3381))
        (PORT d[5] (3158:3158:3158) (3266:3266:3266))
        (PORT d[6] (4110:4110:4110) (4303:4303:4303))
        (PORT d[7] (5534:5534:5534) (5721:5721:5721))
        (PORT d[8] (4347:4347:4347) (4532:4532:4532))
        (PORT d[9] (6412:6412:6412) (6499:6499:6499))
        (PORT d[10] (3782:3782:3782) (3771:3771:3771))
        (PORT d[11] (3595:3595:3595) (3552:3552:3552))
        (PORT d[12] (4258:4258:4258) (4479:4479:4479))
        (PORT clk (2512:2512:2512) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2503:2503:2503))
        (PORT d[0] (2875:2875:2875) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2500:2500:2500))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (609:609:609))
        (PORT datab (1076:1076:1076) (1124:1124:1124))
        (PORT datac (3065:3065:3065) (3040:3040:3040))
        (PORT datad (2689:2689:2689) (2636:2636:2636))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (609:609:609))
        (PORT datab (3303:3303:3303) (3297:3297:3297))
        (PORT datac (2391:2391:2391) (2315:2315:2315))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1858:1858:1858) (1977:1977:1977))
        (PORT datab (1963:1963:1963) (2074:2074:2074))
        (PORT datac (1925:1925:1925) (2049:2049:2049))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2811:2811:2811))
        (PORT clk (2926:2926:2926) (2957:2957:2957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3548:3548:3548))
        (PORT d[1] (3978:3978:3978) (4125:4125:4125))
        (PORT d[2] (5692:5692:5692) (5828:5828:5828))
        (PORT d[3] (4497:4497:4497) (4406:4406:4406))
        (PORT d[4] (4798:4798:4798) (5000:5000:5000))
        (PORT d[5] (4011:4011:4011) (4070:4070:4070))
        (PORT d[6] (4499:4499:4499) (4555:4555:4555))
        (PORT d[7] (2971:2971:2971) (3112:3112:3112))
        (PORT d[8] (3862:3862:3862) (3952:3952:3952))
        (PORT d[9] (5443:5443:5443) (5516:5516:5516))
        (PORT d[10] (4749:4749:4749) (4832:4832:4832))
        (PORT d[11] (2560:2560:2560) (2676:2676:2676))
        (PORT d[12] (3128:3128:3128) (3225:3225:3225))
        (PORT clk (2922:2922:2922) (2953:2953:2953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2227:2227:2227))
        (PORT clk (2922:2922:2922) (2953:2953:2953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (2957:2957:2957))
        (PORT d[0] (2855:2855:2855) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (2958:2958:2958))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (2958:2958:2958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (2958:2958:2958))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2927:2927:2927) (2958:2958:2958))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3972:3972:3972) (4017:4017:4017))
        (PORT d[1] (5020:5020:5020) (5124:5124:5124))
        (PORT d[2] (4447:4447:4447) (4564:4564:4564))
        (PORT d[3] (6532:6532:6532) (6533:6533:6533))
        (PORT d[4] (4626:4626:4626) (4848:4848:4848))
        (PORT d[5] (3965:3965:3965) (4114:4114:4114))
        (PORT d[6] (5410:5410:5410) (5440:5440:5440))
        (PORT d[7] (2763:2763:2763) (2829:2829:2829))
        (PORT d[8] (3213:3213:3213) (3305:3305:3305))
        (PORT d[9] (5714:5714:5714) (5737:5737:5737))
        (PORT d[10] (5871:5871:5871) (5989:5989:5989))
        (PORT d[11] (5123:5123:5123) (5205:5205:5205))
        (PORT d[12] (2881:2881:2881) (2992:2992:2992))
        (PORT clk (2516:2516:2516) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (PORT d[0] (3239:3239:3239) (3240:3240:3240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2506:2506:2506))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1851:1851:1851) (1969:1969:1969))
        (PORT datab (1968:1968:1968) (2081:2081:2081))
        (PORT datac (1932:1932:1932) (2058:2058:2058))
        (PORT datad (227:227:227) (260:260:260))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (3760:3760:3760))
        (PORT clk (3895:3895:3895) (4045:4045:4045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3547:3547:3547) (3782:3782:3782))
        (PORT d[1] (3943:3943:3943) (4088:4088:4088))
        (PORT d[2] (4940:4940:4940) (5074:5074:5074))
        (PORT d[3] (4036:4036:4036) (4361:4361:4361))
        (PORT d[4] (4219:4219:4219) (4378:4378:4378))
        (PORT d[5] (5490:5490:5490) (5668:5668:5668))
        (PORT d[6] (3559:3559:3559) (3670:3670:3670))
        (PORT d[7] (2944:2944:2944) (3086:3086:3086))
        (PORT d[8] (3265:3265:3265) (3426:3426:3426))
        (PORT d[9] (5468:5468:5468) (5610:5610:5610))
        (PORT d[10] (5500:5500:5500) (5658:5658:5658))
        (PORT d[11] (3410:3410:3410) (3582:3582:3582))
        (PORT d[12] (4516:4516:4516) (4509:4509:4509))
        (PORT clk (3891:3891:3891) (4041:4041:4041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2721:2721:2721))
        (PORT clk (3891:3891:3891) (4041:4041:4041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3895:3895:3895) (4045:4045:4045))
        (PORT d[0] (3377:3377:3377) (3352:3352:3352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3896:3896:3896) (4046:4046:4046))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3896:3896:3896) (4046:4046:4046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3896:3896:3896) (4046:4046:4046))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3896:3896:3896) (4046:4046:4046))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3557:3557:3557))
        (PORT d[1] (3559:3559:3559) (3813:3813:3813))
        (PORT d[2] (3794:3794:3794) (3838:3838:3838))
        (PORT d[3] (4249:4249:4249) (4268:4268:4268))
        (PORT d[4] (4266:4266:4266) (4481:4481:4481))
        (PORT d[5] (3546:3546:3546) (3686:3686:3686))
        (PORT d[6] (3140:3140:3140) (3227:3227:3227))
        (PORT d[7] (3007:3007:3007) (3182:3182:3182))
        (PORT d[8] (3222:3222:3222) (3328:3328:3328))
        (PORT d[9] (3883:3883:3883) (3815:3815:3815))
        (PORT d[10] (4447:4447:4447) (4566:4566:4566))
        (PORT d[11] (4141:4141:4141) (4246:4246:4246))
        (PORT d[12] (4367:4367:4367) (4573:4573:4573))
        (PORT clk (2482:2482:2482) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT d[0] (3340:3340:3340) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (315:315:315))
        (PORT datab (1962:1962:1962) (2073:2073:2073))
        (PORT datac (1924:1924:1924) (2048:2048:2048))
        (PORT datad (1824:1824:1824) (1924:1924:1924))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (2878:2878:2878))
        (PORT clk (2952:2952:2952) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (1997:1997:1997))
        (PORT d[1] (2736:2736:2736) (2784:2784:2784))
        (PORT d[2] (2394:2394:2394) (2404:2404:2404))
        (PORT d[3] (3290:3290:3290) (3433:3433:3433))
        (PORT d[4] (2021:2021:2021) (2037:2037:2037))
        (PORT d[5] (3356:3356:3356) (3406:3406:3406))
        (PORT d[6] (2175:2175:2175) (2244:2244:2244))
        (PORT d[7] (3540:3540:3540) (3781:3781:3781))
        (PORT d[8] (2940:2940:2940) (2936:2936:2936))
        (PORT d[9] (4088:4088:4088) (4092:4092:4092))
        (PORT d[10] (1678:1678:1678) (1702:1702:1702))
        (PORT d[11] (2366:2366:2366) (2366:2366:2366))
        (PORT d[12] (2329:2329:2329) (2348:2348:2348))
        (PORT clk (2948:2948:2948) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2097:2097:2097))
        (PORT clk (2948:2948:2948) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (2993:2993:2993))
        (PORT d[0] (2768:2768:2768) (2728:2728:2728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (2994:2994:2994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3331:3331:3331))
        (PORT d[1] (2214:2214:2214) (2279:2279:2279))
        (PORT d[2] (1557:1557:1557) (1618:1618:1618))
        (PORT d[3] (3370:3370:3370) (3351:3351:3351))
        (PORT d[4] (3297:3297:3297) (3396:3396:3396))
        (PORT d[5] (2841:2841:2841) (2955:2955:2955))
        (PORT d[6] (4080:4080:4080) (4269:4269:4269))
        (PORT d[7] (5914:5914:5914) (6103:6103:6103))
        (PORT d[8] (4065:4065:4065) (4253:4253:4253))
        (PORT d[9] (6715:6715:6715) (6776:6776:6776))
        (PORT d[10] (3803:3803:3803) (3796:3796:3796))
        (PORT d[11] (3590:3590:3590) (3545:3545:3545))
        (PORT d[12] (4272:4272:4272) (4496:4496:4496))
        (PORT clk (2509:2509:2509) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (PORT d[0] (3163:3163:3163) (3144:3144:3144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (319:319:319))
        (PORT datab (1969:1969:1969) (2082:2082:2082))
        (PORT datac (1935:1935:1935) (2062:2062:2062))
        (PORT datad (1813:1813:1813) (1911:1911:1911))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2874:2874:2874))
        (PORT clk (3145:3145:3145) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3550:3550:3550))
        (PORT d[1] (3582:3582:3582) (3732:3732:3732))
        (PORT d[2] (5300:5300:5300) (5435:5435:5435))
        (PORT d[3] (4204:4204:4204) (4124:4124:4124))
        (PORT d[4] (4752:4752:4752) (4964:4964:4964))
        (PORT d[5] (3987:3987:3987) (4043:4043:4043))
        (PORT d[6] (4454:4454:4454) (4504:4504:4504))
        (PORT d[7] (2933:2933:2933) (3070:3070:3070))
        (PORT d[8] (3836:3836:3836) (3924:3924:3924))
        (PORT d[9] (5461:5461:5461) (5535:5535:5535))
        (PORT d[10] (5097:5097:5097) (5170:5170:5170))
        (PORT d[11] (2298:2298:2298) (2435:2435:2435))
        (PORT d[12] (5965:5965:5965) (5989:5989:5989))
        (PORT clk (3141:3141:3141) (3164:3164:3164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2503:2503:2503))
        (PORT clk (3141:3141:3141) (3164:3164:3164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3145:3145:3145) (3168:3168:3168))
        (PORT d[0] (3139:3139:3139) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3169:3169:3169))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3169:3169:3169))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3169:3169:3169))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3682:3682:3682))
        (PORT d[1] (4996:4996:4996) (5086:5086:5086))
        (PORT d[2] (4764:4764:4764) (4871:4871:4871))
        (PORT d[3] (6560:6560:6560) (6563:6563:6563))
        (PORT d[4] (4260:4260:4260) (4482:4482:4482))
        (PORT d[5] (3641:3641:3641) (3796:3796:3796))
        (PORT d[6] (5068:5068:5068) (5100:5100:5100))
        (PORT d[7] (2750:2750:2750) (2815:2815:2815))
        (PORT d[8] (2838:2838:2838) (2935:2935:2935))
        (PORT d[9] (5737:5737:5737) (5764:5764:5764))
        (PORT d[10] (5916:5916:5916) (6031:6031:6031))
        (PORT d[11] (3256:3256:3256) (3275:3275:3275))
        (PORT d[12] (3195:3195:3195) (3253:3253:3253))
        (PORT clk (2517:2517:2517) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (PORT d[0] (5844:5844:5844) (5551:5551:5551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (610:610:610))
        (PORT datab (1072:1072:1072) (1121:1121:1121))
        (PORT datac (2634:2634:2634) (2585:2585:2585))
        (PORT datad (2652:2652:2652) (2655:2655:2655))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2985:2985:2985) (2987:2987:2987))
        (PORT datab (1092:1092:1092) (1148:1148:1148))
        (PORT datac (2096:2096:2096) (2182:2182:2182))
        (PORT datad (402:402:402) (408:408:408))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[16\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datad (636:636:636) (603:603:603))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3186:3186:3186) (3075:3075:3075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (843:843:843) (915:915:915))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (456:456:456) (509:509:509))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (427:427:427))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1016:1016:1016) (1049:1049:1049))
        (PORT datad (1867:1867:1867) (1852:1852:1852))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (418:418:418))
        (PORT datac (1082:1082:1082) (1089:1089:1089))
        (PORT datad (293:293:293) (374:374:374))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (457:457:457))
        (PORT datac (308:308:308) (406:406:406))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2400:2400:2400))
        (PORT clk (2433:2433:2433) (2345:2345:2345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2147:2147:2147) (2212:2212:2212))
        (PORT d[1] (3359:3359:3359) (3435:3435:3435))
        (PORT d[2] (4638:4638:4638) (4791:4791:4791))
        (PORT d[3] (3554:3554:3554) (3427:3427:3427))
        (PORT d[4] (2506:2506:2506) (2441:2441:2441))
        (PORT d[5] (3470:3470:3470) (3391:3391:3391))
        (PORT d[6] (2337:2337:2337) (2370:2370:2370))
        (PORT d[7] (3154:3154:3154) (3265:3265:3265))
        (PORT d[8] (2379:2379:2379) (2438:2438:2438))
        (PORT d[9] (4981:4981:4981) (5052:5052:5052))
        (PORT d[10] (2325:2325:2325) (2334:2334:2334))
        (PORT d[11] (2232:2232:2232) (2299:2299:2299))
        (PORT d[12] (2366:2366:2366) (2393:2393:2393))
        (PORT clk (2429:2429:2429) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2340:2340:2340))
        (PORT clk (2429:2429:2429) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2345:2345:2345))
        (PORT d[0] (2710:2710:2710) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2346:2346:2346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4654:4654:4654) (4766:4766:4766))
        (PORT d[1] (2245:2245:2245) (2351:2351:2351))
        (PORT d[2] (2804:2804:2804) (2911:2911:2911))
        (PORT d[3] (4034:4034:4034) (4030:4030:4030))
        (PORT d[4] (4261:4261:4261) (4358:4358:4358))
        (PORT d[5] (3442:3442:3442) (3568:3568:3568))
        (PORT d[6] (3686:3686:3686) (3865:3865:3865))
        (PORT d[7] (3317:3317:3317) (3348:3348:3348))
        (PORT d[8] (4257:4257:4257) (4403:4403:4403))
        (PORT d[9] (6059:6059:6059) (6136:6136:6136))
        (PORT d[10] (4489:4489:4489) (4394:4394:4394))
        (PORT d[11] (4082:4082:4082) (4182:4182:4182))
        (PORT d[12] (3454:3454:3454) (3498:3498:3498))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT d[0] (4179:4179:4179) (4040:4040:4040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (458:458:458))
        (PORT datac (309:309:309) (407:407:407))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2368:2368:2368))
        (PORT clk (2565:2565:2565) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2552:2552:2552))
        (PORT d[1] (2326:2326:2326) (2287:2287:2287))
        (PORT d[2] (5536:5536:5536) (5658:5658:5658))
        (PORT d[3] (3984:3984:3984) (3867:3867:3867))
        (PORT d[4] (1599:1599:1599) (1563:1563:1563))
        (PORT d[5] (2781:2781:2781) (2711:2711:2711))
        (PORT d[6] (2716:2716:2716) (2745:2745:2745))
        (PORT d[7] (2766:2766:2766) (2843:2843:2843))
        (PORT d[8] (2308:2308:2308) (2329:2329:2329))
        (PORT d[9] (4676:4676:4676) (4718:4718:4718))
        (PORT d[10] (3074:3074:3074) (3083:3083:3083))
        (PORT d[11] (2280:2280:2280) (2395:2395:2395))
        (PORT d[12] (2355:2355:2355) (2374:2374:2374))
        (PORT clk (2561:2561:2561) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (2793:2793:2793))
        (PORT clk (2561:2561:2561) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2582:2582:2582))
        (PORT d[0] (3440:3440:3440) (3424:3424:3424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4064:4064:4064) (4178:4178:4178))
        (PORT d[1] (3191:3191:3191) (3276:3276:3276))
        (PORT d[2] (2616:2616:2616) (2726:2726:2726))
        (PORT d[3] (4668:4668:4668) (4648:4648:4648))
        (PORT d[4] (4985:4985:4985) (5081:5081:5081))
        (PORT d[5] (3789:3789:3789) (3905:3905:3905))
        (PORT d[6] (4066:4066:4066) (4249:4249:4249))
        (PORT d[7] (3652:3652:3652) (3699:3699:3699))
        (PORT d[8] (4740:4740:4740) (4904:4904:4904))
        (PORT d[9] (6472:6472:6472) (6556:6556:6556))
        (PORT d[10] (4160:4160:4160) (4137:4137:4137))
        (PORT d[11] (4703:4703:4703) (4775:4775:4775))
        (PORT d[12] (4131:4131:4131) (4169:4169:4169))
        (PORT clk (2492:2492:2492) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (PORT d[0] (5099:5099:5099) (5160:5160:5160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1964:1964:1964) (2075:2075:2075))
        (PORT datac (1926:1926:1926) (2051:2051:2051))
        (PORT datad (1821:1821:1821) (1921:1921:1921))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1912:1912:1912) (2037:2037:2037))
        (PORT datac (1950:1950:1950) (2087:2087:2087))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2417:2417:2417))
        (PORT clk (2743:2743:2743) (2731:2731:2731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2691:2691:2691))
        (PORT d[1] (3135:3135:3135) (3234:3234:3234))
        (PORT d[2] (5051:5051:5051) (5229:5229:5229))
        (PORT d[3] (5664:5664:5664) (5587:5587:5587))
        (PORT d[4] (2332:2332:2332) (2293:2293:2293))
        (PORT d[5] (2873:2873:2873) (2819:2819:2819))
        (PORT d[6] (3627:3627:3627) (3601:3601:3601))
        (PORT d[7] (2143:2143:2143) (2235:2235:2235))
        (PORT d[8] (2717:2717:2717) (2780:2780:2780))
        (PORT d[9] (4285:4285:4285) (4327:4327:4327))
        (PORT d[10] (3803:3803:3803) (3806:3806:3806))
        (PORT d[11] (3993:3993:3993) (4107:4107:4107))
        (PORT d[12] (5974:5974:5974) (6024:6024:6024))
        (PORT clk (2739:2739:2739) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2284:2284:2284))
        (PORT clk (2739:2739:2739) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2731:2731:2731))
        (PORT d[0] (2697:2697:2697) (2651:2651:2651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2732:2732:2732))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2732:2732:2732))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2732:2732:2732))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5733:5733:5733) (5842:5842:5842))
        (PORT d[1] (3910:3910:3910) (3994:3994:3994))
        (PORT d[2] (2995:2995:2995) (3121:3121:3121))
        (PORT d[3] (5087:5087:5087) (5083:5083:5083))
        (PORT d[4] (5349:5349:5349) (5447:5447:5447))
        (PORT d[5] (4511:4511:4511) (4629:4629:4629))
        (PORT d[6] (3273:3273:3273) (3412:3412:3412))
        (PORT d[7] (4370:4370:4370) (4413:4413:4413))
        (PORT d[8] (5047:5047:5047) (5209:5209:5209))
        (PORT d[9] (7134:7134:7134) (7207:7207:7207))
        (PORT d[10] (4894:4894:4894) (4872:4872:4872))
        (PORT d[11] (3693:3693:3693) (3760:3760:3760))
        (PORT d[12] (4520:4520:4520) (4554:4554:4554))
        (PORT clk (2447:2447:2447) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d[0] (2174:2174:2174) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2434:2434:2434))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1911:1911:1911) (2035:2035:2035))
        (PORT datac (1948:1948:1948) (2084:2084:2084))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3652:3652:3652))
        (PORT clk (3392:3392:3392) (3485:3485:3485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5002:5002:5002) (5241:5241:5241))
        (PORT d[1] (2731:2731:2731) (2800:2800:2800))
        (PORT d[2] (3464:3464:3464) (3441:3441:3441))
        (PORT d[3] (4344:4344:4344) (4616:4616:4616))
        (PORT d[4] (5101:5101:5101) (5279:5279:5279))
        (PORT d[5] (3772:3772:3772) (3863:3863:3863))
        (PORT d[6] (2748:2748:2748) (2806:2806:2806))
        (PORT d[7] (3315:3315:3315) (3461:3461:3461))
        (PORT d[8] (2815:2815:2815) (2934:2934:2934))
        (PORT d[9] (4182:4182:4182) (4150:4150:4150))
        (PORT d[10] (4293:4293:4293) (4250:4250:4250))
        (PORT d[11] (3034:3034:3034) (3189:3189:3189))
        (PORT d[12] (3514:3514:3514) (3485:3485:3485))
        (PORT clk (3388:3388:3388) (3481:3481:3481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (1673:1673:1673))
        (PORT clk (3388:3388:3388) (3481:3481:3481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3485:3485:3485))
        (PORT d[0] (2387:2387:2387) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3486:3486:3486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3165:3165:3165))
        (PORT d[1] (4282:4282:4282) (4541:4541:4541))
        (PORT d[2] (1853:1853:1853) (1863:1863:1863))
        (PORT d[3] (2418:2418:2418) (2423:2423:2423))
        (PORT d[4] (1724:1724:1724) (1736:1736:1736))
        (PORT d[5] (5686:5686:5686) (5822:5822:5822))
        (PORT d[6] (3478:3478:3478) (3535:3535:3535))
        (PORT d[7] (5462:5462:5462) (5623:5623:5623))
        (PORT d[8] (3231:3231:3231) (3306:3306:3306))
        (PORT d[9] (4985:4985:4985) (4933:4933:4933))
        (PORT d[10] (3145:3145:3145) (3130:3130:3130))
        (PORT d[11] (2997:2997:2997) (2979:2979:2979))
        (PORT d[12] (3743:3743:3743) (3890:3890:3890))
        (PORT clk (2500:2500:2500) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (PORT d[0] (2709:2709:2709) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (610:610:610))
        (PORT datab (1074:1074:1074) (1123:1123:1123))
        (PORT datac (2975:2975:2975) (2936:2936:2936))
        (PORT datad (1260:1260:1260) (1238:1238:1238))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (609:609:609))
        (PORT datab (4050:4050:4050) (3991:3991:3991))
        (PORT datac (2659:2659:2659) (2710:2710:2710))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1019:1019:1019) (1052:1052:1052))
        (PORT datad (402:402:402) (407:407:407))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1357:1357:1357))
        (PORT datab (327:327:327) (410:410:410))
        (PORT datac (1208:1208:1208) (1277:1277:1277))
        (PORT datad (1232:1232:1232) (1218:1218:1218))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (643:643:643) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|red\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1686:1686:1686) (1667:1667:1667))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|red\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2953:2953:2953))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1093:1093:1093) (1065:1065:1065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3341:3341:3341))
        (PORT clk (3473:3473:3473) (3584:3584:3584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4707:4707:4707) (4954:4954:4954))
        (PORT d[1] (4363:4363:4363) (4553:4553:4553))
        (PORT d[2] (4498:4498:4498) (4573:4573:4573))
        (PORT d[3] (3242:3242:3242) (3504:3504:3504))
        (PORT d[4] (3913:3913:3913) (4052:4052:4052))
        (PORT d[5] (5641:5641:5641) (5828:5828:5828))
        (PORT d[6] (3279:3279:3279) (3389:3389:3389))
        (PORT d[7] (3355:3355:3355) (3506:3506:3506))
        (PORT d[8] (4311:4311:4311) (4508:4508:4508))
        (PORT d[9] (4641:4641:4641) (4603:4603:4603))
        (PORT d[10] (5806:5806:5806) (5850:5850:5850))
        (PORT d[11] (2869:2869:2869) (3012:3012:3012))
        (PORT d[12] (4367:4367:4367) (4435:4435:4435))
        (PORT clk (3469:3469:3469) (3580:3580:3580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2644:2644:2644))
        (PORT clk (3469:3469:3469) (3580:3580:3580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3473:3473:3473) (3584:3584:3584))
        (PORT d[0] (3253:3253:3253) (3276:3276:3276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3585:3585:3585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3585:3585:3585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3585:3585:3585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3585:3585:3585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (2933:2933:2933))
        (PORT d[1] (3178:3178:3178) (3407:3407:3407))
        (PORT d[2] (2445:2445:2445) (2451:2451:2451))
        (PORT d[3] (2342:2342:2342) (2469:2469:2469))
        (PORT d[4] (5040:5040:5040) (5308:5308:5308))
        (PORT d[5] (3383:3383:3383) (3444:3444:3444))
        (PORT d[6] (3709:3709:3709) (3895:3895:3895))
        (PORT d[7] (5131:5131:5131) (5371:5371:5371))
        (PORT d[8] (4428:4428:4428) (4617:4617:4617))
        (PORT d[9] (4656:4656:4656) (4620:4620:4620))
        (PORT d[10] (5583:5583:5583) (5745:5745:5745))
        (PORT d[11] (2033:2033:2033) (2063:2063:2063))
        (PORT d[12] (3383:3383:3383) (3544:3544:3544))
        (PORT clk (2529:2529:2529) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2520:2520:2520))
        (PORT d[0] (2174:2174:2174) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2517:2517:2517))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (3736:3736:3736))
        (PORT clk (3710:3710:3710) (3818:3818:3818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4311:4311:4311) (4555:4555:4555))
        (PORT d[1] (3908:3908:3908) (4084:4084:4084))
        (PORT d[2] (4211:4211:4211) (4297:4297:4297))
        (PORT d[3] (3558:3558:3558) (3811:3811:3811))
        (PORT d[4] (4401:4401:4401) (4576:4576:4576))
        (PORT d[5] (5281:5281:5281) (5471:5471:5471))
        (PORT d[6] (4268:4268:4268) (4389:4389:4389))
        (PORT d[7] (3020:3020:3020) (3175:3175:3175))
        (PORT d[8] (3930:3930:3930) (4114:4114:4114))
        (PORT d[9] (4587:4587:4587) (4544:4544:4544))
        (PORT d[10] (6109:6109:6109) (6151:6151:6151))
        (PORT d[11] (3722:3722:3722) (3886:3886:3886))
        (PORT d[12] (4667:4667:4667) (4717:4717:4717))
        (PORT clk (3706:3706:3706) (3814:3814:3814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (2898:2898:2898))
        (PORT clk (3706:3706:3706) (3814:3814:3814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3818:3818:3818))
        (PORT d[0] (3519:3519:3519) (3532:3532:3532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3819:3819:3819))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3819:3819:3819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3819:3819:3819))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3819:3819:3819))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (2929:2929:2929))
        (PORT d[1] (3821:3821:3821) (4044:4044:4044))
        (PORT d[2] (4971:4971:4971) (5000:5000:5000))
        (PORT d[3] (1937:1937:1937) (2057:2057:2057))
        (PORT d[4] (4661:4661:4661) (4928:4928:4928))
        (PORT d[5] (3022:3022:3022) (3083:3083:3083))
        (PORT d[6] (3710:3710:3710) (3898:3898:3898))
        (PORT d[7] (4446:4446:4446) (4693:4693:4693))
        (PORT d[8] (4033:4033:4033) (4226:4226:4226))
        (PORT d[9] (4333:4333:4333) (4303:4303:4303))
        (PORT d[10] (5188:5188:5188) (5353:5353:5353))
        (PORT d[11] (5640:5640:5640) (5794:5794:5794))
        (PORT d[12] (3406:3406:3406) (3555:3555:3555))
        (PORT clk (2536:2536:2536) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2526:2526:2526))
        (PORT d[0] (1842:1842:1842) (1789:1789:1789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2523:2523:2523))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (4266:4266:4266))
        (PORT clk (3445:3445:3445) (3564:3564:3564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4150:4150:4150) (4280:4280:4280))
        (PORT d[1] (3633:3633:3633) (3753:3753:3753))
        (PORT d[2] (4628:4628:4628) (4773:4773:4773))
        (PORT d[3] (3345:3345:3345) (3519:3519:3519))
        (PORT d[4] (3637:3637:3637) (3762:3762:3762))
        (PORT d[5] (4605:4605:4605) (4785:4785:4785))
        (PORT d[6] (4871:4871:4871) (5081:5081:5081))
        (PORT d[7] (3364:3364:3364) (3522:3522:3522))
        (PORT d[8] (2954:2954:2954) (3085:3085:3085))
        (PORT d[9] (5667:5667:5667) (5861:5861:5861))
        (PORT d[10] (5888:5888:5888) (5990:5990:5990))
        (PORT d[11] (3586:3586:3586) (3688:3688:3688))
        (PORT d[12] (4826:4826:4826) (4755:4755:4755))
        (PORT clk (3441:3441:3441) (3560:3560:3560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2616:2616:2616) (2648:2648:2648))
        (PORT clk (3441:3441:3441) (3560:3560:3560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3564:3564:3564))
        (PORT d[0] (3238:3238:3238) (3279:3279:3279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3565:3565:3565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3565:3565:3565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3565:3565:3565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3565:3565:3565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4582:4582:4582) (4782:4782:4782))
        (PORT d[1] (3003:3003:3003) (3191:3191:3191))
        (PORT d[2] (5289:5289:5289) (5328:5328:5328))
        (PORT d[3] (4205:4205:4205) (4299:4299:4299))
        (PORT d[4] (5472:5472:5472) (5570:5570:5570))
        (PORT d[5] (4058:4058:4058) (4128:4128:4128))
        (PORT d[6] (4819:4819:4819) (5043:5043:5043))
        (PORT d[7] (4452:4452:4452) (4612:4612:4612))
        (PORT d[8] (4300:4300:4300) (4337:4337:4337))
        (PORT d[9] (6528:6528:6528) (6646:6646:6646))
        (PORT d[10] (3570:3570:3570) (3638:3638:3638))
        (PORT d[11] (4101:4101:4101) (4152:4152:4152))
        (PORT d[12] (4971:4971:4971) (5009:5009:5009))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (PORT d[0] (3961:3961:3961) (3910:3910:3910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3743:3743:3743) (3919:3919:3919))
        (PORT clk (3572:3572:3572) (3704:3704:3704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4745:4745:4745) (4855:4855:4855))
        (PORT d[1] (4340:4340:4340) (4457:4457:4457))
        (PORT d[2] (3851:3851:3851) (3890:3890:3890))
        (PORT d[3] (2828:2828:2828) (3047:3047:3047))
        (PORT d[4] (4342:4342:4342) (4471:4471:4471))
        (PORT d[5] (4227:4227:4227) (4383:4383:4383))
        (PORT d[6] (3674:3674:3674) (3789:3789:3789))
        (PORT d[7] (3009:3009:3009) (3157:3157:3157))
        (PORT d[8] (3636:3636:3636) (3790:3790:3790))
        (PORT d[9] (4777:4777:4777) (4881:4881:4881))
        (PORT d[10] (4870:4870:4870) (4975:4975:4975))
        (PORT d[11] (3882:3882:3882) (4077:4077:4077))
        (PORT d[12] (5655:5655:5655) (5704:5704:5704))
        (PORT clk (3568:3568:3568) (3700:3700:3700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (1878:1878:1878))
        (PORT clk (3568:3568:3568) (3700:3700:3700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3572:3572:3572) (3704:3704:3704))
        (PORT d[0] (2506:2506:2506) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3573:3573:3573) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3573:3573:3573) (3705:3705:3705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3573:3573:3573) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3573:3573:3573) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4264:4264:4264) (4304:4304:4304))
        (PORT d[1] (2785:2785:2785) (2950:2950:2950))
        (PORT d[2] (3537:3537:3537) (3602:3602:3602))
        (PORT d[3] (2358:2358:2358) (2514:2514:2514))
        (PORT d[4] (6560:6560:6560) (6645:6645:6645))
        (PORT d[5] (3444:3444:3444) (3502:3502:3502))
        (PORT d[6] (5174:5174:5174) (5401:5401:5401))
        (PORT d[7] (2831:2831:2831) (2834:2834:2834))
        (PORT d[8] (4524:4524:4524) (4509:4509:4509))
        (PORT d[9] (7091:7091:7091) (7133:7133:7133))
        (PORT d[10] (2234:2234:2234) (2253:2253:2253))
        (PORT d[11] (5199:5199:5199) (5227:5227:5227))
        (PORT d[12] (3590:3590:3590) (3597:3597:3597))
        (PORT clk (2450:2450:2450) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2435:2435:2435))
        (PORT d[0] (1681:1681:1681) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2260:2260:2260) (2275:2275:2275))
        (PORT datab (1797:1797:1797) (1722:1722:1722))
        (PORT datac (326:326:326) (436:436:436))
        (PORT datad (1104:1104:1104) (1153:1153:1153))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1524:1524:1524))
        (PORT datab (2056:2056:2056) (2006:2006:2006))
        (PORT datac (327:327:327) (437:437:437))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3398:3398:3398))
        (PORT clk (3851:3851:3851) (4014:4014:4014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4416:4416:4416) (4528:4528:4528))
        (PORT d[1] (3567:3567:3567) (3688:3688:3688))
        (PORT d[2] (4211:4211:4211) (4292:4292:4292))
        (PORT d[3] (3219:3219:3219) (3471:3471:3471))
        (PORT d[4] (4470:4470:4470) (4669:4669:4669))
        (PORT d[5] (4576:4576:4576) (4728:4728:4728))
        (PORT d[6] (3345:3345:3345) (3467:3467:3467))
        (PORT d[7] (4010:4010:4010) (4184:4184:4184))
        (PORT d[8] (3903:3903:3903) (4070:4070:4070))
        (PORT d[9] (5919:5919:5919) (6061:6061:6061))
        (PORT d[10] (5660:5660:5660) (5805:5805:5805))
        (PORT d[11] (3542:3542:3542) (3740:3740:3740))
        (PORT d[12] (5303:5303:5303) (5355:5355:5355))
        (PORT clk (3847:3847:3847) (4010:4010:4010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (2731:2731:2731))
        (PORT clk (3847:3847:3847) (4010:4010:4010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3851:3851:3851) (4014:4014:4014))
        (PORT d[0] (3362:3362:3362) (3362:3362:3362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3852:3852:3852) (4015:4015:4015))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3852:3852:3852) (4015:4015:4015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3852:3852:3852) (4015:4015:4015))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3852:3852:3852) (4015:4015:4015))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3581:3581:3581) (3629:3629:3629))
        (PORT d[1] (3975:3975:3975) (4242:4242:4242))
        (PORT d[2] (2856:2856:2856) (2913:2913:2913))
        (PORT d[3] (2684:2684:2684) (2807:2807:2807))
        (PORT d[4] (4815:4815:4815) (5133:5133:5133))
        (PORT d[5] (2301:2301:2301) (2326:2326:2326))
        (PORT d[6] (4508:4508:4508) (4741:4741:4741))
        (PORT d[7] (4865:4865:4865) (4880:4880:4880))
        (PORT d[8] (4915:4915:4915) (5153:5153:5153))
        (PORT d[9] (6393:6393:6393) (6440:6440:6440))
        (PORT d[10] (2242:2242:2242) (2267:2267:2267))
        (PORT d[11] (5958:5958:5958) (6130:6130:6130))
        (PORT d[12] (3842:3842:3842) (4032:4032:4032))
        (PORT clk (2490:2490:2490) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (PORT d[0] (3000:3000:3000) (2872:2872:2872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (3072:3072:3072))
        (PORT clk (3499:3499:3499) (3612:3612:3612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4719:4719:4719) (4953:4953:4953))
        (PORT d[1] (4350:4350:4350) (4541:4541:4541))
        (PORT d[2] (4189:4189:4189) (4271:4271:4271))
        (PORT d[3] (3948:3948:3948) (4199:4199:4199))
        (PORT d[4] (5028:5028:5028) (5189:5189:5189))
        (PORT d[5] (4527:4527:4527) (4658:4658:4658))
        (PORT d[6] (3278:3278:3278) (3388:3388:3388))
        (PORT d[7] (3387:3387:3387) (3542:3542:3542))
        (PORT d[8] (4300:4300:4300) (4494:4494:4494))
        (PORT d[9] (4675:4675:4675) (4639:4639:4639))
        (PORT d[10] (5847:5847:5847) (5925:5925:5925))
        (PORT d[11] (2664:2664:2664) (2819:2819:2819))
        (PORT d[12] (4654:4654:4654) (4713:4713:4713))
        (PORT clk (3495:3495:3495) (3608:3608:3608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2722:2722:2722))
        (PORT clk (3495:3495:3495) (3608:3608:3608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3499:3499:3499) (3612:3612:3612))
        (PORT d[0] (3330:3330:3330) (3353:3353:3353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3500:3500:3500) (3613:3613:3613))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3500:3500:3500) (3613:3613:3613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3500:3500:3500) (3613:3613:3613))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3500:3500:3500) (3613:3613:3613))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2941:2941:2941))
        (PORT d[1] (3522:3522:3522) (3749:3749:3749))
        (PORT d[2] (2077:2077:2077) (2085:2085:2085))
        (PORT d[3] (2379:2379:2379) (2508:2508:2508))
        (PORT d[4] (4724:4724:4724) (5019:5019:5019))
        (PORT d[5] (3716:3716:3716) (3770:3770:3770))
        (PORT d[6] (3305:3305:3305) (3450:3450:3450))
        (PORT d[7] (5132:5132:5132) (5372:5372:5372))
        (PORT d[8] (4392:4392:4392) (4584:4584:4584))
        (PORT d[9] (4662:4662:4662) (4626:4626:4626))
        (PORT d[10] (5584:5584:5584) (5746:5746:5746))
        (PORT d[11] (6270:6270:6270) (6412:6412:6412))
        (PORT d[12] (2069:2069:2069) (2094:2094:2094))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT d[0] (1820:1820:1820) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1209:1209:1209))
        (PORT datab (1896:1896:1896) (1865:1865:1865))
        (PORT datac (327:327:327) (437:437:437))
        (PORT datad (1541:1541:1541) (1477:1477:1477))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (3066:3066:3066))
        (PORT clk (3353:3353:3353) (3421:3421:3421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5452:5452:5452) (5685:5685:5685))
        (PORT d[1] (3601:3601:3601) (3708:3708:3708))
        (PORT d[2] (4965:4965:4965) (5042:5042:5042))
        (PORT d[3] (3259:3259:3259) (3521:3521:3521))
        (PORT d[4] (4264:4264:4264) (4402:4402:4402))
        (PORT d[5] (4578:4578:4578) (4714:4714:4714))
        (PORT d[6] (3315:3315:3315) (3428:3428:3428))
        (PORT d[7] (2924:2924:2924) (3037:3037:3037))
        (PORT d[8] (5043:5043:5043) (5241:5241:5241))
        (PORT d[9] (5586:5586:5586) (5515:5515:5515))
        (PORT d[10] (5102:5102:5102) (5153:5153:5153))
        (PORT d[11] (3469:3469:3469) (3625:3625:3625))
        (PORT d[12] (2959:2959:2959) (3123:3123:3123))
        (PORT clk (3349:3349:3349) (3417:3417:3417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (1787:1787:1787))
        (PORT clk (3349:3349:3349) (3417:3417:3417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3353:3353:3353) (3421:3421:3421))
        (PORT d[0] (2501:2501:2501) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3354:3354:3354) (3422:3422:3422))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3354:3354:3354) (3422:3422:3422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3354:3354:3354) (3422:3422:3422))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3354:3354:3354) (3422:3422:3422))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3612:3612:3612) (3676:3676:3676))
        (PORT d[1] (3905:3905:3905) (4134:4134:4134))
        (PORT d[2] (2094:2094:2094) (2096:2096:2096))
        (PORT d[3] (3051:3051:3051) (3166:3166:3166))
        (PORT d[4] (5749:5749:5749) (6011:6011:6011))
        (PORT d[5] (1095:1095:1095) (1132:1132:1132))
        (PORT d[6] (1391:1391:1391) (1414:1414:1414))
        (PORT d[7] (1140:1140:1140) (1178:1178:1178))
        (PORT d[8] (2409:2409:2409) (2434:2434:2434))
        (PORT d[9] (2122:2122:2122) (2154:2154:2154))
        (PORT d[10] (1408:1408:1408) (1437:1437:1437))
        (PORT d[11] (4455:4455:4455) (4455:4455:4455))
        (PORT d[12] (1366:1366:1366) (1403:1403:1403))
        (PORT clk (2497:2497:2497) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (PORT d[0] (818:818:818) (752:752:752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (3022:3022:3022))
        (PORT clk (3409:3409:3409) (3517:3517:3517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5073:5073:5073) (5323:5323:5323))
        (PORT d[1] (3274:3274:3274) (3385:3385:3385))
        (PORT d[2] (3806:3806:3806) (3844:3844:3844))
        (PORT d[3] (4307:4307:4307) (4551:4551:4551))
        (PORT d[4] (4237:4237:4237) (4362:4362:4362))
        (PORT d[5] (4173:4173:4173) (4313:4313:4313))
        (PORT d[6] (3269:3269:3269) (3374:3374:3374))
        (PORT d[7] (3240:3240:3240) (3347:3347:3347))
        (PORT d[8] (4350:4350:4350) (4547:4547:4547))
        (PORT d[9] (5237:5237:5237) (5171:5171:5171))
        (PORT d[10] (5836:5836:5836) (5885:5885:5885))
        (PORT d[11] (3061:3061:3061) (3217:3217:3217))
        (PORT d[12] (5001:5001:5001) (5055:5055:5055))
        (PORT clk (3405:3405:3405) (3513:3513:3513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2379:2379:2379))
        (PORT clk (3405:3405:3405) (3513:3513:3513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3517:3517:3517))
        (PORT d[0] (3058:3058:3058) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3518:3518:3518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3518:3518:3518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3518:3518:3518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3518:3518:3518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3301:3301:3301))
        (PORT d[1] (3557:3557:3557) (3775:3775:3775))
        (PORT d[2] (2382:2382:2382) (2383:2383:2383))
        (PORT d[3] (2720:2720:2720) (2846:2846:2846))
        (PORT d[4] (5395:5395:5395) (5662:5662:5662))
        (PORT d[5] (3736:3736:3736) (3792:3792:3792))
        (PORT d[6] (3255:3255:3255) (3398:3398:3398))
        (PORT d[7] (1518:1518:1518) (1555:1555:1555))
        (PORT d[8] (2049:2049:2049) (2072:2072:2072))
        (PORT d[9] (1765:1765:1765) (1799:1799:1799))
        (PORT d[10] (5939:5939:5939) (6097:6097:6097))
        (PORT d[11] (4764:4764:4764) (4759:4759:4759))
        (PORT d[12] (1759:1759:1759) (1786:1786:1786))
        (PORT clk (2517:2517:2517) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2507:2507:2507))
        (PORT d[0] (1484:1484:1484) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2504:2504:2504))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1211:1211:1211))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (617:617:617) (605:605:605))
        (PORT datad (979:979:979) (941:941:941))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1120:1120:1120) (1181:1181:1181))
        (PORT datac (697:697:697) (755:755:755))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3480:3480:3480))
        (PORT clk (3037:3037:3037) (3124:3124:3124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4432:4432:4432) (4490:4490:4490))
        (PORT d[1] (3863:3863:3863) (3949:3949:3949))
        (PORT d[2] (4244:4244:4244) (4290:4290:4290))
        (PORT d[3] (1935:1935:1935) (2017:2017:2017))
        (PORT d[4] (4182:4182:4182) (4237:4237:4237))
        (PORT d[5] (5234:5234:5234) (5362:5362:5362))
        (PORT d[6] (4253:4253:4253) (4379:4379:4379))
        (PORT d[7] (2985:2985:2985) (3103:3103:3103))
        (PORT d[8] (3302:3302:3302) (3388:3388:3388))
        (PORT d[9] (5515:5515:5515) (5609:5609:5609))
        (PORT d[10] (5173:5173:5173) (5235:5235:5235))
        (PORT d[11] (4460:4460:4460) (4605:4605:4605))
        (PORT d[12] (4042:4042:4042) (4020:4020:4020))
        (PORT clk (3033:3033:3033) (3120:3120:3120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (1809:1809:1809))
        (PORT clk (3033:3033:3033) (3120:3120:3120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3037:3037:3037) (3124:3124:3124))
        (PORT d[0] (2469:2469:2469) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3125:3125:3125))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3125:3125:3125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3125:3125:3125))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3125:3125:3125))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4361:4361:4361) (4344:4344:4344))
        (PORT d[1] (2377:2377:2377) (2532:2532:2532))
        (PORT d[2] (2425:2425:2425) (2444:2444:2444))
        (PORT d[3] (4188:4188:4188) (4232:4232:4232))
        (PORT d[4] (4847:4847:4847) (4920:4920:4920))
        (PORT d[5] (4049:4049:4049) (4085:4085:4085))
        (PORT d[6] (4756:4756:4756) (4925:4925:4925))
        (PORT d[7] (1884:1884:1884) (1932:1932:1932))
        (PORT d[8] (3067:3067:3067) (3078:3078:3078))
        (PORT d[9] (3182:3182:3182) (3203:3203:3203))
        (PORT d[10] (4609:4609:4609) (4706:4706:4706))
        (PORT d[11] (3379:3379:3379) (3387:3387:3387))
        (PORT d[12] (2145:2145:2145) (2181:2181:2181))
        (PORT clk (2503:2503:2503) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (PORT d[0] (3940:3940:3940) (3935:3935:3935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3331:3331:3331) (3464:3464:3464))
        (PORT clk (3734:3734:3734) (3828:3828:3828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (4176:4176:4176))
        (PORT d[1] (3978:3978:3978) (4166:4166:4166))
        (PORT d[2] (3886:3886:3886) (3968:3968:3968))
        (PORT d[3] (4395:4395:4395) (4692:4692:4692))
        (PORT d[4] (4382:4382:4382) (4561:4561:4561))
        (PORT d[5] (5296:5296:5296) (5486:5486:5486))
        (PORT d[6] (3966:3966:3966) (4121:4121:4121))
        (PORT d[7] (3023:3023:3023) (3173:3173:3173))
        (PORT d[8] (3593:3593:3593) (3787:3787:3787))
        (PORT d[9] (4957:4957:4957) (4912:4912:4912))
        (PORT d[10] (5456:5456:5456) (5538:5538:5538))
        (PORT d[11] (2915:2915:2915) (3047:3047:3047))
        (PORT d[12] (4363:4363:4363) (4429:4429:4429))
        (PORT clk (3730:3730:3730) (3824:3824:3824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (3789:3789:3789))
        (PORT clk (3730:3730:3730) (3824:3824:3824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3828:3828:3828))
        (PORT d[0] (4335:4335:4335) (4420:4420:4420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3829:3829:3829))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3829:3829:3829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3829:3829:3829))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3829:3829:3829))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4719:4719:4719) (4667:4667:4667))
        (PORT d[1] (3834:3834:3834) (4041:4041:4041))
        (PORT d[2] (2807:2807:2807) (2808:2808:2808))
        (PORT d[3] (2768:2768:2768) (2928:2928:2928))
        (PORT d[4] (4673:4673:4673) (4939:4939:4939))
        (PORT d[5] (3015:3015:3015) (3074:3074:3074))
        (PORT d[6] (3690:3690:3690) (3877:3877:3877))
        (PORT d[7] (4445:4445:4445) (4692:4692:4692))
        (PORT d[8] (3722:3722:3722) (3922:3922:3922))
        (PORT d[9] (3998:3998:3998) (3973:3973:3973))
        (PORT d[10] (4877:4877:4877) (5053:5053:5053))
        (PORT d[11] (5600:5600:5600) (5748:5748:5748))
        (PORT d[12] (5325:5325:5325) (5586:5586:5586))
        (PORT clk (2536:2536:2536) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (PORT d[0] (2744:2744:2744) (2784:2784:2784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3492:3492:3492))
        (PORT clk (3100:3100:3100) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4725:4725:4725) (4771:4771:4771))
        (PORT d[1] (4205:4205:4205) (4267:4267:4267))
        (PORT d[2] (3882:3882:3882) (3926:3926:3926))
        (PORT d[3] (1955:1955:1955) (2039:2039:2039))
        (PORT d[4] (3873:3873:3873) (3966:3966:3966))
        (PORT d[5] (4899:4899:4899) (5036:5036:5036))
        (PORT d[6] (4034:4034:4034) (4145:4145:4145))
        (PORT d[7] (2600:2600:2600) (2719:2719:2719))
        (PORT d[8] (3244:3244:3244) (3329:3329:3329))
        (PORT d[9] (5495:5495:5495) (5588:5588:5588))
        (PORT d[10] (4855:4855:4855) (4926:4926:4926))
        (PORT d[11] (4180:4180:4180) (4336:4336:4336))
        (PORT d[12] (4032:4032:4032) (4011:4011:4011))
        (PORT clk (3096:3096:3096) (3175:3175:3175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2315:2315:2315))
        (PORT clk (3096:3096:3096) (3175:3175:3175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3100:3100:3100) (3179:3179:3179))
        (PORT d[0] (2982:2982:2982) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3101:3101:3101) (3180:3180:3180))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3101:3101:3101) (3180:3180:3180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3101:3101:3101) (3180:3180:3180))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3101:3101:3101) (3180:3180:3180))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4719:4719:4719))
        (PORT d[1] (2750:2750:2750) (2899:2899:2899))
        (PORT d[2] (2020:2020:2020) (2038:2038:2038))
        (PORT d[3] (4544:4544:4544) (4595:4595:4595))
        (PORT d[4] (5180:5180:5180) (5248:5248:5248))
        (PORT d[5] (2754:2754:2754) (2813:2813:2813))
        (PORT d[6] (1749:1749:1749) (1768:1768:1768))
        (PORT d[7] (1827:1827:1827) (1866:1866:1866))
        (PORT d[8] (3618:3618:3618) (3593:3593:3593))
        (PORT d[9] (2828:2828:2828) (2857:2857:2857))
        (PORT d[10] (2086:2086:2086) (2109:2109:2109))
        (PORT d[11] (3753:3753:3753) (3753:3753:3753))
        (PORT d[12] (1789:1789:1789) (1825:1825:1825))
        (PORT clk (2485:2485:2485) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (PORT d[0] (3933:3933:3933) (3926:3926:3926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2472:2472:2472))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3657:3657:3657) (3779:3779:3779))
        (PORT clk (3558:3558:3558) (3683:3683:3683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4547:4547:4547))
        (PORT d[1] (3993:3993:3993) (4181:4181:4181))
        (PORT d[2] (3834:3834:3834) (3918:3918:3918))
        (PORT d[3] (3573:3573:3573) (3825:3825:3825))
        (PORT d[4] (4391:4391:4391) (4568:4568:4568))
        (PORT d[5] (5308:5308:5308) (5499:5499:5499))
        (PORT d[6] (3620:3620:3620) (3725:3725:3725))
        (PORT d[7] (3035:3035:3035) (3188:3188:3188))
        (PORT d[8] (3618:3618:3618) (3816:3816:3816))
        (PORT d[9] (4906:4906:4906) (4845:4845:4845))
        (PORT d[10] (6096:6096:6096) (6136:6136:6136))
        (PORT d[11] (2561:2561:2561) (2703:2703:2703))
        (PORT d[12] (3336:3336:3336) (3540:3540:3540))
        (PORT clk (3554:3554:3554) (3679:3679:3679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (2934:2934:2934))
        (PORT clk (3554:3554:3554) (3679:3679:3679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3558:3558:3558) (3683:3683:3683))
        (PORT d[0] (3204:3204:3204) (3227:3227:3227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3559:3559:3559) (3684:3684:3684))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3559:3559:3559) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3559:3559:3559) (3684:3684:3684))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3559:3559:3559) (3684:3684:3684))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3276:3276:3276))
        (PORT d[1] (2803:2803:2803) (3027:3027:3027))
        (PORT d[2] (2789:2789:2789) (2793:2793:2793))
        (PORT d[3] (1989:1989:1989) (2115:2115:2115))
        (PORT d[4] (4696:4696:4696) (4967:4967:4967))
        (PORT d[5] (3023:3023:3023) (3083:3083:3083))
        (PORT d[6] (3730:3730:3730) (3921:3921:3921))
        (PORT d[7] (2158:2158:2158) (2180:2180:2180))
        (PORT d[8] (4434:4434:4434) (4627:4627:4627))
        (PORT d[9] (4316:4316:4316) (4284:4284:4284))
        (PORT d[10] (5233:5233:5233) (5405:5405:5405))
        (PORT d[11] (5938:5938:5938) (6082:6082:6082))
        (PORT d[12] (5057:5057:5057) (5352:5352:5352))
        (PORT clk (2536:2536:2536) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2526:2526:2526))
        (PORT d[0] (2753:2753:2753) (2795:2795:2795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2523:2523:2523))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1205:1205:1205))
        (PORT datab (363:363:363) (476:476:476))
        (PORT datac (1260:1260:1260) (1226:1226:1226))
        (PORT datad (1351:1351:1351) (1367:1367:1367))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1663:1663:1663))
        (PORT datab (1976:1976:1976) (1926:1926:1926))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1111:1111:1111) (1161:1161:1161))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (3786:3786:3786))
        (PORT clk (2990:2990:2990) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4035:4035:4035) (4090:4090:4090))
        (PORT d[1] (3742:3742:3742) (3813:3813:3813))
        (PORT d[2] (4624:4624:4624) (4672:4672:4672))
        (PORT d[3] (2711:2711:2711) (2895:2895:2895))
        (PORT d[4] (3810:3810:3810) (3865:3865:3865))
        (PORT d[5] (4491:4491:4491) (4608:4608:4608))
        (PORT d[6] (3848:3848:3848) (4001:4001:4001))
        (PORT d[7] (2946:2946:2946) (3077:3077:3077))
        (PORT d[8] (2522:2522:2522) (2605:2605:2605))
        (PORT d[9] (5825:5825:5825) (5919:5919:5919))
        (PORT d[10] (5449:5449:5449) (5563:5563:5563))
        (PORT d[11] (3172:3172:3172) (3221:3221:3221))
        (PORT d[12] (3324:3324:3324) (3302:3302:3302))
        (PORT clk (2986:2986:2986) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2183:2183:2183))
        (PORT clk (2986:2986:2986) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2990:2990:2990) (3028:3028:3028))
        (PORT d[0] (2802:2802:2802) (2789:2789:2789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3029:3029:3029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4010:4010:4010) (4004:4004:4004))
        (PORT d[1] (2448:2448:2448) (2606:2606:2606))
        (PORT d[2] (2709:2709:2709) (2726:2726:2726))
        (PORT d[3] (3830:3830:3830) (3879:3879:3879))
        (PORT d[4] (4484:4484:4484) (4555:4555:4555))
        (PORT d[5] (3375:3375:3375) (3423:3423:3423))
        (PORT d[6] (4348:4348:4348) (4519:4519:4519))
        (PORT d[7] (5187:5187:5187) (5341:5341:5341))
        (PORT d[8] (3327:3327:3327) (3299:3299:3299))
        (PORT d[9] (6339:6339:6339) (6421:6421:6421))
        (PORT d[10] (4188:4188:4188) (4216:4216:4216))
        (PORT d[11] (3049:3049:3049) (3058:3058:3058))
        (PORT d[12] (4989:4989:4989) (5172:5172:5172))
        (PORT clk (2523:2523:2523) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2514:2514:2514))
        (PORT d[0] (2527:2527:2527) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (3029:3029:3029))
        (PORT clk (3389:3389:3389) (3496:3496:3496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5416:5416:5416) (5663:5663:5663))
        (PORT d[1] (3573:3573:3573) (3678:3678:3678))
        (PORT d[2] (3530:3530:3530) (3577:3577:3577))
        (PORT d[3] (3602:3602:3602) (3868:3868:3868))
        (PORT d[4] (4256:4256:4256) (4394:4394:4394))
        (PORT d[5] (4510:4510:4510) (4645:4645:4645))
        (PORT d[6] (3289:3289:3289) (3400:3400:3400))
        (PORT d[7] (2999:2999:2999) (3116:3116:3116))
        (PORT d[8] (3445:3445:3445) (3538:3538:3538))
        (PORT d[9] (5567:5567:5567) (5494:5494:5494))
        (PORT d[10] (5440:5440:5440) (5487:5487:5487))
        (PORT d[11] (3403:3403:3403) (3554:3554:3554))
        (PORT d[12] (2953:2953:2953) (3116:3116:3116))
        (PORT clk (3385:3385:3385) (3492:3492:3492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2544:2544:2544))
        (PORT clk (3385:3385:3385) (3492:3492:3492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3389:3389:3389) (3496:3496:3496))
        (PORT d[0] (3176:3176:3176) (3175:3175:3175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3497:3497:3497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3497:3497:3497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3497:3497:3497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3497:3497:3497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (3637:3637:3637))
        (PORT d[1] (3932:3932:3932) (4163:4163:4163))
        (PORT d[2] (2084:2084:2084) (2100:2100:2100))
        (PORT d[3] (3063:3063:3063) (3186:3186:3186))
        (PORT d[4] (5748:5748:5748) (6010:6010:6010))
        (PORT d[5] (1135:1135:1135) (1175:1175:1175))
        (PORT d[6] (1050:1050:1050) (1091:1091:1091))
        (PORT d[7] (1412:1412:1412) (1442:1442:1442))
        (PORT d[8] (2100:2100:2100) (2127:2127:2127))
        (PORT d[9] (1086:1086:1086) (1118:1118:1118))
        (PORT d[10] (1365:1365:1365) (1387:1387:1387))
        (PORT d[11] (6663:6663:6663) (6802:6802:6802))
        (PORT d[12] (2092:2092:2092) (2117:2117:2117))
        (PORT clk (2503:2503:2503) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (PORT d[0] (1120:1120:1120) (1052:1052:1052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1668:1668:1668))
        (PORT datab (366:366:366) (479:479:479))
        (PORT datac (993:993:993) (965:965:965))
        (PORT datad (1110:1110:1110) (1160:1160:1160))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3934:3934:3934))
        (PORT clk (3529:3529:3529) (3662:3662:3662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4150:4150:4150) (4280:4280:4280))
        (PORT d[1] (3288:3288:3288) (3413:3413:3413))
        (PORT d[2] (4963:4963:4963) (5049:5049:5049))
        (PORT d[3] (3479:3479:3479) (3661:3661:3661))
        (PORT d[4] (3977:3977:3977) (4096:4096:4096))
        (PORT d[5] (5341:5341:5341) (5520:5520:5520))
        (PORT d[6] (5120:5120:5120) (5299:5299:5299))
        (PORT d[7] (3005:3005:3005) (3164:3164:3164))
        (PORT d[8] (3996:3996:3996) (4183:4183:4183))
        (PORT d[9] (6020:6020:6020) (6209:6209:6209))
        (PORT d[10] (5498:5498:5498) (5598:5598:5598))
        (PORT d[11] (3400:3400:3400) (3559:3559:3559))
        (PORT d[12] (5932:5932:5932) (6090:6090:6090))
        (PORT clk (3525:3525:3525) (3658:3658:3658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (2830:2830:2830))
        (PORT clk (3525:3525:3525) (3658:3658:3658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3529:3529:3529) (3662:3662:3662))
        (PORT d[0] (3363:3363:3363) (3461:3461:3461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3530:3530:3530) (3663:3663:3663))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3530:3530:3530) (3663:3663:3663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3530:3530:3530) (3663:3663:3663))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3530:3530:3530) (3663:3663:3663))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5231:5231:5231) (5427:5427:5427))
        (PORT d[1] (2512:2512:2512) (2705:2705:2705))
        (PORT d[2] (5980:5980:5980) (6000:6000:6000))
        (PORT d[3] (4617:4617:4617) (4712:4712:4712))
        (PORT d[4] (5844:5844:5844) (5942:5942:5942))
        (PORT d[5] (4430:4430:4430) (4502:4502:4502))
        (PORT d[6] (5155:5155:5155) (5375:5375:5375))
        (PORT d[7] (5131:5131:5131) (5283:5283:5283))
        (PORT d[8] (4640:4640:4640) (4669:4669:4669))
        (PORT d[9] (6880:6880:6880) (6996:6996:6996))
        (PORT d[10] (3554:3554:3554) (3623:3623:3623))
        (PORT d[11] (4523:4523:4523) (4575:4575:4575))
        (PORT d[12] (5379:5379:5379) (5423:5423:5423))
        (PORT clk (2466:2466:2466) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2450:2450:2450))
        (PORT d[0] (2154:2154:2154) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (3679:3679:3679))
        (PORT clk (3769:3769:3769) (3872:3872:3872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4399:4399:4399) (4514:4514:4514))
        (PORT d[1] (3978:3978:3978) (4099:4099:4099))
        (PORT d[2] (4551:4551:4551) (4627:4627:4627))
        (PORT d[3] (3198:3198:3198) (3429:3429:3429))
        (PORT d[4] (4806:4806:4806) (5000:5000:5000))
        (PORT d[5] (4931:4931:4931) (5081:5081:5081))
        (PORT d[6] (3341:3341:3341) (3459:3459:3459))
        (PORT d[7] (4313:4313:4313) (4477:4477:4477))
        (PORT d[8] (4252:4252:4252) (4405:4405:4405))
        (PORT d[9] (5169:5169:5169) (5275:5275:5275))
        (PORT d[10] (5236:5236:5236) (5341:5341:5341))
        (PORT d[11] (3533:3533:3533) (3731:3731:3731))
        (PORT d[12] (5294:5294:5294) (5345:5345:5345))
        (PORT clk (3765:3765:3765) (3868:3868:3868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3355:3355:3355))
        (PORT clk (3765:3765:3765) (3868:3868:3868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3872:3872:3872))
        (PORT d[0] (3974:3974:3974) (3986:3986:3986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3873:3873:3873))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3873:3873:3873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3873:3873:3873))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3873:3873:3873))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3910:3910:3910) (3954:3954:3954))
        (PORT d[1] (3141:3141:3141) (3305:3305:3305))
        (PORT d[2] (3185:3185:3185) (3239:3239:3239))
        (PORT d[3] (2330:2330:2330) (2481:2481:2481))
        (PORT d[4] (5180:5180:5180) (5491:5491:5491))
        (PORT d[5] (4306:4306:4306) (4411:4411:4411))
        (PORT d[6] (4842:4842:4842) (5075:5075:5075))
        (PORT d[7] (3247:3247:3247) (3254:3254:3254))
        (PORT d[8] (4832:4832:4832) (4808:4808:4808))
        (PORT d[9] (6704:6704:6704) (6741:6741:6741))
        (PORT d[10] (2220:2220:2220) (2241:2241:2241))
        (PORT d[11] (5954:5954:5954) (5967:5967:5967))
        (PORT d[12] (3951:3951:3951) (3956:3956:3956))
        (PORT clk (2476:2476:2476) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (PORT d[0] (1249:1249:1249) (1235:1235:1235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (3036:3036:3036) (3069:3069:3069))
        (PORT datac (330:330:330) (440:440:440))
        (PORT datad (1722:1722:1722) (1615:1615:1615))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (1127:1127:1127) (1189:1189:1189))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1349:1349:1349))
        (PORT datab (324:324:324) (407:407:407))
        (PORT datac (1206:1206:1206) (1276:1276:1276))
        (PORT datad (921:921:921) (894:894:894))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (693:693:693) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|red\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1780:1780:1780) (1854:1854:1854))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|red\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2953:2953:2953))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1093:1093:1093) (1065:1065:1065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2305:2305:2305))
        (PORT clk (3076:3076:3076) (3158:3158:3158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2311:2311:2311))
        (PORT d[1] (3579:3579:3579) (3646:3646:3646))
        (PORT d[2] (1727:1727:1727) (1725:1725:1725))
        (PORT d[3] (3358:3358:3358) (3354:3354:3354))
        (PORT d[4] (4318:4318:4318) (4449:4449:4449))
        (PORT d[5] (4104:4104:4104) (4194:4194:4194))
        (PORT d[6] (3963:3963:3963) (4020:4020:4020))
        (PORT d[7] (2205:2205:2205) (2319:2319:2319))
        (PORT d[8] (3900:3900:3900) (4015:4015:4015))
        (PORT d[9] (2984:2984:2984) (2997:2997:2997))
        (PORT d[10] (4619:4619:4619) (4617:4617:4617))
        (PORT d[11] (3653:3653:3653) (3741:3741:3741))
        (PORT d[12] (3030:3030:3030) (3036:3036:3036))
        (PORT clk (3072:3072:3072) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (1972:1972:1972))
        (PORT clk (3072:3072:3072) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3076:3076:3076) (3158:3158:3158))
        (PORT d[0] (2701:2701:2701) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3077:3077:3077) (3159:3159:3159))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3077:3077:3077) (3159:3159:3159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3077:3077:3077) (3159:3159:3159))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3077:3077:3077) (3159:3159:3159))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1734:1734:1734))
        (PORT d[1] (2949:2949:2949) (3019:3019:3019))
        (PORT d[2] (2597:2597:2597) (2654:2654:2654))
        (PORT d[3] (4347:4347:4347) (4321:4321:4321))
        (PORT d[4] (3755:3755:3755) (3858:3858:3858))
        (PORT d[5] (2066:2066:2066) (2047:2047:2047))
        (PORT d[6] (3937:3937:3937) (4032:4032:4032))
        (PORT d[7] (6625:6625:6625) (6812:6812:6812))
        (PORT d[8] (4797:4797:4797) (4988:4988:4988))
        (PORT d[9] (7149:7149:7149) (7233:7233:7233))
        (PORT d[10] (4494:4494:4494) (4480:4480:4480))
        (PORT d[11] (4682:4682:4682) (4637:4637:4637))
        (PORT d[12] (4969:4969:4969) (5187:5187:5187))
        (PORT clk (2468:2468:2468) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (PORT d[0] (3727:3727:3727) (3715:3715:3715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2493:2493:2493))
        (PORT clk (3365:3365:3365) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5688:5688:5688) (5910:5910:5910))
        (PORT d[1] (3103:3103:3103) (3155:3155:3155))
        (PORT d[2] (3185:3185:3185) (3178:3178:3178))
        (PORT d[3] (2690:2690:2690) (2700:2700:2700))
        (PORT d[4] (4343:4343:4343) (4422:4422:4422))
        (PORT d[5] (3728:3728:3728) (3819:3819:3819))
        (PORT d[6] (2901:2901:2901) (2969:2969:2969))
        (PORT d[7] (3268:3268:3268) (3414:3414:3414))
        (PORT d[8] (3213:3213:3213) (3338:3338:3338))
        (PORT d[9] (2832:2832:2832) (2824:2824:2824))
        (PORT d[10] (4251:4251:4251) (4253:4253:4253))
        (PORT d[11] (3360:3360:3360) (3504:3504:3504))
        (PORT d[12] (3218:3218:3218) (3365:3365:3365))
        (PORT clk (3361:3361:3361) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2200:2200:2200))
        (PORT clk (3361:3361:3361) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3365:3365:3365) (3440:3440:3440))
        (PORT d[0] (2834:2834:2834) (2831:2831:2831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3441:3441:3441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (771:771:771) (806:806:806))
        (PORT d[1] (1682:1682:1682) (1682:1682:1682))
        (PORT d[2] (1479:1479:1479) (1486:1486:1486))
        (PORT d[3] (2069:2069:2069) (2073:2073:2073))
        (PORT d[4] (1412:1412:1412) (1428:1428:1428))
        (PORT d[5] (1670:1670:1670) (1660:1660:1660))
        (PORT d[6] (3210:3210:3210) (3310:3310:3310))
        (PORT d[7] (1708:1708:1708) (1707:1707:1707))
        (PORT d[8] (3601:3601:3601) (3678:3678:3678))
        (PORT d[9] (5330:5330:5330) (5278:5278:5278))
        (PORT d[10] (2799:2799:2799) (2788:2788:2788))
        (PORT d[11] (3619:3619:3619) (3585:3585:3585))
        (PORT d[12] (3794:3794:3794) (3983:3983:3983))
        (PORT clk (2480:2480:2480) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (PORT d[0] (820:820:820) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (966:966:966))
        (PORT datab (1684:1684:1684) (1648:1648:1648))
        (PORT datac (1007:1007:1007) (989:989:989))
        (PORT datad (710:710:710) (762:762:762))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2507:2507:2507))
        (PORT clk (2473:2473:2473) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2682:2682:2682))
        (PORT d[1] (3511:3511:3511) (3606:3606:3606))
        (PORT d[2] (5337:5337:5337) (5502:5502:5502))
        (PORT d[3] (4377:4377:4377) (4257:4257:4257))
        (PORT d[4] (1967:1967:1967) (1927:1927:1927))
        (PORT d[5] (2498:2498:2498) (2446:2446:2446))
        (PORT d[6] (2194:2194:2194) (2143:2143:2143))
        (PORT d[7] (2423:2423:2423) (2504:2504:2504))
        (PORT d[8] (2765:2765:2765) (2831:2831:2831))
        (PORT d[9] (4334:4334:4334) (4380:4380:4380))
        (PORT d[10] (3443:3443:3443) (3451:3451:3451))
        (PORT d[11] (4340:4340:4340) (4448:4448:4448))
        (PORT d[12] (5992:5992:5992) (6043:6043:6043))
        (PORT clk (2469:2469:2469) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2033:2033:2033))
        (PORT clk (2469:2469:2469) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (PORT d[0] (2741:2741:2741) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5738:5738:5738) (5846:5846:5846))
        (PORT d[1] (3575:3575:3575) (3660:3660:3660))
        (PORT d[2] (2991:2991:2991) (3111:3111:3111))
        (PORT d[3] (5088:5088:5088) (5079:5079:5079))
        (PORT d[4] (5351:5351:5351) (5447:5447:5447))
        (PORT d[5] (4160:4160:4160) (4278:4278:4278))
        (PORT d[6] (4805:4805:4805) (4971:4971:4971))
        (PORT d[7] (4026:4026:4026) (4074:4074:4074))
        (PORT d[8] (5097:5097:5097) (5262:5262:5262))
        (PORT d[9] (6811:6811:6811) (6885:6885:6885))
        (PORT d[10] (4512:4512:4512) (4489:4489:4489))
        (PORT d[11] (4028:4028:4028) (4082:4082:4082))
        (PORT d[12] (4470:4470:4470) (4501:4501:4501))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (4741:4741:4741) (4808:4808:4808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (2912:2912:2912))
        (PORT clk (2809:2809:2809) (2822:2822:2822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2748:2748:2748))
        (PORT d[1] (4308:4308:4308) (4452:4452:4452))
        (PORT d[2] (6032:6032:6032) (6171:6171:6171))
        (PORT d[3] (4895:4895:4895) (4812:4812:4812))
        (PORT d[4] (5424:5424:5424) (5633:5633:5633))
        (PORT d[5] (3997:3997:3997) (4060:4060:4060))
        (PORT d[6] (3274:3274:3274) (3242:3242:3242))
        (PORT d[7] (2164:2164:2164) (2260:2260:2260))
        (PORT d[8] (3143:3143:3143) (3203:3203:3203))
        (PORT d[9] (4234:4234:4234) (4262:4262:4262))
        (PORT d[10] (4411:4411:4411) (4468:4468:4468))
        (PORT d[11] (2941:2941:2941) (3060:3060:3060))
        (PORT d[12] (3486:3486:3486) (3575:3575:3575))
        (PORT clk (2805:2805:2805) (2818:2818:2818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2166:2166:2166))
        (PORT clk (2805:2805:2805) (2818:2818:2818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2822:2822:2822))
        (PORT d[0] (2742:2742:2742) (2734:2734:2734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2823:2823:2823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (4071:4071:4071))
        (PORT d[1] (5422:5422:5422) (5527:5527:5527))
        (PORT d[2] (4057:4057:4057) (4174:4174:4174))
        (PORT d[3] (6166:6166:6166) (6164:6164:6164))
        (PORT d[4] (5017:5017:5017) (5228:5228:5228))
        (PORT d[5] (4403:4403:4403) (4556:4556:4556))
        (PORT d[6] (5759:5759:5759) (5788:5788:5788))
        (PORT d[7] (2783:2783:2783) (2844:2844:2844))
        (PORT d[8] (3904:3904:3904) (3984:3984:3984))
        (PORT d[9] (6436:6436:6436) (6460:6460:6460))
        (PORT d[10] (6630:6630:6630) (6744:6744:6744))
        (PORT d[11] (3970:3970:3970) (3994:3994:3994))
        (PORT d[12] (2514:2514:2514) (2585:2585:2585))
        (PORT clk (2501:2501:2501) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (PORT d[0] (2327:2327:2327) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (3239:3239:3239) (3242:3242:3242))
        (PORT datac (2946:2946:2946) (2893:2893:2893))
        (PORT datad (715:715:715) (767:767:767))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3749:3749:3749) (3995:3995:3995))
        (PORT clk (3371:3371:3371) (3482:3482:3482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5304:5304:5304) (5532:5532:5532))
        (PORT d[1] (2777:2777:2777) (2846:2846:2846))
        (PORT d[2] (3189:3189:3189) (3185:3185:3185))
        (PORT d[3] (4345:4345:4345) (4617:4617:4617))
        (PORT d[4] (3795:3795:3795) (3908:3908:3908))
        (PORT d[5] (3798:3798:3798) (3891:3891:3891))
        (PORT d[6] (2877:2877:2877) (2941:2941:2941))
        (PORT d[7] (3270:3270:3270) (3414:3414:3414))
        (PORT d[8] (2853:2853:2853) (2976:2976:2976))
        (PORT d[9] (4157:4157:4157) (4123:4123:4123))
        (PORT d[10] (4294:4294:4294) (4251:4251:4251))
        (PORT d[11] (3003:3003:3003) (3155:3155:3155))
        (PORT d[12] (3548:3548:3548) (3521:3521:3521))
        (PORT clk (3367:3367:3367) (3478:3478:3478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2110:2110:2110))
        (PORT clk (3367:3367:3367) (3478:3478:3478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3371:3371:3371) (3482:3482:3482))
        (PORT d[0] (2730:2730:2730) (2741:2741:2741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3372:3372:3372) (3483:3483:3483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3372:3372:3372) (3483:3483:3483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3372:3372:3372) (3483:3483:3483))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3372:3372:3372) (3483:3483:3483))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1509:1509:1509))
        (PORT d[1] (1131:1131:1131) (1161:1161:1161))
        (PORT d[2] (1489:1489:1489) (1510:1510:1510))
        (PORT d[3] (2100:2100:2100) (2119:2119:2119))
        (PORT d[4] (1438:1438:1438) (1449:1449:1449))
        (PORT d[5] (5680:5680:5680) (5815:5815:5815))
        (PORT d[6] (2884:2884:2884) (2987:2987:2987))
        (PORT d[7] (5441:5441:5441) (5603:5603:5603))
        (PORT d[8] (3582:3582:3582) (3660:3660:3660))
        (PORT d[9] (5279:5279:5279) (5231:5231:5231))
        (PORT d[10] (2821:2821:2821) (2813:2813:2813))
        (PORT d[11] (2998:2998:2998) (2980:2980:2980))
        (PORT d[12] (3515:3515:3515) (3712:3712:3712))
        (PORT clk (2494:2494:2494) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (PORT d[0] (2067:2067:2067) (1936:1936:1936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2511:2511:2511))
        (PORT clk (2709:2709:2709) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2328:2328:2328))
        (PORT d[1] (3146:3146:3146) (3233:3233:3233))
        (PORT d[2] (5308:5308:5308) (5478:5478:5478))
        (PORT d[3] (5632:5632:5632) (5552:5552:5552))
        (PORT d[4] (2358:2358:2358) (2321:2321:2321))
        (PORT d[5] (2843:2843:2843) (2784:2784:2784))
        (PORT d[6] (3649:3649:3649) (3619:3619:3619))
        (PORT d[7] (2124:2124:2124) (2215:2215:2215))
        (PORT d[8] (2408:2408:2408) (2482:2482:2482))
        (PORT d[9] (4299:4299:4299) (4343:4343:4343))
        (PORT d[10] (4800:4800:4800) (4858:4858:4858))
        (PORT d[11] (3992:3992:3992) (4106:4106:4106))
        (PORT d[12] (5648:5648:5648) (5706:5706:5706))
        (PORT clk (2705:2705:2705) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1793:1793:1793))
        (PORT clk (2705:2705:2705) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2681:2681:2681))
        (PORT d[0] (2472:2472:2472) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2682:2682:2682))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2682:2682:2682))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2682:2682:2682))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6063:6063:6063) (6165:6165:6165))
        (PORT d[1] (3898:3898:3898) (3982:3982:3982))
        (PORT d[2] (3318:3318:3318) (3426:3426:3426))
        (PORT d[3] (5438:5438:5438) (5434:5434:5434))
        (PORT d[4] (5717:5717:5717) (5815:5815:5815))
        (PORT d[5] (4512:4512:4512) (4630:4630:4630))
        (PORT d[6] (4715:4715:4715) (4888:4888:4888))
        (PORT d[7] (4370:4370:4370) (4413:4413:4413))
        (PORT d[8] (5334:5334:5334) (5482:5482:5482))
        (PORT d[9] (7140:7140:7140) (7214:7214:7214))
        (PORT d[10] (4869:4869:4869) (4846:4846:4846))
        (PORT d[11] (4635:4635:4635) (4648:4648:4648))
        (PORT d[12] (2865:2865:2865) (2926:2926:2926))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT d[0] (2371:2371:2371) (2368:2368:2368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2442:2442:2442))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2612:2612:2612))
        (PORT clk (2366:2366:2366) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2542:2542:2542))
        (PORT d[1] (3412:3412:3412) (3488:3488:3488))
        (PORT d[2] (4921:4921:4921) (5056:5056:5056))
        (PORT d[3] (3578:3578:3578) (3444:3444:3444))
        (PORT d[4] (2523:2523:2523) (2460:2460:2460))
        (PORT d[5] (3489:3489:3489) (3413:3413:3413))
        (PORT d[6] (1952:1952:1952) (1931:1931:1931))
        (PORT d[7] (3515:3515:3515) (3620:3620:3620))
        (PORT d[8] (2328:2328:2328) (2381:2381:2381))
        (PORT d[9] (4600:4600:4600) (4673:4673:4673))
        (PORT d[10] (2383:2383:2383) (2398:2398:2398))
        (PORT d[11] (1877:1877:1877) (1951:1951:1951))
        (PORT d[12] (2371:2371:2371) (2397:2397:2397))
        (PORT clk (2362:2362:2362) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2094:2094:2094))
        (PORT clk (2362:2362:2362) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2288:2288:2288))
        (PORT d[0] (2719:2719:2719) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4797:4797:4797))
        (PORT d[1] (2514:2514:2514) (2604:2604:2604))
        (PORT d[2] (2277:2277:2277) (2401:2401:2401))
        (PORT d[3] (3961:3961:3961) (3947:3947:3947))
        (PORT d[4] (4239:4239:4239) (4333:4333:4333))
        (PORT d[5] (4105:4105:4105) (4219:4219:4219))
        (PORT d[6] (3849:3849:3849) (3990:3990:3990))
        (PORT d[7] (2946:2946:2946) (2981:2981:2981))
        (PORT d[8] (3941:3941:3941) (4102:4102:4102))
        (PORT d[9] (5755:5755:5755) (5828:5828:5828))
        (PORT d[10] (4413:4413:4413) (4313:4313:4313))
        (PORT d[11] (4412:4412:4412) (4497:4497:4497))
        (PORT d[12] (3458:3458:3458) (3500:3500:3500))
        (PORT clk (2516:2516:2516) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (PORT d[0] (4151:4151:4151) (4021:4021:4021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2506:2506:2506))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1344:1344:1344))
        (PORT clk (2896:2896:2896) (2926:2926:2926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2320:2320:2320))
        (PORT d[1] (2760:2760:2760) (2792:2792:2792))
        (PORT d[2] (2656:2656:2656) (2652:2652:2652))
        (PORT d[3] (3265:3265:3265) (3405:3405:3405))
        (PORT d[4] (2078:2078:2078) (2098:2098:2098))
        (PORT d[5] (3349:3349:3349) (3399:3399:3399))
        (PORT d[6] (2018:2018:2018) (2081:2081:2081))
        (PORT d[7] (3460:3460:3460) (3692:3692:3692))
        (PORT d[8] (2436:2436:2436) (2506:2506:2506))
        (PORT d[9] (4108:4108:4108) (4112:4112:4112))
        (PORT d[10] (1958:1958:1958) (1961:1961:1961))
        (PORT d[11] (2366:2366:2366) (2356:2356:2356))
        (PORT d[12] (1969:1969:1969) (1991:1991:1991))
        (PORT clk (2892:2892:2892) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1822:1822:1822))
        (PORT clk (2892:2892:2892) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2896:2896:2896) (2926:2926:2926))
        (PORT d[0] (2491:2491:2491) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2927:2927:2927))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2927:2927:2927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2927:2927:2927))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2927:2927:2927))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (2737:2737:2737))
        (PORT d[1] (1900:1900:1900) (1970:1970:1970))
        (PORT d[2] (1872:1872:1872) (1927:1927:1927))
        (PORT d[3] (3320:3320:3320) (3295:3295:3295))
        (PORT d[4] (3284:3284:3284) (3353:3353:3353))
        (PORT d[5] (3151:3151:3151) (3259:3259:3259))
        (PORT d[6] (4056:4056:4056) (4241:4241:4241))
        (PORT d[7] (5510:5510:5510) (5695:5695:5695))
        (PORT d[8] (3941:3941:3941) (4112:4112:4112))
        (PORT d[9] (6379:6379:6379) (6449:6449:6449))
        (PORT d[10] (3801:3801:3801) (3791:3791:3791))
        (PORT d[11] (3541:3541:3541) (3491:3491:3491))
        (PORT d[12] (3911:3911:3911) (4136:4136:4136))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (PORT d[0] (2832:2832:2832) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2504:2504:2504))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3150:3150:3150) (3153:3153:3153))
        (PORT datab (1120:1120:1120) (1181:1181:1181))
        (PORT datac (696:696:696) (754:754:754))
        (PORT datad (2763:2763:2763) (2770:2770:2770))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1567:1567:1567))
        (PORT datab (725:725:725) (783:783:783))
        (PORT datac (2858:2858:2858) (2852:2852:2852))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1210:1210:1210))
        (PORT datab (366:366:366) (478:478:478))
        (PORT datac (637:637:637) (619:619:619))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3546:3546:3546))
        (PORT clk (3792:3792:3792) (3920:3920:3920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3788:3788:3788))
        (PORT d[1] (3562:3562:3562) (3709:3709:3709))
        (PORT d[2] (4985:4985:4985) (5098:5098:5098))
        (PORT d[3] (4375:4375:4375) (4697:4697:4697))
        (PORT d[4] (4845:4845:4845) (5070:5070:5070))
        (PORT d[5] (4798:4798:4798) (4965:4965:4965))
        (PORT d[6] (3153:3153:3153) (3247:3247:3247))
        (PORT d[7] (2582:2582:2582) (2726:2726:2726))
        (PORT d[8] (3240:3240:3240) (3399:3399:3399))
        (PORT d[9] (4944:4944:4944) (4908:4908:4908))
        (PORT d[10] (4687:4687:4687) (4662:4662:4662))
        (PORT d[11] (3084:3084:3084) (3268:3268:3268))
        (PORT d[12] (4608:4608:4608) (4611:4611:4611))
        (PORT clk (3788:3788:3788) (3916:3916:3916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3448:3448:3448))
        (PORT clk (3788:3788:3788) (3916:3916:3916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3792:3792:3792) (3920:3920:3920))
        (PORT d[0] (3992:3992:3992) (4079:4079:4079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3793:3793:3793) (3921:3921:3921))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3793:3793:3793) (3921:3921:3921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3793:3793:3793) (3921:3921:3921))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3793:3793:3793) (3921:3921:3921))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3193:3193:3193))
        (PORT d[1] (3206:3206:3206) (3466:3466:3466))
        (PORT d[2] (3725:3725:3725) (3750:3750:3750))
        (PORT d[3] (3849:3849:3849) (3864:3864:3864))
        (PORT d[4] (4181:4181:4181) (4389:4389:4389))
        (PORT d[5] (4288:4288:4288) (4425:4425:4425))
        (PORT d[6] (3197:3197:3197) (3289:3289:3289))
        (PORT d[7] (3761:3761:3761) (3932:3932:3932))
        (PORT d[8] (3264:3264:3264) (3376:3376:3376))
        (PORT d[9] (3533:3533:3533) (3478:3478:3478))
        (PORT d[10] (5208:5208:5208) (5324:5324:5324))
        (PORT d[11] (5103:5103:5103) (5198:5198:5198))
        (PORT d[12] (3910:3910:3910) (4149:4149:4149))
        (PORT clk (2500:2500:2500) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2495:2495:2495))
        (PORT d[0] (3753:3753:3753) (3595:3595:3595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2492:2492:2492))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (3887:3887:3887))
        (PORT clk (3154:3154:3154) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (3172:3172:3172))
        (PORT d[1] (3947:3947:3947) (4077:4077:4077))
        (PORT d[2] (4964:4964:4964) (5104:5104:5104))
        (PORT d[3] (4120:4120:4120) (4036:4036:4036))
        (PORT d[4] (5808:5808:5808) (6040:6040:6040))
        (PORT d[5] (4750:4750:4750) (4841:4841:4841))
        (PORT d[6] (3789:3789:3789) (3849:3849:3849))
        (PORT d[7] (2557:2557:2557) (2690:2690:2690))
        (PORT d[8] (3517:3517:3517) (3613:3613:3613))
        (PORT d[9] (6185:6185:6185) (6282:6282:6282))
        (PORT d[10] (5085:5085:5085) (5132:5132:5132))
        (PORT d[11] (2968:2968:2968) (3093:3093:3093))
        (PORT d[12] (5293:5293:5293) (5327:5327:5327))
        (PORT clk (3150:3150:3150) (3174:3174:3174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3100:3100:3100))
        (PORT clk (3150:3150:3150) (3174:3174:3174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3154:3154:3154) (3178:3178:3178))
        (PORT d[0] (3723:3723:3723) (3731:3731:3731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3155:3155:3155) (3179:3179:3179))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3155:3155:3155) (3179:3179:3179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3155:3155:3155) (3179:3179:3179))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3155:3155:3155) (3179:3179:3179))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4398:4398:4398) (4489:4489:4489))
        (PORT d[1] (4286:4286:4286) (4387:4387:4387))
        (PORT d[2] (5955:5955:5955) (5967:5967:5967))
        (PORT d[3] (7285:7285:7285) (7291:7291:7291))
        (PORT d[4] (3918:3918:3918) (4122:4122:4122))
        (PORT d[5] (3569:3569:3569) (3706:3706:3706))
        (PORT d[6] (4758:4758:4758) (4791:4791:4791))
        (PORT d[7] (3433:3433:3433) (3520:3520:3520))
        (PORT d[8] (4365:4365:4365) (4501:4501:4501))
        (PORT d[9] (5350:5350:5350) (5371:5371:5371))
        (PORT d[10] (5118:5118:5118) (5233:5233:5233))
        (PORT d[11] (4811:4811:4811) (4900:4900:4900))
        (PORT d[12] (2984:2984:2984) (3103:3103:3103))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT d[0] (5700:5700:5700) (5543:5543:5543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (794:794:794))
        (PORT datab (1764:1764:1764) (1783:1783:1783))
        (PORT datac (1025:1025:1025) (1057:1057:1057))
        (PORT datad (2526:2526:2526) (2536:2536:2536))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2982:2982:2982))
        (PORT clk (3529:3529:3529) (3653:3653:3653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4311:4311:4311) (4557:4557:4557))
        (PORT d[1] (3980:3980:3980) (4169:4169:4169))
        (PORT d[2] (3847:3847:3847) (3937:3937:3937))
        (PORT d[3] (3574:3574:3574) (3829:3829:3829))
        (PORT d[4] (4070:4070:4070) (4255:4255:4255))
        (PORT d[5] (5649:5649:5649) (5834:5834:5834))
        (PORT d[6] (3619:3619:3619) (3724:3724:3724))
        (PORT d[7] (2579:2579:2579) (2724:2724:2724))
        (PORT d[8] (3959:3959:3959) (4154:4154:4154))
        (PORT d[9] (4644:4644:4644) (4594:4594:4594))
        (PORT d[10] (5539:5539:5539) (5626:5626:5626))
        (PORT d[11] (2897:2897:2897) (3027:3027:3027))
        (PORT d[12] (4313:4313:4313) (4372:4372:4372))
        (PORT clk (3525:3525:3525) (3649:3649:3649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2604:2604:2604))
        (PORT clk (3525:3525:3525) (3649:3649:3649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3529:3529:3529) (3653:3653:3653))
        (PORT d[0] (3220:3220:3220) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3530:3530:3530) (3654:3654:3654))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3530:3530:3530) (3654:3654:3654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3530:3530:3530) (3654:3654:3654))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3530:3530:3530) (3654:3654:3654))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2934:2934:2934))
        (PORT d[1] (3204:3204:3204) (3434:3434:3434))
        (PORT d[2] (2444:2444:2444) (2452:2452:2452))
        (PORT d[3] (1978:1978:1978) (2105:2105:2105))
        (PORT d[4] (4695:4695:4695) (4965:4965:4965))
        (PORT d[5] (3360:3360:3360) (3418:3418:3418))
        (PORT d[6] (3686:3686:3686) (3870:3870:3870))
        (PORT d[7] (4792:4792:4792) (5038:5038:5038))
        (PORT d[8] (4056:4056:4056) (4252:4252:4252))
        (PORT d[9] (4323:4323:4323) (4292:4292:4292))
        (PORT d[10] (5241:5241:5241) (5414:5414:5414))
        (PORT d[11] (5616:5616:5616) (5767:5767:5767))
        (PORT d[12] (5978:5978:5978) (6236:6236:6236))
        (PORT clk (2533:2533:2533) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2525:2525:2525))
        (PORT d[0] (3048:3048:3048) (3082:3082:3082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2522:2522:2522))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3129:3129:3129))
        (PORT clk (3827:3827:3827) (3968:3968:3968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (3791:3791:3791))
        (PORT d[1] (4466:4466:4466) (4591:4591:4591))
        (PORT d[2] (4625:4625:4625) (4716:4716:4716))
        (PORT d[3] (4343:4343:4343) (4629:4629:4629))
        (PORT d[4] (4928:4928:4928) (5094:5094:5094))
        (PORT d[5] (4856:4856:4856) (5032:5032:5032))
        (PORT d[6] (3878:3878:3878) (3991:3991:3991))
        (PORT d[7] (2581:2581:2581) (2721:2721:2721))
        (PORT d[8] (4236:4236:4236) (4409:4409:4409))
        (PORT d[9] (6323:6323:6323) (6527:6527:6527))
        (PORT d[10] (5742:5742:5742) (5785:5785:5785))
        (PORT d[11] (2983:2983:2983) (3161:3161:3161))
        (PORT d[12] (4714:4714:4714) (4777:4777:4777))
        (PORT clk (3823:3823:3823) (3964:3964:3964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (2918:2918:2918))
        (PORT clk (3823:3823:3823) (3964:3964:3964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3827:3827:3827) (3968:3968:3968))
        (PORT d[0] (3551:3551:3551) (3549:3549:3549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3828:3828:3828) (3969:3969:3969))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3828:3828:3828) (3969:3969:3969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3828:3828:3828) (3969:3969:3969))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3828:3828:3828) (3969:3969:3969))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4323:4323:4323) (4272:4272:4272))
        (PORT d[1] (3462:3462:3462) (3667:3667:3667))
        (PORT d[2] (4550:4550:4550) (4569:4569:4569))
        (PORT d[3] (2347:2347:2347) (2505:2505:2505))
        (PORT d[4] (3925:3925:3925) (4148:4148:4148))
        (PORT d[5] (3633:3633:3633) (3820:3820:3820))
        (PORT d[6] (3719:3719:3719) (3907:3907:3907))
        (PORT d[7] (4079:4079:4079) (4325:4325:4325))
        (PORT d[8] (3756:3756:3756) (3923:3923:3923))
        (PORT d[9] (3603:3603:3603) (3574:3574:3574))
        (PORT d[10] (5160:5160:5160) (5321:5321:5321))
        (PORT d[11] (4901:4901:4901) (5051:5051:5051))
        (PORT d[12] (5017:5017:5017) (5309:5309:5309))
        (PORT clk (2519:2519:2519) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2513:2513:2513))
        (PORT d[0] (3676:3676:3676) (3526:3526:3526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2510:2510:2510))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (899:899:899))
        (PORT datab (1123:1123:1123) (1184:1184:1184))
        (PORT datac (1889:1889:1889) (1821:1821:1821))
        (PORT datad (1993:1993:1993) (2001:2001:2001))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3958:3958:3958))
        (PORT clk (3206:3206:3206) (3253:3253:3253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2773:2773:2773))
        (PORT d[1] (3587:3587:3587) (3718:3718:3718))
        (PORT d[2] (5412:5412:5412) (5598:5598:5598))
        (PORT d[3] (5784:5784:5784) (5653:5653:5653))
        (PORT d[4] (5483:5483:5483) (5725:5725:5725))
        (PORT d[5] (4370:4370:4370) (4490:4490:4490))
        (PORT d[6] (3394:3394:3394) (3447:3447:3447))
        (PORT d[7] (2556:2556:2556) (2686:2686:2686))
        (PORT d[8] (3449:3449:3449) (3536:3536:3536))
        (PORT d[9] (5843:5843:5843) (5944:5944:5944))
        (PORT d[10] (4768:4768:4768) (4855:4855:4855))
        (PORT d[11] (3435:3435:3435) (3532:3532:3532))
        (PORT d[12] (5287:5287:5287) (5316:5316:5316))
        (PORT clk (3202:3202:3202) (3249:3249:3249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2813:2813:2813))
        (PORT clk (3202:3202:3202) (3249:3249:3249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3206:3206:3206) (3253:3253:3253))
        (PORT d[0] (3151:3151:3151) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3207:3207:3207) (3254:3254:3254))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3207:3207:3207) (3254:3254:3254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3207:3207:3207) (3254:3254:3254))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3207:3207:3207) (3254:3254:3254))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4039:4039:4039) (4124:4124:4124))
        (PORT d[1] (3902:3902:3902) (3997:3997:3997))
        (PORT d[2] (5572:5572:5572) (5588:5588:5588))
        (PORT d[3] (7652:7652:7652) (7659:7659:7659))
        (PORT d[4] (3848:3848:3848) (4060:4060:4060))
        (PORT d[5] (4338:4338:4338) (4519:4519:4519))
        (PORT d[6] (4403:4403:4403) (4437:4437:4437))
        (PORT d[7] (3045:3045:3045) (3146:3146:3146))
        (PORT d[8] (4005:4005:4005) (4145:4145:4145))
        (PORT d[9] (4986:4986:4986) (5005:5005:5005))
        (PORT d[10] (4786:4786:4786) (4907:4907:4907))
        (PORT d[11] (4453:4453:4453) (4544:4544:4544))
        (PORT d[12] (2954:2954:2954) (3070:3070:3070))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT d[0] (5336:5336:5336) (5184:5184:5184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2793:2793:2793))
        (PORT clk (3359:3359:3359) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5700:5700:5700) (5907:5907:5907))
        (PORT d[1] (2790:2790:2790) (2864:2864:2864))
        (PORT d[2] (3472:3472:3472) (3449:3449:3449))
        (PORT d[3] (2984:2984:2984) (2988:2988:2988))
        (PORT d[4] (4252:4252:4252) (4361:4361:4361))
        (PORT d[5] (3741:3741:3741) (3832:3832:3832))
        (PORT d[6] (3601:3601:3601) (3648:3648:3648))
        (PORT d[7] (2180:2180:2180) (2291:2291:2291))
        (PORT d[8] (3507:3507:3507) (3621:3621:3621))
        (PORT d[9] (2518:2518:2518) (2514:2514:2514))
        (PORT d[10] (2651:2651:2651) (2663:2663:2663))
        (PORT d[11] (3266:3266:3266) (3370:3370:3370))
        (PORT d[12] (3893:3893:3893) (3865:3865:3865))
        (PORT clk (3355:3355:3355) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1333:1333:1333))
        (PORT clk (3355:3355:3355) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3359:3359:3359) (3433:3433:3433))
        (PORT d[0] (2042:2042:2042) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3360:3360:3360) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3360:3360:3360) (3434:3434:3434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3360:3360:3360) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3360:3360:3360) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1466:1466:1466))
        (PORT d[1] (1108:1108:1108) (1151:1151:1151))
        (PORT d[2] (2888:2888:2888) (2941:2941:2941))
        (PORT d[3] (1747:1747:1747) (1762:1762:1762))
        (PORT d[4] (1032:1032:1032) (1045:1045:1045))
        (PORT d[5] (1354:1354:1354) (1354:1354:1354))
        (PORT d[6] (3216:3216:3216) (3320:3320:3320))
        (PORT d[7] (1843:1843:1843) (1807:1807:1807))
        (PORT d[8] (3934:3934:3934) (4008:4008:4008))
        (PORT d[9] (5333:5333:5333) (5280:5280:5280))
        (PORT d[10] (2677:2677:2677) (2661:2661:2661))
        (PORT d[11] (3662:3662:3662) (3630:3630:3630))
        (PORT d[12] (1328:1328:1328) (1329:1329:1329))
        (PORT clk (2474:2474:2474) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2465:2465:2465))
        (PORT d[0] (3543:3543:3543) (3557:3557:3557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2339:2339:2339) (2455:2455:2455))
        (PORT datab (1077:1077:1077) (1068:1068:1068))
        (PORT datac (1026:1026:1026) (1058:1058:1058))
        (PORT datad (696:696:696) (747:747:747))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2018:2018:2018))
        (PORT clk (3077:3077:3077) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2335:2335:2335))
        (PORT d[1] (3579:3579:3579) (3645:3645:3645))
        (PORT d[2] (2037:2037:2037) (2041:2041:2041))
        (PORT d[3] (2685:2685:2685) (2699:2699:2699))
        (PORT d[4] (3970:3970:3970) (4105:4105:4105))
        (PORT d[5] (4090:4090:4090) (4179:4179:4179))
        (PORT d[6] (3626:3626:3626) (3687:3687:3687))
        (PORT d[7] (2167:2167:2167) (2276:2276:2276))
        (PORT d[8] (3862:3862:3862) (3973:3973:3973))
        (PORT d[9] (2592:2592:2592) (2599:2599:2599))
        (PORT d[10] (4618:4618:4618) (4616:4616:4616))
        (PORT d[11] (3627:3627:3627) (3713:3713:3713))
        (PORT d[12] (4567:4567:4567) (4532:4532:4532))
        (PORT clk (3073:3073:3073) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (1664:1664:1664))
        (PORT clk (3073:3073:3073) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3077:3077:3077) (3159:3159:3159))
        (PORT d[0] (2406:2406:2406) (2320:2320:2320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3078:3078:3078) (3160:3160:3160))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3078:3078:3078) (3160:3160:3160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3078:3078:3078) (3160:3160:3160))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3078:3078:3078) (3160:3160:3160))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1731:1731:1731))
        (PORT d[1] (3315:3315:3315) (3381:3381:3381))
        (PORT d[2] (2604:2604:2604) (2661:2661:2661))
        (PORT d[3] (4353:4353:4353) (4328:4328:4328))
        (PORT d[4] (3735:3735:3735) (3838:3838:3838))
        (PORT d[5] (2065:2065:2065) (2047:2047:2047))
        (PORT d[6] (3962:3962:3962) (4059:4059:4059))
        (PORT d[7] (6631:6631:6631) (6821:6821:6821))
        (PORT d[8] (5113:5113:5113) (5292:5292:5292))
        (PORT d[9] (7492:7492:7492) (7568:7568:7568))
        (PORT d[10] (4532:4532:4532) (4519:4519:4519))
        (PORT d[11] (4690:4690:4690) (4645:4645:4645))
        (PORT d[12] (3460:3460:3460) (3656:3656:3656))
        (PORT clk (2461:2461:2461) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (PORT d[0] (2416:2416:2416) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3468:3468:3468))
        (PORT clk (3765:3765:3765) (3877:3877:3877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3926:3926:3926) (4169:4169:4169))
        (PORT d[1] (3614:3614:3614) (3766:3766:3766))
        (PORT d[2] (4235:4235:4235) (4228:4228:4228))
        (PORT d[3] (4391:4391:4391) (4687:4687:4687))
        (PORT d[4] (4448:4448:4448) (4646:4646:4646))
        (PORT d[5] (5532:5532:5532) (5679:5679:5679))
        (PORT d[6] (3572:3572:3572) (3656:3656:3656))
        (PORT d[7] (2875:2875:2875) (2998:2998:2998))
        (PORT d[8] (3246:3246:3246) (3402:3402:3402))
        (PORT d[9] (4231:4231:4231) (4204:4204:4204))
        (PORT d[10] (4356:4356:4356) (4343:4343:4343))
        (PORT d[11] (2996:2996:2996) (3149:3149:3149))
        (PORT d[12] (4938:4938:4938) (4935:4935:4935))
        (PORT clk (3761:3761:3761) (3873:3873:3873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2941:2941:2941))
        (PORT clk (3761:3761:3761) (3873:3873:3873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3765:3765:3765) (3877:3877:3877))
        (PORT d[0] (3532:3532:3532) (3572:3572:3572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3878:3878:3878))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3878:3878:3878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3878:3878:3878))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3878:3878:3878))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2842:2842:2842))
        (PORT d[1] (3243:3243:3243) (3505:3505:3505))
        (PORT d[2] (3000:3000:3000) (3026:3026:3026))
        (PORT d[3] (3500:3500:3500) (3514:3514:3514))
        (PORT d[4] (4508:4508:4508) (4708:4708:4708))
        (PORT d[5] (4665:4665:4665) (4800:4800:4800))
        (PORT d[6] (3555:3555:3555) (3645:3645:3645))
        (PORT d[7] (4098:4098:4098) (4272:4272:4272))
        (PORT d[8] (3978:3978:3978) (4092:4092:4092))
        (PORT d[9] (3906:3906:3906) (3847:3847:3847))
        (PORT d[10] (5569:5569:5569) (5688:5688:5688))
        (PORT d[11] (3222:3222:3222) (3178:3178:3178))
        (PORT d[12] (4253:4253:4253) (4492:4492:4492))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT d[0] (2314:2314:2314) (2347:2347:2347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (1482:1482:1482) (1470:1470:1470))
        (PORT datac (1029:1029:1029) (1061:1061:1061))
        (PORT datad (2050:2050:2050) (2028:2028:2028))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (417:417:417))
        (PORT datab (236:236:236) (270:270:270))
        (PORT datac (326:326:326) (435:435:435))
        (PORT datad (832:832:832) (806:806:806))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (746:746:746))
        (PORT datab (325:325:325) (408:408:408))
        (PORT datac (1216:1216:1216) (1304:1304:1304))
        (PORT datad (1111:1111:1111) (1157:1157:1157))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (653:653:653) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|red\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1653:1653:1653) (1733:1733:1733))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|red\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2953:2953:2953))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1093:1093:1093) (1065:1065:1065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2604:2604:2604))
        (PORT clk (2519:2519:2519) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2630:2630:2630))
        (PORT d[1] (3531:3531:3531) (3626:3626:3626))
        (PORT d[2] (5323:5323:5323) (5489:5489:5489))
        (PORT d[3] (5638:5638:5638) (5559:5559:5559))
        (PORT d[4] (2349:2349:2349) (2311:2311:2311))
        (PORT d[5] (2501:2501:2501) (2444:2444:2444))
        (PORT d[6] (3654:3654:3654) (3629:3629:3629))
        (PORT d[7] (2104:2104:2104) (2195:2195:2195))
        (PORT d[8] (2731:2731:2731) (2796:2796:2796))
        (PORT d[9] (4214:4214:4214) (4251:4251:4251))
        (PORT d[10] (5198:5198:5198) (5253:5253:5253))
        (PORT d[11] (4332:4332:4332) (4440:4440:4440))
        (PORT d[12] (5986:5986:5986) (6036:6036:6036))
        (PORT clk (2515:2515:2515) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2029:2029:2029))
        (PORT clk (2515:2515:2515) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2515:2515:2515))
        (PORT d[0] (2709:2709:2709) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5732:5732:5732) (5841:5841:5841))
        (PORT d[1] (3568:3568:3568) (3654:3654:3654))
        (PORT d[2] (3024:3024:3024) (3146:3146:3146))
        (PORT d[3] (5121:5121:5121) (5114:5114:5114))
        (PORT d[4] (5348:5348:5348) (5447:5447:5447))
        (PORT d[5] (4511:4511:4511) (4623:4623:4623))
        (PORT d[6] (3311:3311:3311) (3451:3451:3451))
        (PORT d[7] (4034:4034:4034) (4083:4083:4083))
        (PORT d[8] (5076:5076:5076) (5237:5237:5237))
        (PORT d[9] (7121:7121:7121) (7194:7194:7194))
        (PORT d[10] (4860:4860:4860) (4837:4837:4837))
        (PORT d[11] (5118:5118:5118) (5204:5204:5204))
        (PORT d[12] (3160:3160:3160) (3203:3203:3203))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT d[0] (3058:3058:3058) (3131:3131:3131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2442:2442:2442))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (3118:3118:3118))
        (PORT clk (3772:3772:3772) (3868:3868:3868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3931:3931:3931) (4173:4173:4173))
        (PORT d[1] (4804:4804:4804) (4922:4922:4922))
        (PORT d[2] (4250:4250:4250) (4338:4338:4338))
        (PORT d[3] (4391:4391:4391) (4688:4688:4688))
        (PORT d[4] (4710:4710:4710) (4885:4885:4885))
        (PORT d[5] (5243:5243:5243) (5429:5429:5429))
        (PORT d[6] (4262:4262:4262) (4385:4385:4385))
        (PORT d[7] (2977:2977:2977) (3124:3124:3124))
        (PORT d[8] (3966:3966:3966) (4159:4159:4159))
        (PORT d[9] (4999:4999:4999) (4959:4959:4959))
        (PORT d[10] (6096:6096:6096) (6141:6141:6141))
        (PORT d[11] (3418:3418:3418) (3591:3591:3591))
        (PORT d[12] (4343:4343:4343) (4406:4406:4406))
        (PORT clk (3768:3768:3768) (3864:3864:3864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3736:3736:3736))
        (PORT clk (3768:3768:3768) (3864:3864:3864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3772:3772:3772) (3868:3868:3868))
        (PORT d[0] (4296:4296:4296) (4367:4367:4367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3773:3773:3773) (3869:3869:3869))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3773:3773:3773) (3869:3869:3869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3773:3773:3773) (3869:3869:3869))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3773:3773:3773) (3869:3869:3869))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4688:4688:4688) (4634:4634:4634))
        (PORT d[1] (3846:3846:3846) (4068:4068:4068))
        (PORT d[2] (4865:4865:4865) (4872:4872:4872))
        (PORT d[3] (2752:2752:2752) (2909:2909:2909))
        (PORT d[4] (4345:4345:4345) (4609:4609:4609))
        (PORT d[5] (2992:2992:2992) (3048:3048:3048))
        (PORT d[6] (3706:3706:3706) (3893:3893:3893))
        (PORT d[7] (4448:4448:4448) (4694:4694:4694))
        (PORT d[8] (4053:4053:4053) (4209:4209:4209))
        (PORT d[9] (2317:2317:2317) (2313:2313:2313))
        (PORT d[10] (4872:4872:4872) (5047:5047:5047))
        (PORT d[11] (2692:2692:2692) (2710:2710:2710))
        (PORT d[12] (4664:4664:4664) (4963:4963:4963))
        (PORT clk (2522:2522:2522) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2516:2516:2516))
        (PORT d[0] (2693:2693:2693) (2729:2729:2729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2513:2513:2513))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3336:3336:3336))
        (PORT clk (3837:3837:3837) (3966:3966:3966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4163:4163:4163) (4291:4291:4291))
        (PORT d[1] (3592:3592:3592) (3724:3724:3724))
        (PORT d[2] (4241:4241:4241) (4334:4334:4334))
        (PORT d[3] (2833:2833:2833) (3039:3039:3039))
        (PORT d[4] (4054:4054:4054) (4242:4242:4242))
        (PORT d[5] (4673:4673:4673) (4865:4865:4865))
        (PORT d[6] (4431:4431:4431) (4622:4622:4622))
        (PORT d[7] (2700:2700:2700) (2864:2864:2864))
        (PORT d[8] (3603:3603:3603) (3800:3800:3800))
        (PORT d[9] (5641:5641:5641) (5825:5825:5825))
        (PORT d[10] (4837:4837:4837) (4940:4940:4940))
        (PORT d[11] (3434:3434:3434) (3593:3593:3593))
        (PORT d[12] (5622:5622:5622) (5788:5788:5788))
        (PORT clk (3833:3833:3833) (3962:3962:3962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3135:3135:3135))
        (PORT clk (3833:3833:3833) (3962:3962:3962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3837:3837:3837) (3966:3966:3966))
        (PORT d[0] (3426:3426:3426) (3439:3439:3439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3838:3838:3838) (3967:3967:3967))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3838:3838:3838) (3967:3967:3967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3838:3838:3838) (3967:3967:3967))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3838:3838:3838) (3967:3967:3967))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5600:5600:5600) (5795:5795:5795))
        (PORT d[1] (2897:2897:2897) (3094:3094:3094))
        (PORT d[2] (6632:6632:6632) (6644:6644:6644))
        (PORT d[3] (5341:5341:5341) (5434:5434:5434))
        (PORT d[4] (6186:6186:6186) (6283:6283:6283))
        (PORT d[5] (4800:4800:4800) (4878:4878:4878))
        (PORT d[6] (6118:6118:6118) (6330:6330:6330))
        (PORT d[7] (5499:5499:5499) (5651:5651:5651))
        (PORT d[8] (4960:4960:4960) (4994:4994:4994))
        (PORT d[9] (7209:7209:7209) (7321:7321:7321))
        (PORT d[10] (3840:3840:3840) (3905:3905:3905))
        (PORT d[11] (4806:4806:4806) (4856:4856:4856))
        (PORT d[12] (5756:5756:5756) (5803:5803:5803))
        (PORT clk (2433:2433:2433) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2418:2418:2418))
        (PORT d[0] (5991:5991:5991) (6000:6000:6000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2415:2415:2415))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4227:4227:4227) (4478:4478:4478))
        (PORT clk (3357:3357:3357) (3447:3447:3447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3637:3637:3637))
        (PORT d[1] (4121:4121:4121) (4224:4224:4224))
        (PORT d[2] (4333:4333:4333) (4457:4457:4457))
        (PORT d[3] (2635:2635:2635) (2779:2779:2779))
        (PORT d[4] (2885:2885:2885) (2964:2964:2964))
        (PORT d[5] (4701:4701:4701) (4811:4811:4811))
        (PORT d[6] (4330:4330:4330) (4486:4486:4486))
        (PORT d[7] (3054:3054:3054) (3250:3250:3250))
        (PORT d[8] (3220:3220:3220) (3337:3337:3337))
        (PORT d[9] (5512:5512:5512) (5649:5649:5649))
        (PORT d[10] (5267:5267:5267) (5412:5412:5412))
        (PORT d[11] (2983:2983:2983) (3104:3104:3104))
        (PORT d[12] (4080:4080:4080) (4012:4012:4012))
        (PORT clk (3353:3353:3353) (3443:3443:3443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2507:2507:2507))
        (PORT clk (3353:3353:3353) (3443:3443:3443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3357:3357:3357) (3447:3447:3447))
        (PORT d[0] (3089:3089:3089) (3112:3112:3112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3358:3358:3358) (3448:3448:3448))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3358:3358:3358) (3448:3448:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3358:3358:3358) (3448:3448:3448))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3358:3358:3358) (3448:3448:3448))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4517:4517:4517) (4694:4694:4694))
        (PORT d[1] (2970:2970:2970) (3093:3093:3093))
        (PORT d[2] (4292:4292:4292) (4285:4285:4285))
        (PORT d[3] (3779:3779:3779) (3820:3820:3820))
        (PORT d[4] (4801:4801:4801) (4912:4912:4912))
        (PORT d[5] (3775:3775:3775) (3858:3858:3858))
        (PORT d[6] (4504:4504:4504) (4725:4725:4725))
        (PORT d[7] (4619:4619:4619) (4703:4703:4703))
        (PORT d[8] (3530:3530:3530) (3526:3526:3526))
        (PORT d[9] (6832:6832:6832) (6962:6962:6962))
        (PORT d[10] (3675:3675:3675) (3798:3798:3798))
        (PORT d[11] (3798:3798:3798) (3860:3860:3860))
        (PORT d[12] (3533:3533:3533) (3525:3525:3525))
        (PORT clk (2511:2511:2511) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (PORT d[0] (4687:4687:4687) (4741:4741:4741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2461:2461:2461) (2401:2401:2401))
        (PORT datab (854:854:854) (937:937:937))
        (PORT datac (1022:1022:1022) (1081:1081:1081))
        (PORT datad (2903:2903:2903) (2973:2973:2973))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2914:2914:2914) (2890:2890:2890))
        (PORT datab (852:852:852) (935:935:935))
        (PORT datac (2083:2083:2083) (2082:2082:2082))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3505:3505:3505) (3717:3717:3717))
        (PORT clk (3375:3375:3375) (3460:3460:3460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3769:3769:3769) (3859:3859:3859))
        (PORT d[1] (3628:3628:3628) (3775:3775:3775))
        (PORT d[2] (4711:4711:4711) (4876:4876:4876))
        (PORT d[3] (2753:2753:2753) (2935:2935:2935))
        (PORT d[4] (3604:3604:3604) (3717:3717:3717))
        (PORT d[5] (4596:4596:4596) (4772:4772:4772))
        (PORT d[6] (5101:5101:5101) (5292:5292:5292))
        (PORT d[7] (3365:3365:3365) (3590:3590:3590))
        (PORT d[8] (2889:2889:2889) (3025:3025:3025))
        (PORT d[9] (5391:5391:5391) (5499:5499:5499))
        (PORT d[10] (5218:5218:5218) (5349:5349:5349))
        (PORT d[11] (3253:3253:3253) (3368:3368:3368))
        (PORT d[12] (4456:4456:4456) (4389:4389:4389))
        (PORT clk (3371:3371:3371) (3456:3456:3456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2793:2793:2793))
        (PORT clk (3371:3371:3371) (3456:3456:3456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3460:3460:3460))
        (PORT d[0] (3351:3351:3351) (3423:3423:3423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3461:3461:3461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3461:3461:3461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3461:3461:3461))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3461:3461:3461))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4232:4232:4232) (4442:4442:4442))
        (PORT d[1] (2691:2691:2691) (2885:2885:2885))
        (PORT d[2] (4945:4945:4945) (4981:4981:4981))
        (PORT d[3] (3823:3823:3823) (3915:3915:3915))
        (PORT d[4] (5074:5074:5074) (5171:5171:5171))
        (PORT d[5] (3455:3455:3455) (3553:3553:3553))
        (PORT d[6] (4756:4756:4756) (4964:4964:4964))
        (PORT d[7] (4373:4373:4373) (4524:4524:4524))
        (PORT d[8] (4497:4497:4497) (4503:4503:4503))
        (PORT d[9] (6256:6256:6256) (6392:6392:6392))
        (PORT d[10] (3652:3652:3652) (3732:3732:3732))
        (PORT d[11] (3711:3711:3711) (3758:3758:3758))
        (PORT d[12] (4604:4604:4604) (4640:4640:4640))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (PORT d[0] (3912:3912:3912) (3852:3852:3852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3786:3786:3786) (3986:3986:3986))
        (PORT clk (3790:3790:3790) (3932:3932:3932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3644:3644:3644))
        (PORT d[1] (3600:3600:3600) (3753:3753:3753))
        (PORT d[2] (4878:4878:4878) (4860:4860:4860))
        (PORT d[3] (4328:4328:4328) (4646:4646:4646))
        (PORT d[4] (4844:4844:4844) (5074:5074:5074))
        (PORT d[5] (6208:6208:6208) (6374:6374:6374))
        (PORT d[6] (3257:3257:3257) (3352:3352:3352))
        (PORT d[7] (2603:2603:2603) (2751:2751:2751))
        (PORT d[8] (3231:3231:3231) (3388:3388:3388))
        (PORT d[9] (4928:4928:4928) (4894:4894:4894))
        (PORT d[10] (4708:4708:4708) (4713:4713:4713))
        (PORT d[11] (3094:3094:3094) (3279:3279:3279))
        (PORT d[12] (3607:3607:3607) (3796:3796:3796))
        (PORT clk (3786:3786:3786) (3928:3928:3928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2810:2810:2810))
        (PORT clk (3786:3786:3786) (3928:3928:3928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3790:3790:3790) (3932:3932:3932))
        (PORT d[0] (3449:3449:3449) (3415:3415:3415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3791:3791:3791) (3933:3933:3933))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3791:3791:3791) (3933:3933:3933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3791:3791:3791) (3933:3933:3933))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3791:3791:3791) (3933:3933:3933))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3246:3246:3246))
        (PORT d[1] (3215:3215:3215) (3473:3473:3473))
        (PORT d[2] (3413:3413:3413) (3465:3465:3465))
        (PORT d[3] (3890:3890:3890) (3912:3912:3912))
        (PORT d[4] (3877:3877:3877) (4097:4097:4097))
        (PORT d[5] (3914:3914:3914) (4058:4058:4058))
        (PORT d[6] (3189:3189:3189) (3280:3280:3280))
        (PORT d[7] (3344:3344:3344) (3514:3514:3514))
        (PORT d[8] (3256:3256:3256) (3366:3366:3366))
        (PORT d[9] (3880:3880:3880) (3818:3818:3818))
        (PORT d[10] (4847:4847:4847) (4966:4966:4966))
        (PORT d[11] (4529:4529:4529) (4637:4637:4637))
        (PORT d[12] (3886:3886:3886) (4121:4121:4121))
        (PORT clk (2496:2496:2496) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (PORT d[0] (3413:3413:3413) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3139:3139:3139) (3325:3325:3325))
        (PORT clk (2944:2944:2944) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (3737:3737:3737))
        (PORT d[1] (3487:3487:3487) (3573:3573:3573))
        (PORT d[2] (4986:4986:4986) (5032:5032:5032))
        (PORT d[3] (2669:2669:2669) (2837:2837:2837))
        (PORT d[4] (3469:3469:3469) (3529:3529:3529))
        (PORT d[5] (4427:4427:4427) (4538:4538:4538))
        (PORT d[6] (2506:2506:2506) (2601:2601:2601))
        (PORT d[7] (3758:3758:3758) (3979:3979:3979))
        (PORT d[8] (2438:2438:2438) (2526:2526:2526))
        (PORT d[9] (5127:5127:5127) (5252:5252:5252))
        (PORT d[10] (5206:5206:5206) (5345:5345:5345))
        (PORT d[11] (2819:2819:2819) (2874:2874:2874))
        (PORT d[12] (2996:2996:2996) (2982:2982:2982))
        (PORT clk (2940:2940:2940) (2982:2982:2982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2515:2515:2515))
        (PORT clk (2940:2940:2940) (2982:2982:2982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (2986:2986:2986))
        (PORT d[0] (3152:3152:3152) (3146:3146:3146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2987:2987:2987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (3653:3653:3653))
        (PORT d[1] (2328:2328:2328) (2483:2483:2483))
        (PORT d[2] (3047:3047:3047) (3059:3059:3059))
        (PORT d[3] (3440:3440:3440) (3487:3487:3487))
        (PORT d[4] (4088:4088:4088) (4161:4161:4161))
        (PORT d[5] (2993:2993:2993) (3042:3042:3042))
        (PORT d[6] (4018:4018:4018) (4198:4198:4198))
        (PORT d[7] (4807:4807:4807) (4964:4964:4964))
        (PORT d[8] (2822:2822:2822) (2835:2835:2835))
        (PORT d[9] (6027:6027:6027) (6120:6120:6120))
        (PORT d[10] (4235:4235:4235) (4333:4333:4333))
        (PORT d[11] (3239:3239:3239) (3199:3199:3199))
        (PORT d[12] (4667:4667:4667) (4848:4848:4848))
        (PORT clk (2532:2532:2532) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2524:2524:2524))
        (PORT d[0] (2945:2945:2945) (2843:2843:2843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2521:2521:2521))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2656:2656:2656))
        (PORT clk (3088:3088:3088) (3167:3167:3167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2299:2299:2299))
        (PORT d[1] (3570:3570:3570) (3635:3635:3635))
        (PORT d[2] (2046:2046:2046) (2051:2051:2051))
        (PORT d[3] (2684:2684:2684) (2699:2699:2699))
        (PORT d[4] (3969:3969:3969) (4104:4104:4104))
        (PORT d[5] (3755:3755:3755) (3851:3851:3851))
        (PORT d[6] (3625:3625:3625) (3686:3686:3686))
        (PORT d[7] (2153:2153:2153) (2261:2261:2261))
        (PORT d[8] (3880:3880:3880) (3992:3992:3992))
        (PORT d[9] (2591:2591:2591) (2598:2598:2598))
        (PORT d[10] (3971:3971:3971) (3987:3987:3987))
        (PORT d[11] (3619:3619:3619) (3705:3705:3705))
        (PORT d[12] (4225:4225:4225) (4195:4195:4195))
        (PORT clk (3084:3084:3084) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (1636:1636:1636))
        (PORT clk (3084:3084:3084) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3088:3088:3088) (3167:3167:3167))
        (PORT d[0] (2362:2362:2362) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4426:4426:4426) (4393:4393:4393))
        (PORT d[1] (3331:3331:3331) (3400:3400:3400))
        (PORT d[2] (2632:2632:2632) (2691:2691:2691))
        (PORT d[3] (4350:4350:4350) (4325:4325:4325))
        (PORT d[4] (3737:3737:3737) (3841:3841:3841))
        (PORT d[5] (2059:2059:2059) (2040:2040:2040))
        (PORT d[6] (3985:3985:3985) (4086:4086:4086))
        (PORT d[7] (6993:6993:6993) (7174:7174:7174))
        (PORT d[8] (5112:5112:5112) (5295:5295:5295))
        (PORT d[9] (7511:7511:7511) (7588:7588:7588))
        (PORT d[10] (3150:3150:3150) (3136:3136:3136))
        (PORT d[11] (4685:4685:4685) (4638:4638:4638))
        (PORT d[12] (3809:3809:3809) (3995:3995:3995))
        (PORT clk (2454:2454:2454) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (PORT d[0] (2128:2128:2128) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1142:1142:1142))
        (PORT datab (1750:1750:1750) (1746:1746:1746))
        (PORT datac (1043:1043:1043) (1086:1086:1086))
        (PORT datad (1499:1499:1499) (1465:1465:1465))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2592:2592:2592) (2593:2593:2593))
        (PORT datab (1067:1067:1067) (1119:1119:1119))
        (PORT datac (3181:3181:3181) (3118:3118:3118))
        (PORT datad (370:370:370) (373:373:373))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3319:3319:3319))
        (PORT clk (2960:2960:2960) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3707:3707:3707) (3766:3766:3766))
        (PORT d[1] (3134:3134:3134) (3228:3228:3228))
        (PORT d[2] (4636:4636:4636) (4671:4671:4671))
        (PORT d[3] (2684:2684:2684) (2867:2867:2867))
        (PORT d[4] (3467:3467:3467) (3528:3528:3528))
        (PORT d[5] (4477:4477:4477) (4592:4592:4592))
        (PORT d[6] (4287:4287:4287) (4439:4439:4439))
        (PORT d[7] (3786:3786:3786) (4012:4012:4012))
        (PORT d[8] (2495:2495:2495) (2577:2577:2577))
        (PORT d[9] (6265:6265:6265) (6367:6367:6367))
        (PORT d[10] (5449:5449:5449) (5562:5562:5562))
        (PORT d[11] (3228:3228:3228) (3283:3283:3283))
        (PORT d[12] (3323:3323:3323) (3301:3301:3301))
        (PORT clk (2956:2956:2956) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2182:2182:2182))
        (PORT clk (2956:2956:2956) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (2997:2997:2997))
        (PORT d[0] (2832:2832:2832) (2813:2813:2813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2998:2998:2998))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2998:2998:2998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2998:2998:2998))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2998:2998:2998))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3653:3653:3653) (3651:3651:3651))
        (PORT d[1] (2869:2869:2869) (2993:2993:2993))
        (PORT d[2] (2716:2716:2716) (2730:2730:2730))
        (PORT d[3] (3467:3467:3467) (3519:3519:3519))
        (PORT d[4] (4502:4502:4502) (4569:4569:4569))
        (PORT d[5] (3374:3374:3374) (3423:3423:3423))
        (PORT d[6] (3987:3987:3987) (4166:4166:4166))
        (PORT d[7] (4861:4861:4861) (5024:5024:5024))
        (PORT d[8] (2429:2429:2429) (2448:2448:2448))
        (PORT d[9] (5766:5766:5766) (5859:5859:5859))
        (PORT d[10] (3935:3935:3935) (4039:4039:4039))
        (PORT d[11] (2359:2359:2359) (2378:2378:2378))
        (PORT d[12] (2517:2517:2517) (2550:2550:2550))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT d[0] (2513:2513:2513) (2433:2433:2433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3489:3489:3489) (3667:3667:3667))
        (PORT clk (3778:3778:3778) (3895:3895:3895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4156:4156:4156) (4286:4286:4286))
        (PORT d[1] (3274:3274:3274) (3397:3397:3397))
        (PORT d[2] (4977:4977:4977) (5062:5062:5062))
        (PORT d[3] (2470:2470:2470) (2639:2639:2639))
        (PORT d[4] (4228:4228:4228) (4324:4324:4324))
        (PORT d[5] (5035:5035:5035) (5227:5227:5227))
        (PORT d[6] (5111:5111:5111) (5291:5291:5291))
        (PORT d[7] (3024:3024:3024) (3184:3184:3184))
        (PORT d[8] (3972:3972:3972) (4153:4153:4153))
        (PORT d[9] (6021:6021:6021) (6210:6210:6210))
        (PORT d[10] (5161:5161:5161) (5265:5265:5265))
        (PORT d[11] (3761:3761:3761) (3912:3912:3912))
        (PORT d[12] (5931:5931:5931) (6090:6090:6090))
        (PORT clk (3774:3774:3774) (3891:3891:3891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3128:3128:3128))
        (PORT clk (3774:3774:3774) (3891:3891:3891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3895:3895:3895))
        (PORT d[0] (3380:3380:3380) (3479:3479:3479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3779:3779:3779) (3896:3896:3896))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3779:3779:3779) (3896:3896:3896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3779:3779:3779) (3896:3896:3896))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3779:3779:3779) (3896:3896:3896))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5263:5263:5263) (5461:5461:5461))
        (PORT d[1] (2530:2530:2530) (2727:2727:2727))
        (PORT d[2] (6015:6015:6015) (6043:6043:6043))
        (PORT d[3] (4987:4987:4987) (5080:5080:5080))
        (PORT d[4] (5845:5845:5845) (5943:5943:5943))
        (PORT d[5] (4461:4461:4461) (4539:4539:4539))
        (PORT d[6] (5187:5187:5187) (5412:5412:5412))
        (PORT d[7] (5144:5144:5144) (5299:5299:5299))
        (PORT d[8] (4619:4619:4619) (4656:4656:4656))
        (PORT d[9] (6573:6573:6573) (6709:6709:6709))
        (PORT d[10] (3543:3543:3543) (3610:3610:3610))
        (PORT d[11] (4451:4451:4451) (4502:4502:4502))
        (PORT d[12] (5387:5387:5387) (5432:5432:5432))
        (PORT clk (2459:2459:2459) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d[0] (2159:2159:2159) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3340:3340:3340))
        (PORT clk (3000:3000:3000) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4046:4046:4046) (4100:4100:4100))
        (PORT d[1] (3479:3479:3479) (3566:3566:3566))
        (PORT d[2] (4628:4628:4628) (4675:4675:4675))
        (PORT d[3] (2267:2267:2267) (2337:2337:2337))
        (PORT d[4] (3844:3844:3844) (3901:3901:3901))
        (PORT d[5] (4531:4531:4531) (4653:4653:4653))
        (PORT d[6] (4649:4649:4649) (4792:4792:4792))
        (PORT d[7] (3254:3254:3254) (3358:3358:3358))
        (PORT d[8] (2868:2868:2868) (2954:2954:2954))
        (PORT d[9] (5894:5894:5894) (5995:5995:5995))
        (PORT d[10] (5221:5221:5221) (5287:5287:5287))
        (PORT d[11] (3195:3195:3195) (3272:3272:3272))
        (PORT d[12] (3679:3679:3679) (3659:3659:3659))
        (PORT clk (2996:2996:2996) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2746:2746:2746))
        (PORT clk (2996:2996:2996) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3068:3068:3068))
        (PORT d[0] (3418:3418:3418) (3377:3377:3377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4001:4001:4001) (3992:3992:3992))
        (PORT d[1] (2701:2701:2701) (2844:2844:2844))
        (PORT d[2] (1938:1938:1938) (2049:2049:2049))
        (PORT d[3] (3875:3875:3875) (3927:3927:3927))
        (PORT d[4] (4476:4476:4476) (4550:4550:4550))
        (PORT d[5] (3691:3691:3691) (3732:3732:3732))
        (PORT d[6] (4389:4389:4389) (4566:4566:4566))
        (PORT d[7] (5193:5193:5193) (5348:5348:5348))
        (PORT d[8] (2708:2708:2708) (2722:2722:2722))
        (PORT d[9] (5847:5847:5847) (5948:5948:5948))
        (PORT d[10] (4235:4235:4235) (4266:4266:4266))
        (PORT d[11] (3394:3394:3394) (3393:3393:3393))
        (PORT d[12] (2541:2541:2541) (2574:2574:2574))
        (PORT clk (2517:2517:2517) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2507:2507:2507))
        (PORT d[0] (2160:2160:2160) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2504:2504:2504))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3498:3498:3498))
        (PORT clk (3301:3301:3301) (3367:3367:3367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3451:3451:3451))
        (PORT d[1] (3884:3884:3884) (4017:4017:4017))
        (PORT d[2] (5733:5733:5733) (5922:5922:5922))
        (PORT d[3] (4455:4455:4455) (4364:4364:4364))
        (PORT d[4] (4831:4831:4831) (5081:5081:5081))
        (PORT d[5] (4392:4392:4392) (4485:4485:4485))
        (PORT d[6] (3345:3345:3345) (3386:3386:3386))
        (PORT d[7] (2557:2557:2557) (2687:2687:2687))
        (PORT d[8] (3456:3456:3456) (3543:3543:3543))
        (PORT d[9] (5803:5803:5803) (5899:5899:5899))
        (PORT d[10] (5827:5827:5827) (5931:5931:5931))
        (PORT d[11] (3430:3430:3430) (3526:3526:3526))
        (PORT d[12] (4947:4947:4947) (4982:4982:4982))
        (PORT clk (3297:3297:3297) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2569:2569:2569))
        (PORT clk (3297:3297:3297) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3367:3367:3367))
        (PORT d[0] (3166:3166:3166) (3171:3171:3171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3368:3368:3368))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3368:3368:3368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3368:3368:3368))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3368:3368:3368))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3643:3643:3643) (3736:3736:3736))
        (PORT d[1] (3905:3905:3905) (3985:3985:3985))
        (PORT d[2] (5592:5592:5592) (5609:5609:5609))
        (PORT d[3] (7639:7639:7639) (7647:7647:7647))
        (PORT d[4] (3858:3858:3858) (4069:4069:4069))
        (PORT d[5] (4299:4299:4299) (4479:4479:4479))
        (PORT d[6] (4353:4353:4353) (4383:4383:4383))
        (PORT d[7] (2510:2510:2510) (2636:2636:2636))
        (PORT d[8] (3693:3693:3693) (3836:3836:3836))
        (PORT d[9] (4905:4905:4905) (4915:4915:4915))
        (PORT d[10] (5011:5011:5011) (5099:5099:5099))
        (PORT d[11] (4066:4066:4066) (4160:4160:4160))
        (PORT d[12] (2955:2955:2955) (3071:3071:3071))
        (PORT clk (2499:2499:2499) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2491:2491:2491))
        (PORT d[0] (4646:4646:4646) (4390:4390:4390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1938:1938:1938) (1864:1864:1864))
        (PORT datab (1072:1072:1072) (1125:1125:1125))
        (PORT datac (3632:3632:3632) (3719:3719:3719))
        (PORT datad (814:814:814) (885:885:885))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2001:2001:2001) (1949:1949:1949))
        (PORT datab (2210:2210:2210) (2198:2198:2198))
        (PORT datac (1030:1030:1030) (1092:1092:1092))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1181:1181:1181))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1097:1097:1097) (1134:1134:1134))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3232:3232:3232))
        (PORT clk (3881:3881:3881) (4024:4024:4024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3807:3807:3807) (4022:4022:4022))
        (PORT d[1] (4104:4104:4104) (4229:4229:4229))
        (PORT d[2] (4990:4990:4990) (5080:5080:5080))
        (PORT d[3] (3648:3648:3648) (3943:3943:3943))
        (PORT d[4] (4570:4570:4570) (4740:4740:4740))
        (PORT d[5] (4911:4911:4911) (5088:5088:5088))
        (PORT d[6] (3640:3640:3640) (3774:3774:3774))
        (PORT d[7] (2659:2659:2659) (2808:2808:2808))
        (PORT d[8] (3947:3947:3947) (4136:4136:4136))
        (PORT d[9] (5969:5969:5969) (6178:6178:6178))
        (PORT d[10] (5412:5412:5412) (5459:5459:5459))
        (PORT d[11] (2671:2671:2671) (2857:2857:2857))
        (PORT d[12] (4333:4333:4333) (4386:4386:4386))
        (PORT clk (3877:3877:3877) (4020:4020:4020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (2887:2887:2887))
        (PORT clk (3877:3877:3877) (4020:4020:4020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3881:3881:3881) (4024:4024:4024))
        (PORT d[0] (3488:3488:3488) (3518:3518:3518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3882:3882:3882) (4025:4025:4025))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3882:3882:3882) (4025:4025:4025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3882:3882:3882) (4025:4025:4025))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3882:3882:3882) (4025:4025:4025))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3925:3925:3925) (3868:3868:3868))
        (PORT d[1] (3145:3145:3145) (3358:3358:3358))
        (PORT d[2] (3889:3889:3889) (3930:3930:3930))
        (PORT d[3] (2364:2364:2364) (2500:2500:2500))
        (PORT d[4] (3900:3900:3900) (4120:4120:4120))
        (PORT d[5] (3495:3495:3495) (3674:3674:3674))
        (PORT d[6] (3595:3595:3595) (3732:3732:3732))
        (PORT d[7] (3751:3751:3751) (3999:3999:3999))
        (PORT d[8] (3356:3356:3356) (3521:3521:3521))
        (PORT d[9] (3276:3276:3276) (3247:3247:3247))
        (PORT d[10] (4548:4548:4548) (4715:4715:4715))
        (PORT d[11] (4559:4559:4559) (4713:4713:4713))
        (PORT d[12] (4273:4273:4273) (4542:4542:4542))
        (PORT clk (2510:2510:2510) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (PORT d[0] (2909:2909:2909) (2805:2805:2805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (3164:3164:3164))
        (PORT clk (3431:3431:3431) (3535:3535:3535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (3134:3134:3134))
        (PORT d[1] (3545:3545:3545) (3682:3682:3682))
        (PORT d[2] (5376:5376:5376) (5562:5562:5562))
        (PORT d[3] (4801:4801:4801) (4708:4708:4708))
        (PORT d[4] (5155:5155:5155) (5394:5394:5394))
        (PORT d[5] (4425:4425:4425) (4521:4521:4521))
        (PORT d[6] (3358:3358:3358) (3412:3412:3412))
        (PORT d[7] (4367:4367:4367) (4378:4378:4378))
        (PORT d[8] (3159:3159:3159) (3262:3262:3262))
        (PORT d[9] (5428:5428:5428) (5533:5533:5533))
        (PORT d[10] (5491:5491:5491) (5603:5603:5603))
        (PORT d[11] (2912:2912:2912) (3035:3035:3035))
        (PORT d[12] (5252:5252:5252) (5272:5272:5272))
        (PORT clk (3427:3427:3427) (3531:3531:3531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2803:2803:2803))
        (PORT clk (3427:3427:3427) (3531:3531:3531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3431:3431:3431) (3535:3535:3535))
        (PORT d[0] (3120:3120:3120) (3139:3139:3139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3432:3432:3432) (3536:3536:3536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3432:3432:3432) (3536:3536:3536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3432:3432:3432) (3536:3536:3536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3432:3432:3432) (3536:3536:3536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4023:4023:4023) (4099:4099:4099))
        (PORT d[1] (3517:3517:3517) (3609:3609:3609))
        (PORT d[2] (5231:5231:5231) (5251:5251:5251))
        (PORT d[3] (8001:8001:8001) (8008:8008:8008))
        (PORT d[4] (4518:4518:4518) (4706:4706:4706))
        (PORT d[5] (3658:3658:3658) (3847:3847:3847))
        (PORT d[6] (4335:4335:4335) (4363:4363:4363))
        (PORT d[7] (2835:2835:2835) (2953:2953:2953))
        (PORT d[8] (3287:3287:3287) (3430:3430:3430))
        (PORT d[9] (5017:5017:5017) (5042:5042:5042))
        (PORT d[10] (4736:4736:4736) (4852:4852:4852))
        (PORT d[11] (4309:4309:4309) (4389:4389:4389))
        (PORT d[12] (3818:3818:3818) (4028:4028:4028))
        (PORT clk (2487:2487:2487) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2481:2481:2481))
        (PORT d[0] (4374:4374:4374) (4230:4230:4230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2823:2823:2823))
        (PORT clk (3506:3506:3506) (3631:3631:3631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4323:4323:4323) (4556:4556:4556))
        (PORT d[1] (3988:3988:3988) (4177:4177:4177))
        (PORT d[2] (4122:4122:4122) (4191:4191:4191))
        (PORT d[3] (3954:3954:3954) (4203:4203:4203))
        (PORT d[4] (4671:4671:4671) (4839:4839:4839))
        (PORT d[5] (5656:5656:5656) (5841:5841:5841))
        (PORT d[6] (3645:3645:3645) (3752:3752:3752))
        (PORT d[7] (3359:3359:3359) (3508:3508:3508))
        (PORT d[8] (4005:4005:4005) (4207:4207:4207))
        (PORT d[9] (4293:4293:4293) (4259:4259:4259))
        (PORT d[10] (5855:5855:5855) (5934:5934:5934))
        (PORT d[11] (2581:2581:2581) (2724:2724:2724))
        (PORT d[12] (3338:3338:3338) (3542:3542:3542))
        (PORT clk (3502:3502:3502) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2369:2369:2369))
        (PORT clk (3502:3502:3502) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3631:3631:3631))
        (PORT d[0] (2941:2941:2941) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3507:3507:3507) (3632:3632:3632))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3507:3507:3507) (3632:3632:3632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3507:3507:3507) (3632:3632:3632))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3507:3507:3507) (3632:3632:3632))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2857:2857:2857))
        (PORT d[1] (4186:4186:4186) (4405:4405:4405))
        (PORT d[2] (2470:2470:2470) (2480:2480:2480))
        (PORT d[3] (2038:2038:2038) (2170:2170:2170))
        (PORT d[4] (4245:4245:4245) (4502:4502:4502))
        (PORT d[5] (3375:3375:3375) (3435:3435:3435))
        (PORT d[6] (3674:3674:3674) (3857:3857:3857))
        (PORT d[7] (4770:4770:4770) (5008:5008:5008))
        (PORT d[8] (4409:4409:4409) (4598:4598:4598))
        (PORT d[9] (4355:4355:4355) (4329:4329:4329))
        (PORT d[10] (5242:5242:5242) (5415:5415:5415))
        (PORT d[11] (5945:5945:5945) (6092:6092:6092))
        (PORT d[12] (5637:5637:5637) (5892:5892:5892))
        (PORT clk (2532:2532:2532) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2524:2524:2524))
        (PORT d[0] (2172:2172:2172) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2521:2521:2521))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3097:3097:3097))
        (PORT clk (3135:3135:3135) (3230:3230:3230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6188:6188:6188) (6431:6431:6431))
        (PORT d[1] (4281:4281:4281) (4378:4378:4378))
        (PORT d[2] (3506:3506:3506) (3537:3537:3537))
        (PORT d[3] (3451:3451:3451) (3659:3659:3659))
        (PORT d[4] (3849:3849:3849) (3940:3940:3940))
        (PORT d[5] (4901:4901:4901) (5034:5034:5034))
        (PORT d[6] (4000:4000:4000) (4110:4110:4110))
        (PORT d[7] (2546:2546:2546) (2657:2657:2657))
        (PORT d[8] (2837:2837:2837) (2952:2952:2952))
        (PORT d[9] (5483:5483:5483) (5579:5579:5579))
        (PORT d[10] (4513:4513:4513) (4583:4583:4583))
        (PORT d[11] (4100:4100:4100) (4247:4247:4247))
        (PORT d[12] (5728:5728:5728) (5776:5776:5776))
        (PORT clk (3131:3131:3131) (3226:3226:3226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2051:2051:2051))
        (PORT clk (3131:3131:3131) (3226:3226:3226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3135:3135:3135) (3230:3230:3230))
        (PORT d[0] (2812:2812:2812) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3231:3231:3231))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3231:3231:3231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3231:3231:3231))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3231:3231:3231))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5075:5075:5075) (5050:5050:5050))
        (PORT d[1] (2771:2771:2771) (2923:2923:2923))
        (PORT d[2] (1991:1991:1991) (2008:2008:2008))
        (PORT d[3] (4569:4569:4569) (4624:4624:4624))
        (PORT d[4] (5449:5449:5449) (5499:5499:5499))
        (PORT d[5] (2831:2831:2831) (2895:2895:2895))
        (PORT d[6] (1461:1461:1461) (1488:1488:1488))
        (PORT d[7] (1513:1513:1513) (1557:1557:1557))
        (PORT d[8] (3373:3373:3373) (3381:3381:3381))
        (PORT d[9] (2805:2805:2805) (2831:2831:2831))
        (PORT d[10] (4983:4983:4983) (5077:5077:5077))
        (PORT d[11] (4106:4106:4106) (4109:4109:4109))
        (PORT d[12] (1798:1798:1798) (1835:1835:1835))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (1762:1762:1762) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1605:1605:1605))
        (PORT datab (848:848:848) (930:930:930))
        (PORT datac (1027:1027:1027) (1088:1088:1088))
        (PORT datad (936:936:936) (908:908:908))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3182:3182:3182) (3093:3093:3093))
        (PORT datab (848:848:848) (930:930:930))
        (PORT datac (4074:4074:4074) (4208:4208:4208))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1065:1065:1065) (1137:1137:1137))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1322:1322:1322))
        (PORT datab (322:322:322) (404:404:404))
        (PORT datac (1207:1207:1207) (1293:1293:1293))
        (PORT datad (725:725:725) (729:729:729))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (703:703:703) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|green\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1752:1752:1752) (1829:1829:1829))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|green\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2852:2852:2852) (2891:2891:2891))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1181:1181:1181) (1163:1163:1163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (3241:3241:3241))
        (PORT clk (3434:3434:3434) (3539:3539:3539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4101:4101:4101) (4183:4183:4183))
        (PORT d[1] (3225:3225:3225) (3316:3316:3316))
        (PORT d[2] (4519:4519:4519) (4557:4557:4557))
        (PORT d[3] (2001:2001:2001) (2142:2142:2142))
        (PORT d[4] (3544:3544:3544) (3612:3612:3612))
        (PORT d[5] (4231:4231:4231) (4354:4354:4354))
        (PORT d[6] (4321:4321:4321) (4475:4475:4475))
        (PORT d[7] (3566:3566:3566) (3701:3701:3701))
        (PORT d[8] (3595:3595:3595) (3711:3711:3711))
        (PORT d[9] (5783:5783:5783) (5873:5873:5873))
        (PORT d[10] (5610:5610:5610) (5751:5751:5751))
        (PORT d[11] (3356:3356:3356) (3482:3482:3482))
        (PORT d[12] (4812:4812:4812) (4736:4736:4736))
        (PORT clk (3430:3430:3430) (3535:3535:3535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (2807:2807:2807))
        (PORT clk (3430:3430:3430) (3535:3535:3535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3434:3434:3434) (3539:3539:3539))
        (PORT d[0] (3356:3356:3356) (3438:3438:3438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3540:3540:3540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3540:3540:3540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3540:3540:3540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3540:3540:3540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4881:4881:4881) (5070:5070:5070))
        (PORT d[1] (2082:2082:2082) (2245:2245:2245))
        (PORT d[2] (4990:4990:4990) (4979:4979:4979))
        (PORT d[3] (4437:4437:4437) (4469:4469:4469))
        (PORT d[4] (5829:5829:5829) (5914:5914:5914))
        (PORT d[5] (2729:2729:2729) (2794:2794:2794))
        (PORT d[6] (5261:5261:5261) (5484:5484:5484))
        (PORT d[7] (3546:3546:3546) (3552:3552:3552))
        (PORT d[8] (3836:3836:3836) (3815:3815:3815))
        (PORT d[9] (7659:7659:7659) (7795:7795:7795))
        (PORT d[10] (4032:4032:4032) (4155:4155:4155))
        (PORT d[11] (4506:4506:4506) (4535:4535:4535))
        (PORT d[12] (2911:2911:2911) (2926:2926:2926))
        (PORT clk (2488:2488:2488) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (PORT d[0] (2039:2039:2039) (2042:2042:2042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4035:4035:4035) (4213:4213:4213))
        (PORT clk (3653:3653:3653) (3748:3748:3748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4309:4309:4309) (4554:4554:4554))
        (PORT d[1] (3496:3496:3496) (3632:3632:3632))
        (PORT d[2] (4560:4560:4560) (4657:4657:4657))
        (PORT d[3] (3995:3995:3995) (4276:4276:4276))
        (PORT d[4] (4087:4087:4087) (4290:4290:4290))
        (PORT d[5] (4164:4164:4164) (4261:4261:4261))
        (PORT d[6] (3601:3601:3601) (3691:3691:3691))
        (PORT d[7] (3236:3236:3236) (3354:3354:3354))
        (PORT d[8] (3246:3246:3246) (3402:3402:3402))
        (PORT d[9] (3838:3838:3838) (3813:3813:3813))
        (PORT d[10] (3985:3985:3985) (3968:3968:3968))
        (PORT d[11] (2650:2650:2650) (2807:2807:2807))
        (PORT d[12] (3230:3230:3230) (3387:3387:3387))
        (PORT clk (3649:3649:3649) (3744:3744:3744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2376:2376:2376))
        (PORT clk (3649:3649:3649) (3744:3744:3744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3653:3653:3653) (3748:3748:3748))
        (PORT d[0] (3095:3095:3095) (3007:3007:3007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3654:3654:3654) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3654:3654:3654) (3749:3749:3749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3654:3654:3654) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3654:3654:3654) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2529:2529:2529))
        (PORT d[1] (3627:3627:3627) (3885:3885:3885))
        (PORT d[2] (2677:2677:2677) (2713:2713:2713))
        (PORT d[3] (3170:3170:3170) (3171:3171:3171))
        (PORT d[4] (2474:2474:2474) (2495:2495:2495))
        (PORT d[5] (5033:5033:5033) (5164:5164:5164))
        (PORT d[6] (4296:4296:4296) (4387:4387:4387))
        (PORT d[7] (4437:4437:4437) (4612:4612:4612))
        (PORT d[8] (4316:4316:4316) (4425:4425:4425))
        (PORT d[9] (3610:3610:3610) (3564:3564:3564))
        (PORT d[10] (5887:5887:5887) (6002:6002:6002))
        (PORT d[11] (2665:2665:2665) (2651:2651:2651))
        (PORT d[12] (4607:4607:4607) (4843:4843:4843))
        (PORT clk (2519:2519:2519) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2510:2510:2510))
        (PORT d[0] (4420:4420:4420) (4269:4269:4269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2436:2436:2436) (2477:2477:2477))
        (PORT datab (1379:1379:1379) (1401:1401:1401))
        (PORT datac (1656:1656:1656) (1651:1651:1651))
        (PORT datad (746:746:746) (796:796:796))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2389:2389:2389))
        (PORT clk (2860:2860:2860) (2883:2883:2883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3749:3749:3749) (3893:3893:3893))
        (PORT d[1] (3971:3971:3971) (4103:4103:4103))
        (PORT d[2] (5661:5661:5661) (5797:5797:5797))
        (PORT d[3] (4530:4530:4530) (4448:4448:4448))
        (PORT d[4] (5134:5134:5134) (5342:5342:5342))
        (PORT d[5] (3995:3995:3995) (4053:4053:4053))
        (PORT d[6] (4507:4507:4507) (4563:4563:4563))
        (PORT d[7] (3270:3270:3270) (3403:3403:3403))
        (PORT d[8] (3115:3115:3115) (3213:3213:3213))
        (PORT d[9] (4706:4706:4706) (4783:4783:4783))
        (PORT d[10] (4399:4399:4399) (4454:4454:4454))
        (PORT d[11] (2589:2589:2589) (2711:2711:2711))
        (PORT d[12] (3135:3135:3135) (3233:3233:3233))
        (PORT clk (2856:2856:2856) (2879:2879:2879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (2688:2688:2688))
        (PORT clk (2856:2856:2856) (2879:2879:2879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2860:2860:2860) (2883:2883:2883))
        (PORT d[0] (3050:3050:3050) (3045:3045:3045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2861:2861:2861) (2884:2884:2884))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2861:2861:2861) (2884:2884:2884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2861:2861:2861) (2884:2884:2884))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2861:2861:2861) (2884:2884:2884))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3979:3979:3979) (4025:4025:4025))
        (PORT d[1] (5011:5011:5011) (5116:5116:5116))
        (PORT d[2] (4413:4413:4413) (4528:4528:4528))
        (PORT d[3] (6535:6535:6535) (6535:6535:6535))
        (PORT d[4] (4662:4662:4662) (4874:4874:4874))
        (PORT d[5] (4055:4055:4055) (4208:4208:4208))
        (PORT d[6] (5407:5407:5407) (5439:5439:5439))
        (PORT d[7] (3095:3095:3095) (3159:3159:3159))
        (PORT d[8] (3237:3237:3237) (3333:3333:3333))
        (PORT d[9] (6073:6073:6073) (6096:6096:6096))
        (PORT d[10] (6249:6249:6249) (6365:6365:6365))
        (PORT d[11] (4040:4040:4040) (4095:4095:4095))
        (PORT d[12] (2901:2901:2901) (3010:3010:3010))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT d[0] (3286:3286:3286) (3290:3290:3290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2816:2816:2816))
        (PORT clk (3302:3302:3302) (3353:3353:3353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2845:2845:2845))
        (PORT d[1] (3551:3551:3551) (3691:3691:3691))
        (PORT d[2] (5704:5704:5704) (5891:5891:5891))
        (PORT d[3] (5454:5454:5454) (5330:5330:5330))
        (PORT d[4] (5212:5212:5212) (5467:5467:5467))
        (PORT d[5] (4073:4073:4073) (4173:4173:4173))
        (PORT d[6] (3092:3092:3092) (3146:3146:3146))
        (PORT d[7] (4419:4419:4419) (4437:4437:4437))
        (PORT d[8] (3457:3457:3457) (3544:3544:3544))
        (PORT d[9] (5762:5762:5762) (5854:5854:5854))
        (PORT d[10] (5542:5542:5542) (5657:5657:5657))
        (PORT d[11] (3417:3417:3417) (3513:3513:3513))
        (PORT d[12] (4948:4948:4948) (4983:4983:4983))
        (PORT clk (3298:3298:3298) (3349:3349:3349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2568:2568:2568))
        (PORT clk (3298:3298:3298) (3349:3349:3349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3353:3353:3353))
        (PORT d[0] (3153:3153:3153) (3175:3175:3175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3303:3303:3303) (3354:3354:3354))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3303:3303:3303) (3354:3354:3354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3303:3303:3303) (3354:3354:3354))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3303:3303:3303) (3354:3354:3354))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4031:4031:4031) (4122:4122:4122))
        (PORT d[1] (3905:3905:3905) (3999:3999:3999))
        (PORT d[2] (5535:5535:5535) (5534:5534:5534))
        (PORT d[3] (7647:7647:7647) (7656:7656:7656))
        (PORT d[4] (3892:3892:3892) (4105:4105:4105))
        (PORT d[5] (4004:4004:4004) (4190:4190:4190))
        (PORT d[6] (4395:4395:4395) (4429:4429:4429))
        (PORT d[7] (2913:2913:2913) (3025:3025:3025))
        (PORT d[8] (3666:3666:3666) (3808:3808:3808))
        (PORT d[9] (4963:4963:4963) (4979:4979:4979))
        (PORT d[10] (4763:4763:4763) (4881:4881:4881))
        (PORT d[11] (4344:4344:4344) (4418:4418:4418))
        (PORT d[12] (4180:4180:4180) (4383:4383:4383))
        (PORT clk (2497:2497:2497) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (PORT d[0] (4995:4995:4995) (4847:4847:4847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2523:2523:2523) (2521:2521:2521))
        (PORT datac (1345:1345:1345) (1365:1365:1365))
        (PORT datad (2640:2640:2640) (2648:2648:2648))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (1951:1951:1951))
        (PORT clk (2648:2648:2648) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2607:2607:2607))
        (PORT d[1] (3522:3522:3522) (3604:3604:3604))
        (PORT d[2] (4994:4994:4994) (5174:5174:5174))
        (PORT d[3] (4350:4350:4350) (4229:4229:4229))
        (PORT d[4] (2362:2362:2362) (2323:2323:2323))
        (PORT d[5] (2820:2820:2820) (2759:2759:2759))
        (PORT d[6] (2521:2521:2521) (2453:2453:2453))
        (PORT d[7] (2106:2106:2106) (2195:2195:2195))
        (PORT d[8] (2739:2739:2739) (2803:2803:2803))
        (PORT d[9] (4324:4324:4324) (4372:4372:4372))
        (PORT d[10] (3444:3444:3444) (3451:3451:3451))
        (PORT d[11] (4339:4339:4339) (4447:4447:4447))
        (PORT d[12] (2096:2096:2096) (2182:2182:2182))
        (PORT clk (2644:2644:2644) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2440:2440:2440))
        (PORT clk (2644:2644:2644) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2648:2648:2648) (2686:2686:2686))
        (PORT d[0] (3079:3079:3079) (3071:3071:3071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4073:4073:4073) (4191:4191:4191))
        (PORT d[1] (3575:3575:3575) (3659:3659:3659))
        (PORT d[2] (3023:3023:3023) (3145:3145:3145))
        (PORT d[3] (5148:5148:5148) (5143:5143:5143))
        (PORT d[4] (5313:5313:5313) (5408:5408:5408))
        (PORT d[5] (4490:4490:4490) (4605:4605:4605))
        (PORT d[6] (4398:4398:4398) (4580:4580:4580))
        (PORT d[7] (4351:4351:4351) (4391:4391:4391))
        (PORT d[8] (5080:5080:5080) (5244:5244:5244))
        (PORT d[9] (6795:6795:6795) (6874:6874:6874))
        (PORT d[10] (4483:4483:4483) (4464:4464:4464))
        (PORT d[11] (5116:5116:5116) (5203:5203:5203))
        (PORT d[12] (4514:4514:4514) (4548:4548:4548))
        (PORT clk (2462:2462:2462) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (PORT d[0] (4734:4734:4734) (4799:4799:4799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2448:2448:2448))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1764:1764:1764))
        (PORT clk (2357:2357:2357) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2900:2900:2900))
        (PORT d[1] (3031:3031:3031) (3111:3111:3111))
        (PORT d[2] (5206:5206:5206) (5333:5333:5333))
        (PORT d[3] (3665:3665:3665) (3546:3546:3546))
        (PORT d[4] (1974:1974:1974) (1930:1930:1930))
        (PORT d[5] (3139:3139:3139) (3068:3068:3068))
        (PORT d[6] (2389:2389:2389) (2427:2427:2427))
        (PORT d[7] (3095:3095:3095) (3161:3161:3161))
        (PORT d[8] (2363:2363:2363) (2417:2417:2417))
        (PORT d[9] (4958:4958:4958) (5026:5026:5026))
        (PORT d[10] (2709:2709:2709) (2723:2723:2723))
        (PORT d[11] (2257:2257:2257) (2325:2325:2325))
        (PORT d[12] (2763:2763:2763) (2784:2784:2784))
        (PORT clk (2353:2353:2353) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1902:1902:1902))
        (PORT clk (2353:2353:2353) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2304:2304:2304))
        (PORT d[0] (2583:2583:2583) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5037:5037:5037) (5148:5148:5148))
        (PORT d[1] (2896:2896:2896) (2981:2981:2981))
        (PORT d[2] (2247:2247:2247) (2357:2357:2357))
        (PORT d[3] (4347:4347:4347) (4334:4334:4334))
        (PORT d[4] (3344:3344:3344) (3479:3479:3479))
        (PORT d[5] (3458:3458:3458) (3585:3585:3585))
        (PORT d[6] (3708:3708:3708) (3891:3891:3891))
        (PORT d[7] (3286:3286:3286) (3330:3330:3330))
        (PORT d[8] (4264:4264:4264) (4411:4411:4411))
        (PORT d[9] (7002:7002:7002) (7053:7053:7053))
        (PORT d[10] (3806:3806:3806) (3791:3791:3791))
        (PORT d[11] (4734:4734:4734) (4820:4820:4820))
        (PORT d[12] (3815:3815:3815) (3856:3856:3856))
        (PORT clk (2507:2507:2507) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (PORT d[0] (4492:4492:4492) (4363:4363:4363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (3210:3210:3210))
        (PORT clk (3297:3297:3297) (3353:3353:3353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6067:6067:6067) (6283:6283:6283))
        (PORT d[1] (2760:2760:2760) (2813:2813:2813))
        (PORT d[2] (2442:2442:2442) (2444:2444:2444))
        (PORT d[3] (2357:2357:2357) (2371:2371:2371))
        (PORT d[4] (3655:3655:3655) (3794:3794:3794))
        (PORT d[5] (3733:3733:3733) (3825:3825:3825))
        (PORT d[6] (3286:3286:3286) (3353:3353:3353))
        (PORT d[7] (2171:2171:2171) (2282:2282:2282))
        (PORT d[8] (3512:3512:3512) (3629:3629:3629))
        (PORT d[9] (2233:2233:2233) (2237:2237:2237))
        (PORT d[10] (3997:3997:3997) (4015:4015:4015))
        (PORT d[11] (2954:2954:2954) (3064:3064:3064))
        (PORT d[12] (4227:4227:4227) (4195:4195:4195))
        (PORT clk (3293:3293:3293) (3349:3349:3349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1431:1431:1431))
        (PORT clk (3293:3293:3293) (3349:3349:3349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3297:3297:3297) (3353:3353:3353))
        (PORT d[0] (2129:2129:2129) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3354:3354:3354))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3354:3354:3354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3354:3354:3354))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3354:3354:3354))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1463:1463:1463))
        (PORT d[1] (1140:1140:1140) (1181:1181:1181))
        (PORT d[2] (2906:2906:2906) (2960:2960:2960))
        (PORT d[3] (1723:1723:1723) (1734:1734:1734))
        (PORT d[4] (4078:4078:4078) (4176:4176:4176))
        (PORT d[5] (1688:1688:1688) (1675:1675:1675))
        (PORT d[6] (3596:3596:3596) (3696:3696:3696))
        (PORT d[7] (1685:1685:1685) (1670:1670:1670))
        (PORT d[8] (5135:5135:5135) (5320:5320:5320))
        (PORT d[9] (5349:5349:5349) (5297:5297:5297))
        (PORT d[10] (2826:2826:2826) (2819:2819:2819))
        (PORT d[11] (5057:5057:5057) (5007:5007:5007))
        (PORT d[12] (3817:3817:3817) (4003:4003:4003))
        (PORT clk (2461:2461:2461) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (PORT d[0] (1477:1477:1477) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3551:3551:3551))
        (PORT clk (3392:3392:3392) (3501:3501:3501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5034:5034:5034) (5274:5274:5274))
        (PORT d[1] (2792:2792:2792) (2862:2862:2862))
        (PORT d[2] (3537:3537:3537) (3531:3531:3531))
        (PORT d[3] (4010:4010:4010) (4298:4298:4298))
        (PORT d[4] (5079:5079:5079) (5253:5253:5253))
        (PORT d[5] (3774:3774:3774) (3867:3867:3867))
        (PORT d[6] (2879:2879:2879) (2941:2941:2941))
        (PORT d[7] (2923:2923:2923) (3073:3073:3073))
        (PORT d[8] (2826:2826:2826) (2955:2955:2955))
        (PORT d[9] (3543:3543:3543) (3528:3528:3528))
        (PORT d[10] (3951:3951:3951) (3918:3918:3918))
        (PORT d[11] (2662:2662:2662) (2816:2816:2816))
        (PORT d[12] (3220:3220:3220) (3198:3198:3198))
        (PORT clk (3388:3388:3388) (3497:3497:3497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1680:1680:1680))
        (PORT clk (3388:3388:3388) (3497:3497:3497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3501:3501:3501))
        (PORT d[0] (2394:2394:2394) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3502:3502:3502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3502:3502:3502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3502:3502:3502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3502:3502:3502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3157:3157:3157))
        (PORT d[1] (1425:1425:1425) (1452:1452:1452))
        (PORT d[2] (1906:1906:1906) (1933:1933:1933))
        (PORT d[3] (2476:2476:2476) (2487:2487:2487))
        (PORT d[4] (1767:1767:1767) (1781:1781:1781))
        (PORT d[5] (5317:5317:5317) (5459:5459:5459))
        (PORT d[6] (3125:3125:3125) (3178:3178:3178))
        (PORT d[7] (5143:5143:5143) (5315:5315:5315))
        (PORT d[8] (3195:3195:3195) (3268:3268:3268))
        (PORT d[9] (4643:4643:4643) (4592:4592:4592))
        (PORT d[10] (1917:1917:1917) (1907:1907:1907))
        (PORT d[11] (3007:3007:3007) (2991:2991:2991))
        (PORT d[12] (3420:3420:3420) (3577:3577:3577))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT d[0] (2349:2349:2349) (2333:2333:2333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1633:1633:1633))
        (PORT datab (1132:1132:1132) (1123:1123:1123))
        (PORT datac (1342:1342:1342) (1361:1361:1361))
        (PORT datad (746:746:746) (796:796:796))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2961:2961:2961) (2926:2926:2926))
        (PORT datab (778:778:778) (837:837:837))
        (PORT datac (3772:3772:3772) (3727:3727:3727))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3389:3389:3389) (3576:3576:3576))
        (PORT clk (3463:3463:3463) (3583:3583:3583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4621:4621:4621) (4865:4865:4865))
        (PORT d[1] (2749:2749:2749) (2802:2802:2802))
        (PORT d[2] (3538:3538:3538) (3532:3532:3532))
        (PORT d[3] (4003:4003:4003) (4285:4285:4285))
        (PORT d[4] (4769:4769:4769) (4957:4957:4957))
        (PORT d[5] (3779:3779:3779) (3873:3873:3873))
        (PORT d[6] (2918:2918:2918) (2985:2985:2985))
        (PORT d[7] (2583:2583:2583) (2731:2731:2731))
        (PORT d[8] (3559:3559:3559) (3707:3707:3707))
        (PORT d[9] (3542:3542:3542) (3527:3527:3527))
        (PORT d[10] (3918:3918:3918) (3882:3882:3882))
        (PORT d[11] (2688:2688:2688) (2845:2845:2845))
        (PORT d[12] (3494:3494:3494) (3460:3460:3460))
        (PORT clk (3459:3459:3459) (3579:3579:3579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (2993:2993:2993))
        (PORT clk (3459:3459:3459) (3579:3579:3579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3583:3583:3583))
        (PORT d[0] (3549:3549:3549) (3624:3624:3624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3584:3584:3584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3584:3584:3584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3584:3584:3584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3584:3584:3584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1829:1829:1829))
        (PORT d[1] (1450:1450:1450) (1476:1476:1476))
        (PORT d[2] (1878:1878:1878) (1892:1892:1892))
        (PORT d[3] (2456:2456:2456) (2476:2476:2476))
        (PORT d[4] (1774:1774:1774) (1780:1780:1780))
        (PORT d[5] (5348:5348:5348) (5486:5486:5486))
        (PORT d[6] (2763:2763:2763) (2824:2824:2824))
        (PORT d[7] (5105:5105:5105) (5273:5273:5273))
        (PORT d[8] (3210:3210:3210) (3286:3286:3286))
        (PORT d[9] (4914:4914:4914) (4861:4861:4861))
        (PORT d[10] (3165:3165:3165) (3153:3153:3153))
        (PORT d[11] (2954:2954:2954) (2932:2932:2932))
        (PORT d[12] (3436:3436:3436) (3593:3593:3593))
        (PORT clk (2509:2509:2509) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (PORT d[0] (1422:1422:1422) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3314:3314:3314))
        (PORT clk (3481:3481:3481) (3611:3611:3611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4089:4089:4089) (4171:4171:4171))
        (PORT d[1] (3218:3218:3218) (3308:3308:3308))
        (PORT d[2] (4565:4565:4565) (4606:4606:4606))
        (PORT d[3] (3442:3442:3442) (3628:3628:3628))
        (PORT d[4] (3585:3585:3585) (3653:3653:3653))
        (PORT d[5] (4160:4160:4160) (4276:4276:4276))
        (PORT d[6] (4766:4766:4766) (4870:4870:4870))
        (PORT d[7] (3555:3555:3555) (3688:3688:3688))
        (PORT d[8] (3950:3950:3950) (4098:4098:4098))
        (PORT d[9] (5808:5808:5808) (5899:5899:5899))
        (PORT d[10] (5224:5224:5224) (5327:5327:5327))
        (PORT d[11] (3357:3357:3357) (3483:3483:3483))
        (PORT d[12] (4813:4813:4813) (4737:4737:4737))
        (PORT clk (3477:3477:3477) (3607:3607:3607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (2853:2853:2853))
        (PORT clk (3477:3477:3477) (3607:3607:3607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3481:3481:3481) (3611:3611:3611))
        (PORT d[0] (3507:3507:3507) (3516:3516:3516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3482:3482:3482) (3612:3612:3612))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3482:3482:3482) (3612:3612:3612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3482:3482:3482) (3612:3612:3612))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3482:3482:3482) (3612:3612:3612))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5014:5014:5014) (5222:5222:5222))
        (PORT d[1] (2433:2433:2433) (2597:2597:2597))
        (PORT d[2] (5019:5019:5019) (5009:5009:5009))
        (PORT d[3] (4475:4475:4475) (4497:4497:4497))
        (PORT d[4] (5837:5837:5837) (5923:5923:5923))
        (PORT d[5] (2730:2730:2730) (2795:2795:2795))
        (PORT d[6] (5239:5239:5239) (5458:5458:5458))
        (PORT d[7] (3573:3573:3573) (3580:3580:3580))
        (PORT d[8] (3846:3846:3846) (3833:3833:3833))
        (PORT d[9] (7660:7660:7660) (7796:7796:7796))
        (PORT d[10] (4070:4070:4070) (4197:4197:4197))
        (PORT d[11] (4476:4476:4476) (4511:4511:4511))
        (PORT d[12] (3198:3198:3198) (3200:3200:3200))
        (PORT clk (2483:2483:2483) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (PORT d[0] (3322:3322:3322) (3221:3221:3221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2464:2464:2464))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3128:3128:3128))
        (PORT clk (2959:2959:2959) (3001:3001:3001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1734:1734:1734))
        (PORT d[1] (3049:3049:3049) (3086:3086:3086))
        (PORT d[2] (2407:2407:2407) (2417:2417:2417))
        (PORT d[3] (1848:1848:1848) (1919:1919:1919))
        (PORT d[4] (1726:1726:1726) (1746:1746:1746))
        (PORT d[5] (3401:3401:3401) (3456:3456:3456))
        (PORT d[6] (2150:2150:2150) (2218:2218:2218))
        (PORT d[7] (1646:1646:1646) (1650:1650:1650))
        (PORT d[8] (2955:2955:2955) (2954:2954:2954))
        (PORT d[9] (3738:3738:3738) (3744:3744:3744))
        (PORT d[10] (1678:1678:1678) (1701:1701:1701))
        (PORT d[11] (2367:2367:2367) (2364:2364:2364))
        (PORT d[12] (1648:1648:1648) (1676:1676:1676))
        (PORT clk (2955:2955:2955) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2201:2201:2201))
        (PORT clk (2955:2955:2955) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3001:3001:3001))
        (PORT d[0] (2914:2914:2914) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3002:3002:3002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3373:3373:3373))
        (PORT d[1] (2268:2268:2268) (2336:2336:2336))
        (PORT d[2] (1844:1844:1844) (1902:1902:1902))
        (PORT d[3] (3657:3657:3657) (3631:3631:3631))
        (PORT d[4] (3330:3330:3330) (3430:3430:3430))
        (PORT d[5] (3532:3532:3532) (3640:3640:3640))
        (PORT d[6] (4435:4435:4435) (4620:4620:4620))
        (PORT d[7] (5891:5891:5891) (6076:6076:6076))
        (PORT d[8] (4068:4068:4068) (4253:4253:4253))
        (PORT d[9] (6715:6715:6715) (6777:6777:6777))
        (PORT d[10] (3790:3790:3790) (3781:3781:3781))
        (PORT d[11] (3905:3905:3905) (3856:3856:3856))
        (PORT d[12] (4272:4272:4272) (4497:4497:4497))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT d[0] (3010:3010:3010) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4053:4053:4053) (4232:4232:4232))
        (PORT clk (3735:3735:3735) (3841:3841:3841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (4524:4524:4524))
        (PORT d[1] (2822:2822:2822) (2894:2894:2894))
        (PORT d[2] (3900:3900:3900) (3889:3889:3889))
        (PORT d[3] (3936:3936:3936) (4229:4229:4229))
        (PORT d[4] (4421:4421:4421) (4612:4612:4612))
        (PORT d[5] (4118:4118:4118) (4211:4211:4211))
        (PORT d[6] (3231:3231:3231) (3289:3289:3289))
        (PORT d[7] (2811:2811:2811) (2932:2932:2932))
        (PORT d[8] (3230:3230:3230) (3389:3389:3389))
        (PORT d[9] (3817:3817:3817) (3789:3789:3789))
        (PORT d[10] (3926:3926:3926) (3895:3895:3895))
        (PORT d[11] (2642:2642:2642) (2798:2798:2798))
        (PORT d[12] (3352:3352:3352) (3556:3556:3556))
        (PORT clk (3731:3731:3731) (3837:3837:3837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (1829:1829:1829))
        (PORT clk (3731:3731:3731) (3837:3837:3837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3841:3841:3841))
        (PORT d[0] (2497:2497:2497) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3842:3842:3842))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3842:3842:3842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3842:3842:3842))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3842:3842:3842))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2177:2177:2177))
        (PORT d[1] (1798:1798:1798) (1817:1817:1817))
        (PORT d[2] (2244:2244:2244) (2272:2272:2272))
        (PORT d[3] (2809:2809:2809) (2830:2830:2830))
        (PORT d[4] (2165:2165:2165) (2183:2183:2183))
        (PORT d[5] (4979:4979:4979) (5122:5122:5122))
        (PORT d[6] (2408:2408:2408) (2475:2475:2475))
        (PORT d[7] (4467:4467:4467) (4644:4644:4644))
        (PORT d[8] (2480:2480:2480) (2562:2562:2562))
        (PORT d[9] (3969:3969:3969) (3924:3924:3924))
        (PORT d[10] (5921:5921:5921) (6037:6037:6037))
        (PORT d[11] (2300:2300:2300) (2289:2289:2289))
        (PORT d[12] (4897:4897:4897) (5123:5123:5123))
        (PORT clk (2516:2516:2516) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (PORT d[0] (1988:1988:1988) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2226:2226:2226) (2351:2351:2351))
        (PORT datab (1921:1921:1921) (1922:1922:1922))
        (PORT datac (1031:1031:1031) (1078:1078:1078))
        (PORT datad (772:772:772) (826:826:826))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (874:874:874))
        (PORT datab (1687:1687:1687) (1652:1652:1652))
        (PORT datac (2939:2939:2939) (2884:2884:2884))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3857:3857:3857) (4096:4096:4096))
        (PORT clk (3970:3970:3970) (4131:4131:4131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4412:4412:4412) (4519:4519:4519))
        (PORT d[1] (3792:3792:3792) (3881:3881:3881))
        (PORT d[2] (4183:4183:4183) (4252:4252:4252))
        (PORT d[3] (3209:3209:3209) (3455:3455:3455))
        (PORT d[4] (4107:4107:4107) (4304:4304:4304))
        (PORT d[5] (4547:4547:4547) (4693:4693:4693))
        (PORT d[6] (3694:3694:3694) (3800:3800:3800))
        (PORT d[7] (3271:3271:3271) (3451:3451:3451))
        (PORT d[8] (3609:3609:3609) (3779:3779:3779))
        (PORT d[9] (5235:5235:5235) (5383:5383:5383))
        (PORT d[10] (5244:5244:5244) (5378:5378:5378))
        (PORT d[11] (2807:2807:2807) (3009:3009:3009))
        (PORT d[12] (4606:4606:4606) (4663:4663:4663))
        (PORT clk (3966:3966:3966) (4127:4127:4127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2897:2897:2897))
        (PORT clk (3966:3966:3966) (4127:4127:4127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3970:3970:3970) (4131:4131:4131))
        (PORT d[0] (3484:3484:3484) (3502:3502:3502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3971:3971:3971) (4132:4132:4132))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3971:3971:3971) (4132:4132:4132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3971:3971:3971) (4132:4132:4132))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3971:3971:3971) (4132:4132:4132))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2950:2950:2950))
        (PORT d[1] (3245:3245:3245) (3519:3519:3519))
        (PORT d[2] (2869:2869:2869) (2918:2918:2918))
        (PORT d[3] (2054:2054:2054) (2187:2187:2187))
        (PORT d[4] (4742:4742:4742) (5045:5045:5045))
        (PORT d[5] (2917:2917:2917) (3038:3038:3038))
        (PORT d[6] (4085:4085:4085) (4313:4313:4313))
        (PORT d[7] (3945:3945:3945) (3983:3983:3983))
        (PORT d[8] (4208:4208:4208) (4451:4451:4451))
        (PORT d[9] (5724:5724:5724) (5776:5776:5776))
        (PORT d[10] (2911:2911:2911) (2924:2924:2924))
        (PORT d[11] (5280:5280:5280) (5458:5458:5458))
        (PORT d[12] (3454:3454:3454) (3647:3647:3647))
        (PORT clk (2513:2513:2513) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2497:2497:2497))
        (PORT d[0] (2256:2256:2256) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3786:3786:3786))
        (PORT clk (3866:3866:3866) (4014:4014:4014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4483:4483:4483) (4603:4603:4603))
        (PORT d[1] (4432:4432:4432) (4497:4497:4497))
        (PORT d[2] (3866:3866:3866) (3947:3947:3947))
        (PORT d[3] (3186:3186:3186) (3435:3435:3435))
        (PORT d[4] (4440:4440:4440) (4635:4635:4635))
        (PORT d[5] (4435:4435:4435) (4552:4552:4552))
        (PORT d[6] (3332:3332:3332) (3445:3445:3445))
        (PORT d[7] (3619:3619:3619) (3790:3790:3790))
        (PORT d[8] (3267:3267:3267) (3446:3446:3446))
        (PORT d[9] (5537:5537:5537) (5680:5680:5680))
        (PORT d[10] (5265:5265:5265) (5404:5404:5404))
        (PORT d[11] (2862:2862:2862) (3068:3068:3068))
        (PORT d[12] (3713:3713:3713) (3911:3911:3911))
        (PORT clk (3862:3862:3862) (4010:4010:4010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (3072:3072:3072))
        (PORT clk (3862:3862:3862) (4010:4010:4010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3866:3866:3866) (4014:4014:4014))
        (PORT d[0] (3654:3654:3654) (3703:3703:3703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3867:3867:3867) (4015:4015:4015))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3867:3867:3867) (4015:4015:4015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3867:3867:3867) (4015:4015:4015))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3867:3867:3867) (4015:4015:4015))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (3296:3296:3296))
        (PORT d[1] (3630:3630:3630) (3903:3903:3903))
        (PORT d[2] (2844:2844:2844) (2884:2884:2884))
        (PORT d[3] (2402:2402:2402) (2534:2534:2534))
        (PORT d[4] (4788:4788:4788) (5102:5102:5102))
        (PORT d[5] (3931:3931:3931) (4040:4040:4040))
        (PORT d[6] (4144:4144:4144) (4377:4377:4377))
        (PORT d[7] (4819:4819:4819) (4832:4832:4832))
        (PORT d[8] (4853:4853:4853) (5085:5085:5085))
        (PORT d[9] (6405:6405:6405) (6452:6452:6452))
        (PORT d[10] (2569:2569:2569) (2588:2588:2588))
        (PORT d[11] (5615:5615:5615) (5793:5793:5793))
        (PORT d[12] (3527:3527:3527) (3728:3728:3728))
        (PORT clk (2503:2503:2503) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2489:2489:2489))
        (PORT d[0] (1699:1699:1699) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2486:2486:2486))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1729:1729:1729) (1759:1759:1759))
        (PORT datab (1867:1867:1867) (1855:1855:1855))
        (PORT datac (1038:1038:1038) (1086:1086:1086))
        (PORT datad (774:774:774) (829:829:829))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2813:2813:2813))
        (PORT clk (3222:3222:3222) (3265:3265:3265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (3152:3152:3152))
        (PORT d[1] (3887:3887:3887) (4026:4026:4026))
        (PORT d[2] (6052:6052:6052) (6235:6235:6235))
        (PORT d[3] (5790:5790:5790) (5659:5659:5659))
        (PORT d[4] (5556:5556:5556) (5805:5805:5805))
        (PORT d[5] (4389:4389:4389) (4484:4484:4484))
        (PORT d[6] (3434:3434:3434) (3492:3492:3492))
        (PORT d[7] (2537:2537:2537) (2666:2666:2666))
        (PORT d[8] (3161:3161:3161) (3258:3258:3258))
        (PORT d[9] (6107:6107:6107) (6199:6199:6199))
        (PORT d[10] (5876:5876:5876) (5983:5983:5983))
        (PORT d[11] (2577:2577:2577) (2692:2692:2692))
        (PORT d[12] (5352:5352:5352) (5386:5386:5386))
        (PORT clk (3218:3218:3218) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3118:3118:3118))
        (PORT clk (3218:3218:3218) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3222:3222:3222) (3265:3265:3265))
        (PORT d[0] (3747:3747:3747) (3749:3749:3749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3266:3266:3266))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3266:3266:3266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3266:3266:3266))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3266:3266:3266))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4351:4351:4351) (4433:4433:4433))
        (PORT d[1] (4288:4288:4288) (4387:4387:4387))
        (PORT d[2] (5974:5974:5974) (5987:5987:5987))
        (PORT d[3] (7281:7281:7281) (7288:7288:7288))
        (PORT d[4] (3882:3882:3882) (4096:4096:4096))
        (PORT d[5] (4669:4669:4669) (4843:4843:4843))
        (PORT d[6] (4724:4724:4724) (4755:4755:4755))
        (PORT d[7] (3354:3354:3354) (3457:3457:3457))
        (PORT d[8] (4026:4026:4026) (4164:4164:4164))
        (PORT d[9] (4976:4976:4976) (4994:4994:4994))
        (PORT d[10] (5147:5147:5147) (5264:5264:5264))
        (PORT d[11] (4435:4435:4435) (4526:4526:4526))
        (PORT d[12] (2961:2961:2961) (3076:3076:3076))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT d[0] (5299:5299:5299) (5144:5144:5144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3695:3695:3695) (3866:3866:3866))
        (PORT clk (3472:3472:3472) (3592:3592:3592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4651:4651:4651) (4890:4890:4890))
        (PORT d[1] (2788:2788:2788) (2859:2859:2859))
        (PORT d[2] (3535:3535:3535) (3534:3534:3534))
        (PORT d[3] (3970:3970:3970) (4250:4250:4250))
        (PORT d[4] (4776:4776:4776) (4963:4963:4963))
        (PORT d[5] (3807:3807:3807) (3906:3906:3906))
        (PORT d[6] (3943:3943:3943) (4030:4030:4030))
        (PORT d[7] (3152:3152:3152) (3266:3266:3266))
        (PORT d[8] (3247:3247:3247) (3404:3404:3404))
        (PORT d[9] (3526:3526:3526) (3511:3511:3511))
        (PORT d[10] (3896:3896:3896) (3857:3857:3857))
        (PORT d[11] (2351:2351:2351) (2501:2501:2501))
        (PORT d[12] (3572:3572:3572) (3544:3544:3544))
        (PORT clk (3468:3468:3468) (3588:3588:3588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1819:1819:1819))
        (PORT clk (3468:3468:3468) (3588:3588:3588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3592:3592:3592))
        (PORT d[0] (2472:2472:2472) (2450:2450:2450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3473:3473:3473) (3593:3593:3593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3473:3473:3473) (3593:3593:3593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3473:3473:3473) (3593:3593:3593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3473:3473:3473) (3593:3593:3593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2822:2822:2822))
        (PORT d[1] (3961:3961:3961) (4220:4220:4220))
        (PORT d[2] (2287:2287:2287) (2316:2316:2316))
        (PORT d[3] (2802:2802:2802) (2800:2800:2800))
        (PORT d[4] (2476:2476:2476) (2495:2495:2495))
        (PORT d[5] (5374:5374:5374) (5504:5504:5504))
        (PORT d[6] (2755:2755:2755) (2815:2815:2815))
        (PORT d[7] (4768:4768:4768) (4942:4942:4942))
        (PORT d[8] (2857:2857:2857) (2936:2936:2936))
        (PORT d[9] (4295:4295:4295) (4246:4246:4246))
        (PORT d[10] (3461:3461:3461) (3439:3439:3439))
        (PORT d[11] (2634:2634:2634) (2617:2617:2617))
        (PORT d[12] (3030:3030:3030) (3186:3186:3186))
        (PORT clk (2513:2513:2513) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2506:2506:2506))
        (PORT d[0] (3065:3065:3065) (3090:3090:3090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2503:2503:2503))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1068:1068:1068) (1116:1116:1116))
        (PORT datac (2331:2331:2331) (2353:2353:2353))
        (PORT datad (1653:1653:1653) (1620:1620:1620))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1116:1116:1116) (1142:1142:1142))
        (PORT datac (1293:1293:1293) (1305:1305:1305))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (666:666:666))
        (PORT datab (635:635:635) (638:638:638))
        (PORT datac (1291:1291:1291) (1304:1304:1304))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (445:445:445))
        (PORT datab (327:327:327) (410:410:410))
        (PORT datac (1221:1221:1221) (1310:1310:1310))
        (PORT datad (1111:1111:1111) (1157:1157:1157))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (623:623:623) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|green\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (893:893:893) (868:868:868))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|green\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2389:2389:2389) (2236:2236:2236))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3486:3486:3486) (3710:3710:3710))
        (PORT clk (3008:3008:3008) (3079:3079:3079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2127:2127:2127))
        (PORT d[1] (3089:3089:3089) (3130:3130:3130))
        (PORT d[2] (1998:1998:1998) (2005:2005:2005))
        (PORT d[3] (1550:1550:1550) (1631:1631:1631))
        (PORT d[4] (1314:1314:1314) (1338:1338:1338))
        (PORT d[5] (3347:3347:3347) (3403:3403:3403))
        (PORT d[6] (2511:2511:2511) (2577:2577:2577))
        (PORT d[7] (2536:2536:2536) (2641:2641:2641))
        (PORT d[8] (3319:3319:3319) (3316:3316:3316))
        (PORT d[9] (3364:3364:3364) (3372:3372:3372))
        (PORT d[10] (1694:1694:1694) (1720:1720:1720))
        (PORT d[11] (3025:3025:3025) (3026:3026:3026))
        (PORT d[12] (2679:2679:2679) (2696:2696:2696))
        (PORT clk (3004:3004:3004) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2005:2005:2005))
        (PORT clk (3004:3004:3004) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3079:3079:3079))
        (PORT d[0] (2722:2722:2722) (2636:2636:2636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3080:3080:3080))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3080:3080:3080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3080:3080:3080))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3080:3080:3080))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2064:2064:2064))
        (PORT d[1] (2632:2632:2632) (2702:2702:2702))
        (PORT d[2] (1471:1471:1471) (1529:1529:1529))
        (PORT d[3] (4005:4005:4005) (3979:3979:3979))
        (PORT d[4] (3310:3310:3310) (3411:3411:3411))
        (PORT d[5] (3488:3488:3488) (3597:3597:3597))
        (PORT d[6] (4771:4771:4771) (4951:4951:4951))
        (PORT d[7] (6237:6237:6237) (6422:6422:6422))
        (PORT d[8] (4451:4451:4451) (4642:4642:4642))
        (PORT d[9] (6807:6807:6807) (6896:6896:6896))
        (PORT d[10] (4145:4145:4145) (4135:4135:4135))
        (PORT d[11] (4305:4305:4305) (4255:4255:4255))
        (PORT d[12] (4624:4624:4624) (4847:4847:4847))
        (PORT clk (2491:2491:2491) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT d[0] (2396:2396:2396) (2440:2440:2440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2481:2481:2481))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3782:3782:3782) (3981:3981:3981))
        (PORT clk (2983:2983:2983) (3047:3047:3047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2092:2092:2092))
        (PORT d[1] (3069:3069:3069) (3107:3107:3107))
        (PORT d[2] (2059:2059:2059) (2058:2058:2058))
        (PORT d[3] (1842:1842:1842) (1912:1912:1912))
        (PORT d[4] (1746:1746:1746) (1766:1766:1766))
        (PORT d[5] (3403:3403:3403) (3457:3457:3457))
        (PORT d[6] (2534:2534:2534) (2604:2604:2604))
        (PORT d[7] (1628:1628:1628) (1631:1631:1631))
        (PORT d[8] (2995:2995:2995) (3000:3000:3000))
        (PORT d[9] (3325:3325:3325) (3332:3332:3332))
        (PORT d[10] (1690:1690:1690) (1714:1714:1714))
        (PORT d[11] (2721:2721:2721) (2729:2729:2729))
        (PORT d[12] (1960:1960:1960) (1978:1978:1978))
        (PORT clk (2979:2979:2979) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (1854:1854:1854))
        (PORT clk (2979:2979:2979) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3047:3047:3047))
        (PORT d[0] (2520:2520:2520) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3048:3048:3048))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3048:3048:3048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3048:3048:3048))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3048:3048:3048))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3707:3707:3707) (3683:3683:3683))
        (PORT d[1] (2597:2597:2597) (2665:2665:2665))
        (PORT d[2] (1865:1865:1865) (1925:1925:1925))
        (PORT d[3] (3718:3718:3718) (3695:3695:3695))
        (PORT d[4] (3345:3345:3345) (3445:3445:3445))
        (PORT d[5] (3173:3173:3173) (3287:3287:3287))
        (PORT d[6] (4443:4443:4443) (4627:4627:4627))
        (PORT d[7] (6212:6212:6212) (6395:6395:6395))
        (PORT d[8] (4398:4398:4398) (4583:4583:4583))
        (PORT d[9] (6756:6756:6756) (6840:6840:6840))
        (PORT d[10] (3843:3843:3843) (3841:3841:3841))
        (PORT d[11] (3961:3961:3961) (3921:3921:3921))
        (PORT d[12] (4940:4940:4940) (5156:5156:5156))
        (PORT clk (2500:2500:2500) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (PORT d[0] (2868:2868:2868) (2724:2724:2724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3677:3677:3677))
        (PORT clk (3361:3361:3361) (3431:3431:3431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5678:5678:5678) (5898:5898:5898))
        (PORT d[1] (2791:2791:2791) (2860:2860:2860))
        (PORT d[2] (2829:2829:2829) (2831:2831:2831))
        (PORT d[3] (2715:2715:2715) (2722:2722:2722))
        (PORT d[4] (3996:3996:3996) (4132:4132:4132))
        (PORT d[5] (3735:3735:3735) (3826:3826:3826))
        (PORT d[6] (2870:2870:2870) (2932:2932:2932))
        (PORT d[7] (2500:2500:2500) (2604:2604:2604))
        (PORT d[8] (3175:3175:3175) (3294:3294:3294))
        (PORT d[9] (2812:2812:2812) (2804:2804:2804))
        (PORT d[10] (4322:4322:4322) (4330:4330:4330))
        (PORT d[11] (3274:3274:3274) (3378:3378:3378))
        (PORT d[12] (3872:3872:3872) (3842:3842:3842))
        (PORT clk (3357:3357:3357) (3427:3427:3427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2207:2207:2207))
        (PORT clk (3357:3357:3357) (3427:3427:3427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3361:3361:3361) (3431:3431:3431))
        (PORT d[0] (3197:3197:3197) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3432:3432:3432))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3432:3432:3432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3432:3432:3432))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3432:3432:3432))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1387:1387:1387))
        (PORT d[1] (1399:1399:1399) (1414:1414:1414))
        (PORT d[2] (1531:1531:1531) (1551:1551:1551))
        (PORT d[3] (2099:2099:2099) (2094:2094:2094))
        (PORT d[4] (1422:1422:1422) (1443:1443:1443))
        (PORT d[5] (1716:1716:1716) (1712:1712:1712))
        (PORT d[6] (3207:3207:3207) (3310:3310:3310))
        (PORT d[7] (1690:1690:1690) (1687:1687:1687))
        (PORT d[8] (3574:3574:3574) (3650:3650:3650))
        (PORT d[9] (5009:5009:5009) (4961:4961:4961))
        (PORT d[10] (2782:2782:2782) (2768:2768:2768))
        (PORT d[11] (3306:3306:3306) (3282:3282:3282))
        (PORT d[12] (3780:3780:3780) (3935:3935:3935))
        (PORT clk (2486:2486:2486) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (PORT d[0] (1825:1825:1825) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2473:2473:2473))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2310:2310:2310) (2266:2266:2266))
        (PORT datab (1443:1443:1443) (1454:1454:1454))
        (PORT datac (1370:1370:1370) (1388:1388:1388))
        (PORT datad (1243:1243:1243) (1220:1220:1220))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3643:3643:3643))
        (PORT clk (3761:3761:3761) (3900:3900:3900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3532:3532:3532) (3770:3770:3770))
        (PORT d[1] (3576:3576:3576) (3724:3724:3724))
        (PORT d[2] (5015:5015:5015) (5116:5116:5116))
        (PORT d[3] (4402:4402:4402) (4725:4725:4725))
        (PORT d[4] (4200:4200:4200) (4349:4349:4349))
        (PORT d[5] (5136:5136:5136) (5288:5288:5288))
        (PORT d[6] (3920:3920:3920) (3997:3997:3997))
        (PORT d[7] (2610:2610:2610) (2754:2754:2754))
        (PORT d[8] (3251:3251:3251) (3405:3405:3405))
        (PORT d[9] (4604:4604:4604) (4576:4576:4576))
        (PORT d[10] (5883:5883:5883) (6028:6028:6028))
        (PORT d[11] (3085:3085:3085) (3269:3269:3269))
        (PORT d[12] (4947:4947:4947) (4945:4945:4945))
        (PORT clk (3757:3757:3757) (3896:3896:3896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2419:2419:2419))
        (PORT clk (3757:3757:3757) (3896:3896:3896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3761:3761:3761) (3900:3900:3900))
        (PORT d[0] (3084:3084:3084) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3901:3901:3901))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3901:3901:3901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3901:3901:3901))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3901:3901:3901))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2840:2840:2840))
        (PORT d[1] (3574:3574:3574) (3829:3829:3829))
        (PORT d[2] (3016:3016:3016) (3044:3044:3044))
        (PORT d[3] (3531:3531:3531) (3560:3560:3560))
        (PORT d[4] (4194:4194:4194) (4403:4403:4403))
        (PORT d[5] (4288:4288:4288) (4426:4426:4426))
        (PORT d[6] (3565:3565:3565) (3657:3657:3657))
        (PORT d[7] (3736:3736:3736) (3906:3906:3906))
        (PORT d[8] (3616:3616:3616) (3730:3730:3730))
        (PORT d[9] (3247:3247:3247) (3214:3214:3214))
        (PORT d[10] (5209:5209:5209) (5325:5325:5325))
        (PORT d[11] (3022:3022:3022) (3010:3010:3010))
        (PORT d[12] (3911:3911:3911) (4150:4150:4150))
        (PORT clk (2502:2502:2502) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (PORT d[0] (3183:3183:3183) (3052:3052:3052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1806:1806:1806) (1819:1819:1819))
        (PORT datab (1440:1440:1440) (1450:1450:1450))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2357:2357:2357) (2357:2357:2357))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3452:3452:3452))
        (PORT clk (3215:3215:3215) (3262:3262:3262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2809:2809:2809))
        (PORT d[1] (3502:3502:3502) (3636:3636:3636))
        (PORT d[2] (6080:6080:6080) (6265:6265:6265))
        (PORT d[3] (4115:4115:4115) (4030:4030:4030))
        (PORT d[4] (4733:4733:4733) (4944:4944:4944))
        (PORT d[5] (4759:4759:4759) (4849:4849:4849))
        (PORT d[6] (3749:3749:3749) (3804:3804:3804))
        (PORT d[7] (2534:2534:2534) (2655:2655:2655))
        (PORT d[8] (3494:3494:3494) (3583:3583:3583))
        (PORT d[9] (5442:5442:5442) (5512:5512:5512))
        (PORT d[10] (5126:5126:5126) (5205:5205:5205))
        (PORT d[11] (2979:2979:2979) (3105:3105:3105))
        (PORT d[12] (2494:2494:2494) (2613:2613:2613))
        (PORT clk (3211:3211:3211) (3258:3258:3258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2598:2598:2598))
        (PORT clk (3211:3211:3211) (3258:3258:3258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3215:3215:3215) (3262:3262:3262))
        (PORT d[0] (3198:3198:3198) (3233:3233:3233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3216:3216:3216) (3263:3263:3263))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3216:3216:3216) (3263:3263:3263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3216:3216:3216) (3263:3263:3263))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3216:3216:3216) (3263:3263:3263))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4033:4033:4033) (4129:4129:4129))
        (PORT d[1] (4277:4277:4277) (4376:4376:4376))
        (PORT d[2] (5954:5954:5954) (5966:5966:5966))
        (PORT d[3] (7273:7273:7273) (7279:7279:7279))
        (PORT d[4] (3899:3899:3899) (4116:4116:4116))
        (PORT d[5] (4674:4674:4674) (4849:4849:4849))
        (PORT d[6] (4732:4732:4732) (4763:4763:4763))
        (PORT d[7] (3098:3098:3098) (3206:3206:3206))
        (PORT d[8] (4053:4053:4053) (4197:4197:4197))
        (PORT d[9] (5008:5008:5008) (5030:5030:5030))
        (PORT d[10] (5154:5154:5154) (5271:5271:5271))
        (PORT d[11] (4800:4800:4800) (4890:4890:4890))
        (PORT d[12] (2946:2946:2946) (3062:3062:3062))
        (PORT clk (2505:2505:2505) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (PORT d[0] (4685:4685:4685) (4705:4705:4705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2866:2866:2866))
        (PORT clk (3714:3714:3714) (3803:3803:3803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4259:4259:4259) (4491:4491:4491))
        (PORT d[1] (3585:3585:3585) (3733:3733:3733))
        (PORT d[2] (4303:4303:4303) (4419:4419:4419))
        (PORT d[3] (4003:4003:4003) (4302:4302:4302))
        (PORT d[4] (4448:4448:4448) (4646:4646:4646))
        (PORT d[5] (5513:5513:5513) (5670:5670:5670))
        (PORT d[6] (3620:3620:3620) (3713:3713:3713))
        (PORT d[7] (2567:2567:2567) (2709:2709:2709))
        (PORT d[8] (3245:3245:3245) (3401:3401:3401))
        (PORT d[9] (4202:4202:4202) (4172:4172:4172))
        (PORT d[10] (3900:3900:3900) (3862:3862:3862))
        (PORT d[11] (3004:3004:3004) (3157:3157:3157))
        (PORT d[12] (3908:3908:3908) (3927:3927:3927))
        (PORT clk (3710:3710:3710) (3799:3799:3799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (1860:1860:1860))
        (PORT clk (3710:3710:3710) (3799:3799:3799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3803:3803:3803))
        (PORT d[0] (2515:2515:2515) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3804:3804:3804))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3804:3804:3804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3804:3804:3804))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3804:3804:3804))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2515:2515:2515))
        (PORT d[1] (3626:3626:3626) (3885:3885:3885))
        (PORT d[2] (2684:2684:2684) (2723:2723:2723))
        (PORT d[3] (3190:3190:3190) (3206:3206:3206))
        (PORT d[4] (2805:2805:2805) (2819:2819:2819))
        (PORT d[5] (4612:4612:4612) (4752:4752:4752))
        (PORT d[6] (3918:3918:3918) (4011:4011:4011))
        (PORT d[7] (4411:4411:4411) (4579:4579:4579))
        (PORT d[8] (2829:2829:2829) (2901:2901:2901))
        (PORT d[9] (3583:3583:3583) (3536:3536:3536))
        (PORT d[10] (5551:5551:5551) (5668:5668:5668))
        (PORT d[11] (2674:2674:2674) (2661:2661:2661))
        (PORT d[12] (4580:4580:4580) (4812:4812:4812))
        (PORT clk (2519:2519:2519) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2510:2510:2510))
        (PORT d[0] (2685:2685:2685) (2715:2715:2715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1428:1428:1428))
        (PORT datab (1439:1439:1439) (1449:1449:1449))
        (PORT datac (2901:2901:2901) (2904:2904:2904))
        (PORT datad (1724:1724:1724) (1707:1707:1707))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2899:2899:2899))
        (PORT clk (2892:2892:2892) (2909:2909:2909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2345:2345:2345))
        (PORT d[1] (4289:4289:4289) (4439:4439:4439))
        (PORT d[2] (6032:6032:6032) (6172:6172:6172))
        (PORT d[3] (4931:4931:4931) (4850:4850:4850))
        (PORT d[4] (5439:5439:5439) (5650:5650:5650))
        (PORT d[5] (4283:4283:4283) (4333:4333:4333))
        (PORT d[6] (3260:3260:3260) (3227:3227:3227))
        (PORT d[7] (2182:2182:2182) (2279:2279:2279))
        (PORT d[8] (3169:3169:3169) (3231:3231:3231))
        (PORT d[9] (4223:4223:4223) (4250:4250:4250))
        (PORT d[10] (4382:4382:4382) (4435:4435:4435))
        (PORT d[11] (3281:3281:3281) (3397:3397:3397))
        (PORT d[12] (3512:3512:3512) (3606:3606:3606))
        (PORT clk (2888:2888:2888) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2411:2411:2411))
        (PORT clk (2888:2888:2888) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2892:2892:2892) (2909:2909:2909))
        (PORT d[0] (2953:2953:2953) (2931:2931:2931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2893:2893:2893) (2910:2910:2910))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2893:2893:2893) (2910:2910:2910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2893:2893:2893) (2910:2910:2910))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2893:2893:2893) (2910:2910:2910))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4022:4022:4022) (4101:4101:4101))
        (PORT d[1] (5757:5757:5757) (5856:5856:5856))
        (PORT d[2] (3718:3718:3718) (3841:3841:3841))
        (PORT d[3] (5822:5822:5822) (5822:5822:5822))
        (PORT d[4] (4991:4991:4991) (5200:5200:5200))
        (PORT d[5] (4665:4665:4665) (4807:4807:4807))
        (PORT d[6] (5786:5786:5786) (5816:5816:5816))
        (PORT d[7] (3751:3751:3751) (3814:3814:3814))
        (PORT d[8] (3586:3586:3586) (3682:3682:3682))
        (PORT d[9] (6451:6451:6451) (6478:6478:6478))
        (PORT d[10] (6642:6642:6642) (6761:6761:6761))
        (PORT d[11] (3971:3971:3971) (3995:3995:3995))
        (PORT d[12] (2909:2909:2909) (3022:3022:3022))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT d[0] (4691:4691:4691) (4746:4746:4746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3182:3182:3182))
        (PORT clk (2866:2866:2866) (2889:2889:2889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2720:2720:2720))
        (PORT d[1] (4319:4319:4319) (4450:4450:4450))
        (PORT d[2] (6076:6076:6076) (6218:6218:6218))
        (PORT d[3] (4882:4882:4882) (4797:4797:4797))
        (PORT d[4] (5118:5118:5118) (5331:5331:5331))
        (PORT d[5] (3965:3965:3965) (4023:4023:4023))
        (PORT d[6] (3280:3280:3280) (3250:3250:3250))
        (PORT d[7] (2164:2164:2164) (2261:2261:2261))
        (PORT d[8] (3160:3160:3160) (3221:3221:3221))
        (PORT d[9] (5816:5816:5816) (5885:5885:5885))
        (PORT d[10] (4376:4376:4376) (4428:4428:4428))
        (PORT d[11] (2940:2940:2940) (3059:3059:3059))
        (PORT d[12] (3182:3182:3182) (3284:3284:3284))
        (PORT clk (2862:2862:2862) (2885:2885:2885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2317:2317:2317))
        (PORT clk (2862:2862:2862) (2885:2885:2885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2866:2866:2866) (2889:2889:2889))
        (PORT d[0] (3004:3004:3004) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2890:2890:2890))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2890:2890:2890))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2890:2890:2890))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3988:3988:3988) (4066:4066:4066))
        (PORT d[1] (5395:5395:5395) (5499:5499:5499))
        (PORT d[2] (4091:4091:4091) (4210:4210:4210))
        (PORT d[3] (6154:6154:6154) (6152:6152:6152))
        (PORT d[4] (5000:5000:5000) (5223:5223:5223))
        (PORT d[5] (4597:4597:4597) (4714:4714:4714))
        (PORT d[6] (5766:5766:5766) (5799:5799:5799))
        (PORT d[7] (3117:3117:3117) (3183:3183:3183))
        (PORT d[8] (4178:4178:4178) (4260:4260:4260))
        (PORT d[9] (6094:6094:6094) (6120:6120:6120))
        (PORT d[10] (6275:6275:6275) (6394:6394:6394))
        (PORT d[11] (3663:3663:3663) (3728:3728:3728))
        (PORT d[12] (2515:2515:2515) (2586:2586:2586))
        (PORT clk (2504:2504:2504) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (PORT d[0] (3610:3610:3610) (3603:3603:3603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2287:2287:2287) (2275:2275:2275))
        (PORT datac (1370:1370:1370) (1388:1388:1388))
        (PORT datad (2240:2240:2240) (2210:2210:2210))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3223:3223:3223))
        (PORT clk (3767:3767:3767) (3879:3879:3879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3935:3935:3935) (4177:4177:4177))
        (PORT d[1] (3587:3587:3587) (3737:3737:3737))
        (PORT d[2] (4622:4622:4622) (4739:4739:4739))
        (PORT d[3] (4397:4397:4397) (4694:4694:4694))
        (PORT d[4] (4374:4374:4374) (4550:4550:4550))
        (PORT d[5] (5192:5192:5192) (5355:5355:5355))
        (PORT d[6] (3617:3617:3617) (3706:3706:3706))
        (PORT d[7] (2867:2867:2867) (2991:2991:2991))
        (PORT d[8] (3204:3204:3204) (3359:3359:3359))
        (PORT d[9] (4583:4583:4583) (4553:4553:4553))
        (PORT d[10] (4365:4365:4365) (4352:4352:4352))
        (PORT d[11] (3416:3416:3416) (3594:3594:3594))
        (PORT d[12] (4938:4938:4938) (4934:4934:4934))
        (PORT clk (3763:3763:3763) (3875:3875:3875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3460:3460:3460))
        (PORT clk (3763:3763:3763) (3875:3875:3875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3879:3879:3879))
        (PORT d[0] (3980:3980:3980) (4063:4063:4063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3768:3768:3768) (3880:3880:3880))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3768:3768:3768) (3880:3880:3880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3768:3768:3768) (3880:3880:3880))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3768:3768:3768) (3880:3880:3880))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2831:2831:2831))
        (PORT d[1] (3243:3243:3243) (3504:3504:3504))
        (PORT d[2] (3051:3051:3051) (3089:3089:3089))
        (PORT d[3] (3524:3524:3524) (3530:3530:3530))
        (PORT d[4] (4520:4520:4520) (4716:4716:4716))
        (PORT d[5] (4658:4658:4658) (4791:4791:4791))
        (PORT d[6] (3555:3555:3555) (3644:3644:3644))
        (PORT d[7] (4068:4068:4068) (4238:4238:4238))
        (PORT d[8] (3962:3962:3962) (4073:4073:4073))
        (PORT d[9] (2953:2953:2953) (2931:2931:2931))
        (PORT d[10] (5536:5536:5536) (5652:5652:5652))
        (PORT d[11] (3015:3015:3015) (3001:3001:3001))
        (PORT d[12] (4255:4255:4255) (4491:4491:4491))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT d[0] (4067:4067:4067) (3920:3920:3920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2560:2560:2560))
        (PORT clk (2757:2757:2757) (2746:2746:2746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2713:2713:2713))
        (PORT d[1] (3444:3444:3444) (3533:3533:3533))
        (PORT d[2] (5334:5334:5334) (5498:5498:5498))
        (PORT d[3] (5617:5617:5617) (5536:5536:5536))
        (PORT d[4] (5813:5813:5813) (6021:6021:6021))
        (PORT d[5] (3172:3172:3172) (3108:3108:3108))
        (PORT d[6] (3634:3634:3634) (3607:3607:3607))
        (PORT d[7] (2494:2494:2494) (2580:2580:2580))
        (PORT d[8] (2804:2804:2804) (2875:2875:2875))
        (PORT d[9] (4307:4307:4307) (4351:4351:4351))
        (PORT d[10] (4830:4830:4830) (4893:4893:4893))
        (PORT d[11] (3953:3953:3953) (4063:4063:4063))
        (PORT d[12] (5674:5674:5674) (5734:5734:5734))
        (PORT clk (2753:2753:2753) (2742:2742:2742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2007:2007:2007))
        (PORT clk (2753:2753:2753) (2742:2742:2742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2757:2757:2757) (2746:2746:2746))
        (PORT d[0] (2701:2701:2701) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2758:2758:2758) (2747:2747:2747))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2758:2758:2758) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2758:2758:2758) (2747:2747:2747))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2758:2758:2758) (2747:2747:2747))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6075:6075:6075) (6178:6178:6178))
        (PORT d[1] (3933:3933:3933) (4020:4020:4020))
        (PORT d[2] (3347:3347:3347) (3472:3472:3472))
        (PORT d[3] (5426:5426:5426) (5424:5424:5424))
        (PORT d[4] (5705:5705:5705) (5803:5803:5803))
        (PORT d[5] (4836:4836:4836) (4947:4947:4947))
        (PORT d[6] (3175:3175:3175) (3310:3310:3310))
        (PORT d[7] (4359:4359:4359) (4398:4398:4398))
        (PORT d[8] (5389:5389:5389) (5544:5544:5544))
        (PORT d[9] (6800:6800:6800) (6822:6822:6822))
        (PORT d[10] (4834:4834:4834) (4813:4813:4813))
        (PORT d[11] (4671:4671:4671) (4686:4686:4686))
        (PORT d[12] (2864:2864:2864) (2925:2925:2925))
        (PORT clk (2462:2462:2462) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (PORT d[0] (2211:2211:2211) (2110:2110:2110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2448:2448:2448))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3666:3666:3666))
        (PORT clk (2978:2978:2978) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2425:2425:2425))
        (PORT d[1] (3090:3090:3090) (3130:3130:3130))
        (PORT d[2] (1717:1717:1717) (1727:1727:1727))
        (PORT d[3] (3039:3039:3039) (3050:3050:3050))
        (PORT d[4] (4310:4310:4310) (4440:4440:4440))
        (PORT d[5] (3361:3361:3361) (3416:3416:3416))
        (PORT d[6] (4016:4016:4016) (4079:4079:4079))
        (PORT d[7] (2567:2567:2567) (2676:2676:2676))
        (PORT d[8] (3352:3352:3352) (3351:3351:3351))
        (PORT d[9] (3330:3330:3330) (3336:3336:3336))
        (PORT d[10] (1709:1709:1709) (1736:1736:1736))
        (PORT d[11] (3054:3054:3054) (3055:3055:3055))
        (PORT d[12] (2712:2712:2712) (2731:2731:2731))
        (PORT clk (2974:2974:2974) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2260:2260:2260))
        (PORT clk (2974:2974:2974) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2978:2978:2978) (3054:3054:3054))
        (PORT d[0] (2991:2991:2991) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3055:3055:3055))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3055:3055:3055))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3055:3055:3055))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2061:2061:2061))
        (PORT d[1] (2952:2952:2952) (3020:3020:3020))
        (PORT d[2] (2217:2217:2217) (2278:2278:2278))
        (PORT d[3] (4011:4011:4011) (3986:3986:3986))
        (PORT d[4] (3350:3350:3350) (3455:3455:3455))
        (PORT d[5] (3559:3559:3559) (3676:3676:3676))
        (PORT d[6] (4809:4809:4809) (4992:4992:4992))
        (PORT d[7] (6268:6268:6268) (6459:6459:6459))
        (PORT d[8] (4456:4456:4456) (4655:4655:4655))
        (PORT d[9] (7074:7074:7074) (7148:7148:7148))
        (PORT d[10] (4185:4185:4185) (4178:4178:4178))
        (PORT d[11] (4274:4274:4274) (4228:4228:4228))
        (PORT d[12] (4922:4922:4922) (5136:5136:5136))
        (PORT clk (2486:2486:2486) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (PORT d[0] (3404:3404:3404) (3400:3400:3400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2473:2473:2473))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2634:2634:2634) (2651:2651:2651))
        (PORT datab (1386:1386:1386) (1421:1421:1421))
        (PORT datac (1366:1366:1366) (1384:1384:1384))
        (PORT datad (1390:1390:1390) (1406:1406:1406))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3367:3367:3367) (3526:3526:3526))
        (PORT clk (3758:3758:3758) (3869:3869:3869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (4150:4150:4150))
        (PORT d[1] (3579:3579:3579) (3728:3728:3728))
        (PORT d[2] (4573:4573:4573) (4687:4687:4687))
        (PORT d[3] (4299:4299:4299) (4578:4578:4578))
        (PORT d[4] (4359:4359:4359) (4537:4537:4537))
        (PORT d[5] (5527:5527:5527) (5673:5673:5673))
        (PORT d[6] (3241:3241:3241) (3333:3333:3333))
        (PORT d[7] (2875:2875:2875) (2999:2999:2999))
        (PORT d[8] (3188:3188:3188) (3341:3341:3341))
        (PORT d[9] (4255:4255:4255) (4232:4232:4232))
        (PORT d[10] (4312:4312:4312) (4288:4288:4288))
        (PORT d[11] (2683:2683:2683) (2864:2864:2864))
        (PORT d[12] (3271:3271:3271) (3432:3432:3432))
        (PORT clk (3754:3754:3754) (3865:3865:3865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2669:2669:2669))
        (PORT clk (3754:3754:3754) (3865:3865:3865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3758:3758:3758) (3869:3869:3869))
        (PORT d[0] (2834:2834:2834) (2813:2813:2813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3870:3870:3870))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3870:3870:3870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3870:3870:3870))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3870:3870:3870))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2594:2594:2594))
        (PORT d[1] (3616:3616:3616) (3874:3874:3874))
        (PORT d[2] (2636:2636:2636) (2672:2672:2672))
        (PORT d[3] (3178:3178:3178) (3204:3204:3204))
        (PORT d[4] (2536:2536:2536) (2562:2562:2562))
        (PORT d[5] (4613:4613:4613) (4755:4755:4755))
        (PORT d[6] (3913:3913:3913) (4006:4006:4006))
        (PORT d[7] (4130:4130:4130) (4309:4309:4309))
        (PORT d[8] (3997:3997:3997) (4110:4110:4110))
        (PORT d[9] (3569:3569:3569) (3520:3520:3520))
        (PORT d[10] (5570:5570:5570) (5689:5689:5689))
        (PORT d[11] (2679:2679:2679) (2666:2666:2666))
        (PORT d[12] (4916:4916:4916) (5152:5152:5152))
        (PORT clk (2505:2505:2505) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (PORT d[0] (4076:4076:4076) (3929:3929:3929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2273:2273:2273) (2374:2374:2374))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2032:2032:2032) (2018:2018:2018))
        (PORT datad (1394:1394:1394) (1410:1410:1410))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3451:3451:3451))
        (PORT clk (3330:3330:3330) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (3134:3134:3134))
        (PORT d[1] (3506:3506:3506) (3640:3640:3640))
        (PORT d[2] (5084:5084:5084) (5276:5276:5276))
        (PORT d[3] (4800:4800:4800) (4706:4706:4706))
        (PORT d[4] (4841:4841:4841) (5092:5092:5092))
        (PORT d[5] (4447:4447:4447) (4548:4548:4548))
        (PORT d[6] (3349:3349:3349) (3402:3402:3402))
        (PORT d[7] (4412:4412:4412) (4429:4429:4429))
        (PORT d[8] (3139:3139:3139) (3238:3238:3238))
        (PORT d[9] (5452:5452:5452) (5560:5560:5560))
        (PORT d[10] (5156:5156:5156) (5268:5268:5268))
        (PORT d[11] (2905:2905:2905) (3026:3026:3026))
        (PORT d[12] (4576:4576:4576) (4614:4614:4614))
        (PORT clk (3326:3326:3326) (3389:3389:3389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2860:2860:2860))
        (PORT clk (3326:3326:3326) (3389:3389:3389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3330:3330:3330) (3393:3393:3393))
        (PORT d[0] (3494:3494:3494) (3518:3518:3518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3394:3394:3394))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3394:3394:3394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3394:3394:3394))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3394:3394:3394))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4051:4051:4051) (4142:4142:4142))
        (PORT d[1] (3525:3525:3525) (3618:3618:3618))
        (PORT d[2] (5211:5211:5211) (5230:5230:5230))
        (PORT d[3] (8014:8014:8014) (8021:8021:8021))
        (PORT d[4] (4533:4533:4533) (4722:4722:4722))
        (PORT d[5] (3964:3964:3964) (4145:4145:4145))
        (PORT d[6] (4005:4005:4005) (4039:4039:4039))
        (PORT d[7] (2917:2917:2917) (3033:3033:3033))
        (PORT d[8] (3641:3641:3641) (3779:3779:3779))
        (PORT d[9] (5016:5016:5016) (5041:5041:5041))
        (PORT d[10] (4429:4429:4429) (4550:4550:4550))
        (PORT d[11] (4327:4327:4327) (4400:4400:4400))
        (PORT d[12] (4173:4173:4173) (4376:4376:4376))
        (PORT clk (2491:2491:2491) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT d[0] (4398:4398:4398) (4270:4270:4270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2481:2481:2481))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2903:2903:2903))
        (PORT clk (3470:3470:3470) (3590:3590:3590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4657:4657:4657) (4897:4897:4897))
        (PORT d[1] (2825:2825:2825) (2897:2897:2897))
        (PORT d[2] (3876:3876:3876) (3862:3862:3862))
        (PORT d[3] (3937:3937:3937) (4220:4220:4220))
        (PORT d[4] (4803:4803:4803) (4987:4987:4987))
        (PORT d[5] (3798:3798:3798) (3897:3897:3897))
        (PORT d[6] (2893:2893:2893) (2959:2959:2959))
        (PORT d[7] (2613:2613:2613) (2766:2766:2766))
        (PORT d[8] (3248:3248:3248) (3405:3405:3405))
        (PORT d[9] (3540:3540:3540) (3527:3527:3527))
        (PORT d[10] (3911:3911:3911) (3873:3873:3873))
        (PORT d[11] (2670:2670:2670) (2823:2823:2823))
        (PORT d[12] (3539:3539:3539) (3510:3510:3510))
        (PORT clk (3466:3466:3466) (3586:3586:3586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2091:2091:2091))
        (PORT clk (3466:3466:3466) (3586:3586:3586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3590:3590:3590))
        (PORT d[0] (2779:2779:2779) (2743:2743:2743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3591:3591:3591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3591:3591:3591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3591:3591:3591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3591:3591:3591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2821:2821:2821))
        (PORT d[1] (3951:3951:3951) (4216:4216:4216))
        (PORT d[2] (2231:2231:2231) (2245:2245:2245))
        (PORT d[3] (2777:2777:2777) (2783:2783:2783))
        (PORT d[4] (2147:2147:2147) (2173:2173:2173))
        (PORT d[5] (5353:5353:5353) (5493:5493:5493))
        (PORT d[6] (2763:2763:2763) (2823:2823:2823))
        (PORT d[7] (4824:4824:4824) (4996:4996:4996))
        (PORT d[8] (2808:2808:2808) (2883:2883:2883))
        (PORT d[9] (4611:4611:4611) (4553:4553:4553))
        (PORT d[10] (3731:3731:3731) (3707:3707:3707))
        (PORT d[11] (2539:2539:2539) (2519:2519:2519))
        (PORT d[12] (3424:3424:3424) (3585:3585:3585))
        (PORT clk (2512:2512:2512) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2503:2503:2503))
        (PORT d[0] (2009:2009:2009) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2500:2500:2500))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1429:1429:1429))
        (PORT datab (1441:1441:1441) (1451:1451:1451))
        (PORT datac (2310:2310:2310) (2418:2418:2418))
        (PORT datad (1339:1339:1339) (1355:1355:1355))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3090:3090:3090) (3278:3278:3278))
        (PORT clk (3337:3337:3337) (3428:3428:3428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5636:5636:5636) (5853:5853:5853))
        (PORT d[1] (2796:2796:2796) (2866:2866:2866))
        (PORT d[2] (3189:3189:3189) (3184:3184:3184))
        (PORT d[3] (4340:4340:4340) (4617:4617:4617))
        (PORT d[4] (4271:4271:4271) (4397:4397:4397))
        (PORT d[5] (3754:3754:3754) (3844:3844:3844))
        (PORT d[6] (2862:2862:2862) (2923:2923:2923))
        (PORT d[7] (3262:3262:3262) (3407:3407:3407))
        (PORT d[8] (3186:3186:3186) (3304:3304:3304))
        (PORT d[9] (4189:4189:4189) (4158:4158:4158))
        (PORT d[10] (4297:4297:4297) (4302:4302:4302))
        (PORT d[11] (3578:3578:3578) (3675:3675:3675))
        (PORT d[12] (3554:3554:3554) (3531:3531:3531))
        (PORT clk (3333:3333:3333) (3424:3424:3424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1335:1335:1335))
        (PORT clk (3333:3333:3333) (3424:3424:3424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3428:3428:3428))
        (PORT d[0] (2064:2064:2064) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3338:3338:3338) (3429:3429:3429))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3338:3338:3338) (3429:3429:3429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3338:3338:3338) (3429:3429:3429))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3338:3338:3338) (3429:3429:3429))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1428:1428:1428))
        (PORT d[1] (1102:1102:1102) (1132:1132:1132))
        (PORT d[2] (1528:1528:1528) (1551:1551:1551))
        (PORT d[3] (2120:2120:2120) (2129:2129:2129))
        (PORT d[4] (1707:1707:1707) (1690:1690:1690))
        (PORT d[5] (1692:1692:1692) (1684:1684:1684))
        (PORT d[6] (3161:3161:3161) (3257:3257:3257))
        (PORT d[7] (1696:1696:1696) (1694:1694:1694))
        (PORT d[8] (3566:3566:3566) (3641:3641:3641))
        (PORT d[9] (5008:5008:5008) (4960:4960:4960))
        (PORT d[10] (2789:2789:2789) (2777:2777:2777))
        (PORT d[11] (3343:3343:3343) (3322:3322:3322))
        (PORT d[12] (3805:3805:3805) (3958:3958:3958))
        (PORT clk (2491:2491:2491) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT d[0] (2744:2744:2744) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2481:2481:2481))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3090:3090:3090) (3306:3306:3306))
        (PORT clk (3908:3908:3908) (4059:4059:4059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3832:3832:3832) (4052:4052:4052))
        (PORT d[1] (3623:3623:3623) (3779:3779:3779))
        (PORT d[2] (4894:4894:4894) (4879:4879:4879))
        (PORT d[3] (4025:4025:4025) (4339:4339:4339))
        (PORT d[4] (4865:4865:4865) (5096:5096:5096))
        (PORT d[5] (5862:5862:5862) (6030:6030:6030))
        (PORT d[6] (3291:3291:3291) (3388:3388:3388))
        (PORT d[7] (2937:2937:2937) (3078:3078:3078))
        (PORT d[8] (3226:3226:3226) (3381:3381:3381))
        (PORT d[9] (5455:5455:5455) (5600:5600:5600))
        (PORT d[10] (5513:5513:5513) (5663:5663:5663))
        (PORT d[11] (3083:3083:3083) (3262:3262:3262))
        (PORT d[12] (4215:4215:4215) (4221:4221:4221))
        (PORT clk (3904:3904:3904) (4055:4055:4055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2168:2168:2168))
        (PORT clk (3904:3904:3904) (4055:4055:4055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3908:3908:3908) (4059:4059:4059))
        (PORT d[0] (2804:2804:2804) (2799:2799:2799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3909:3909:3909) (4060:4060:4060))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3909:3909:3909) (4060:4060:4060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3909:3909:3909) (4060:4060:4060))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3909:3909:3909) (4060:4060:4060))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3576:3576:3576))
        (PORT d[1] (3224:3224:3224) (3483:3483:3483))
        (PORT d[2] (4087:4087:4087) (4109:4109:4109))
        (PORT d[3] (4203:4203:4203) (4216:4216:4216))
        (PORT d[4] (4825:4825:4825) (5005:5005:5005))
        (PORT d[5] (3873:3873:3873) (4011:4011:4011))
        (PORT d[6] (2839:2839:2839) (2935:2935:2935))
        (PORT d[7] (3308:3308:3308) (3471:3471:3471))
        (PORT d[8] (3132:3132:3132) (3210:3210:3210))
        (PORT d[9] (3864:3864:3864) (3802:3802:3802))
        (PORT d[10] (4841:4841:4841) (4967:4967:4967))
        (PORT d[11] (4167:4167:4167) (4278:4278:4278))
        (PORT d[12] (4349:4349:4349) (4554:4554:4554))
        (PORT clk (2491:2491:2491) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2483:2483:2483))
        (PORT d[0] (3302:3302:3302) (3157:3157:3157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2480:2480:2480))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1432:1432:1432))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (746:746:746) (750:750:750))
        (PORT datad (1760:1760:1760) (1811:1811:1811))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (778:778:778) (837:837:837))
        (PORT datac (1348:1348:1348) (1368:1368:1368))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (778:778:778) (837:837:837))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|g\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1356:1356:1356))
        (PORT datab (326:326:326) (409:409:409))
        (PORT datac (1208:1208:1208) (1277:1277:1277))
        (PORT datad (1176:1176:1176) (1136:1136:1136))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (643:643:643) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|green\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1385:1385:1385) (1306:1306:1306))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|green\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2779:2779:2779))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2097:2097:2097) (1976:1976:1976))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5275:5275:5275) (5433:5433:5433))
        (PORT clk (3480:3480:3480) (3605:3605:3605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4137:4137:4137) (4265:4265:4265))
        (PORT d[1] (3295:3295:3295) (3421:3421:3421))
        (PORT d[2] (4714:4714:4714) (4875:4875:4875))
        (PORT d[3] (2397:2397:2397) (2560:2560:2560))
        (PORT d[4] (4248:4248:4248) (4345:4345:4345))
        (PORT d[5] (4915:4915:4915) (5088:5088:5088))
        (PORT d[6] (5158:5158:5158) (5342:5342:5342))
        (PORT d[7] (3036:3036:3036) (3199:3199:3199))
        (PORT d[8] (3537:3537:3537) (3634:3634:3634))
        (PORT d[9] (6023:6023:6023) (6208:6208:6208))
        (PORT d[10] (5544:5544:5544) (5650:5650:5650))
        (PORT d[11] (3742:3742:3742) (3891:3891:3891))
        (PORT d[12] (5923:5923:5923) (6080:6080:6080))
        (PORT clk (3476:3476:3476) (3601:3601:3601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2860:2860:2860))
        (PORT clk (3476:3476:3476) (3601:3601:3601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3480:3480:3480) (3605:3605:3605))
        (PORT d[0] (3392:3392:3392) (3492:3492:3492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3481:3481:3481) (3606:3606:3606))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3481:3481:3481) (3606:3606:3606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3481:3481:3481) (3606:3606:3606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3481:3481:3481) (3606:3606:3606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5230:5230:5230) (5426:5426:5426))
        (PORT d[1] (2390:2390:2390) (2565:2565:2565))
        (PORT d[2] (5622:5622:5622) (5657:5657:5657))
        (PORT d[3] (4617:4617:4617) (4713:4713:4713))
        (PORT d[4] (5836:5836:5836) (5934:5934:5934))
        (PORT d[5] (4421:4421:4421) (4493:4493:4493))
        (PORT d[6] (5178:5178:5178) (5403:5403:5403))
        (PORT d[7] (4801:4801:4801) (4959:4959:4959))
        (PORT d[8] (4634:4634:4634) (4663:4663:4663))
        (PORT d[9] (6868:6868:6868) (6982:6982:6982))
        (PORT d[10] (3951:3951:3951) (4015:4015:4015))
        (PORT d[11] (4517:4517:4517) (4565:4565:4565))
        (PORT d[12] (5338:5338:5338) (5378:5378:5378))
        (PORT clk (2471:2471:2471) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2455:2455:2455))
        (PORT d[0] (2138:2138:2138) (2198:2198:2198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6152:6152:6152) (6386:6386:6386))
        (PORT clk (3901:3901:3901) (4051:4051:4051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3526:3526:3526) (3758:3758:3758))
        (PORT d[1] (3587:3587:3587) (3741:3741:3741))
        (PORT d[2] (4915:4915:4915) (4898:4898:4898))
        (PORT d[3] (4044:4044:4044) (4373:4373:4373))
        (PORT d[4] (4869:4869:4869) (5087:5087:5087))
        (PORT d[5] (6175:6175:6175) (6339:6339:6339))
        (PORT d[6] (3321:3321:3321) (3423:3423:3423))
        (PORT d[7] (2604:2604:2604) (2752:2752:2752))
        (PORT d[8] (3232:3232:3232) (3389:3389:3389))
        (PORT d[9] (4933:4933:4933) (4899:4899:4899))
        (PORT d[10] (4734:4734:4734) (4740:4740:4740))
        (PORT d[11] (2727:2727:2727) (2913:2913:2913))
        (PORT d[12] (4583:4583:4583) (4583:4583:4583))
        (PORT clk (3897:3897:3897) (4047:4047:4047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2758:2758:2758))
        (PORT clk (3897:3897:3897) (4047:4047:4047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3901:3901:3901) (4051:4051:4051))
        (PORT d[0] (3446:3446:3446) (3411:3411:3411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (4052:4052:4052))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (4052:4052:4052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (4052:4052:4052))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (4052:4052:4052))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3218:3218:3218))
        (PORT d[1] (3261:3261:3261) (3509:3509:3509))
        (PORT d[2] (3388:3388:3388) (3431:3431:3431))
        (PORT d[3] (3883:3883:3883) (3909:3909:3909))
        (PORT d[4] (3916:3916:3916) (4140:4140:4140))
        (PORT d[5] (3913:3913:3913) (4057:4057:4057))
        (PORT d[6] (3206:3206:3206) (3299:3299:3299))
        (PORT d[7] (3343:3343:3343) (3514:3514:3514))
        (PORT d[8] (3298:3298:3298) (3413:3413:3413))
        (PORT d[9] (3318:3318:3318) (3288:3288:3288))
        (PORT d[10] (4820:4820:4820) (4938:4938:4938))
        (PORT d[11] (4811:4811:4811) (4912:4912:4912))
        (PORT d[12] (4025:4025:4025) (4238:4238:4238))
        (PORT clk (2493:2493:2493) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (PORT d[0] (2809:2809:2809) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4745:4745:4745) (4840:4840:4840))
        (PORT clk (3300:3300:3300) (3364:3364:3364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3162:3162:3162))
        (PORT d[1] (3526:3526:3526) (3662:3662:3662))
        (PORT d[2] (5329:5329:5329) (5511:5511:5511))
        (PORT d[3] (4797:4797:4797) (4701:4701:4701))
        (PORT d[4] (4894:4894:4894) (5148:5148:5148))
        (PORT d[5] (4431:4431:4431) (4531:4531:4531))
        (PORT d[6] (3443:3443:3443) (3499:3499:3499))
        (PORT d[7] (4327:4327:4327) (4329:4329:4329))
        (PORT d[8] (3166:3166:3166) (3264:3264:3264))
        (PORT d[9] (5428:5428:5428) (5534:5534:5534))
        (PORT d[10] (5145:5145:5145) (5263:5263:5263))
        (PORT d[11] (2913:2913:2913) (3036:3036:3036))
        (PORT d[12] (4597:4597:4597) (4634:4634:4634))
        (PORT clk (3296:3296:3296) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (2805:2805:2805))
        (PORT clk (3296:3296:3296) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3300:3300:3300) (3364:3364:3364))
        (PORT d[0] (3142:3142:3142) (3167:3167:3167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3365:3365:3365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (3805:3805:3805))
        (PORT d[1] (3529:3529:3529) (3620:3620:3620))
        (PORT d[2] (5175:5175:5175) (5176:5176:5176))
        (PORT d[3] (8009:8009:8009) (8016:8016:8016))
        (PORT d[4] (4526:4526:4526) (4714:4714:4714))
        (PORT d[5] (3657:3657:3657) (3846:3846:3846))
        (PORT d[6] (4004:4004:4004) (4034:4034:4034))
        (PORT d[7] (2867:2867:2867) (2975:2975:2975))
        (PORT d[8] (3601:3601:3601) (3732:3732:3732))
        (PORT d[9] (5302:5302:5302) (5315:5315:5315))
        (PORT d[10] (4307:4307:4307) (4410:4410:4410))
        (PORT d[11] (4031:4031:4031) (4119:4119:4119))
        (PORT d[12] (3817:3817:3817) (4027:4027:4027))
        (PORT clk (2483:2483:2483) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (PORT d[0] (4682:4682:4682) (4534:4534:4534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2471:2471:2471))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (972:972:972))
        (PORT datab (2697:2697:2697) (2698:2698:2698))
        (PORT datac (3591:3591:3591) (3616:3616:3616))
        (PORT datad (713:713:713) (765:765:765))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4696:4696:4696) (4789:4789:4789))
        (PORT clk (3159:3159:3159) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3181:3181:3181))
        (PORT d[1] (3884:3884:3884) (4023:4023:4023))
        (PORT d[2] (5344:5344:5344) (5482:5482:5482))
        (PORT d[3] (4158:4158:4158) (4074:4074:4074))
        (PORT d[4] (4430:4430:4430) (4645:4645:4645))
        (PORT d[5] (4349:4349:4349) (4401:4401:4401))
        (PORT d[6] (4087:4087:4087) (4140:4140:4140))
        (PORT d[7] (2620:2620:2620) (2765:2765:2765))
        (PORT d[8] (3842:3842:3842) (3932:3932:3932))
        (PORT d[9] (5065:5065:5065) (5140:5140:5140))
        (PORT d[10] (5057:5057:5057) (5131:5131:5131))
        (PORT d[11] (2651:2651:2651) (2787:2787:2787))
        (PORT d[12] (5664:5664:5664) (5693:5693:5693))
        (PORT clk (3155:3155:3155) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (2692:2692:2692))
        (PORT clk (3155:3155:3155) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3182:3182:3182))
        (PORT d[0] (3030:3030:3030) (3031:3031:3031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3160:3160:3160) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3160:3160:3160) (3183:3183:3183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3160:3160:3160) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3160:3160:3160) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (3671:3671:3671))
        (PORT d[1] (4679:4679:4679) (4779:4779:4779))
        (PORT d[2] (6336:6336:6336) (6343:6343:6343))
        (PORT d[3] (6902:6902:6902) (6907:6907:6907))
        (PORT d[4] (4278:4278:4278) (4501:4501:4501))
        (PORT d[5] (3686:3686:3686) (3849:3849:3849))
        (PORT d[6] (5104:5104:5104) (5136:5136:5136))
        (PORT d[7] (2185:2185:2185) (2275:2275:2275))
        (PORT d[8] (4421:4421:4421) (4564:4564:4564))
        (PORT d[9] (5380:5380:5380) (5405:5405:5405))
        (PORT d[10] (5534:5534:5534) (5655:5655:5655))
        (PORT d[11] (3671:3671:3671) (3702:3702:3702))
        (PORT d[12] (2899:2899:2899) (3008:3008:3008))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (2907:2907:2907) (2910:2910:2910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2508:2508:2508))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2607:2607:2607) (2577:2577:2577))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (852:852:852) (921:921:921))
        (PORT datad (3719:3719:3719) (3617:3617:3617))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5635:5635:5635) (5783:5783:5783))
        (PORT clk (3786:3786:3786) (3898:3898:3898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4163:4163:4163) (4292:4292:4292))
        (PORT d[1] (3263:3263:3263) (3402:3402:3402))
        (PORT d[2] (4652:4652:4652) (4747:4747:4747))
        (PORT d[3] (3445:3445:3445) (3624:3624:3624))
        (PORT d[4] (4448:4448:4448) (4630:4630:4630))
        (PORT d[5] (5003:5003:5003) (5191:5191:5191))
        (PORT d[6] (4809:4809:4809) (4998:4998:4998))
        (PORT d[7] (2985:2985:2985) (3144:3144:3144))
        (PORT d[8] (3684:3684:3684) (3882:3882:3882))
        (PORT d[9] (5623:5623:5623) (5807:5807:5807))
        (PORT d[10] (5160:5160:5160) (5264:5264:5264))
        (PORT d[11] (4109:4109:4109) (4253:4253:4253))
        (PORT d[12] (5520:5520:5520) (5435:5435:5435))
        (PORT clk (3782:3782:3782) (3894:3894:3894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2822:2822:2822))
        (PORT clk (3782:3782:3782) (3894:3894:3894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3898:3898:3898))
        (PORT d[0] (3448:3448:3448) (3453:3453:3453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3787:3787:3787) (3899:3899:3899))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3787:3787:3787) (3899:3899:3899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3787:3787:3787) (3899:3899:3899))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3787:3787:3787) (3899:3899:3899))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5264:5264:5264) (5462:5462:5462))
        (PORT d[1] (2511:2511:2511) (2706:2706:2706))
        (PORT d[2] (5971:5971:5971) (5999:5999:5999))
        (PORT d[3] (5292:5292:5292) (5375:5375:5375))
        (PORT d[4] (6188:6188:6188) (6283:6283:6283))
        (PORT d[5] (4763:4763:4763) (4832:4832:4832))
        (PORT d[6] (5488:5488:5488) (5703:5703:5703))
        (PORT d[7] (5151:5151:5151) (5306:5306:5306))
        (PORT d[8] (5012:5012:5012) (5046:5046:5046))
        (PORT d[9] (6893:6893:6893) (7017:7017:7017))
        (PORT d[10] (3484:3484:3484) (3549:3549:3549))
        (PORT d[11] (4509:4509:4509) (4565:4565:4565))
        (PORT d[12] (5393:5393:5393) (5441:5441:5441))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2440:2440:2440))
        (PORT d[0] (5666:5666:5666) (5681:5681:5681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5749:5749:5749) (5961:5961:5961))
        (PORT clk (3505:3505:3505) (3629:3629:3629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4726:4726:4726) (4974:4974:4974))
        (PORT d[1] (3989:3989:3989) (4178:4178:4178))
        (PORT d[2] (3861:3861:3861) (3944:3944:3944))
        (PORT d[3] (3967:3967:3967) (4218:4218:4218))
        (PORT d[4] (4731:4731:4731) (4902:4902:4902))
        (PORT d[5] (5683:5683:5683) (5869:5869:5869))
        (PORT d[6] (3600:3600:3600) (3705:3705:3705))
        (PORT d[7] (3348:3348:3348) (3497:3497:3497))
        (PORT d[8] (4012:4012:4012) (4216:4216:4216))
        (PORT d[9] (4594:4594:4594) (4549:4549:4549))
        (PORT d[10] (5499:5499:5499) (5577:5577:5577))
        (PORT d[11] (2316:2316:2316) (2469:2469:2469))
        (PORT d[12] (3408:3408:3408) (3617:3617:3617))
        (PORT clk (3501:3501:3501) (3625:3625:3625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2686:2686:2686))
        (PORT clk (3501:3501:3501) (3625:3625:3625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3505:3505:3505) (3629:3629:3629))
        (PORT d[0] (3296:3296:3296) (3317:3317:3317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3630:3630:3630))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3630:3630:3630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3630:3630:3630))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3630:3630:3630))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (2916:2916:2916))
        (PORT d[1] (3204:3204:3204) (3436:3436:3436))
        (PORT d[2] (2435:2435:2435) (2442:2442:2442))
        (PORT d[3] (2333:2333:2333) (2459:2459:2459))
        (PORT d[4] (5040:5040:5040) (5307:5307:5307))
        (PORT d[5] (3382:3382:3382) (3443:3443:3443))
        (PORT d[6] (1679:1679:1679) (1707:1707:1707))
        (PORT d[7] (5093:5093:5093) (5329:5329:5329))
        (PORT d[8] (4373:4373:4373) (4563:4563:4563))
        (PORT d[9] (4676:4676:4676) (4640:4640:4640))
        (PORT d[10] (5531:5531:5531) (5694:5694:5694))
        (PORT d[11] (5990:5990:5990) (6142:6142:6142))
        (PORT d[12] (3059:3059:3059) (3221:3221:3221))
        (PORT clk (2530:2530:2530) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2523:2523:2523))
        (PORT d[0] (2134:2134:2134) (2027:2027:2027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2520:2520:2520))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4457:4457:4457) (4556:4556:4556))
        (PORT clk (2954:2954:2954) (2990:2990:2990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3732:3732:3732) (3792:3792:3792))
        (PORT d[1] (3464:3464:3464) (3547:3547:3547))
        (PORT d[2] (4990:4990:4990) (5035:5035:5035))
        (PORT d[3] (2715:2715:2715) (2886:2886:2886))
        (PORT d[4] (3467:3467:3467) (3530:3530:3530))
        (PORT d[5] (4116:4116:4116) (4237:4237:4237))
        (PORT d[6] (4254:4254:4254) (4403:4403:4403))
        (PORT d[7] (3785:3785:3785) (4011:4011:4011))
        (PORT d[8] (2487:2487:2487) (2568:2568:2568))
        (PORT d[9] (6247:6247:6247) (6349:6349:6349))
        (PORT d[10] (5473:5473:5473) (5589:5589:5589))
        (PORT d[11] (3195:3195:3195) (3248:3248:3248))
        (PORT d[12] (3314:3314:3314) (3291:3291:3291))
        (PORT clk (2950:2950:2950) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2189:2189:2189))
        (PORT clk (2950:2950:2950) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (2990:2990:2990))
        (PORT d[0] (2803:2803:2803) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (2991:2991:2991))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (2991:2991:2991))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (2991:2991:2991))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (3638:3638:3638))
        (PORT d[1] (2896:2896:2896) (3021:3021:3021))
        (PORT d[2] (1952:1952:1952) (2063:2063:2063))
        (PORT d[3] (3466:3466:3466) (3518:3518:3518))
        (PORT d[4] (4459:4459:4459) (4523:4523:4523))
        (PORT d[5] (3366:3366:3366) (3414:3414:3414))
        (PORT d[6] (4001:4001:4001) (4175:4175:4175))
        (PORT d[7] (4828:4828:4828) (4988:4988:4988))
        (PORT d[8] (2742:2742:2742) (2748:2748:2748))
        (PORT d[9] (6438:6438:6438) (6517:6517:6517))
        (PORT d[10] (4217:4217:4217) (4313:4313:4313))
        (PORT d[11] (2967:2967:2967) (2966:2966:2966))
        (PORT d[12] (4643:4643:4643) (4826:4826:4826))
        (PORT clk (2529:2529:2529) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2520:2520:2520))
        (PORT d[0] (2702:2702:2702) (2699:2699:2699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2517:2517:2517))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1254:1254:1254))
        (PORT clk (2538:2538:2538) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2261:2261:2261))
        (PORT d[1] (2299:2299:2299) (2259:2259:2259))
        (PORT d[2] (5531:5531:5531) (5652:5652:5652))
        (PORT d[3] (4297:4297:4297) (4156:4156:4156))
        (PORT d[4] (1982:1982:1982) (1938:1938:1938))
        (PORT d[5] (2781:2781:2781) (2712:2712:2712))
        (PORT d[6] (2895:2895:2895) (2831:2831:2831))
        (PORT d[7] (2457:2457:2457) (2545:2545:2545))
        (PORT d[8] (2048:2048:2048) (2084:2084:2084))
        (PORT d[9] (5337:5337:5337) (5402:5402:5402))
        (PORT d[10] (3361:3361:3361) (3370:3370:3370))
        (PORT d[11] (2296:2296:2296) (2412:2412:2412))
        (PORT d[12] (2343:2343:2343) (2361:2361:2361))
        (PORT clk (2534:2534:2534) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (1991:1991:1991))
        (PORT clk (2534:2534:2534) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2553:2553:2553))
        (PORT d[0] (2687:2687:2687) (2622:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5006:5006:5006) (5117:5117:5117))
        (PORT d[1] (3228:3228:3228) (3314:3314:3314))
        (PORT d[2] (2285:2285:2285) (2412:2412:2412))
        (PORT d[3] (4371:4371:4371) (4367:4367:4367))
        (PORT d[4] (4618:4618:4618) (4717:4717:4717))
        (PORT d[5] (3789:3789:3789) (3905:3905:3905))
        (PORT d[6] (4345:4345:4345) (4526:4526:4526))
        (PORT d[7] (3637:3637:3637) (3681:3681:3681))
        (PORT d[8] (4331:4331:4331) (4490:4490:4490))
        (PORT d[9] (6433:6433:6433) (6511:6511:6511))
        (PORT d[10] (4160:4160:4160) (4136:4136:4136))
        (PORT d[11] (4759:4759:4759) (4847:4847:4847))
        (PORT d[12] (3843:3843:3843) (3890:3890:3890))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT d[0] (4834:4834:4834) (4701:4701:4701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1181:1181:1181))
        (PORT datab (1881:1881:1881) (1847:1847:1847))
        (PORT datac (2427:2427:2427) (2510:2510:2510))
        (PORT datad (1097:1097:1097) (1134:1134:1134))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2520:2520:2520) (2458:2458:2458))
        (PORT datab (1923:1923:1923) (1847:1847:1847))
        (PORT datac (1063:1063:1063) (1135:1135:1135))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5284:5284:5284) (5446:5446:5446))
        (PORT clk (3787:3787:3787) (3940:3940:3940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4483:4483:4483) (4604:4604:4604))
        (PORT d[1] (3211:3211:3211) (3333:3333:3333))
        (PORT d[2] (4562:4562:4562) (4627:4627:4627))
        (PORT d[3] (3153:3153:3153) (3383:3383:3383))
        (PORT d[4] (4500:4500:4500) (4698:4698:4698))
        (PORT d[5] (4554:4554:4554) (4703:4703:4703))
        (PORT d[6] (3291:3291:3291) (3401:3401:3401))
        (PORT d[7] (3988:3988:3988) (4159:4159:4159))
        (PORT d[8] (3547:3547:3547) (3710:3710:3710))
        (PORT d[9] (5867:5867:5867) (6003:6003:6003))
        (PORT d[10] (5632:5632:5632) (5771:5771:5771))
        (PORT d[11] (2837:2837:2837) (3042:3042:3042))
        (PORT d[12] (4977:4977:4977) (5029:5029:5029))
        (PORT clk (3783:3783:3783) (3936:3936:3936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2419:2419:2419))
        (PORT clk (3783:3783:3783) (3936:3936:3936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3787:3787:3787) (3940:3940:3940))
        (PORT d[0] (3099:3099:3099) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3788:3788:3788) (3941:3941:3941))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3788:3788:3788) (3941:3941:3941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3788:3788:3788) (3941:3941:3941))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3788:3788:3788) (3941:3941:3941))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3603:3603:3603))
        (PORT d[1] (3956:3956:3956) (4220:4220:4220))
        (PORT d[2] (2873:2873:2873) (2930:2930:2930))
        (PORT d[3] (2676:2676:2676) (2799:2799:2799))
        (PORT d[4] (4778:4778:4778) (5092:5092:5092))
        (PORT d[5] (3589:3589:3589) (3700:3700:3700))
        (PORT d[6] (4145:4145:4145) (4377:4377:4377))
        (PORT d[7] (4832:4832:4832) (4845:4845:4845))
        (PORT d[8] (4604:4604:4604) (4852:4852:4852))
        (PORT d[9] (6387:6387:6387) (6432:6432:6432))
        (PORT d[10] (2592:2592:2592) (2615:2615:2615))
        (PORT d[11] (5647:5647:5647) (5830:5830:5830))
        (PORT d[12] (3768:3768:3768) (3957:3957:3957))
        (PORT clk (2500:2500:2500) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2485:2485:2485))
        (PORT d[0] (1954:1954:1954) (1928:1928:1928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4496:4496:4496) (4599:4599:4599))
        (PORT clk (3425:3425:3425) (3505:3505:3505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3626:3626:3626) (3673:3673:3673))
        (PORT d[1] (4119:4119:4119) (4223:4223:4223))
        (PORT d[2] (4299:4299:4299) (4421:4421:4421))
        (PORT d[3] (2676:2676:2676) (2823:2823:2823))
        (PORT d[4] (3180:3180:3180) (3250:3250:3250))
        (PORT d[5] (4424:4424:4424) (4538:4538:4538))
        (PORT d[6] (4338:4338:4338) (4494:4494:4494))
        (PORT d[7] (3379:3379:3379) (3575:3575:3575))
        (PORT d[8] (3266:3266:3266) (3390:3390:3390))
        (PORT d[9] (5523:5523:5523) (5660:5660:5660))
        (PORT d[10] (5251:5251:5251) (5393:5393:5393))
        (PORT d[11] (2975:2975:2975) (3100:3100:3100))
        (PORT d[12] (4467:4467:4467) (4397:4397:4397))
        (PORT clk (3421:3421:3421) (3501:3501:3501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2820:2820:2820))
        (PORT clk (3421:3421:3421) (3501:3501:3501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3425:3425:3425) (3505:3505:3505))
        (PORT d[0] (3443:3443:3443) (3451:3451:3451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3506:3506:3506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3506:3506:3506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3506:3506:3506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3506:3506:3506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4546:4546:4546) (4739:4739:4739))
        (PORT d[1] (2954:2954:2954) (3077:3077:3077))
        (PORT d[2] (1972:1972:1972) (2086:2086:2086))
        (PORT d[3] (4094:4094:4094) (4112:4112:4112))
        (PORT d[4] (5023:5023:5023) (5124:5124:5124))
        (PORT d[5] (2716:2716:2716) (2774:2774:2774))
        (PORT d[6] (4513:4513:4513) (4735:4735:4735))
        (PORT d[7] (4625:4625:4625) (4708:4708:4708))
        (PORT d[8] (3516:3516:3516) (3510:3510:3510))
        (PORT d[9] (6871:6871:6871) (7007:7007:7007))
        (PORT d[10] (3662:3662:3662) (3785:3785:3785))
        (PORT d[11] (3549:3549:3549) (3614:3614:3614))
        (PORT d[12] (3551:3551:3551) (3545:3545:3545))
        (PORT clk (2509:2509:2509) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2494:2494:2494))
        (PORT d[0] (5002:5002:5002) (5042:5042:5042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (853:853:853) (898:898:898))
        (PORT clk (2365:2365:2365) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2577:2577:2577))
        (PORT d[1] (3394:3394:3394) (3468:3468:3468))
        (PORT d[2] (4918:4918:4918) (5048:5048:5048))
        (PORT d[3] (3295:3295:3295) (3182:3182:3182))
        (PORT d[4] (2490:2490:2490) (2427:2427:2427))
        (PORT d[5] (3515:3515:3515) (3441:3441:3441))
        (PORT d[6] (2008:2008:2008) (2046:2046:2046))
        (PORT d[7] (3177:3177:3177) (3292:3292:3292))
        (PORT d[8] (2349:2349:2349) (2401:2401:2401))
        (PORT d[9] (4935:4935:4935) (4999:4999:4999))
        (PORT d[10] (2339:2339:2339) (2352:2352:2352))
        (PORT d[11] (1891:1891:1891) (1965:1965:1965))
        (PORT d[12] (2390:2390:2390) (2421:2421:2421))
        (PORT clk (2361:2361:2361) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2073:2073:2073))
        (PORT clk (2361:2361:2361) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2288:2288:2288))
        (PORT d[0] (2734:2734:2734) (2704:2704:2704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4672:4672:4672) (4785:4785:4785))
        (PORT d[1] (2480:2480:2480) (2573:2573:2573))
        (PORT d[2] (2272:2272:2272) (2396:2396:2396))
        (PORT d[3] (4278:4278:4278) (4238:4238:4238))
        (PORT d[4] (4226:4226:4226) (4320:4320:4320))
        (PORT d[5] (4143:4143:4143) (4255:4255:4255))
        (PORT d[6] (3616:3616:3616) (3783:3783:3783))
        (PORT d[7] (3320:3320:3320) (3361:3361:3361))
        (PORT d[8] (4243:4243:4243) (4388:4388:4388))
        (PORT d[9] (6731:6731:6731) (6795:6795:6795))
        (PORT d[10] (3671:3671:3671) (3631:3631:3631))
        (PORT d[11] (4390:4390:4390) (4478:4478:4478))
        (PORT d[12] (3472:3472:3472) (3517:3517:3517))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (PORT d[0] (4442:4442:4442) (4296:4296:4296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2504:2504:2504))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5270:5270:5270) (5432:5432:5432))
        (PORT clk (3870:3870:3870) (4016:4016:4016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4194:4194:4194) (4326:4326:4326))
        (PORT d[1] (3641:3641:3641) (3765:3765:3765))
        (PORT d[2] (3920:3920:3920) (4015:4015:4015))
        (PORT d[3] (2838:2838:2838) (3039:3039:3039))
        (PORT d[4] (4080:4080:4080) (4266:4266:4266))
        (PORT d[5] (4907:4907:4907) (5066:5066:5066))
        (PORT d[6] (4056:4056:4056) (4242:4242:4242))
        (PORT d[7] (2631:2631:2631) (2786:2786:2786))
        (PORT d[8] (3718:3718:3718) (3916:3916:3916))
        (PORT d[9] (5614:5614:5614) (5792:5792:5792))
        (PORT d[10] (4867:4867:4867) (4968:4968:4968))
        (PORT d[11] (3704:3704:3704) (3848:3848:3848))
        (PORT d[12] (5591:5591:5591) (5745:5745:5745))
        (PORT clk (3866:3866:3866) (4012:4012:4012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3216:3216:3216))
        (PORT clk (3866:3866:3866) (4012:4012:4012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3870:3870:3870) (4016:4016:4016))
        (PORT d[0] (3750:3750:3750) (3847:3847:3847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3871:3871:3871) (4017:4017:4017))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3871:3871:3871) (4017:4017:4017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3871:3871:3871) (4017:4017:4017))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3871:3871:3871) (4017:4017:4017))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5923:5923:5923) (6108:6108:6108))
        (PORT d[1] (3241:3241:3241) (3431:3431:3431))
        (PORT d[2] (6976:6976:6976) (6980:6980:6980))
        (PORT d[3] (5679:5679:5679) (5763:5763:5763))
        (PORT d[4] (6527:6527:6527) (6619:6619:6619))
        (PORT d[5] (5124:5124:5124) (5190:5190:5190))
        (PORT d[6] (6157:6157:6157) (6365:6365:6365))
        (PORT d[7] (3952:3952:3952) (4036:4036:4036))
        (PORT d[8] (5293:5293:5293) (5320:5320:5320))
        (PORT d[9] (7525:7525:7525) (7632:7632:7632))
        (PORT d[10] (4169:4169:4169) (4228:4228:4228))
        (PORT d[11] (5140:5140:5140) (5183:5183:5183))
        (PORT d[12] (6088:6088:6088) (6132:6132:6132))
        (PORT clk (2448:2448:2448) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2433:2433:2433))
        (PORT d[0] (2295:2295:2295) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2430:2430:2430))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3932:3932:3932) (3933:3933:3933))
        (PORT datab (2145:2145:2145) (2091:2091:2091))
        (PORT datac (1065:1065:1065) (1137:1137:1137))
        (PORT datad (1097:1097:1097) (1134:1134:1134))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1177:1177:1177))
        (PORT datab (2286:2286:2286) (2281:2281:2281))
        (PORT datac (2368:2368:2368) (2364:2364:2364))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (846:846:846) (928:928:928))
        (PORT datac (1029:1029:1029) (1090:1090:1090))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4347:4347:4347) (4407:4407:4407))
        (PORT clk (3105:3105:3105) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3544:3544:3544))
        (PORT d[1] (3592:3592:3592) (3730:3730:3730))
        (PORT d[2] (5299:5299:5299) (5434:5434:5434))
        (PORT d[3] (4170:4170:4170) (4085:4085:4085))
        (PORT d[4] (4736:4736:4736) (4946:4946:4946))
        (PORT d[5] (4019:4019:4019) (4079:4079:4079))
        (PORT d[6] (4151:4151:4151) (4212:4212:4212))
        (PORT d[7] (2919:2919:2919) (3054:3054:3054))
        (PORT d[8] (2805:2805:2805) (2913:2913:2913))
        (PORT d[9] (5064:5064:5064) (5131:5131:5131))
        (PORT d[10] (4741:4741:4741) (4794:4794:4794))
        (PORT d[11] (2629:2629:2629) (2759:2759:2759))
        (PORT d[12] (5653:5653:5653) (5689:5689:5689))
        (PORT clk (3101:3101:3101) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2597:2597:2597))
        (PORT clk (3101:3101:3101) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3105:3105:3105) (3110:3110:3110))
        (PORT d[0] (3197:3197:3197) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3111:3111:3111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (3924:3924:3924))
        (PORT d[1] (4706:4706:4706) (4806:4806:4806))
        (PORT d[2] (4747:4747:4747) (4857:4857:4857))
        (PORT d[3] (6911:6911:6911) (6915:6915:6915))
        (PORT d[4] (4286:4286:4286) (4511:4511:4511))
        (PORT d[5] (3666:3666:3666) (3822:3822:3822))
        (PORT d[6] (5105:5105:5105) (5137:5137:5137))
        (PORT d[7] (2161:2161:2161) (2250:2250:2250))
        (PORT d[8] (4704:4704:4704) (4834:4834:4834))
        (PORT d[9] (5722:5722:5722) (5746:5746:5746))
        (PORT d[10] (5535:5535:5535) (5656:5656:5656))
        (PORT d[11] (3622:3622:3622) (3646:3646:3646))
        (PORT d[12] (3253:3253:3253) (3353:3353:3353))
        (PORT clk (2521:2521:2521) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (PORT d[0] (2942:2942:2942) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5604:5604:5604) (5747:5747:5747))
        (PORT clk (3534:3534:3534) (3670:3670:3670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4200:4200:4200) (4330:4330:4330))
        (PORT d[1] (3283:3283:3283) (3413:3413:3413))
        (PORT d[2] (4624:4624:4624) (4716:4716:4716))
        (PORT d[3] (2447:2447:2447) (2616:2616:2616))
        (PORT d[4] (4437:4437:4437) (4603:4603:4603))
        (PORT d[5] (4996:4996:4996) (5183:5183:5183))
        (PORT d[6] (4808:4808:4808) (4997:4997:4997))
        (PORT d[7] (2663:2663:2663) (2826:2826:2826))
        (PORT d[8] (3965:3965:3965) (4145:4145:4145))
        (PORT d[9] (5638:5638:5638) (5824:5824:5824))
        (PORT d[10] (5184:5184:5184) (5291:5291:5291))
        (PORT d[11] (3377:3377:3377) (3533:3533:3533))
        (PORT d[12] (5600:5600:5600) (5762:5762:5762))
        (PORT clk (3530:3530:3530) (3666:3666:3666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2679:2679:2679))
        (PORT clk (3530:3530:3530) (3666:3666:3666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3534:3534:3534) (3670:3670:3670))
        (PORT d[0] (3280:3280:3280) (3310:3310:3310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3535:3535:3535) (3671:3671:3671))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3535:3535:3535) (3671:3671:3671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3535:3535:3535) (3671:3671:3671))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3535:3535:3535) (3671:3671:3671))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5567:5567:5567) (5760:5760:5760))
        (PORT d[1] (2835:2835:2835) (3020:3020:3020))
        (PORT d[2] (6310:6310:6310) (6327:6327:6327))
        (PORT d[3] (4984:4984:4984) (5079:5079:5079))
        (PORT d[4] (6203:6203:6203) (6300:6300:6300))
        (PORT d[5] (4770:4770:4770) (4839:4839:4839))
        (PORT d[6] (5533:5533:5533) (5754:5754:5754))
        (PORT d[7] (5511:5511:5511) (5664:5664:5664))
        (PORT d[8] (5021:5021:5021) (5054:5054:5054))
        (PORT d[9] (7219:7219:7219) (7332:7332:7332))
        (PORT d[10] (3519:3519:3519) (3591:3591:3591))
        (PORT d[11] (4908:4908:4908) (4953:4953:4953))
        (PORT d[12] (5706:5706:5706) (5749:5749:5749))
        (PORT clk (2448:2448:2448) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2433:2433:2433))
        (PORT d[0] (2143:2143:2143) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2430:2430:2430))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4779:4779:4779) (4876:4876:4876))
        (PORT clk (3568:3568:3568) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3449:3449:3449))
        (PORT d[1] (3552:3552:3552) (3690:3690:3690))
        (PORT d[2] (5330:5330:5330) (5512:5512:5512))
        (PORT d[3] (5403:5403:5403) (5274:5274:5274))
        (PORT d[4] (4814:4814:4814) (5067:5067:5067))
        (PORT d[5] (4784:4784:4784) (4874:4874:4874))
        (PORT d[6] (3656:3656:3656) (3702:3702:3702))
        (PORT d[7] (4601:4601:4601) (4585:4585:4585))
        (PORT d[8] (3523:3523:3523) (3617:3617:3617))
        (PORT d[9] (5803:5803:5803) (5898:5898:5898))
        (PORT d[10] (5495:5495:5495) (5605:5605:5605))
        (PORT d[11] (3214:3214:3214) (3331:3331:3331))
        (PORT d[12] (4966:4966:4966) (4992:4992:4992))
        (PORT clk (3564:3564:3564) (3635:3635:3635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2889:2889:2889))
        (PORT clk (3564:3564:3564) (3635:3635:3635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3568:3568:3568) (3639:3639:3639))
        (PORT d[0] (3496:3496:3496) (3520:3520:3520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3640:3640:3640))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3640:3640:3640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3640:3640:3640))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3640:3640:3640))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3928:3928:3928) (4008:4008:4008))
        (PORT d[1] (3189:3189:3189) (3289:3289:3289))
        (PORT d[2] (5153:5153:5153) (5170:5170:5170))
        (PORT d[3] (8037:8037:8037) (8046:8046:8046))
        (PORT d[4] (4239:4239:4239) (4461:4461:4461))
        (PORT d[5] (3618:3618:3618) (3802:3802:3802))
        (PORT d[6] (3441:3441:3441) (3502:3502:3502))
        (PORT d[7] (2875:2875:2875) (2988:2988:2988))
        (PORT d[8] (3612:3612:3612) (3744:3744:3744))
        (PORT d[9] (5339:5339:5339) (5354:5354:5354))
        (PORT d[10] (4114:4114:4114) (4239:4239:4239))
        (PORT d[11] (4074:4074:4074) (4165:4165:4165))
        (PORT d[12] (3841:3841:3841) (4054:4054:4054))
        (PORT clk (2466:2466:2466) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (PORT d[0] (4018:4018:4018) (3901:3901:3901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5306:5306:5306) (5469:5469:5469))
        (PORT clk (3886:3886:3886) (4030:4030:4030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4514:4514:4514) (4635:4635:4635))
        (PORT d[1] (4103:4103:4103) (4179:4179:4179))
        (PORT d[2] (4165:4165:4165) (4235:4235:4235))
        (PORT d[3] (3228:3228:3228) (3479:3479:3479))
        (PORT d[4] (4158:4158:4158) (4361:4361:4361))
        (PORT d[5] (4727:4727:4727) (4841:4841:4841))
        (PORT d[6] (3315:3315:3315) (3427:3427:3427))
        (PORT d[7] (3611:3611:3611) (3780:3780:3780))
        (PORT d[8] (3627:3627:3627) (3798:3798:3798))
        (PORT d[9] (5529:5529:5529) (5670:5670:5670))
        (PORT d[10] (5256:5256:5256) (5394:5394:5394))
        (PORT d[11] (2845:2845:2845) (3052:3052:3052))
        (PORT d[12] (4616:4616:4616) (4674:4674:4674))
        (PORT clk (3882:3882:3882) (4026:4026:4026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2869:2869:2869))
        (PORT clk (3882:3882:3882) (4026:4026:4026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3886:3886:3886) (4030:4030:4030))
        (PORT d[0] (3506:3506:3506) (3521:3521:3521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3887:3887:3887) (4031:4031:4031))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3887:3887:3887) (4031:4031:4031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3887:3887:3887) (4031:4031:4031))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3887:3887:3887) (4031:4031:4031))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3230:3230:3230))
        (PORT d[1] (3622:3622:3622) (3893:3893:3893))
        (PORT d[2] (2850:2850:2850) (2898:2898:2898))
        (PORT d[3] (2335:2335:2335) (2459:2459:2459))
        (PORT d[4] (4751:4751:4751) (5055:5055:5055))
        (PORT d[5] (3233:3233:3233) (3346:3346:3346))
        (PORT d[6] (4122:4122:4122) (4352:4352:4352))
        (PORT d[7] (4600:4600:4600) (4620:4620:4620))
        (PORT d[8] (4555:4555:4555) (4799:4799:4799))
        (PORT d[9] (6037:6037:6037) (6086:6086:6086))
        (PORT d[10] (2951:2951:2951) (2966:2966:2966))
        (PORT d[11] (5594:5594:5594) (5769:5769:5769))
        (PORT d[12] (3501:3501:3501) (3696:3696:3696))
        (PORT clk (2509:2509:2509) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2494:2494:2494))
        (PORT d[0] (2237:2237:2237) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (973:973:973))
        (PORT datab (4066:4066:4066) (3990:3990:3990))
        (PORT datac (1671:1671:1671) (1703:1703:1703))
        (PORT datad (714:714:714) (766:766:766))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (970:970:970))
        (PORT datab (2690:2690:2690) (2818:2818:2818))
        (PORT datac (2157:2157:2157) (2153:2153:2153))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (773:773:773) (806:806:806))
        (PORT datac (937:937:937) (907:907:907))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|g\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1345:1345:1345))
        (PORT datab (323:323:323) (405:405:405))
        (PORT datac (1205:1205:1205) (1274:1274:1274))
        (PORT datad (939:939:939) (922:922:922))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (653:653:653) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|green\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2852:2852:2852) (2891:2891:2891))
        (PORT asdata (1832:1832:1832) (1939:1939:1939))
        (PORT ena (1181:1181:1181) (1163:1163:1163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3258:3258:3258))
        (PORT clk (2814:2814:2814) (2826:2826:2826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2379:2379:2379))
        (PORT d[1] (3097:3097:3097) (3193:3193:3193))
        (PORT d[2] (6380:6380:6380) (6516:6516:6516))
        (PORT d[3] (5253:5253:5253) (5173:5173:5173))
        (PORT d[4] (5474:5474:5474) (5688:5688:5688))
        (PORT d[5] (3578:3578:3578) (3509:3509:3509))
        (PORT d[6] (3267:3267:3267) (3239:3239:3239))
        (PORT d[7] (2129:2129:2129) (2213:2213:2213))
        (PORT d[8] (2426:2426:2426) (2502:2502:2502))
        (PORT d[9] (4660:4660:4660) (4697:4697:4697))
        (PORT d[10] (4462:4462:4462) (4524:4524:4524))
        (PORT d[11] (3288:3288:3288) (3404:3404:3404))
        (PORT d[12] (5331:5331:5331) (5395:5395:5395))
        (PORT clk (2810:2810:2810) (2822:2822:2822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2244:2244:2244))
        (PORT clk (2810:2810:2810) (2822:2822:2822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2826:2826:2826))
        (PORT d[0] (2672:2672:2672) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2827:2827:2827))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2827:2827:2827))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2827:2827:2827))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3684:3684:3684) (3772:3772:3772))
        (PORT d[1] (5750:5750:5750) (5850:5850:5850))
        (PORT d[2] (3710:3710:3710) (3832:3832:3832))
        (PORT d[3] (5852:5852:5852) (5844:5844:5844))
        (PORT d[4] (6063:6063:6063) (6160:6160:6160))
        (PORT d[5] (4710:4710:4710) (4854:4854:4854))
        (PORT d[6] (3294:3294:3294) (3434:3434:3434))
        (PORT d[7] (3473:3473:3473) (3538:3538:3538))
        (PORT d[8] (3875:3875:3875) (3958:3958:3958))
        (PORT d[9] (6460:6460:6460) (6488:6488:6488))
        (PORT d[10] (6991:6991:6991) (7101:7101:7101))
        (PORT d[11] (4337:4337:4337) (4357:4357:4357))
        (PORT d[12] (3209:3209:3209) (3315:3315:3315))
        (PORT clk (2487:2487:2487) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (PORT d[0] (2053:2053:2053) (1961:1961:1961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4979:4979:4979) (5069:5069:5069))
        (PORT clk (3770:3770:3770) (3910:3910:3910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (4212:4212:4212))
        (PORT d[1] (3213:3213:3213) (3332:3332:3332))
        (PORT d[2] (4562:4562:4562) (4628:4628:4628))
        (PORT d[3] (3220:3220:3220) (3472:3472:3472))
        (PORT d[4] (4475:4475:4475) (4672:4672:4672))
        (PORT d[5] (4569:4569:4569) (4720:4720:4720))
        (PORT d[6] (3287:3287:3287) (3408:3408:3408))
        (PORT d[7] (3972:3972:3972) (4140:4140:4140))
        (PORT d[8] (3887:3887:3887) (4051:4051:4051))
        (PORT d[9] (5881:5881:5881) (6018:6018:6018))
        (PORT d[10] (5621:5621:5621) (5761:5761:5761))
        (PORT d[11] (3176:3176:3176) (3377:3377:3377))
        (PORT d[12] (3661:3661:3661) (3856:3856:3856))
        (PORT clk (3766:3766:3766) (3906:3906:3906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2720:2720:2720))
        (PORT clk (3766:3766:3766) (3906:3906:3906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3910:3910:3910))
        (PORT d[0] (3357:3357:3357) (3351:3351:3351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3911:3911:3911))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3911:3911:3911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3911:3911:3911))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3911:3911:3911))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (3594:3594:3594))
        (PORT d[1] (3482:3482:3482) (3640:3640:3640))
        (PORT d[2] (3197:3197:3197) (3243:3243:3243))
        (PORT d[3] (2683:2683:2683) (2806:2806:2806))
        (PORT d[4] (4787:4787:4787) (5105:5105:5105))
        (PORT d[5] (3924:3924:3924) (4030:4030:4030))
        (PORT d[6] (4492:4492:4492) (4724:4724:4724))
        (PORT d[7] (3568:3568:3568) (3563:3563:3563))
        (PORT d[8] (4908:4908:4908) (5146:5146:5146))
        (PORT d[9] (6376:6376:6376) (6422:6422:6422))
        (PORT d[10] (2604:2604:2604) (2626:2626:2626))
        (PORT d[11] (6228:6228:6228) (6398:6398:6398))
        (PORT d[12] (3829:3829:3829) (4018:4018:4018))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (PORT d[0] (3316:3316:3316) (3176:3176:3176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3964:3964:3964) (3986:3986:3986))
        (PORT clk (3301:3301:3301) (3364:3364:3364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6032:6032:6032) (6246:6246:6246))
        (PORT d[1] (2818:2818:2818) (2894:2894:2894))
        (PORT d[2] (2452:2452:2452) (2454:2454:2454))
        (PORT d[3] (2658:2658:2658) (2661:2661:2661))
        (PORT d[4] (4587:4587:4587) (4698:4698:4698))
        (PORT d[5] (3722:3722:3722) (3813:3813:3813))
        (PORT d[6] (3280:3280:3280) (3343:3343:3343))
        (PORT d[7] (2500:2500:2500) (2614:2614:2614))
        (PORT d[8] (3577:3577:3577) (3696:3696:3696))
        (PORT d[9] (2221:2221:2221) (2220:2220:2220))
        (PORT d[10] (4268:4268:4268) (4271:4271:4271))
        (PORT d[11] (3253:3253:3253) (3354:3354:3354))
        (PORT d[12] (3900:3900:3900) (3874:3874:3874))
        (PORT clk (3297:3297:3297) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1084:1084:1084))
        (PORT clk (3297:3297:3297) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3364:3364:3364))
        (PORT d[0] (1785:1785:1785) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3365:3365:3365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1453:1453:1453))
        (PORT d[1] (1154:1154:1154) (1196:1196:1196))
        (PORT d[2] (2913:2913:2913) (2968:2968:2968))
        (PORT d[3] (2049:2049:2049) (2051:2051:2051))
        (PORT d[4] (4081:4081:4081) (4178:4178:4178))
        (PORT d[5] (1707:1707:1707) (1695:1695:1695))
        (PORT d[6] (3562:3562:3562) (3660:3660:3660))
        (PORT d[7] (1692:1692:1692) (1691:1691:1691))
        (PORT d[8] (3915:3915:3915) (3988:3988:3988))
        (PORT d[9] (5349:5349:5349) (5296:5296:5296))
        (PORT d[10] (2806:2806:2806) (2793:2793:2793))
        (PORT d[11] (5026:5026:5026) (4974:4974:4974))
        (PORT d[12] (3446:3446:3446) (3639:3639:3639))
        (PORT clk (2468:2468:2468) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (PORT d[0] (1949:1949:1949) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3916:3916:3916) (3808:3808:3808))
        (PORT clk (2784:2784:2784) (2787:2787:2787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2736:2736:2736))
        (PORT d[1] (4635:4635:4635) (4781:4781:4781))
        (PORT d[2] (6362:6362:6362) (6498:6498:6498))
        (PORT d[3] (5302:5302:5302) (5227:5227:5227))
        (PORT d[4] (5779:5779:5779) (5985:5985:5985))
        (PORT d[5] (3224:3224:3224) (3166:3166:3166))
        (PORT d[6] (3291:3291:3291) (3267:3267:3267))
        (PORT d[7] (2487:2487:2487) (2572:2572:2572))
        (PORT d[8] (2765:2765:2765) (2831:2831:2831))
        (PORT d[9] (4680:4680:4680) (4717:4717:4717))
        (PORT d[10] (4750:4750:4750) (4803:4803:4803))
        (PORT d[11] (3648:3648:3648) (3763:3763:3763))
        (PORT d[12] (5308:5308:5308) (5369:5369:5369))
        (PORT clk (2780:2780:2780) (2783:2783:2783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (1763:1763:1763))
        (PORT clk (2780:2780:2780) (2783:2783:2783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2784:2784:2784) (2787:2787:2787))
        (PORT d[0] (2458:2458:2458) (2422:2422:2422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6082:6082:6082) (6186:6186:6186))
        (PORT d[1] (4268:4268:4268) (4348:4348:4348))
        (PORT d[2] (3355:3355:3355) (3481:3481:3481))
        (PORT d[3] (5462:5462:5462) (5462:5462:5462))
        (PORT d[4] (5716:5716:5716) (5816:5816:5816))
        (PORT d[5] (4854:4854:4854) (4966:4966:4966))
        (PORT d[6] (3318:3318:3318) (3461:3461:3461))
        (PORT d[7] (3814:3814:3814) (3873:3873:3873))
        (PORT d[8] (5396:5396:5396) (5552:5552:5552))
        (PORT d[9] (6779:6779:6779) (6796:6796:6796))
        (PORT d[10] (5225:5225:5225) (5198:5198:5198))
        (PORT d[11] (4311:4311:4311) (4332:4332:4332))
        (PORT d[12] (2550:2550:2550) (2624:2624:2624))
        (PORT clk (2475:2475:2475) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (PORT d[0] (2053:2053:2053) (2044:2044:2044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2463:2463:2463))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1140:1140:1140))
        (PORT datab (1193:1193:1193) (1170:1170:1170))
        (PORT datac (1046:1046:1046) (1090:1090:1090))
        (PORT datad (3135:3135:3135) (3072:3072:3072))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1144:1144:1144))
        (PORT datab (2513:2513:2513) (2483:2483:2483))
        (PORT datac (1709:1709:1709) (1756:1756:1756))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4395:4395:4395) (4469:4469:4469))
        (PORT clk (3144:3144:3144) (3240:3240:3240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6193:6193:6193) (6435:6435:6435))
        (PORT d[1] (4260:4260:4260) (4355:4355:4355))
        (PORT d[2] (3486:3486:3486) (3530:3530:3530))
        (PORT d[3] (3162:3162:3162) (3364:3364:3364))
        (PORT d[4] (4650:4650:4650) (4770:4770:4770))
        (PORT d[5] (4555:4555:4555) (4695:4695:4695))
        (PORT d[6] (3687:3687:3687) (3801:3801:3801))
        (PORT d[7] (2574:2574:2574) (2689:2689:2689))
        (PORT d[8] (5368:5368:5368) (5560:5560:5560))
        (PORT d[9] (4759:4759:4759) (4859:4859:4859))
        (PORT d[10] (4771:4771:4771) (4833:4833:4833))
        (PORT d[11] (3824:3824:3824) (3980:3980:3980))
        (PORT d[12] (5072:5072:5072) (5155:5155:5155))
        (PORT clk (3140:3140:3140) (3236:3236:3236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1800:1800:1800))
        (PORT clk (3140:3140:3140) (3236:3236:3236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3144:3144:3144) (3240:3240:3240))
        (PORT d[0] (2518:2518:2518) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3145:3145:3145) (3241:3241:3241))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3145:3145:3145) (3241:3241:3241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3145:3145:3145) (3241:3241:3241))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3145:3145:3145) (3241:3241:3241))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (4005:4005:4005))
        (PORT d[1] (2404:2404:2404) (2579:2579:2579))
        (PORT d[2] (1678:1678:1678) (1700:1700:1700))
        (PORT d[3] (4922:4922:4922) (4971:4971:4971))
        (PORT d[4] (5544:5544:5544) (5603:5603:5603))
        (PORT d[5] (1161:1161:1161) (1197:1197:1197))
        (PORT d[6] (1135:1135:1135) (1168:1168:1168))
        (PORT d[7] (1136:1136:1136) (1177:1177:1177))
        (PORT d[8] (3693:3693:3693) (3691:3691:3691))
        (PORT d[9] (2470:2470:2470) (2500:2500:2500))
        (PORT d[10] (1754:1754:1754) (1783:1783:1783))
        (PORT d[11] (4110:4110:4110) (4110:4110:4110))
        (PORT d[12] (1425:1425:1425) (1459:1459:1459))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (1213:1213:1213) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5103:5103:5103) (5217:5217:5217))
        (PORT clk (3408:3408:3408) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3782:3782:3782) (3874:3874:3874))
        (PORT d[1] (3853:3853:3853) (3991:3991:3991))
        (PORT d[2] (4711:4711:4711) (4875:4875:4875))
        (PORT d[3] (2979:2979:2979) (3160:3160:3160))
        (PORT d[4] (3297:3297:3297) (3406:3406:3406))
        (PORT d[5] (4552:4552:4552) (4726:4726:4726))
        (PORT d[6] (4804:4804:4804) (5010:5010:5010))
        (PORT d[7] (3389:3389:3389) (3615:3615:3615))
        (PORT d[8] (2933:2933:2933) (3061:3061:3061))
        (PORT d[9] (5587:5587:5587) (5767:5767:5767))
        (PORT d[10] (6167:6167:6167) (6260:6260:6260))
        (PORT d[11] (2937:2937:2937) (3068:3068:3068))
        (PORT d[12] (4860:4860:4860) (4783:4783:4783))
        (PORT clk (3404:3404:3404) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2786:2786:2786))
        (PORT clk (3404:3404:3404) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3498:3498:3498))
        (PORT d[0] (3352:3352:3352) (3417:3417:3417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3499:3499:3499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4272:4272:4272) (4480:4480:4480))
        (PORT d[1] (2988:2988:2988) (3174:3174:3174))
        (PORT d[2] (4957:4957:4957) (4996:4996:4996))
        (PORT d[3] (3803:3803:3803) (3872:3872:3872))
        (PORT d[4] (5089:5089:5089) (5188:5188:5188))
        (PORT d[5] (3469:3469:3469) (3569:3569:3569))
        (PORT d[6] (4767:4767:4767) (4976:4976:4976))
        (PORT d[7] (4440:4440:4440) (4596:4596:4596))
        (PORT d[8] (4466:4466:4466) (4469:4469:4469))
        (PORT d[9] (6250:6250:6250) (6385:6385:6385))
        (PORT d[10] (3619:3619:3619) (3697:3697:3697))
        (PORT d[11] (3416:3416:3416) (3462:3462:3462))
        (PORT d[12] (4645:4645:4645) (4685:4685:4685))
        (PORT clk (2494:2494:2494) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (PORT d[0] (3630:3630:3630) (3583:3583:3583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5110:5110:5110) (5232:5232:5232))
        (PORT clk (3664:3664:3664) (3753:3753:3753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3789:3789:3789) (3881:3881:3881))
        (PORT d[1] (3602:3602:3602) (3749:3749:3749))
        (PORT d[2] (4715:4715:4715) (4878:4878:4878))
        (PORT d[3] (3339:3339:3339) (3512:3512:3512))
        (PORT d[4] (3629:3629:3629) (3753:3753:3753))
        (PORT d[5] (4622:4622:4622) (4805:4805:4805))
        (PORT d[6] (4914:4914:4914) (5128:5128:5128))
        (PORT d[7] (3396:3396:3396) (3558:3558:3558))
        (PORT d[8] (2921:2921:2921) (3049:3049:3049))
        (PORT d[9] (5652:5652:5652) (5843:5843:5843))
        (PORT d[10] (5863:5863:5863) (5963:5963:5963))
        (PORT d[11] (3268:3268:3268) (3391:3391:3391))
        (PORT d[12] (4813:4813:4813) (4744:4744:4744))
        (PORT clk (3660:3660:3660) (3749:3749:3749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (2930:2930:2930))
        (PORT clk (3660:3660:3660) (3749:3749:3749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3664:3664:3664) (3753:3753:3753))
        (PORT d[0] (3535:3535:3535) (3561:3561:3561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3754:3754:3754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4269:4269:4269) (4479:4479:4479))
        (PORT d[1] (3089:3089:3089) (3289:3289:3289))
        (PORT d[2] (5328:5328:5328) (5368:5368:5368))
        (PORT d[3] (3869:3869:3869) (3965:3965:3965))
        (PORT d[4] (5098:5098:5098) (5198:5198:5198))
        (PORT d[5] (3509:3509:3509) (3613:3613:3613))
        (PORT d[6] (4476:4476:4476) (4703:4703:4703))
        (PORT d[7] (4445:4445:4445) (4604:4604:4604))
        (PORT d[8] (4134:4134:4134) (4147:4147:4147))
        (PORT d[9] (6231:6231:6231) (6381:6381:6381))
        (PORT d[10] (3276:3276:3276) (3360:3360:3360))
        (PORT d[11] (3767:3767:3767) (3823:3823:3823))
        (PORT d[12] (4628:4628:4628) (4668:4668:4668))
        (PORT clk (2490:2490:2490) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (PORT d[0] (3638:3638:3638) (3592:3592:3592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2473:2473:2473))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4719:4719:4719) (4790:4790:4790))
        (PORT clk (3564:3564:3564) (3696:3696:3696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4078:4078:4078) (4161:4161:4161))
        (PORT d[1] (4741:4741:4741) (4854:4854:4854))
        (PORT d[2] (4134:4134:4134) (4171:4171:4171))
        (PORT d[3] (2824:2824:2824) (3037:3037:3037))
        (PORT d[4] (4324:4324:4324) (4451:4451:4451))
        (PORT d[5] (4573:4573:4573) (4725:4725:4725))
        (PORT d[6] (4088:4088:4088) (4203:4203:4203))
        (PORT d[7] (2887:2887:2887) (3040:3040:3040))
        (PORT d[8] (3301:3301:3301) (3463:3463:3463))
        (PORT d[9] (5116:5116:5116) (5214:5214:5214))
        (PORT d[10] (4821:4821:4821) (4935:4935:4935))
        (PORT d[11] (4011:4011:4011) (4126:4126:4126))
        (PORT d[12] (6025:6025:6025) (6067:6067:6067))
        (PORT clk (3560:3560:3560) (3692:3692:3692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2475:2475:2475))
        (PORT clk (3560:3560:3560) (3692:3692:3692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3564:3564:3564) (3696:3696:3696))
        (PORT d[0] (3123:3123:3123) (3106:3106:3106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3697:3697:3697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4325:4325:4325) (4368:4368:4368))
        (PORT d[1] (3099:3099:3099) (3242:3242:3242))
        (PORT d[2] (3201:3201:3201) (3283:3283:3283))
        (PORT d[3] (2406:2406:2406) (2565:2565:2565))
        (PORT d[4] (6153:6153:6153) (6237:6237:6237))
        (PORT d[5] (3436:3436:3436) (3494:3494:3494))
        (PORT d[6] (5593:5593:5593) (5810:5810:5810))
        (PORT d[7] (2519:2519:2519) (2529:2529:2529))
        (PORT d[8] (4160:4160:4160) (4140:4140:4140))
        (PORT d[9] (7469:7469:7469) (7508:7508:7508))
        (PORT d[10] (4404:4404:4404) (4530:4530:4530))
        (PORT d[11] (5481:5481:5481) (5508:5508:5508))
        (PORT d[12] (3581:3581:3581) (3587:3587:3587))
        (PORT clk (2450:2450:2450) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2435:2435:2435))
        (PORT d[0] (2591:2591:2591) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3351:3351:3351) (3391:3391:3391))
        (PORT datab (1825:1825:1825) (1732:1732:1732))
        (PORT datac (1081:1081:1081) (1160:1160:1160))
        (PORT datad (1084:1084:1084) (1154:1154:1154))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (954:954:954))
        (PORT datab (1130:1130:1130) (1204:1204:1204))
        (PORT datac (3592:3592:3592) (3708:3708:3708))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4969:4969:4969) (5024:5024:5024))
        (PORT clk (2916:2916:2916) (2960:2960:2960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3723:3723:3723) (3782:3782:3782))
        (PORT d[1] (3478:3478:3478) (3563:3563:3563))
        (PORT d[2] (4979:4979:4979) (5024:5024:5024))
        (PORT d[3] (3029:3029:3029) (3204:3204:3204))
        (PORT d[4] (2796:2796:2796) (2858:2858:2858))
        (PORT d[5] (4455:4455:4455) (4571:4571:4571))
        (PORT d[6] (4247:4247:4247) (4394:4394:4394))
        (PORT d[7] (2584:2584:2584) (2723:2723:2723))
        (PORT d[8] (2472:2472:2472) (2551:2551:2551))
        (PORT d[9] (6217:6217:6217) (6314:6314:6314))
        (PORT d[10] (5427:5427:5427) (5538:5538:5538))
        (PORT d[11] (2570:2570:2570) (2663:2663:2663))
        (PORT d[12] (3299:3299:3299) (3273:3273:3273))
        (PORT clk (2912:2912:2912) (2956:2956:2956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2181:2181:2181))
        (PORT clk (2912:2912:2912) (2956:2956:2956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2916:2916:2916) (2960:2960:2960))
        (PORT d[0] (2824:2824:2824) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2917:2917:2917) (2961:2961:2961))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2917:2917:2917) (2961:2961:2961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2917:2917:2917) (2961:2961:2961))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2917:2917:2917) (2961:2961:2961))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3641:3641:3641))
        (PORT d[1] (2888:2888:2888) (3012:3012:3012))
        (PORT d[2] (3106:3106:3106) (3119:3119:3119))
        (PORT d[3] (3457:3457:3457) (3507:3507:3507))
        (PORT d[4] (4098:4098:4098) (4173:4173:4173))
        (PORT d[5] (2960:2960:2960) (3010:3010:3010))
        (PORT d[6] (3975:3975:3975) (4153:4153:4153))
        (PORT d[7] (2560:2560:2560) (2598:2598:2598))
        (PORT d[8] (2783:2783:2783) (2791:2791:2791))
        (PORT d[9] (6137:6137:6137) (6226:6226:6226))
        (PORT d[10] (4187:4187:4187) (4216:4216:4216))
        (PORT d[11] (2656:2656:2656) (2654:2654:2654))
        (PORT d[12] (4680:4680:4680) (4866:4866:4866))
        (PORT clk (2530:2530:2530) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2523:2523:2523))
        (PORT d[0] (2548:2548:2548) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2520:2520:2520))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4962:4962:4962) (5022:5022:5022))
        (PORT clk (3511:3511:3511) (3631:3631:3631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4071:4071:4071) (4155:4155:4155))
        (PORT d[1] (2840:2840:2840) (2935:2935:2935))
        (PORT d[2] (4186:4186:4186) (4229:4229:4229))
        (PORT d[3] (3154:3154:3154) (3353:3353:3353))
        (PORT d[4] (4688:4688:4688) (4813:4813:4813))
        (PORT d[5] (4885:4885:4885) (5025:5025:5025))
        (PORT d[6] (4758:4758:4758) (4862:4862:4862))
        (PORT d[7] (3271:3271:3271) (3418:3418:3418))
        (PORT d[8] (3980:3980:3980) (4120:4120:4120))
        (PORT d[9] (5395:5395:5395) (5486:5486:5486))
        (PORT d[10] (4906:4906:4906) (5017:5017:5017))
        (PORT d[11] (4045:4045:4045) (4166:4166:4166))
        (PORT d[12] (6401:6401:6401) (6437:6437:6437))
        (PORT clk (3507:3507:3507) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2754:2754:2754))
        (PORT clk (3507:3507:3507) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3631:3631:3631))
        (PORT d[0] (3316:3316:3316) (3385:3385:3385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3632:3632:3632))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3632:3632:3632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3632:3632:3632))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3632:3632:3632))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5242:5242:5242) (5424:5424:5424))
        (PORT d[1] (2757:2757:2757) (2918:2918:2918))
        (PORT d[2] (3166:3166:3166) (3245:3245:3245))
        (PORT d[3] (4794:4794:4794) (4823:4823:4823))
        (PORT d[4] (6155:6155:6155) (6237:6237:6237))
        (PORT d[5] (3102:3102:3102) (3165:3165:3165))
        (PORT d[6] (5602:5602:5602) (5816:5816:5816))
        (PORT d[7] (3890:3890:3890) (3891:3891:3891))
        (PORT d[8] (3822:3822:3822) (3807:3807:3807))
        (PORT d[9] (8032:8032:8032) (8161:8161:8161))
        (PORT d[10] (4383:4383:4383) (4507:4507:4507))
        (PORT d[11] (4869:4869:4869) (4900:4900:4900))
        (PORT d[12] (3221:3221:3221) (3227:3227:3227))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT d[0] (2015:2015:2015) (2033:2033:2033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4670:4670:4670) (4739:4739:4739))
        (PORT clk (3447:3447:3447) (3559:3559:3559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (4039:4039:4039))
        (PORT d[1] (4403:4403:4403) (4501:4501:4501))
        (PORT d[2] (4245:4245:4245) (4359:4359:4359))
        (PORT d[3] (2051:2051:2051) (2186:2186:2186))
        (PORT d[4] (3267:3267:3267) (3340:3340:3340))
        (PORT d[5] (5034:5034:5034) (5139:5139:5139))
        (PORT d[6] (4332:4332:4332) (4486:4486:4486))
        (PORT d[7] (3400:3400:3400) (3595:3595:3595))
        (PORT d[8] (3574:3574:3574) (3688:3688:3688))
        (PORT d[9] (6162:6162:6162) (6252:6252:6252))
        (PORT d[10] (5621:5621:5621) (5762:5762:5762))
        (PORT d[11] (2998:2998:2998) (3125:3125:3125))
        (PORT d[12] (4459:4459:4459) (4388:4388:4388))
        (PORT clk (3443:3443:3443) (3555:3555:3555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3246:3246:3246))
        (PORT clk (3443:3443:3443) (3555:3555:3555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3447:3447:3447) (3559:3559:3559))
        (PORT d[0] (3879:3879:3879) (3877:3877:3877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3448:3448:3448) (3560:3560:3560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3448:3448:3448) (3560:3560:3560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3448:3448:3448) (3560:3560:3560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3448:3448:3448) (3560:3560:3560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4634:4634:4634) (4843:4843:4843))
        (PORT d[1] (3336:3336:3336) (3455:3455:3455))
        (PORT d[2] (4655:4655:4655) (4646:4646:4646))
        (PORT d[3] (4107:4107:4107) (4142:4142:4142))
        (PORT d[4] (5145:5145:5145) (5251:5251:5251))
        (PORT d[5] (2383:2383:2383) (2456:2456:2456))
        (PORT d[6] (4878:4878:4878) (5093:5093:5093))
        (PORT d[7] (3235:3235:3235) (3248:3248:3248))
        (PORT d[8] (3516:3516:3516) (3512:3512:3512))
        (PORT d[9] (7264:7264:7264) (7401:7401:7401))
        (PORT d[10] (4280:4280:4280) (4314:4314:4314))
        (PORT d[11] (4134:4134:4134) (4170:4170:4170))
        (PORT d[12] (3199:3199:3199) (3202:3202:3202))
        (PORT clk (2500:2500:2500) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2485:2485:2485))
        (PORT d[0] (2955:2955:2955) (2857:2857:2857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4645:4645:4645) (4711:4711:4711))
        (PORT clk (3171:3171:3171) (3267:3267:3267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6207:6207:6207) (6451:6451:6451))
        (PORT d[1] (4274:4274:4274) (4370:4370:4370))
        (PORT d[2] (3494:3494:3494) (3538:3538:3538))
        (PORT d[3] (3149:3149:3149) (3363:3363:3363))
        (PORT d[4] (3486:3486:3486) (3581:3581:3581))
        (PORT d[5] (4563:4563:4563) (4704:4704:4704))
        (PORT d[6] (3995:3995:3995) (4098:4098:4098))
        (PORT d[7] (2205:2205:2205) (2322:2322:2322))
        (PORT d[8] (5368:5368:5368) (5561:5561:5561))
        (PORT d[9] (5122:5122:5122) (5217:5217:5217))
        (PORT d[10] (4749:4749:4749) (4808:4808:4808))
        (PORT d[11] (3794:3794:3794) (3946:3946:3946))
        (PORT d[12] (4383:4383:4383) (4356:4356:4356))
        (PORT clk (3167:3167:3167) (3263:3263:3263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2122:2122:2122))
        (PORT clk (3167:3167:3167) (3263:3263:3263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3171:3171:3171) (3267:3267:3267))
        (PORT d[0] (2769:2769:2769) (2754:2754:2754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3268:3268:3268))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3268:3268:3268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3268:3268:3268))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3268:3268:3268))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3946:3946:3946) (4004:4004:4004))
        (PORT d[1] (2744:2744:2744) (2894:2894:2894))
        (PORT d[2] (1681:1681:1681) (1697:1697:1697))
        (PORT d[3] (4570:4570:4570) (4625:4625:4625))
        (PORT d[4] (5448:5448:5448) (5498:5498:5498))
        (PORT d[5] (2806:2806:2806) (2869:2869:2869))
        (PORT d[6] (1167:1167:1167) (1204:1204:1204))
        (PORT d[7] (1474:1474:1474) (1513:1513:1513))
        (PORT d[8] (3374:3374:3374) (3382:3382:3382))
        (PORT d[9] (2471:2471:2471) (2500:2500:2500))
        (PORT d[10] (1720:1720:1720) (1749:1749:1749))
        (PORT d[11] (4140:4140:4140) (4145:4145:4145))
        (PORT d[12] (1457:1457:1457) (1496:1496:1496))
        (PORT clk (2462:2462:2462) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (PORT d[0] (2115:2115:2115) (2173:2173:2173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2748:2748:2748) (2743:2743:2743))
        (PORT datab (1131:1131:1131) (1196:1196:1196))
        (PORT datac (1084:1084:1084) (1164:1164:1164))
        (PORT datad (967:967:967) (933:933:933))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2230:2230:2230) (2184:2184:2184))
        (PORT datab (2224:2224:2224) (2272:2272:2272))
        (PORT datac (1083:1083:1083) (1163:1163:1163))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1479:1479:1479) (1514:1514:1514))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1038:1038:1038) (1096:1096:1096))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4954:4954:4954) (5013:5013:5013))
        (PORT clk (3071:3071:3071) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4413:4413:4413) (4470:4470:4470))
        (PORT d[1] (2804:2804:2804) (2891:2891:2891))
        (PORT d[2] (3894:3894:3894) (3925:3925:3925))
        (PORT d[3] (3499:3499:3499) (3710:3710:3710))
        (PORT d[4] (3846:3846:3846) (3938:3938:3938))
        (PORT d[5] (4931:4931:4931) (5071:5071:5071))
        (PORT d[6] (3608:3608:3608) (3743:3743:3743))
        (PORT d[7] (2570:2570:2570) (2684:2684:2684))
        (PORT d[8] (3174:3174:3174) (3277:3277:3277))
        (PORT d[9] (5472:5472:5472) (5570:5570:5570))
        (PORT d[10] (4833:4833:4833) (4900:4900:4900))
        (PORT d[11] (4150:4150:4150) (4301:4301:4301))
        (PORT d[12] (4031:4031:4031) (4010:4010:4010))
        (PORT clk (3067:3067:3067) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2500:2500:2500))
        (PORT clk (3067:3067:3067) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3149:3149:3149))
        (PORT d[0] (2868:2868:2868) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3150:3150:3150))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3150:3150:3150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3150:3150:3150))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3150:3150:3150))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4343:4343:4343) (4332:4332:4332))
        (PORT d[1] (2398:2398:2398) (2556:2556:2556))
        (PORT d[2] (2023:2023:2023) (2038:2038:2038))
        (PORT d[3] (4219:4219:4219) (4272:4272:4272))
        (PORT d[4] (5101:5101:5101) (5153:5153:5153))
        (PORT d[5] (2429:2429:2429) (2497:2497:2497))
        (PORT d[6] (1512:1512:1512) (1542:1542:1542))
        (PORT d[7] (1843:1843:1843) (1885:1885:1885))
        (PORT d[8] (3041:3041:3041) (3053:3053:3053))
        (PORT d[9] (2829:2829:2829) (2858:2858:2858))
        (PORT d[10] (4932:4932:4932) (5022:5022:5022))
        (PORT d[11] (3783:3783:3783) (3787:3787:3787))
        (PORT d[12] (1821:1821:1821) (1861:1861:1861))
        (PORT clk (2491:2491:2491) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2481:2481:2481))
        (PORT d[0] (1848:1848:1848) (1767:1767:1767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2318:2318:2318))
        (PORT clk (2460:2460:2460) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2237:2237:2237))
        (PORT d[1] (2291:2291:2291) (2250:2250:2250))
        (PORT d[2] (5309:5309:5309) (5481:5481:5481))
        (PORT d[3] (4011:4011:4011) (3895:3895:3895))
        (PORT d[4] (1997:1997:1997) (1956:1956:1956))
        (PORT d[5] (2805:2805:2805) (2739:2739:2739))
        (PORT d[6] (2586:2586:2586) (2533:2533:2533))
        (PORT d[7] (2164:2164:2164) (2262:2262:2262))
        (PORT d[8] (1999:1999:1999) (2032:2032:2032))
        (PORT d[9] (4670:4670:4670) (4710:4710:4710))
        (PORT d[10] (3075:3075:3075) (3084:3084:3084))
        (PORT d[11] (2308:2308:2308) (2424:2424:2424))
        (PORT d[12] (2046:2046:2046) (2083:2083:2083))
        (PORT clk (2456:2456:2456) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2756:2756:2756))
        (PORT clk (2456:2456:2456) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (PORT d[0] (3404:3404:3404) (3387:3387:3387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5374:5374:5374) (5483:5483:5483))
        (PORT d[1] (3227:3227:3227) (3316:3316:3316))
        (PORT d[2] (2646:2646:2646) (2774:2774:2774))
        (PORT d[3] (4707:4707:4707) (4703:4703:4703))
        (PORT d[4] (4947:4947:4947) (5042:5042:5042))
        (PORT d[5] (4135:4135:4135) (4249:4249:4249))
        (PORT d[6] (4421:4421:4421) (4597:4597:4597))
        (PORT d[7] (3692:3692:3692) (3745:3745:3745))
        (PORT d[8] (4724:4724:4724) (4887:4887:4887))
        (PORT d[9] (6792:6792:6792) (6865:6865:6865))
        (PORT d[10] (4130:4130:4130) (4111:4111:4111))
        (PORT d[11] (4780:4780:4780) (4872:4872:4872))
        (PORT d[12] (4175:4175:4175) (4216:4216:4216))
        (PORT clk (2487:2487:2487) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (PORT d[0] (5092:5092:5092) (5153:5153:5153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (2905:2905:2905))
        (PORT clk (2580:2580:2580) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (1938:1938:1938))
        (PORT d[1] (2251:2251:2251) (2206:2206:2206))
        (PORT d[2] (5309:5309:5309) (5480:5480:5480))
        (PORT d[3] (4366:4366:4366) (4243:4243:4243))
        (PORT d[4] (1984:1984:1984) (1944:1944:1944))
        (PORT d[5] (1830:1830:1830) (1797:1797:1797))
        (PORT d[6] (2548:2548:2548) (2490:2490:2490))
        (PORT d[7] (2163:2163:2163) (2261:2261:2261))
        (PORT d[8] (1984:1984:1984) (2013:2013:2013))
        (PORT d[9] (4317:4317:4317) (4363:4363:4363))
        (PORT d[10] (3425:3425:3425) (3433:3433:3433))
        (PORT d[11] (2297:2297:2297) (2414:2414:2414))
        (PORT d[12] (2049:2049:2049) (2091:2091:2091))
        (PORT clk (2576:2576:2576) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1761:1761:1761))
        (PORT clk (2576:2576:2576) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2612:2612:2612))
        (PORT d[0] (2390:2390:2390) (2363:2363:2363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2581:2581:2581) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2581:2581:2581) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2581:2581:2581) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2581:2581:2581) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5356:5356:5356) (5465:5465:5465))
        (PORT d[1] (3226:3226:3226) (3314:3314:3314))
        (PORT d[2] (2655:2655:2655) (2783:2783:2783))
        (PORT d[3] (4716:4716:4716) (4713:4713:4713))
        (PORT d[4] (4982:4982:4982) (5080:5080:5080))
        (PORT d[5] (4434:4434:4434) (4553:4553:4553))
        (PORT d[6] (4465:4465:4465) (4646:4646:4646))
        (PORT d[7] (3692:3692:3692) (3746:3746:3746))
        (PORT d[8] (4719:4719:4719) (4879:4879:4879))
        (PORT d[9] (6836:6836:6836) (6912:6912:6912))
        (PORT d[10] (4499:4499:4499) (4473:4473:4473))
        (PORT d[11] (5098:5098:5098) (5182:5182:5182))
        (PORT d[12] (2792:2792:2792) (2842:2842:2842))
        (PORT clk (2482:2482:2482) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (PORT d[0] (5106:5106:5106) (5167:5167:5167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2470:2470:2470))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2592:2592:2592) (2629:2629:2629))
        (PORT datab (1625:1625:1625) (1621:1621:1621))
        (PORT datac (842:842:842) (907:907:907))
        (PORT datad (2522:2522:2522) (2503:2503:2503))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3810:3810:3810))
        (PORT clk (2793:2793:2793) (2777:2777:2777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2714:2714:2714))
        (PORT d[1] (3110:3110:3110) (3206:3206:3206))
        (PORT d[2] (4994:4994:4994) (5169:5169:5169))
        (PORT d[3] (5563:5563:5563) (5477:5477:5477))
        (PORT d[4] (5821:5821:5821) (6019:6019:6019))
        (PORT d[5] (3217:3217:3217) (3158:3158:3158))
        (PORT d[6] (3318:3318:3318) (3295:3295:3295))
        (PORT d[7] (2480:2480:2480) (2567:2567:2567))
        (PORT d[8] (2803:2803:2803) (2874:2874:2874))
        (PORT d[9] (4307:4307:4307) (4352:4352:4352))
        (PORT d[10] (4765:4765:4765) (4821:4821:4821))
        (PORT d[11] (2340:2340:2340) (2460:2460:2460))
        (PORT d[12] (2364:2364:2364) (2440:2440:2440))
        (PORT clk (2789:2789:2789) (2773:2773:2773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1644:1644:1644))
        (PORT clk (2789:2789:2789) (2773:2773:2773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2777:2777:2777))
        (PORT d[0] (2328:2328:2328) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2778:2778:2778))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2778:2778:2778))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2778:2778:2778))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6082:6082:6082) (6186:6186:6186))
        (PORT d[1] (3932:3932:3932) (4018:4018:4018))
        (PORT d[2] (3355:3355:3355) (3480:3480:3480))
        (PORT d[3] (5474:5474:5474) (5460:5460:5460))
        (PORT d[4] (5715:5715:5715) (5815:5815:5815))
        (PORT d[5] (4848:4848:4848) (4960:4960:4960))
        (PORT d[6] (3274:3274:3274) (3413:3413:3413))
        (PORT d[7] (3814:3814:3814) (3873:3873:3873))
        (PORT d[8] (5416:5416:5416) (5575:5575:5575))
        (PORT d[9] (6767:6767:6767) (6787:6787:6787))
        (PORT d[10] (5193:5193:5193) (5164:5164:5164))
        (PORT d[11] (4665:4665:4665) (4679:4679:4679))
        (PORT d[12] (2583:2583:2583) (2659:2659:2659))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (2712:2712:2712) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1644:1644:1644))
        (PORT datab (846:846:846) (928:928:928))
        (PORT datac (575:575:575) (567:567:567))
        (PORT datad (1890:1890:1890) (1886:1886:1886))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (1031:1031:1031) (1093:1093:1093))
        (PORT datac (359:359:359) (368:368:368))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|g\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1323:1323:1323))
        (PORT datab (1030:1030:1030) (1015:1015:1015))
        (PORT datac (1210:1210:1210) (1296:1296:1296))
        (PORT datad (289:289:289) (358:358:358))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|blue\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1360:1360:1360) (1302:1302:1302))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|blue\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2852:2852:2852) (2891:2891:2891))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1181:1181:1181) (1163:1163:1163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4453:4453:4453) (4383:4383:4383))
        (PORT clk (3512:3512:3512) (3632:3632:3632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3804:3804:3804))
        (PORT d[1] (4722:4722:4722) (4833:4833:4833))
        (PORT d[2] (4158:4158:4158) (4198:4198:4198))
        (PORT d[3] (2816:2816:2816) (3029:3029:3029))
        (PORT d[4] (4708:4708:4708) (4835:4835:4835))
        (PORT d[5] (4577:4577:4577) (4726:4726:4726))
        (PORT d[6] (4418:4418:4418) (4528:4528:4528))
        (PORT d[7] (3233:3233:3233) (3374:3374:3374))
        (PORT d[8] (4011:4011:4011) (4152:4152:4152))
        (PORT d[9] (5425:5425:5425) (5521:5521:5521))
        (PORT d[10] (4868:4868:4868) (4973:4973:4973))
        (PORT d[11] (3705:3705:3705) (3829:3829:3829))
        (PORT d[12] (6420:6420:6420) (6457:6457:6457))
        (PORT clk (3508:3508:3508) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2695:2695:2695))
        (PORT clk (3508:3508:3508) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3632:3632:3632))
        (PORT d[0] (3293:3293:3293) (3326:3326:3326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3513:3513:3513) (3633:3633:3633))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3513:3513:3513) (3633:3633:3633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3513:3513:3513) (3633:3633:3633))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3513:3513:3513) (3633:3633:3633))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5323:5323:5323) (5522:5522:5522))
        (PORT d[1] (2432:2432:2432) (2598:2598:2598))
        (PORT d[2] (5332:5332:5332) (5316:5316:5316))
        (PORT d[3] (4801:4801:4801) (4831:4831:4831))
        (PORT d[4] (6197:6197:6197) (6284:6284:6284))
        (PORT d[5] (3103:3103:3103) (3166:3166:3166))
        (PORT d[6] (5609:5609:5609) (5823:5823:5823))
        (PORT d[7] (3898:3898:3898) (3899:3899:3899))
        (PORT d[8] (4185:4185:4185) (4166:4166:4166))
        (PORT d[9] (8032:8032:8032) (8162:8162:8162))
        (PORT d[10] (4365:4365:4365) (4487:4487:4487))
        (PORT d[11] (4850:4850:4850) (4885:4885:4885))
        (PORT d[12] (3222:3222:3222) (3228:3228:3228))
        (PORT clk (2464:2464:2464) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2450:2450:2450))
        (PORT d[0] (1708:1708:1708) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (2981:2981:2981))
        (PORT clk (3297:3297:3297) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6040:6040:6040) (6255:6255:6255))
        (PORT d[1] (3200:3200:3200) (3272:3272:3272))
        (PORT d[2] (3464:3464:3464) (3440:3440:3440))
        (PORT d[3] (3002:3002:3002) (3006:3006:3006))
        (PORT d[4] (4579:4579:4579) (4691:4691:4691))
        (PORT d[5] (3768:3768:3768) (3866:3866:3866))
        (PORT d[6] (3602:3602:3602) (3660:3660:3660))
        (PORT d[7] (2157:2157:2157) (2265:2265:2265))
        (PORT d[8] (3558:3558:3558) (3675:3675:3675))
        (PORT d[9] (2572:2572:2572) (2581:2581:2581))
        (PORT d[10] (2372:2372:2372) (2393:2393:2393))
        (PORT d[11] (3269:3269:3269) (3359:3359:3359))
        (PORT d[12] (4216:4216:4216) (4185:4185:4185))
        (PORT clk (3293:3293:3293) (3373:3373:3373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1306:1306:1306))
        (PORT clk (3293:3293:3293) (3373:3373:3373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3297:3297:3297) (3377:3377:3377))
        (PORT d[0] (2008:2008:2008) (1940:1940:1940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3378:3378:3378))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3378:3378:3378))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3378:3378:3378))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1464:1464:1464))
        (PORT d[1] (3365:3365:3365) (3436:3436:3436))
        (PORT d[2] (2892:2892:2892) (2945:2945:2945))
        (PORT d[3] (1413:1413:1413) (1427:1427:1427))
        (PORT d[4] (4099:4099:4099) (4197:4197:4197))
        (PORT d[5] (1694:1694:1694) (1682:1682:1682))
        (PORT d[6] (3571:3571:3571) (3670:3670:3670))
        (PORT d[7] (7032:7032:7032) (7218:7218:7218))
        (PORT d[8] (5160:5160:5160) (5347:5347:5347))
        (PORT d[9] (7487:7487:7487) (7561:7561:7561))
        (PORT d[10] (2803:2803:2803) (2791:2791:2791))
        (PORT d[11] (3650:3650:3650) (3619:3619:3619))
        (PORT d[12] (5301:5301:5301) (5514:5514:5514))
        (PORT clk (2454:2454:2454) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (PORT d[0] (3553:3553:3553) (3552:3552:3552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2278:2278:2278) (2247:2247:2247))
        (PORT datab (845:845:845) (931:931:931))
        (PORT datac (1283:1283:1283) (1270:1270:1270))
        (PORT datad (1153:1153:1153) (1207:1207:1207))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (1928:1928:1928))
        (PORT clk (3009:3009:3009) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2126:2126:2126))
        (PORT d[1] (3094:3094:3094) (3121:3121:3121))
        (PORT d[2] (2039:2039:2039) (2050:2050:2050))
        (PORT d[3] (1830:1830:1830) (1900:1900:1900))
        (PORT d[4] (1679:1679:1679) (1699:1699:1699))
        (PORT d[5] (3379:3379:3379) (3437:3437:3437))
        (PORT d[6] (2536:2536:2536) (2603:2603:2603))
        (PORT d[7] (1339:1339:1339) (1346:1346:1346))
        (PORT d[8] (3305:3305:3305) (3300:3300:3300))
        (PORT d[9] (3365:3365:3365) (3373:3373:3373))
        (PORT d[10] (1365:1365:1365) (1368:1368:1368))
        (PORT d[11] (2727:2727:2727) (2739:2739:2739))
        (PORT d[12] (1965:1965:1965) (1984:1984:1984))
        (PORT clk (3005:3005:3005) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2019:2019:2019))
        (PORT clk (3005:3005:3005) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3068:3068:3068))
        (PORT d[0] (2728:2728:2728) (2650:2650:2650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (3726:3726:3726))
        (PORT d[1] (2603:2603:2603) (2672:2672:2672))
        (PORT d[2] (1840:1840:1840) (1899:1899:1899))
        (PORT d[3] (3719:3719:3719) (3702:3702:3702))
        (PORT d[4] (3023:3023:3023) (3134:3134:3134))
        (PORT d[5] (3148:3148:3148) (3261:3261:3261))
        (PORT d[6] (4758:4758:4758) (4938:4938:4938))
        (PORT d[7] (6228:6228:6228) (6413:6413:6413))
        (PORT d[8] (4783:4783:4783) (4969:4969:4969))
        (PORT d[9] (6795:6795:6795) (6881:6881:6881))
        (PORT d[10] (3812:3812:3812) (3806:3806:3806))
        (PORT d[11] (3961:3961:3961) (3922:3922:3922))
        (PORT d[12] (3841:3841:3841) (4060:4060:4060))
        (PORT clk (2494:2494:2494) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (PORT d[0] (2743:2743:2743) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4752:4752:4752) (4745:4745:4745))
        (PORT clk (3806:3806:3806) (3955:3955:3955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3932:3932:3932) (4173:4173:4173))
        (PORT d[1] (4005:4005:4005) (4197:4197:4197))
        (PORT d[2] (4589:4589:4589) (4678:4678:4678))
        (PORT d[3] (4006:4006:4006) (4305:4305:4305))
        (PORT d[4] (4760:4760:4760) (4939:4939:4939))
        (PORT d[5] (4880:4880:4880) (5059:5059:5059))
        (PORT d[6] (3905:3905:3905) (4024:4024:4024))
        (PORT d[7] (2638:2638:2638) (2789:2789:2789))
        (PORT d[8] (3623:3623:3623) (3825:3825:3825))
        (PORT d[9] (4977:4977:4977) (4932:4932:4932))
        (PORT d[10] (5756:5756:5756) (5798:5798:5798))
        (PORT d[11] (3378:3378:3378) (3546:3546:3546))
        (PORT d[12] (4701:4701:4701) (4762:4762:4762))
        (PORT clk (3802:3802:3802) (3951:3951:3951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (2841:2841:2841))
        (PORT clk (3802:3802:3802) (3951:3951:3951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3806:3806:3806) (3955:3955:3955))
        (PORT d[0] (3451:3451:3451) (3472:3472:3472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3807:3807:3807) (3956:3956:3956))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3807:3807:3807) (3956:3956:3956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3807:3807:3807) (3956:3956:3956))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3807:3807:3807) (3956:3956:3956))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4650:4650:4650) (4579:4579:4579))
        (PORT d[1] (3460:3460:3460) (3681:3681:3681))
        (PORT d[2] (4643:4643:4643) (4676:4676:4676))
        (PORT d[3] (2679:2679:2679) (2832:2832:2832))
        (PORT d[4] (3959:3959:3959) (4184:4184:4184))
        (PORT d[5] (2653:2653:2653) (2714:2714:2714))
        (PORT d[6] (3668:3668:3668) (3853:3853:3853))
        (PORT d[7] (4087:4087:4087) (4334:4334:4334))
        (PORT d[8] (4102:4102:4102) (4263:4263:4263))
        (PORT d[9] (3971:3971:3971) (3942:3942:3942))
        (PORT d[10] (4814:4814:4814) (4977:4977:4977))
        (PORT d[11] (5282:5282:5282) (5436:5436:5436))
        (PORT d[12] (3094:3094:3094) (3254:3254:3254))
        (PORT clk (2521:2521:2521) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT d[0] (2581:2581:2581) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2513:2513:2513))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (846:846:846) (932:932:932))
        (PORT datac (2233:2233:2233) (2179:2179:2179))
        (PORT datad (2496:2496:2496) (2417:2417:2417))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2268:2268:2268))
        (PORT clk (3068:3068:3068) (3150:3150:3150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2350:2350:2350))
        (PORT d[1] (2384:2384:2384) (2423:2423:2423))
        (PORT d[2] (1676:1676:1676) (1685:1685:1685))
        (PORT d[3] (3085:3085:3085) (3098:3098:3098))
        (PORT d[4] (4303:4303:4303) (4433:4433:4433))
        (PORT d[5] (4389:4389:4389) (4478:4478:4478))
        (PORT d[6] (3977:3977:3977) (4035:4035:4035))
        (PORT d[7] (2571:2571:2571) (2680:2680:2680))
        (PORT d[8] (3901:3901:3901) (4015:4015:4015))
        (PORT d[9] (2962:2962:2962) (2971:2971:2971))
        (PORT d[10] (1691:1691:1691) (1717:1717:1717))
        (PORT d[11] (3964:3964:3964) (4042:4042:4042))
        (PORT d[12] (4586:4586:4586) (4553:4553:4553))
        (PORT clk (3064:3064:3064) (3146:3146:3146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2135:2135:2135))
        (PORT clk (3064:3064:3064) (3146:3146:3146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3068:3068:3068) (3150:3150:3150))
        (PORT d[0] (2859:2859:2859) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3069:3069:3069) (3151:3151:3151))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3069:3069:3069) (3151:3151:3151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3069:3069:3069) (3151:3151:3151))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3069:3069:3069) (3151:3151:3151))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4077:4077:4077) (4051:4051:4051))
        (PORT d[1] (2948:2948:2948) (3018:3018:3018))
        (PORT d[2] (2255:2255:2255) (2319:2319:2319))
        (PORT d[3] (4066:4066:4066) (4050:4050:4050))
        (PORT d[4] (3360:3360:3360) (3466:3466:3466))
        (PORT d[5] (3510:3510:3510) (3622:3622:3622))
        (PORT d[6] (4727:4727:4727) (4909:4909:4909))
        (PORT d[7] (1996:1996:1996) (1987:1987:1987))
        (PORT d[8] (4825:4825:4825) (5015:5015:5015))
        (PORT d[9] (7137:7137:7137) (7219:7219:7219))
        (PORT d[10] (4168:4168:4168) (4160:4160:4160))
        (PORT d[11] (4314:4314:4314) (4273:4273:4273))
        (PORT d[12] (3812:3812:3812) (3997:3997:3997))
        (PORT clk (2474:2474:2474) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2465:2465:2465))
        (PORT d[0] (4269:4269:4269) (4277:4277:4277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5061:5061:5061) (5068:5068:5068))
        (PORT clk (3696:3696:3696) (3809:3809:3809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4296:4296:4296) (4542:4542:4542))
        (PORT d[1] (3531:3531:3531) (3674:3674:3674))
        (PORT d[2] (3890:3890:3890) (3886:3886:3886))
        (PORT d[3] (3964:3964:3964) (4249:4249:4249))
        (PORT d[4] (4347:4347:4347) (4533:4533:4533))
        (PORT d[5] (4157:4157:4157) (4254:4254:4254))
        (PORT d[6] (3608:3608:3608) (3699:3699:3699))
        (PORT d[7] (2546:2546:2546) (2687:2687:2687))
        (PORT d[8] (3228:3228:3228) (3388:3388:3388))
        (PORT d[9] (3831:3831:3831) (3805:3805:3805))
        (PORT d[10] (3974:3974:3974) (3955:3955:3955))
        (PORT d[11] (2649:2649:2649) (2806:2806:2806))
        (PORT d[12] (3215:3215:3215) (3372:3372:3372))
        (PORT clk (3692:3692:3692) (3805:3805:3805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2092:2092:2092))
        (PORT clk (3692:3692:3692) (3805:3805:3805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3809:3809:3809))
        (PORT d[0] (2764:2764:2764) (2723:2723:2723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3810:3810:3810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2517:2517:2517))
        (PORT d[1] (3605:3605:3605) (3869:3869:3869))
        (PORT d[2] (2617:2617:2617) (2637:2637:2637))
        (PORT d[3] (3127:3127:3127) (3134:3134:3134))
        (PORT d[4] (2458:2458:2458) (2478:2478:2478))
        (PORT d[5] (4975:4975:4975) (5121:5121:5121))
        (PORT d[6] (4261:4261:4261) (4352:4352:4352))
        (PORT d[7] (4466:4466:4466) (4643:4643:4643))
        (PORT d[8] (4329:4329:4329) (4437:4437:4437))
        (PORT d[9] (4287:4287:4287) (4237:4237:4237))
        (PORT d[10] (5894:5894:5894) (6009:6009:6009))
        (PORT d[11] (2677:2677:2677) (2669:2669:2669))
        (PORT d[12] (4597:4597:4597) (4832:4832:4832))
        (PORT clk (2520:2520:2520) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2509:2509:2509))
        (PORT d[0] (1637:1637:1637) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2506:2506:2506))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4367:4367:4367) (4313:4313:4313))
        (PORT clk (3014:3014:3014) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4073:4073:4073) (4128:4128:4128))
        (PORT d[1] (3156:3156:3156) (3243:3243:3243))
        (PORT d[2] (4643:4643:4643) (4693:4693:4693))
        (PORT d[3] (1922:1922:1922) (2007:2007:2007))
        (PORT d[4] (3844:3844:3844) (3902:3902:3902))
        (PORT d[5] (4530:4530:4530) (4652:4652:4652))
        (PORT d[6] (4616:4616:4616) (4758:4758:4758))
        (PORT d[7] (2914:2914:2914) (3046:3046:3046))
        (PORT d[8] (2851:2851:2851) (2935:2935:2935))
        (PORT d[9] (5863:5863:5863) (5961:5961:5961))
        (PORT d[10] (5752:5752:5752) (5858:5858:5858))
        (PORT d[11] (2880:2880:2880) (2968:2968:2968))
        (PORT d[12] (3670:3670:3670) (3641:3641:3641))
        (PORT clk (3010:3010:3010) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2318:2318:2318))
        (PORT clk (3010:3010:3010) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3082:3082:3082))
        (PORT d[0] (2763:2763:2763) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3083:3083:3083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4028:4028:4028) (4020:4020:4020))
        (PORT d[1] (2420:2420:2420) (2576:2576:2576))
        (PORT d[2] (2767:2767:2767) (2785:2785:2785))
        (PORT d[3] (3902:3902:3902) (3956:3956:3956))
        (PORT d[4] (4781:4781:4781) (4838:4838:4838))
        (PORT d[5] (3703:3703:3703) (3744:3744:3744))
        (PORT d[6] (4388:4388:4388) (4565:4565:4565))
        (PORT d[7] (2231:2231:2231) (2277:2277:2277))
        (PORT d[8] (2732:2732:2732) (2749:2749:2749))
        (PORT d[9] (5808:5808:5808) (5908:5908:5908))
        (PORT d[10] (4234:4234:4234) (4334:4334:4334))
        (PORT d[11] (2993:2993:2993) (2996:2996:2996))
        (PORT d[12] (5015:5015:5015) (5200:5200:5200))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (2279:2279:2279) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2508:2508:2508))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1258:1258:1258))
        (PORT datab (846:846:846) (932:932:932))
        (PORT datac (1732:1732:1732) (1783:1783:1783))
        (PORT datad (2192:2192:2192) (2112:2112:2112))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3997:3997:3997) (3947:3947:3947))
        (PORT clk (3064:3064:3064) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4392:4392:4392) (4446:4446:4446))
        (PORT d[1] (3866:3866:3866) (3937:3937:3937))
        (PORT d[2] (4252:4252:4252) (4299:4299:4299))
        (PORT d[3] (1604:1604:1604) (1694:1694:1694))
        (PORT d[4] (4148:4148:4148) (4200:4200:4200))
        (PORT d[5] (4825:4825:4825) (4935:4935:4935))
        (PORT d[6] (3923:3923:3923) (4058:4058:4058))
        (PORT d[7] (2966:2966:2966) (3083:3083:3083))
        (PORT d[8] (2905:2905:2905) (2993:2993:2993))
        (PORT d[9] (5552:5552:5552) (5657:5657:5657))
        (PORT d[10] (5218:5218:5218) (5287:5287:5287))
        (PORT d[11] (4525:4525:4525) (4674:4674:4674))
        (PORT d[12] (3688:3688:3688) (3670:3670:3670))
        (PORT clk (3060:3060:3060) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2453:2453:2453))
        (PORT clk (3060:3060:3060) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3135:3135:3135))
        (PORT d[0] (3119:3119:3119) (3084:3084:3084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3136:3136:3136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4390:4390:4390) (4373:4373:4373))
        (PORT d[1] (2049:2049:2049) (2210:2210:2210))
        (PORT d[2] (2366:2366:2366) (2383:2383:2383))
        (PORT d[3] (4168:4168:4168) (4217:4217:4217))
        (PORT d[4] (4838:4838:4838) (4910:4910:4910))
        (PORT d[5] (3730:3730:3730) (3776:3776:3776))
        (PORT d[6] (4761:4761:4761) (4932:4932:4932))
        (PORT d[7] (2164:2164:2164) (2204:2204:2204))
        (PORT d[8] (3275:3275:3275) (3256:3256:3256))
        (PORT d[9] (3159:3159:3159) (3181:3181:3181))
        (PORT d[10] (2465:2465:2465) (2483:2483:2483))
        (PORT d[11] (3408:3408:3408) (3411:3411:3411))
        (PORT d[12] (2152:2152:2152) (2189:2189:2189))
        (PORT clk (2508:2508:2508) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (PORT d[0] (2106:2106:2106) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1256:1256:1256))
        (PORT datab (1682:1682:1682) (1668:1668:1668))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1633:1633:1633) (1614:1614:1614))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (952:952:952))
        (PORT datab (1623:1623:1623) (1619:1619:1619))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1615:1615:1615))
        (PORT clk (2861:2861:2861) (2896:2896:2896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2260:2260:2260))
        (PORT d[1] (3045:3045:3045) (3087:3087:3087))
        (PORT d[2] (2403:2403:2403) (2414:2414:2414))
        (PORT d[3] (3255:3255:3255) (3394:3394:3394))
        (PORT d[4] (2095:2095:2095) (2104:2104:2104))
        (PORT d[5] (3337:3337:3337) (3386:3386:3386))
        (PORT d[6] (2123:2123:2123) (2188:2188:2188))
        (PORT d[7] (3506:3506:3506) (3745:3745:3745))
        (PORT d[8] (2559:2559:2559) (2560:2560:2560))
        (PORT d[9] (4107:4107:4107) (4111:4111:4111))
        (PORT d[10] (1907:1907:1907) (1913:1913:1913))
        (PORT d[11] (2536:2536:2536) (2613:2613:2613))
        (PORT d[12] (2011:2011:2011) (2038:2038:2038))
        (PORT clk (2857:2857:2857) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2152:2152:2152))
        (PORT clk (2857:2857:2857) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2861:2861:2861) (2896:2896:2896))
        (PORT d[0] (2485:2485:2485) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2897:2897:2897))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2897:2897:2897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2897:2897:2897))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2897:2897:2897))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (2730:2730:2730))
        (PORT d[1] (2216:2216:2216) (2281:2281:2281))
        (PORT d[2] (1881:1881:1881) (1936:1936:1936))
        (PORT d[3] (3597:3597:3597) (3567:3567:3567))
        (PORT d[4] (2990:2990:2990) (3086:3086:3086))
        (PORT d[5] (3139:3139:3139) (3245:3245:3245))
        (PORT d[6] (4071:4071:4071) (4258:4258:4258))
        (PORT d[7] (5496:5496:5496) (5687:5687:5687))
        (PORT d[8] (3734:3734:3734) (3924:3924:3924))
        (PORT d[9] (6125:6125:6125) (6217:6217:6217))
        (PORT d[10] (4203:4203:4203) (4191:4191:4191))
        (PORT d[11] (3555:3555:3555) (3508:3508:3508))
        (PORT d[12] (4218:4218:4218) (4435:4435:4435))
        (PORT clk (2513:2513:2513) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2506:2506:2506))
        (PORT d[0] (3458:3458:3458) (3304:3304:3304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2503:2503:2503))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1517:1517:1517))
        (PORT clk (2872:2872:2872) (2903:2903:2903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2323:2323:2323))
        (PORT d[1] (2972:2972:2972) (2994:2994:2994))
        (PORT d[2] (2686:2686:2686) (2683:2683:2683))
        (PORT d[3] (2907:2907:2907) (3057:3057:3057))
        (PORT d[4] (2255:2255:2255) (2244:2244:2244))
        (PORT d[5] (3354:3354:3354) (3404:3404:3404))
        (PORT d[6] (2020:2020:2020) (2065:2065:2065))
        (PORT d[7] (3436:3436:3436) (3680:3680:3680))
        (PORT d[8] (2226:2226:2226) (2235:2235:2235))
        (PORT d[9] (4385:4385:4385) (4377:4377:4377))
        (PORT d[10] (2183:2183:2183) (2161:2161:2161))
        (PORT d[11] (2344:2344:2344) (2334:2334:2334))
        (PORT d[12] (2279:2279:2279) (2290:2290:2290))
        (PORT clk (2868:2868:2868) (2899:2899:2899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2062:2062:2062))
        (PORT clk (2868:2868:2868) (2899:2899:2899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2872:2872:2872) (2903:2903:2903))
        (PORT d[0] (2483:2483:2483) (2451:2451:2451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2873:2873:2873) (2904:2904:2904))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2873:2873:2873) (2904:2904:2904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2873:2873:2873) (2904:2904:2904))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2873:2873:2873) (2904:2904:2904))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (2919:2919:2919))
        (PORT d[1] (1777:1777:1777) (1831:1831:1831))
        (PORT d[2] (2072:2072:2072) (2099:2099:2099))
        (PORT d[3] (2954:2954:2954) (2934:2934:2934))
        (PORT d[4] (3036:3036:3036) (3141:3141:3141))
        (PORT d[5] (3142:3142:3142) (3242:3242:3242))
        (PORT d[6] (3749:3749:3749) (3940:3940:3940))
        (PORT d[7] (4825:4825:4825) (5025:5025:5025))
        (PORT d[8] (3971:3971:3971) (4144:4144:4144))
        (PORT d[9] (6120:6120:6120) (6206:6206:6206))
        (PORT d[10] (3833:3833:3833) (3826:3826:3826))
        (PORT d[11] (3233:3233:3233) (3189:3189:3189))
        (PORT d[12] (4128:4128:4128) (4327:4327:4327))
        (PORT clk (2516:2516:2516) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (PORT d[0] (2525:2525:2525) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2627:2627:2627))
        (PORT clk (3261:3261:3261) (3315:3315:3315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (1985:1985:1985))
        (PORT d[1] (3201:3201:3201) (3273:3273:3273))
        (PORT d[2] (2085:2085:2085) (2095:2095:2095))
        (PORT d[3] (2730:2730:2730) (2746:2746:2746))
        (PORT d[4] (3961:3961:3961) (4095:4095:4095))
        (PORT d[5] (3786:3786:3786) (3885:3885:3885))
        (PORT d[6] (3617:3617:3617) (3678:3678:3678))
        (PORT d[7] (2402:2402:2402) (2491:2491:2491))
        (PORT d[8] (3170:3170:3170) (3323:3323:3323))
        (PORT d[9] (2557:2557:2557) (2562:2562:2562))
        (PORT d[10] (2339:2339:2339) (2359:2359:2359))
        (PORT d[11] (3604:3604:3604) (3688:3688:3688))
        (PORT d[12] (4250:4250:4250) (4221:4221:4221))
        (PORT clk (3257:3257:3257) (3311:3311:3311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1333:1333:1333))
        (PORT clk (3257:3257:3257) (3311:3311:3311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3261:3261:3261) (3315:3315:3315))
        (PORT d[0] (2073:2073:2073) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3262:3262:3262) (3316:3316:3316))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3262:3262:3262) (3316:3316:3316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3262:3262:3262) (3316:3316:3316))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3262:3262:3262) (3316:3316:3316))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1387:1387:1387))
        (PORT d[1] (3337:3337:3337) (3406:3406:3406))
        (PORT d[2] (2851:2851:2851) (2898:2898:2898))
        (PORT d[3] (4404:4404:4404) (4382:4382:4382))
        (PORT d[4] (2630:2630:2630) (2698:2698:2698))
        (PORT d[5] (2078:2078:2078) (2060:2060:2060))
        (PORT d[6] (3945:3945:3945) (4042:4042:4042))
        (PORT d[7] (6974:6974:6974) (7155:7155:7155))
        (PORT d[8] (5158:5158:5158) (5347:5347:5347))
        (PORT d[9] (7518:7518:7518) (7595:7595:7595))
        (PORT d[10] (2834:2834:2834) (2827:2827:2827))
        (PORT d[11] (4980:4980:4980) (4926:4926:4926))
        (PORT d[12] (5332:5332:5332) (5546:5546:5546))
        (PORT clk (2446:2446:2446) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (PORT d[0] (1612:1612:1612) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1259:1259:1259))
        (PORT datab (845:845:845) (932:932:932))
        (PORT datac (2570:2570:2570) (2539:2539:2539))
        (PORT datad (1274:1274:1274) (1259:1259:1259))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5480:5480:5480) (5390:5390:5390))
        (PORT clk (3405:3405:3405) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (3997:3997:3997))
        (PORT d[1] (3805:3805:3805) (3911:3911:3911))
        (PORT d[2] (4556:4556:4556) (4659:4659:4659))
        (PORT d[3] (2681:2681:2681) (2828:2828:2828))
        (PORT d[4] (3161:3161:3161) (3235:3235:3235))
        (PORT d[5] (5024:5024:5024) (5135:5135:5135))
        (PORT d[6] (4339:4339:4339) (4495:4495:4495))
        (PORT d[7] (3364:3364:3364) (3557:3557:3557))
        (PORT d[8] (3243:3243:3243) (3363:3363:3363))
        (PORT d[9] (5248:5248:5248) (5395:5395:5395))
        (PORT d[10] (5259:5259:5259) (5402:5402:5402))
        (PORT d[11] (3021:3021:3021) (3152:3152:3152))
        (PORT d[12] (4425:4425:4425) (4351:4351:4351))
        (PORT clk (3401:3401:3401) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2217:2217:2217))
        (PORT clk (3401:3401:3401) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3405:3405:3405) (3484:3484:3484))
        (PORT d[0] (2839:2839:2839) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3485:3485:3485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3485:3485:3485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3485:3485:3485))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3485:3485:3485))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4260:4260:4260) (4469:4469:4469))
        (PORT d[1] (2954:2954:2954) (3078:3078:3078))
        (PORT d[2] (4272:4272:4272) (4264:4264:4264))
        (PORT d[3] (3458:3458:3458) (3509:3509:3509))
        (PORT d[4] (5058:5058:5058) (5161:5161:5161))
        (PORT d[5] (3795:3795:3795) (3879:3879:3879))
        (PORT d[6] (4540:4540:4540) (4763:4763:4763))
        (PORT d[7] (3235:3235:3235) (3246:3246:3246))
        (PORT d[8] (3150:3150:3150) (3137:3137:3137))
        (PORT d[9] (6867:6867:6867) (6999:6999:6999))
        (PORT d[10] (3634:3634:3634) (3753:3753:3753))
        (PORT d[11] (3518:3518:3518) (3580:3580:3580))
        (PORT d[12] (3585:3585:3585) (3580:3580:3580))
        (PORT clk (2506:2506:2506) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (PORT d[0] (4686:4686:4686) (4744:4744:4744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1259:1259:1259))
        (PORT datab (2384:2384:2384) (2429:2429:2429))
        (PORT datac (200:200:200) (231:231:231))
        (PORT datad (2444:2444:2444) (2476:2476:2476))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3620:3620:3620))
        (PORT clk (3374:3374:3374) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4995:4995:4995) (5234:5234:5234))
        (PORT d[1] (2804:2804:2804) (2874:2874:2874))
        (PORT d[2] (3177:3177:3177) (3178:3178:3178))
        (PORT d[3] (3058:3058:3058) (3056:3056:3056))
        (PORT d[4] (3762:3762:3762) (3881:3881:3881))
        (PORT d[5] (3756:3756:3756) (3848:3848:3848))
        (PORT d[6] (2838:2838:2838) (2897:2897:2897))
        (PORT d[7] (2904:2904:2904) (3047:3047:3047))
        (PORT d[8] (2802:2802:2802) (2919:2919:2919))
        (PORT d[9] (4137:4137:4137) (4100:4100:4100))
        (PORT d[10] (4317:4317:4317) (4277:4277:4277))
        (PORT d[11] (3026:3026:3026) (3180:3180:3180))
        (PORT d[12] (3525:3525:3525) (3495:3495:3495))
        (PORT clk (3370:3370:3370) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (1720:1720:1720))
        (PORT clk (3370:3370:3370) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3480:3480:3480))
        (PORT d[0] (2446:2446:2446) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3481:3481:3481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3164:3164:3164))
        (PORT d[1] (4302:4302:4302) (4560:4560:4560))
        (PORT d[2] (1909:1909:1909) (1933:1933:1933))
        (PORT d[3] (2454:2454:2454) (2451:2451:2451))
        (PORT d[4] (1736:1736:1736) (1748:1748:1748))
        (PORT d[5] (5701:5701:5701) (5822:5822:5822))
        (PORT d[6] (3132:3132:3132) (3185:3185:3185))
        (PORT d[7] (2038:2038:2038) (2030:2030:2030))
        (PORT d[8] (3204:3204:3204) (3278:3278:3278))
        (PORT d[9] (4643:4643:4643) (4593:4593:4593))
        (PORT d[10] (3126:3126:3126) (3110:3110:3110))
        (PORT d[11] (2990:2990:2990) (2971:2971:2971))
        (PORT d[12] (3447:3447:3447) (3605:3605:3605))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (PORT d[0] (1719:1719:1719) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5080:5080:5080) (5067:5067:5067))
        (PORT clk (3783:3783:3783) (3916:3916:3916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3923:3923:3923) (4164:4164:4164))
        (PORT d[1] (4803:4803:4803) (4921:4921:4921))
        (PORT d[2] (4599:4599:4599) (4687:4687:4687))
        (PORT d[3] (4410:4410:4410) (4708:4708:4708))
        (PORT d[4] (4698:4698:4698) (4874:4874:4874))
        (PORT d[5] (4881:4881:4881) (5060:5060:5060))
        (PORT d[6] (4213:4213:4213) (4329:4329:4329))
        (PORT d[7] (2645:2645:2645) (2798:2798:2798))
        (PORT d[8] (4302:4302:4302) (4491:4491:4491))
        (PORT d[9] (4976:4976:4976) (4931:4931:4931))
        (PORT d[10] (5747:5747:5747) (5790:5790:5790))
        (PORT d[11] (3386:3386:3386) (3554:3554:3554))
        (PORT d[12] (4375:4375:4375) (4443:4443:4443))
        (PORT clk (3779:3779:3779) (3912:3912:3912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3436:3436:3436))
        (PORT clk (3779:3779:3779) (3912:3912:3912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3783:3783:3783) (3916:3916:3916))
        (PORT d[0] (3946:3946:3946) (4040:4040:4040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3784:3784:3784) (3917:3917:3917))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3784:3784:3784) (3917:3917:3917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3784:3784:3784) (3917:3917:3917))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3784:3784:3784) (3917:3917:3917))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4709:4709:4709) (4657:4657:4657))
        (PORT d[1] (3812:3812:3812) (4031:4031:4031))
        (PORT d[2] (4623:4623:4623) (4656:4656:4656))
        (PORT d[3] (2717:2717:2717) (2873:2873:2873))
        (PORT d[4] (4291:4291:4291) (4507:4507:4507))
        (PORT d[5] (2684:2684:2684) (2740:2740:2740))
        (PORT d[6] (3692:3692:3692) (3882:3882:3882))
        (PORT d[7] (4447:4447:4447) (4693:4693:4693))
        (PORT d[8] (4078:4078:4078) (4236:4236:4236))
        (PORT d[9] (3956:3956:3956) (3925:3925:3925))
        (PORT d[10] (5174:5174:5174) (5339:5339:5339))
        (PORT d[11] (5258:5258:5258) (5409:5409:5409))
        (PORT d[12] (3380:3380:3380) (3527:3527:3527))
        (PORT clk (2521:2521:2521) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT d[0] (2345:2345:2345) (2387:2387:2387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2513:2513:2513))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4674:4674:4674) (4659:4659:4659))
        (PORT clk (3464:3464:3464) (3575:3575:3575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4658:4658:4658) (4888:4888:4888))
        (PORT d[1] (4358:4358:4358) (4549:4549:4549))
        (PORT d[2] (4224:4224:4224) (4310:4310:4310))
        (PORT d[3] (4301:4301:4301) (4544:4544:4544))
        (PORT d[4] (5014:5014:5014) (5175:5175:5175))
        (PORT d[5] (4848:4848:4848) (4973:4973:4973))
        (PORT d[6] (3302:3302:3302) (3416:3416:3416))
        (PORT d[7] (3706:3706:3706) (3849:3849:3849))
        (PORT d[8] (4364:4364:4364) (4568:4568:4568))
        (PORT d[9] (4645:4645:4645) (4604:4604:4604))
        (PORT d[10] (5799:5799:5799) (5843:5843:5843))
        (PORT d[11] (2704:2704:2704) (2865:2865:2865))
        (PORT d[12] (4659:4659:4659) (4716:4716:4716))
        (PORT clk (3460:3460:3460) (3571:3571:3571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2692:2692:2692))
        (PORT clk (3460:3460:3460) (3571:3571:3571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3575:3575:3575))
        (PORT d[0] (3304:3304:3304) (3323:3323:3323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3465:3465:3465) (3576:3576:3576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3465:3465:3465) (3576:3576:3576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3465:3465:3465) (3576:3576:3576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3465:3465:3465) (3576:3576:3576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2942:2942:2942))
        (PORT d[1] (3543:3543:3543) (3769:3769:3769))
        (PORT d[2] (1996:1996:1996) (2000:2000:2000))
        (PORT d[3] (2389:2389:2389) (2520:2520:2520))
        (PORT d[4] (5361:5361:5361) (5626:5626:5626))
        (PORT d[5] (3729:3729:3729) (3785:3785:3785))
        (PORT d[6] (3704:3704:3704) (3891:3891:3891))
        (PORT d[7] (1525:1525:1525) (1565:1565:1565))
        (PORT d[8] (4418:4418:4418) (4612:4612:4612))
        (PORT d[9] (1387:1387:1387) (1428:1428:1428))
        (PORT d[10] (2069:2069:2069) (2084:2084:2084))
        (PORT d[11] (6286:6286:6286) (6431:6431:6431))
        (PORT d[12] (3404:3404:3404) (3567:3567:3567))
        (PORT clk (2523:2523:2523) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2514:2514:2514))
        (PORT d[0] (2141:2141:2141) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4794:4794:4794) (4716:4716:4716))
        (PORT clk (3531:3531:3531) (3652:3652:3652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3832:3832:3832))
        (PORT d[1] (3206:3206:3206) (3295:3295:3295))
        (PORT d[2] (4497:4497:4497) (4533:4533:4533))
        (PORT d[3] (2034:2034:2034) (2164:2164:2164))
        (PORT d[4] (4688:4688:4688) (4814:4814:4814))
        (PORT d[5] (3847:3847:3847) (3972:3972:3972))
        (PORT d[6] (4797:4797:4797) (4904:4904:4904))
        (PORT d[7] (3241:3241:3241) (3384:3384:3384))
        (PORT d[8] (3641:3641:3641) (3797:3797:3797))
        (PORT d[9] (5774:5774:5774) (5863:5863:5863))
        (PORT d[10] (4876:4876:4876) (4982:4982:4982))
        (PORT d[11] (3686:3686:3686) (3807:3807:3807))
        (PORT d[12] (6401:6401:6401) (6438:6438:6438))
        (PORT clk (3527:3527:3527) (3648:3648:3648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2772:2772:2772))
        (PORT clk (3527:3527:3527) (3648:3648:3648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3531:3531:3531) (3652:3652:3652))
        (PORT d[0] (3322:3322:3322) (3403:3403:3403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3532:3532:3532) (3653:3653:3653))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3532:3532:3532) (3653:3653:3653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3532:3532:3532) (3653:3653:3653))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3532:3532:3532) (3653:3653:3653))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4985:4985:4985) (5192:5192:5192))
        (PORT d[1] (2447:2447:2447) (2613:2613:2613))
        (PORT d[2] (5020:5020:5020) (5010:5010:5010))
        (PORT d[3] (4817:4817:4817) (4832:4832:4832))
        (PORT d[4] (5785:5785:5785) (5867:5867:5867))
        (PORT d[5] (3095:3095:3095) (3157:3157:3157))
        (PORT d[6] (5266:5266:5266) (5486:5486:5486))
        (PORT d[7] (2821:2821:2821) (2832:2832:2832))
        (PORT d[8] (3810:3810:3810) (3788:3788:3788))
        (PORT d[9] (7590:7590:7590) (7720:7720:7720))
        (PORT d[10] (4070:4070:4070) (4198:4198:4198))
        (PORT d[11] (4863:4863:4863) (4893:4893:4893))
        (PORT d[12] (3213:3213:3213) (3218:3218:3218))
        (PORT clk (2476:2476:2476) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (PORT d[0] (2017:2017:2017) (2037:2037:2037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2322:2322:2322) (2266:2266:2266))
        (PORT datab (846:846:846) (932:932:932))
        (PORT datac (2190:2190:2190) (2148:2148:2148))
        (PORT datad (1152:1152:1152) (1205:1205:1205))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1626:1626:1626))
        (PORT datab (846:846:846) (933:933:933))
        (PORT datac (2509:2509:2509) (2459:2459:2459))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (842:842:842) (908:908:908))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|b\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1341:1341:1341))
        (PORT datab (322:322:322) (404:404:404))
        (PORT datac (1204:1204:1204) (1273:1273:1273))
        (PORT datad (710:710:710) (719:719:719))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|blue\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1686:1686:1686) (1667:1667:1667))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|blue\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2852:2852:2852) (2891:2891:2891))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1181:1181:1181) (1163:1163:1163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3645:3645:3645))
        (PORT clk (3733:3733:3733) (3810:3810:3810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4199:4199:4199) (4330:4330:4330))
        (PORT d[1] (3632:3632:3632) (3752:3752:3752))
        (PORT d[2] (4980:4980:4980) (5113:5113:5113))
        (PORT d[3] (2782:2782:2782) (2943:2943:2943))
        (PORT d[4] (3638:3638:3638) (3763:3763:3763))
        (PORT d[5] (4587:4587:4587) (4766:4766:4766))
        (PORT d[6] (4878:4878:4878) (5088:5088:5088))
        (PORT d[7] (3359:3359:3359) (3508:3508:3508))
        (PORT d[8] (3518:3518:3518) (3614:3614:3614))
        (PORT d[9] (5671:5671:5671) (5862:5862:5862))
        (PORT d[10] (5474:5474:5474) (5590:5590:5590))
        (PORT d[11] (3741:3741:3741) (3893:3893:3893))
        (PORT d[12] (5173:5173:5173) (5092:5092:5092))
        (PORT clk (3729:3729:3729) (3806:3806:3806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2552:2552:2552))
        (PORT clk (3729:3729:3729) (3806:3806:3806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3810:3810:3810))
        (PORT d[0] (3160:3160:3160) (3183:3183:3183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3811:3811:3811))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3811:3811:3811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3811:3811:3811))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3811:3811:3811))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4893:4893:4893) (5091:5091:5091))
        (PORT d[1] (2507:2507:2507) (2695:2695:2695))
        (PORT d[2] (5653:5653:5653) (5683:5683:5683))
        (PORT d[3] (4241:4241:4241) (4338:4338:4338))
        (PORT d[4] (5454:5454:5454) (5552:5552:5552))
        (PORT d[5] (4066:4066:4066) (4136:4136:4136))
        (PORT d[6] (4795:4795:4795) (5017:5017:5017))
        (PORT d[7] (4453:4453:4453) (4613:4613:4613))
        (PORT d[8] (4258:4258:4258) (4292:4292:4292))
        (PORT d[9] (6541:6541:6541) (6660:6660:6660))
        (PORT d[10] (3539:3539:3539) (3603:3603:3603))
        (PORT d[11] (4127:4127:4127) (4176:4176:4176))
        (PORT d[12] (5012:5012:5012) (5054:5054:5054))
        (PORT clk (2483:2483:2483) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (PORT d[0] (4976:4976:4976) (5000:5000:5000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2466:2466:2466))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4259:4259:4259) (4443:4443:4443))
        (PORT clk (3933:3933:3933) (4090:4090:4090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4152:4152:4152) (4276:4276:4276))
        (PORT d[1] (3785:3785:3785) (3874:3874:3874))
        (PORT d[2] (3849:3849:3849) (3930:3930:3930))
        (PORT d[3] (3230:3230:3230) (3482:3482:3482))
        (PORT d[4] (4123:4123:4123) (4322:4322:4322))
        (PORT d[5] (4733:4733:4733) (4848:4848:4848))
        (PORT d[6] (3662:3662:3662) (3767:3767:3767))
        (PORT d[7] (3275:3275:3275) (3456:3456:3456))
        (PORT d[8] (3635:3635:3635) (3805:3805:3805))
        (PORT d[9] (5540:5540:5540) (5681:5681:5681))
        (PORT d[10] (5266:5266:5266) (5404:5404:5404))
        (PORT d[11] (2819:2819:2819) (3029:3029:3029))
        (PORT d[12] (4615:4615:4615) (4673:4673:4673))
        (PORT clk (3929:3929:3929) (4086:4086:4086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3993:3993:3993) (4057:4057:4057))
        (PORT clk (3929:3929:3929) (4086:4086:4086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3933:3933:3933) (4090:4090:4090))
        (PORT d[0] (4615:4615:4615) (4688:4688:4688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3934:3934:3934) (4091:4091:4091))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3934:3934:3934) (4091:4091:4091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3934:3934:3934) (4091:4091:4091))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3934:3934:3934) (4091:4091:4091))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3240:3240:3240))
        (PORT d[1] (3607:3607:3607) (3877:3877:3877))
        (PORT d[2] (2891:2891:2891) (2941:2941:2941))
        (PORT d[3] (2328:2328:2328) (2451:2451:2451))
        (PORT d[4] (4764:4764:4764) (5067:5067:5067))
        (PORT d[5] (2892:2892:2892) (3011:3011:3011))
        (PORT d[6] (4092:4092:4092) (4322:4322:4322))
        (PORT d[7] (4506:4506:4506) (4528:4528:4528))
        (PORT d[8] (4183:4183:4183) (4424:4424:4424))
        (PORT d[9] (5737:5737:5737) (5784:5784:5784))
        (PORT d[10] (2938:2938:2938) (2953:2953:2953))
        (PORT d[11] (5314:5314:5314) (5493:5493:5493))
        (PORT d[12] (3437:3437:3437) (3624:3624:3624))
        (PORT clk (2511:2511:2511) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (PORT d[0] (2702:2702:2702) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4229:4229:4229))
        (PORT clk (3740:3740:3740) (3865:3865:3865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3879:3879:3879) (4106:4106:4106))
        (PORT d[1] (3582:3582:3582) (3730:3730:3730))
        (PORT d[2] (4624:4624:4624) (4743:4743:4743))
        (PORT d[3] (3998:3998:3998) (4320:4320:4320))
        (PORT d[4] (4862:4862:4862) (5089:5089:5089))
        (PORT d[5] (5156:5156:5156) (5311:5311:5311))
        (PORT d[6] (3592:3592:3592) (3678:3678:3678))
        (PORT d[7] (2885:2885:2885) (3010:3010:3010))
        (PORT d[8] (3207:3207:3207) (3359:3359:3359))
        (PORT d[9] (4207:4207:4207) (4180:4180:4180))
        (PORT d[10] (4366:4366:4366) (4353:4353:4353))
        (PORT d[11] (3443:3443:3443) (3622:3622:3622))
        (PORT d[12] (4987:4987:4987) (4989:4989:4989))
        (PORT clk (3736:3736:3736) (3861:3861:3861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (3013:3013:3013))
        (PORT clk (3736:3736:3736) (3861:3861:3861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3865:3865:3865))
        (PORT d[0] (3575:3575:3575) (3644:3644:3644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3866:3866:3866))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3866:3866:3866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3866:3866:3866))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3866:3866:3866))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2895:2895:2895))
        (PORT d[1] (3234:3234:3234) (3494:3494:3494))
        (PORT d[2] (2978:2978:2978) (3011:3011:3011))
        (PORT d[3] (3545:3545:3545) (3565:3565:3565))
        (PORT d[4] (4201:4201:4201) (4411:4411:4411))
        (PORT d[5] (4253:4253:4253) (4394:4394:4394))
        (PORT d[6] (3548:3548:3548) (3637:3637:3637))
        (PORT d[7] (4099:4099:4099) (4272:4272:4272))
        (PORT d[8] (3655:3655:3655) (3775:3775:3775))
        (PORT d[9] (3219:3219:3219) (3182:3182:3182))
        (PORT d[10] (5201:5201:5201) (5322:5322:5322))
        (PORT d[11] (4837:4837:4837) (4935:4935:4935))
        (PORT d[12] (4274:4274:4274) (4511:4511:4511))
        (PORT clk (2503:2503:2503) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2498:2498:2498))
        (PORT d[0] (3095:3095:3095) (2928:2928:2928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2495:2495:2495))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (2955:2955:2955))
        (PORT clk (3029:3029:3029) (3091:3091:3091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2456:2456:2456))
        (PORT d[1] (2421:2421:2421) (2454:2454:2454))
        (PORT d[2] (1691:1691:1691) (1700:1700:1700))
        (PORT d[3] (3038:3038:3038) (3049:3049:3049))
        (PORT d[4] (2022:2022:2022) (2037:2037:2037))
        (PORT d[5] (4111:4111:4111) (4202:4202:4202))
        (PORT d[6] (4010:4010:4010) (4070:4070:4070))
        (PORT d[7] (2554:2554:2554) (2660:2660:2660))
        (PORT d[8] (3358:3358:3358) (3361:3361:3361))
        (PORT d[9] (2989:2989:2989) (2999:2999:2999))
        (PORT d[10] (1690:1690:1690) (1717:1717:1717))
        (PORT d[11] (3044:3044:3044) (3047:3047:3047))
        (PORT d[12] (4561:4561:4561) (4527:4527:4527))
        (PORT clk (3025:3025:3025) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1694:1694:1694))
        (PORT clk (3025:3025:3025) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3091:3091:3091))
        (PORT d[0] (2397:2397:2397) (2325:2325:2325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3092:3092:3092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4106:4106:4106) (4081:4081:4081))
        (PORT d[1] (2967:2967:2967) (3038:3038:3038))
        (PORT d[2] (2226:2226:2226) (2288:2288:2288))
        (PORT d[3] (4065:4065:4065) (4043:4043:4043))
        (PORT d[4] (3357:3357:3357) (3463:3463:3463))
        (PORT d[5] (3510:3510:3510) (3621:3621:3621))
        (PORT d[6] (4778:4778:4778) (4958:4958:4958))
        (PORT d[7] (6576:6576:6576) (6759:6759:6759))
        (PORT d[8] (4824:4824:4824) (5015:5015:5015))
        (PORT d[9] (7098:7098:7098) (7178:7178:7178))
        (PORT d[10] (4198:4198:4198) (4195:4195:4195))
        (PORT d[11] (4313:4313:4313) (4272:4272:4272))
        (PORT d[12] (4962:4962:4962) (5179:5179:5179))
        (PORT clk (2480:2480:2480) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (PORT d[0] (2723:2723:2723) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1825:1825:1825) (1908:1908:1908))
        (PORT datab (1905:1905:1905) (1869:1869:1869))
        (PORT datac (842:842:842) (907:907:907))
        (PORT datad (1579:1579:1579) (1578:1578:1578))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3567:3567:3567) (3671:3671:3671))
        (PORT datab (2642:2642:2642) (2616:2616:2616))
        (PORT datac (848:848:848) (914:914:914))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3640:3640:3640))
        (PORT clk (3780:3780:3780) (3890:3890:3890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4159:4159:4159) (4284:4284:4284))
        (PORT d[1] (3296:3296:3296) (3422:3422:3422))
        (PORT d[2] (4714:4714:4714) (4874:4874:4874))
        (PORT d[3] (2806:2806:2806) (2960:2960:2960))
        (PORT d[4] (3996:3996:3996) (4116:4116:4116))
        (PORT d[5] (4910:4910:4910) (5083:5083:5083))
        (PORT d[6] (5159:5159:5159) (5343:5343:5343))
        (PORT d[7] (3043:3043:3043) (3207:3207:3207))
        (PORT d[8] (3274:3274:3274) (3392:3392:3392))
        (PORT d[9] (6005:6005:6005) (6194:6194:6194))
        (PORT d[10] (5520:5520:5520) (5623:5623:5623))
        (PORT d[11] (3588:3588:3588) (3706:3706:3706))
        (PORT d[12] (5208:5208:5208) (5128:5128:5128))
        (PORT clk (3776:3776:3776) (3886:3886:3886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3149:3149:3149))
        (PORT clk (3776:3776:3776) (3886:3886:3886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3780:3780:3780) (3890:3890:3890))
        (PORT d[0] (3694:3694:3694) (3780:3780:3780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3891:3891:3891))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3891:3891:3891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3891:3891:3891))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3891:3891:3891))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4927:4927:4927) (5128:5128:5128))
        (PORT d[1] (2473:2473:2473) (2645:2645:2645))
        (PORT d[2] (5636:5636:5636) (5672:5672:5672))
        (PORT d[3] (4185:4185:4185) (4271:4271:4271))
        (PORT d[4] (5821:5821:5821) (5916:5916:5916))
        (PORT d[5] (4406:4406:4406) (4475:4475:4475))
        (PORT d[6] (5133:5133:5133) (5350:5350:5350))
        (PORT d[7] (4795:4795:4795) (4952:4952:4952))
        (PORT d[8] (4653:4653:4653) (4683:4683:4683))
        (PORT d[9] (6583:6583:6583) (6724:6724:6724))
        (PORT d[10] (3918:3918:3918) (3980:3980:3980))
        (PORT d[11] (4157:4157:4157) (4215:4215:4215))
        (PORT d[12] (5026:5026:5026) (5073:5073:5073))
        (PORT clk (2474:2474:2474) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (PORT d[0] (2090:2090:2090) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2237:2237:2237))
        (PORT clk (2492:2492:2492) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2864:2864:2864))
        (PORT d[1] (1911:1911:1911) (1872:1872:1872))
        (PORT d[2] (5355:5355:5355) (5529:5529:5529))
        (PORT d[3] (4372:4372:4372) (4250:4250:4250))
        (PORT d[4] (2020:2020:2020) (1983:1983:1983))
        (PORT d[5] (2190:2190:2190) (2152:2152:2152))
        (PORT d[6] (2566:2566:2566) (2510:2510:2510))
        (PORT d[7] (2124:2124:2124) (2217:2217:2217))
        (PORT d[8] (3075:3075:3075) (3130:3130:3130))
        (PORT d[9] (4316:4316:4316) (4362:4362:4362))
        (PORT d[10] (3440:3440:3440) (3451:3451:3451))
        (PORT d[11] (2323:2323:2323) (2439:2439:2439))
        (PORT d[12] (2062:2062:2062) (2104:2104:2104))
        (PORT clk (2488:2488:2488) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2168:2168:2168))
        (PORT clk (2488:2488:2488) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2488:2488:2488))
        (PORT d[0] (2679:2679:2679) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5382:5382:5382) (5493:5493:5493))
        (PORT d[1] (3567:3567:3567) (3650:3650:3650))
        (PORT d[2] (2656:2656:2656) (2784:2784:2784))
        (PORT d[3] (4743:4743:4743) (4741:4741:4741))
        (PORT d[4] (4981:4981:4981) (5078:5078:5078))
        (PORT d[5] (4539:4539:4539) (4659:4659:4659))
        (PORT d[6] (4440:4440:4440) (4618:4618:4618))
        (PORT d[7] (3982:3982:3982) (4028:4028:4028))
        (PORT d[8] (4688:4688:4688) (4850:4850:4850))
        (PORT d[9] (6787:6787:6787) (6865:6865:6865))
        (PORT d[10] (4537:4537:4537) (4516:4516:4516))
        (PORT d[11] (5099:5099:5099) (5184:5184:5184))
        (PORT d[12] (3480:3480:3480) (3516:3516:3516))
        (PORT clk (2475:2475:2475) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (PORT d[0] (5211:5211:5211) (5059:5059:5059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2463:2463:2463))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (1649:1649:1649))
        (PORT clk (2380:2380:2380) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2249:2249:2249))
        (PORT d[1] (3087:3087:3087) (3174:3174:3174))
        (PORT d[2] (4953:4953:4953) (5085:5085:5085))
        (PORT d[3] (2643:2643:2643) (2552:2552:2552))
        (PORT d[4] (2429:2429:2429) (2351:2351:2351))
        (PORT d[5] (3490:3490:3490) (3413:3413:3413))
        (PORT d[6] (2083:2083:2083) (2128:2128:2128))
        (PORT d[7] (2820:2820:2820) (2935:2935:2935))
        (PORT d[8] (2333:2333:2333) (2387:2387:2387))
        (PORT d[9] (4817:4817:4817) (4850:4850:4850))
        (PORT d[10] (2388:2388:2388) (2403:2403:2403))
        (PORT d[11] (1882:1882:1882) (1956:1956:1956))
        (PORT d[12] (2016:2016:2016) (2051:2051:2051))
        (PORT clk (2376:2376:2376) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (2652:2652:2652))
        (PORT clk (2376:2376:2376) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2292:2292:2292))
        (PORT d[0] (2947:2947:2947) (2899:2899:2899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4330:4330:4330) (4449:4449:4449))
        (PORT d[1] (2467:2467:2467) (2563:2563:2563))
        (PORT d[2] (2547:2547:2547) (2648:2648:2648))
        (PORT d[3] (3554:3554:3554) (3544:3544:3544))
        (PORT d[4] (3616:3616:3616) (3732:3732:3732))
        (PORT d[5] (3542:3542:3542) (3666:3666:3666))
        (PORT d[6] (3604:3604:3604) (3770:3770:3770))
        (PORT d[7] (2611:2611:2611) (2663:2663:2663))
        (PORT d[8] (3623:3623:3623) (3792:3792:3792))
        (PORT d[9] (5759:5759:5759) (5833:5833:5833))
        (PORT d[10] (3877:3877:3877) (3811:3811:3811))
        (PORT d[11] (4074:4074:4074) (4170:4170:4170))
        (PORT d[12] (3058:3058:3058) (3113:3113:3113))
        (PORT clk (2517:2517:2517) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (PORT d[0] (4135:4135:4135) (3995:3995:3995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1374:1374:1374))
        (PORT datab (2296:2296:2296) (2297:2297:2297))
        (PORT datac (3571:3571:3571) (3535:3535:3535))
        (PORT datad (1301:1301:1301) (1302:1302:1302))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3567:3567:3567))
        (PORT clk (3122:3122:3122) (3215:3215:3215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6200:6200:6200) (6430:6430:6430))
        (PORT d[1] (4335:4335:4335) (4435:4435:4435))
        (PORT d[2] (3874:3874:3874) (3917:3917:3917))
        (PORT d[3] (3502:3502:3502) (3700:3700:3700))
        (PORT d[4] (3838:3838:3838) (3929:3929:3929))
        (PORT d[5] (4902:4902:4902) (5035:5035:5035))
        (PORT d[6] (4008:4008:4008) (4117:4117:4117))
        (PORT d[7] (2618:2618:2618) (2737:2737:2737))
        (PORT d[8] (3157:3157:3157) (3259:3259:3259))
        (PORT d[9] (5176:5176:5176) (5279:5279:5279))
        (PORT d[10] (4807:4807:4807) (4871:4871:4871))
        (PORT d[11] (4115:4115:4115) (4264:4264:4264))
        (PORT d[12] (4377:4377:4377) (4349:4349:4349))
        (PORT clk (3118:3118:3118) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2455:2455:2455))
        (PORT clk (3118:3118:3118) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3215:3215:3215))
        (PORT d[0] (3119:3119:3119) (3089:3089:3089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3123:3123:3123) (3216:3216:3216))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3123:3123:3123) (3216:3216:3216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3123:3123:3123) (3216:3216:3216))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3123:3123:3123) (3216:3216:3216))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4708:4708:4708) (4691:4691:4691))
        (PORT d[1] (2763:2763:2763) (2914:2914:2914))
        (PORT d[2] (2074:2074:2074) (2093:2093:2093))
        (PORT d[3] (4560:4560:4560) (4614:4614:4614))
        (PORT d[4] (5188:5188:5188) (5257:5257:5257))
        (PORT d[5] (2767:2767:2767) (2826:2826:2826))
        (PORT d[6] (1474:1474:1474) (1501:1501:1501))
        (PORT d[7] (1514:1514:1514) (1558:1558:1558))
        (PORT d[8] (2790:2790:2790) (2813:2813:2813))
        (PORT d[9] (2805:2805:2805) (2826:2826:2826))
        (PORT d[10] (4951:4951:4951) (5042:5042:5042))
        (PORT d[11] (3733:3733:3733) (3741:3741:3741))
        (PORT d[12] (1782:1782:1782) (1817:1817:1817))
        (PORT clk (2478:2478:2478) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (PORT d[0] (2099:2099:2099) (2154:2154:2154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2464:2464:2464))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1143:1143:1143))
        (PORT datab (3238:3238:3238) (3200:3200:3200))
        (PORT datac (846:846:846) (825:825:825))
        (PORT datad (1322:1322:1322) (1274:1274:1274))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3934:3934:3934) (4008:4008:4008))
        (PORT clk (3291:3291:3291) (3351:3351:3351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3363:3363:3363))
        (PORT d[1] (4122:4122:4122) (4228:4228:4228))
        (PORT d[2] (4807:4807:4807) (4887:4887:4887))
        (PORT d[3] (2565:2565:2565) (2691:2691:2691))
        (PORT d[4] (3130:3130:3130) (3189:3189:3189))
        (PORT d[5] (4351:4351:4351) (4475:4475:4475))
        (PORT d[6] (3998:3998:3998) (4163:4163:4163))
        (PORT d[7] (3261:3261:3261) (3441:3441:3441))
        (PORT d[8] (3136:3136:3136) (3225:3225:3225))
        (PORT d[9] (5520:5520:5520) (5657:5657:5657))
        (PORT d[10] (5136:5136:5136) (5256:5256:5256))
        (PORT d[11] (2973:2973:2973) (3085:3085:3085))
        (PORT d[12] (4036:4036:4036) (3969:3969:3969))
        (PORT clk (3287:3287:3287) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2583:2583:2583))
        (PORT clk (3287:3287:3287) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3291:3291:3291) (3351:3351:3351))
        (PORT d[0] (3199:3199:3199) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3292:3292:3292) (3352:3352:3352))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3292:3292:3292) (3352:3352:3352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3292:3292:3292) (3352:3352:3352))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3292:3292:3292) (3352:3352:3352))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (4297:4297:4297))
        (PORT d[1] (2649:2649:2649) (2759:2759:2759))
        (PORT d[2] (3888:3888:3888) (3887:3887:3887))
        (PORT d[3] (3137:3137:3137) (3191:3191:3191))
        (PORT d[4] (4745:4745:4745) (4859:4859:4859))
        (PORT d[5] (3075:3075:3075) (3177:3177:3177))
        (PORT d[6] (4183:4183:4183) (4407:4407:4407))
        (PORT d[7] (3554:3554:3554) (3556:3556:3556))
        (PORT d[8] (3537:3537:3537) (3534:3534:3534))
        (PORT d[9] (6522:6522:6522) (6656:6656:6656))
        (PORT d[10] (3682:3682:3682) (3805:3805:3805))
        (PORT d[11] (3167:3167:3167) (3234:3234:3234))
        (PORT d[12] (3571:3571:3571) (3568:3568:3568))
        (PORT clk (2512:2512:2512) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2499:2499:2499))
        (PORT d[0] (2961:2961:2961) (2884:2884:2884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3878:3878:3878) (4029:4029:4029))
        (PORT clk (3847:3847:3847) (3989:3989:3989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3785:3785:3785))
        (PORT d[1] (4497:4497:4497) (4621:4621:4621))
        (PORT d[2] (4963:4963:4963) (5052:5052:5052))
        (PORT d[3] (3934:3934:3934) (4219:4219:4219))
        (PORT d[4] (4933:4933:4933) (5099:5099:5099))
        (PORT d[5] (4874:4874:4874) (5047:5047:5047))
        (PORT d[6] (3667:3667:3667) (3801:3801:3801))
        (PORT d[7] (2626:2626:2626) (2772:2772:2772))
        (PORT d[8] (3862:3862:3862) (4042:4042:4042))
        (PORT d[9] (6274:6274:6274) (6474:6474:6474))
        (PORT d[10] (5694:5694:5694) (5733:5733:5733))
        (PORT d[11] (3343:3343:3343) (3515:3515:3515))
        (PORT d[12] (4359:4359:4359) (4414:4414:4414))
        (PORT clk (3843:3843:3843) (3985:3985:3985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2648:2648:2648))
        (PORT clk (3843:3843:3843) (3985:3985:3985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3847:3847:3847) (3989:3989:3989))
        (PORT d[0] (3268:3268:3268) (3279:3279:3279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3848:3848:3848) (3990:3990:3990))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3848:3848:3848) (3990:3990:3990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3848:3848:3848) (3990:3990:3990))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3848:3848:3848) (3990:3990:3990))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3913:3913:3913) (3862:3862:3862))
        (PORT d[1] (3107:3107:3107) (3322:3322:3322))
        (PORT d[2] (4202:4202:4202) (4231:4231:4231))
        (PORT d[3] (2313:2313:2313) (2463:2463:2463))
        (PORT d[4] (3941:3941:3941) (4163:4163:4163))
        (PORT d[5] (3580:3580:3580) (3762:3762:3762))
        (PORT d[6] (3634:3634:3634) (3776:3776:3776))
        (PORT d[7] (4038:4038:4038) (4276:4276:4276))
        (PORT d[8] (3683:3683:3683) (3842:3842:3842))
        (PORT d[9] (3228:3228:3228) (3211:3211:3211))
        (PORT d[10] (4825:4825:4825) (4984:4984:4984))
        (PORT d[11] (4882:4882:4882) (5031:5031:5031))
        (PORT d[12] (4651:4651:4651) (4913:4913:4913))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT d[0] (2891:2891:2891) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3094:3094:3094) (3172:3172:3172))
        (PORT clk (3063:3063:3063) (3141:3141:3141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4442:4442:4442))
        (PORT d[1] (3837:3837:3837) (3920:3920:3920))
        (PORT d[2] (4255:4255:4255) (4299:4299:4299))
        (PORT d[3] (1922:1922:1922) (2005:2005:2005))
        (PORT d[4] (4181:4181:4181) (4235:4235:4235))
        (PORT d[5] (4934:4934:4934) (5074:5074:5074))
        (PORT d[6] (3667:3667:3667) (3805:3805:3805))
        (PORT d[7] (2913:2913:2913) (3023:3023:3023))
        (PORT d[8] (3277:3277:3277) (3360:3360:3360))
        (PORT d[9] (5546:5546:5546) (5643:5643:5643))
        (PORT d[10] (4860:4860:4860) (4928:4928:4928))
        (PORT d[11] (4447:4447:4447) (4591:4591:4591))
        (PORT d[12] (4025:4025:4025) (4003:4003:4003))
        (PORT clk (3059:3059:3059) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2158:2158:2158))
        (PORT clk (3059:3059:3059) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3141:3141:3141))
        (PORT d[0] (2777:2777:2777) (2789:2789:2789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3142:3142:3142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4341:4341:4341) (4327:4327:4327))
        (PORT d[1] (2390:2390:2390) (2547:2547:2547))
        (PORT d[2] (2363:2363:2363) (2375:2375:2375))
        (PORT d[3] (4245:4245:4245) (4300:4300:4300))
        (PORT d[4] (5134:5134:5134) (5194:5194:5194))
        (PORT d[5] (4035:4035:4035) (4070:4070:4070))
        (PORT d[6] (4712:4712:4712) (4882:4882:4882))
        (PORT d[7] (1883:1883:1883) (1931:1931:1931))
        (PORT d[8] (3612:3612:3612) (3586:3586:3586))
        (PORT d[9] (3142:3142:3142) (3163:3163:3163))
        (PORT d[10] (4641:4641:4641) (4741:4741:4741))
        (PORT d[11] (3750:3750:3750) (3752:3752:3752))
        (PORT d[12] (2156:2156:2156) (2191:2191:2191))
        (PORT clk (2497:2497:2497) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (PORT d[0] (1872:1872:1872) (1795:1795:1795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3692:3692:3692))
        (PORT clk (3666:3666:3666) (3753:3753:3753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3789:3789:3789) (3881:3881:3881))
        (PORT d[1] (3859:3859:3859) (3998:3998:3998))
        (PORT d[2] (4703:4703:4703) (4866:4866:4866))
        (PORT d[3] (3327:3327:3327) (3499:3499:3499))
        (PORT d[4] (3590:3590:3590) (3696:3696:3696))
        (PORT d[5] (4489:4489:4489) (4664:4664:4664))
        (PORT d[6] (4496:4496:4496) (4714:4714:4714))
        (PORT d[7] (3705:3705:3705) (3858:3858:3858))
        (PORT d[8] (3155:3155:3155) (3258:3258:3258))
        (PORT d[9] (5519:5519:5519) (5702:5702:5702))
        (PORT d[10] (5494:5494:5494) (5621:5621:5621))
        (PORT d[11] (4067:4067:4067) (4212:4212:4212))
        (PORT d[12] (4792:4792:4792) (4719:4719:4719))
        (PORT clk (3662:3662:3662) (3749:3749:3749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2770:2770:2770))
        (PORT clk (3662:3662:3662) (3749:3749:3749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3666:3666:3666) (3753:3753:3753))
        (PORT d[0] (3329:3329:3329) (3401:3401:3401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3667:3667:3667) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3667:3667:3667) (3754:3754:3754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3667:3667:3667) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3667:3667:3667) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4288:4288:4288) (4500:4500:4500))
        (PORT d[1] (3031:3031:3031) (3216:3216:3216))
        (PORT d[2] (5275:5275:5275) (5302:5302:5302))
        (PORT d[3] (3838:3838:3838) (3924:3924:3924))
        (PORT d[4] (5071:5071:5071) (5170:5170:5170))
        (PORT d[5] (3503:3503:3503) (3604:3604:3604))
        (PORT d[6] (4444:4444:4444) (4667:4667:4667))
        (PORT d[7] (4462:4462:4462) (4623:4623:4623))
        (PORT d[8] (4453:4453:4453) (4457:4457:4457))
        (PORT d[9] (6268:6268:6268) (6405:6405:6405))
        (PORT d[10] (3599:3599:3599) (3674:3674:3674))
        (PORT d[11] (3761:3761:3761) (3813:3813:3813))
        (PORT d[12] (4627:4627:4627) (4667:4667:4667))
        (PORT clk (2492:2492:2492) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (PORT d[0] (3638:3638:3638) (3592:3592:3592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1316:1316:1316))
        (PORT datab (1123:1123:1123) (1195:1195:1195))
        (PORT datac (2730:2730:2730) (2787:2787:2787))
        (PORT datad (1085:1085:1085) (1155:1155:1155))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1141:1141:1141))
        (PORT datab (2792:2792:2792) (2823:2823:2823))
        (PORT datac (2893:2893:2893) (2816:2816:2816))
        (PORT datad (373:373:373) (366:366:366))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3524:3524:3524) (3629:3629:3629))
        (PORT clk (3432:3432:3432) (3541:3541:3541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5093:5093:5093) (5344:5344:5344))
        (PORT d[1] (4359:4359:4359) (4550:4550:4550))
        (PORT d[2] (4198:4198:4198) (4281:4281:4281))
        (PORT d[3] (3274:3274:3274) (3539:3539:3539))
        (PORT d[4] (5073:5073:5073) (5237:5237:5237))
        (PORT d[5] (4861:4861:4861) (4986:4986:4986))
        (PORT d[6] (3256:3256:3256) (3364:3364:3364))
        (PORT d[7] (3718:3718:3718) (3862:3862:3862))
        (PORT d[8] (4365:4365:4365) (4569:4569:4569))
        (PORT d[9] (5217:5217:5217) (5147:5147:5147))
        (PORT d[10] (5787:5787:5787) (5831:5831:5831))
        (PORT d[11] (2674:2674:2674) (2830:2830:2830))
        (PORT d[12] (3738:3738:3738) (3934:3934:3934))
        (PORT clk (3428:3428:3428) (3537:3537:3537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (3045:3045:3045))
        (PORT clk (3428:3428:3428) (3537:3537:3537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3432:3432:3432) (3541:3541:3541))
        (PORT d[0] (3653:3653:3653) (3676:3676:3676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3433:3433:3433) (3542:3542:3542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3433:3433:3433) (3542:3542:3542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3433:3433:3433) (3542:3542:3542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3433:3433:3433) (3542:3542:3542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3263:3263:3263))
        (PORT d[1] (3573:3573:3573) (3806:3806:3806))
        (PORT d[2] (2393:2393:2393) (2393:2393:2393))
        (PORT d[3] (2660:2660:2660) (2783:2783:2783))
        (PORT d[4] (5394:5394:5394) (5661:5661:5661))
        (PORT d[5] (3736:3736:3736) (3792:3792:3792))
        (PORT d[6] (3704:3704:3704) (3892:3892:3892))
        (PORT d[7] (1556:1556:1556) (1594:1594:1594))
        (PORT d[8] (1730:1730:1730) (1765:1765:1765))
        (PORT d[9] (1414:1414:1414) (1443:1443:1443))
        (PORT d[10] (5902:5902:5902) (6057:6057:6057))
        (PORT d[11] (1670:1670:1670) (1708:1708:1708))
        (PORT d[12] (3405:3405:3405) (3568:3568:3568))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (2173:2173:2173) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2508:2508:2508))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3881:3881:3881) (4030:4030:4030))
        (PORT clk (3768:3768:3768) (3900:3900:3900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4143:4143:4143) (4248:4248:4248))
        (PORT d[1] (3604:3604:3604) (3728:3728:3728))
        (PORT d[2] (4544:4544:4544) (4620:4620:4620))
        (PORT d[3] (3173:3173:3173) (3421:3421:3421))
        (PORT d[4] (4832:4832:4832) (5026:5026:5026))
        (PORT d[5] (4916:4916:4916) (5064:5064:5064))
        (PORT d[6] (3370:3370:3370) (3497:3497:3497))
        (PORT d[7] (4301:4301:4301) (4464:4464:4464))
        (PORT d[8] (4270:4270:4270) (4426:4426:4426))
        (PORT d[9] (5480:5480:5480) (5571:5571:5571))
        (PORT d[10] (5976:5976:5976) (6111:6111:6111))
        (PORT d[11] (3564:3564:3564) (3765:3765:3765))
        (PORT d[12] (5293:5293:5293) (5344:5344:5344))
        (PORT clk (3764:3764:3764) (3896:3896:3896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3063:3063:3063))
        (PORT clk (3764:3764:3764) (3896:3896:3896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3768:3768:3768) (3900:3900:3900))
        (PORT d[0] (3732:3732:3732) (3726:3726:3726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3901:3901:3901))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3901:3901:3901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3901:3901:3901))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3901:3901:3901))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (3965:3965:3965))
        (PORT d[1] (3473:3473:3473) (3617:3617:3617))
        (PORT d[2] (3213:3213:3213) (3266:3266:3266))
        (PORT d[3] (3004:3004:3004) (3122:3122:3122))
        (PORT d[4] (5147:5147:5147) (5458:5458:5458))
        (PORT d[5] (3946:3946:3946) (4055:4055:4055))
        (PORT d[6] (4516:4516:4516) (4750:4750:4750))
        (PORT d[7] (3230:3230:3230) (3237:3237:3237))
        (PORT d[8] (4833:4833:4833) (4809:4809:4809))
        (PORT d[9] (6743:6743:6743) (6789:6789:6789))
        (PORT d[10] (2229:2229:2229) (2250:2250:2250))
        (PORT d[11] (5996:5996:5996) (6173:6173:6173))
        (PORT d[12] (3880:3880:3880) (4074:4074:4074))
        (PORT clk (2483:2483:2483) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (PORT d[0] (3338:3338:3338) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2464:2464:2464))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1128:1128:1128))
        (PORT datab (1714:1714:1714) (1659:1659:1659))
        (PORT datac (1040:1040:1040) (1099:1099:1099))
        (PORT datad (1776:1776:1776) (1694:1694:1694))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (4055:4055:4055))
        (PORT clk (3741:3741:3741) (3871:3871:3871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4747:4747:4747) (4844:4844:4844))
        (PORT d[1] (3961:3961:3961) (4081:4081:4081))
        (PORT d[2] (3504:3504:3504) (3554:3554:3554))
        (PORT d[3] (2862:2862:2862) (3083:3083:3083))
        (PORT d[4] (3966:3966:3966) (4095:4095:4095))
        (PORT d[5] (4970:4970:4970) (5126:5126:5126))
        (PORT d[6] (3749:3749:3749) (3870:3870:3870))
        (PORT d[7] (3002:3002:3002) (3148:3148:3148))
        (PORT d[8] (4284:4284:4284) (4445:4445:4445))
        (PORT d[9] (5129:5129:5129) (5230:5230:5230))
        (PORT d[10] (4904:4904:4904) (5012:5012:5012))
        (PORT d[11] (3166:3166:3166) (3403:3403:3403))
        (PORT d[12] (5647:5647:5647) (5694:5694:5694))
        (PORT clk (3737:3737:3737) (3867:3867:3867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2395:2395:2395))
        (PORT clk (3737:3737:3737) (3867:3867:3867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3871:3871:3871))
        (PORT d[0] (3070:3070:3070) (3026:3026:3026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3742:3742:3742) (3872:3872:3872))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3742:3742:3742) (3872:3872:3872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3742:3742:3742) (3872:3872:3872))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3742:3742:3742) (3872:3872:3872))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3971:3971:3971) (4020:4020:4020))
        (PORT d[1] (3159:3159:3159) (3324:3324:3324))
        (PORT d[2] (3545:3545:3545) (3610:3610:3610))
        (PORT d[3] (2369:2369:2369) (2522:2522:2522))
        (PORT d[4] (6540:6540:6540) (6625:6625:6625))
        (PORT d[5] (4326:4326:4326) (4432:4432:4432))
        (PORT d[6] (4853:4853:4853) (5083:5083:5083))
        (PORT d[7] (2871:2871:2871) (2880:2880:2880))
        (PORT d[8] (4501:4501:4501) (4483:4483:4483))
        (PORT d[9] (7136:7136:7136) (7182:7182:7182))
        (PORT d[10] (2183:2183:2183) (2197:2197:2197))
        (PORT d[11] (5899:5899:5899) (5925:5925:5925))
        (PORT d[12] (3943:3943:3943) (3948:3948:3948))
        (PORT clk (2464:2464:2464) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2450:2450:2450))
        (PORT d[0] (2629:2629:2629) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3120:3120:3120))
        (PORT clk (3305:3305:3305) (3370:3370:3370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (3080:3080:3080))
        (PORT d[1] (3453:3453:3453) (3573:3573:3573))
        (PORT d[2] (5750:5750:5750) (5939:5939:5939))
        (PORT d[3] (5369:5369:5369) (5232:5232:5232))
        (PORT d[4] (5118:5118:5118) (5365:5365:5365))
        (PORT d[5] (4375:4375:4375) (4467:4467:4467))
        (PORT d[6] (3372:3372:3372) (3416:3416:3416))
        (PORT d[7] (4418:4418:4418) (4436:4436:4436))
        (PORT d[8] (3122:3122:3122) (3219:3219:3219))
        (PORT d[9] (5425:5425:5425) (5525:5525:5525))
        (PORT d[10] (5092:5092:5092) (5170:5170:5170))
        (PORT d[11] (2890:2890:2890) (3009:3009:3009))
        (PORT d[12] (4979:4979:4979) (5017:5017:5017))
        (PORT clk (3301:3301:3301) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2548:2548:2548))
        (PORT clk (3301:3301:3301) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3305:3305:3305) (3370:3370:3370))
        (PORT d[0] (3160:3160:3160) (3179:3179:3179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3306:3306:3306) (3371:3371:3371))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3306:3306:3306) (3371:3371:3371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3306:3306:3306) (3371:3371:3371))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3306:3306:3306) (3371:3371:3371))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3749:3749:3749))
        (PORT d[1] (3552:3552:3552) (3645:3645:3645))
        (PORT d[2] (5212:5212:5212) (5231:5231:5231))
        (PORT d[3] (7674:7674:7674) (7684:7684:7684))
        (PORT d[4] (4191:4191:4191) (4392:4392:4392))
        (PORT d[5] (4003:4003:4003) (4189:4189:4189))
        (PORT d[6] (4032:4032:4032) (4067:4067:4067))
        (PORT d[7] (2518:2518:2518) (2644:2644:2644))
        (PORT d[8] (3980:3980:3980) (4110:4110:4110))
        (PORT d[9] (5004:5004:5004) (5023:5023:5023))
        (PORT d[10] (4430:4430:4430) (4551:4551:4551))
        (PORT d[11] (4091:4091:4091) (4187:4187:4187))
        (PORT d[12] (3291:3291:3291) (3400:3400:3400))
        (PORT clk (2494:2494:2494) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (PORT d[0] (4371:4371:4371) (4242:4242:4242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2483:2483:2483))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (661:661:661))
        (PORT datab (1709:1709:1709) (1622:1622:1622))
        (PORT datac (847:847:847) (913:913:913))
        (PORT datad (3174:3174:3174) (3304:3304:3304))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1257:1257:1257))
        (PORT datab (846:846:846) (932:932:932))
        (PORT datac (597:597:597) (579:579:579))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1256:1256:1256))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (618:618:618) (605:605:605))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|b\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1361:1361:1361))
        (PORT datab (776:776:776) (783:783:783))
        (PORT datac (1209:1209:1209) (1278:1278:1278))
        (PORT datad (294:294:294) (363:363:363))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|blue\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1780:1780:1780) (1854:1854:1854))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|blue\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2852:2852:2852) (2891:2891:2891))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1181:1181:1181) (1163:1163:1163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5047:5047:5047) (5072:5072:5072))
        (PORT clk (3869:3869:3869) (4008:4008:4008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (3789:3789:3789))
        (PORT d[1] (4318:4318:4318) (4498:4498:4498))
        (PORT d[2] (4651:4651:4651) (4744:4744:4744))
        (PORT d[3] (4006:4006:4006) (4304:4304:4304))
        (PORT d[4] (4708:4708:4708) (4884:4884:4884))
        (PORT d[5] (4898:4898:4898) (5077:5077:5077))
        (PORT d[6] (3926:3926:3926) (4042:4042:4042))
        (PORT d[7] (2655:2655:2655) (2808:2808:2808))
        (PORT d[8] (4268:4268:4268) (4444:4444:4444))
        (PORT d[9] (5325:5325:5325) (5274:5274:5274))
        (PORT d[10] (5432:5432:5432) (5480:5480:5480))
        (PORT d[11] (3363:3363:3363) (3529:3529:3529))
        (PORT d[12] (4682:4682:4682) (4742:4742:4742))
        (PORT clk (3865:3865:3865) (4004:4004:4004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2556:2556:2556))
        (PORT clk (3865:3865:3865) (4004:4004:4004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3869:3869:3869) (4008:4008:4008))
        (PORT d[0] (3213:3213:3213) (3213:3213:3213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3870:3870:3870) (4009:4009:4009))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3870:3870:3870) (4009:4009:4009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3870:3870:3870) (4009:4009:4009))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3870:3870:3870) (4009:4009:4009))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4351:4351:4351) (4302:4302:4302))
        (PORT d[1] (3487:3487:3487) (3709:3709:3709))
        (PORT d[2] (4627:4627:4627) (4652:4652:4652))
        (PORT d[3] (2408:2408:2408) (2570:2570:2570))
        (PORT d[4] (3932:3932:3932) (4156:4156:4156))
        (PORT d[5] (2703:2703:2703) (2758:2758:2758))
        (PORT d[6] (3666:3666:3666) (3850:3850:3850))
        (PORT d[7] (4087:4087:4087) (4333:4333:4333))
        (PORT d[8] (4031:4031:4031) (4186:4186:4186))
        (PORT d[9] (3635:3635:3635) (3610:3610:3610))
        (PORT d[10] (4476:4476:4476) (4644:4644:4644))
        (PORT d[11] (5237:5237:5237) (5384:5384:5384))
        (PORT d[12] (5031:5031:5031) (5294:5294:5294))
        (PORT clk (2520:2520:2520) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2515:2515:2515))
        (PORT d[0] (2515:2515:2515) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2512:2512:2512))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5070:5070:5070) (5097:5097:5097))
        (PORT clk (3835:3835:3835) (3975:3975:3975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3556:3556:3556) (3794:3794:3794))
        (PORT d[1] (4511:4511:4511) (4638:4638:4638))
        (PORT d[2] (4956:4956:4956) (5043:5043:5043))
        (PORT d[3] (3670:3670:3670) (3968:3968:3968))
        (PORT d[4] (4946:4946:4946) (5113:5113:5113))
        (PORT d[5] (4835:4835:4835) (5008:5008:5008))
        (PORT d[6] (3623:3623:3623) (3755:3755:3755))
        (PORT d[7] (2941:2941:2941) (3087:3087:3087))
        (PORT d[8] (4216:4216:4216) (4389:4389:4389))
        (PORT d[9] (6288:6288:6288) (6490:6490:6490))
        (PORT d[10] (5708:5708:5708) (5749:5749:5749))
        (PORT d[11] (3023:3023:3023) (3205:3205:3205))
        (PORT d[12] (4347:4347:4347) (4401:4401:4401))
        (PORT clk (3831:3831:3831) (3971:3971:3971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2647:2647:2647))
        (PORT clk (3831:3831:3831) (3971:3971:3971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3835:3835:3835) (3975:3975:3975))
        (PORT d[0] (3267:3267:3267) (3278:3278:3278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3836:3836:3836) (3976:3976:3976))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3836:3836:3836) (3976:3976:3976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3836:3836:3836) (3976:3976:3976))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3836:3836:3836) (3976:3976:3976))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4287:4287:4287) (4218:4218:4218))
        (PORT d[1] (3095:3095:3095) (3311:3311:3311))
        (PORT d[2] (4278:4278:4278) (4310:4310:4310))
        (PORT d[3] (2310:2310:2310) (2459:2459:2459))
        (PORT d[4] (3863:3863:3863) (4066:4066:4066))
        (PORT d[5] (3594:3594:3594) (3777:3777:3777))
        (PORT d[6] (3604:3604:3604) (3741:3741:3741))
        (PORT d[7] (4361:4361:4361) (4588:4588:4588))
        (PORT d[8] (3683:3683:3683) (3842:3842:3842))
        (PORT d[9] (3614:3614:3614) (3585:3585:3585))
        (PORT d[10] (4838:4838:4838) (4999:4999:4999))
        (PORT d[11] (4894:4894:4894) (5043:5043:5043))
        (PORT d[12] (4639:4639:4639) (4902:4902:4902))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (PORT d[0] (3190:3190:3190) (3091:3091:3091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2228:2228:2228) (2162:2162:2162))
        (PORT datab (2321:2321:2321) (2300:2300:2300))
        (PORT datac (1036:1036:1036) (1084:1084:1084))
        (PORT datad (774:774:774) (828:828:828))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5326:5326:5326) (5381:5381:5381))
        (PORT clk (3793:3793:3793) (3927:3927:3927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (4208:4208:4208))
        (PORT d[1] (3960:3960:3960) (4080:4080:4080))
        (PORT d[2] (4552:4552:4552) (4628:4628:4628))
        (PORT d[3] (3149:3149:3149) (3360:3360:3360))
        (PORT d[4] (3988:3988:3988) (4119:4119:4119))
        (PORT d[5] (4939:4939:4939) (5089:5089:5089))
        (PORT d[6] (3672:3672:3672) (3781:3781:3781))
        (PORT d[7] (4351:4351:4351) (4516:4516:4516))
        (PORT d[8] (4315:4315:4315) (4474:4474:4474))
        (PORT d[9] (5168:5168:5168) (5274:5274:5274))
        (PORT d[10] (5999:5999:5999) (6136:6136:6136))
        (PORT d[11] (3153:3153:3153) (3388:3388:3388))
        (PORT d[12] (5663:5663:5663) (5713:5713:5713))
        (PORT clk (3789:3789:3789) (3923:3923:3923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1787:1787:1787))
        (PORT clk (3789:3789:3789) (3923:3923:3923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3793:3793:3793) (3927:3927:3927))
        (PORT d[0] (2435:2435:2435) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3794:3794:3794) (3928:3928:3928))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3794:3794:3794) (3928:3928:3928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3794:3794:3794) (3928:3928:3928))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3794:3794:3794) (3928:3928:3928))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (3990:3990:3990))
        (PORT d[1] (3140:3140:3140) (3296:3296:3296))
        (PORT d[2] (3193:3193:3193) (3245:3245:3245))
        (PORT d[3] (3076:3076:3076) (3194:3194:3194))
        (PORT d[4] (5160:5160:5160) (5472:5472:5472))
        (PORT d[5] (1980:1980:1980) (2017:2017:2017))
        (PORT d[6] (4875:4875:4875) (5110:5110:5110))
        (PORT d[7] (1897:1897:1897) (1924:1924:1924))
        (PORT d[8] (4465:4465:4465) (4443:4443:4443))
        (PORT d[9] (6751:6751:6751) (6798:6798:6798))
        (PORT d[10] (1932:1932:1932) (1949:1949:1949))
        (PORT d[11] (5579:5579:5579) (5604:5604:5604))
        (PORT d[12] (3976:3976:3976) (3983:3983:3983))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT d[0] (1678:1678:1678) (1651:1651:1651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (3836:3836:3836))
        (PORT clk (3489:3489:3489) (3603:3603:3603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4665:4665:4665) (4905:4905:4905))
        (PORT d[1] (2822:2822:2822) (2896:2896:2896))
        (PORT d[2] (3896:3896:3896) (3888:3888:3888))
        (PORT d[3] (3707:3707:3707) (3997:3997:3997))
        (PORT d[4] (4368:4368:4368) (4562:4562:4562))
        (PORT d[5] (3782:3782:3782) (3880:3880:3880))
        (PORT d[6] (3970:3970:3970) (4058:4058:4058))
        (PORT d[7] (2558:2558:2558) (2703:2703:2703))
        (PORT d[8] (3214:3214:3214) (3369:3369:3369))
        (PORT d[9] (3157:3157:3157) (3150:3150:3150))
        (PORT d[10] (3625:3625:3625) (3600:3600:3600))
        (PORT d[11] (2659:2659:2659) (2817:2817:2817))
        (PORT d[12] (3546:3546:3546) (3518:3518:3518))
        (PORT clk (3485:3485:3485) (3599:3599:3599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2195:2195:2195))
        (PORT clk (3485:3485:3485) (3599:3599:3599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3489:3489:3489) (3603:3603:3603))
        (PORT d[0] (2898:2898:2898) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3604:3604:3604))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3604:3604:3604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3604:3604:3604))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3604:3604:3604))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2149:2149:2149))
        (PORT d[1] (1740:1740:1740) (1760:1760:1760))
        (PORT d[2] (2284:2284:2284) (2316:2316:2316))
        (PORT d[3] (2823:2823:2823) (2835:2835:2835))
        (PORT d[4] (2463:2463:2463) (2483:2483:2483))
        (PORT d[5] (4980:4980:4980) (5123:5123:5123))
        (PORT d[6] (4257:4257:4257) (4346:4346:4346))
        (PORT d[7] (4734:4734:4734) (4896:4896:4896))
        (PORT d[8] (4335:4335:4335) (4444:4444:4444))
        (PORT d[9] (3977:3977:3977) (3932:3932:3932))
        (PORT d[10] (3466:3466:3466) (3444:3444:3444))
        (PORT d[11] (2653:2653:2653) (2637:2637:2637))
        (PORT d[12] (4935:4935:4935) (5162:5162:5162))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (PORT d[0] (3031:3031:3031) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2504:2504:2504))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (876:876:876))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2105:2105:2105) (1989:1989:1989))
        (PORT datad (1619:1619:1619) (1594:1594:1594))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4371:4371:4371) (4217:4217:4217))
        (PORT clk (2752:2752:2752) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2717:2717:2717))
        (PORT d[1] (4647:4647:4647) (4791:4791:4791))
        (PORT d[2] (6381:6381:6381) (6517:6517:6517))
        (PORT d[3] (5268:5268:5268) (5191:5191:5191))
        (PORT d[4] (2699:2699:2699) (2659:2659:2659))
        (PORT d[5] (3596:3596:3596) (3657:3657:3657))
        (PORT d[6] (3314:3314:3314) (3293:3293:3293))
        (PORT d[7] (2487:2487:2487) (2572:2572:2572))
        (PORT d[8] (2751:2751:2751) (2816:2816:2816))
        (PORT d[9] (4615:4615:4615) (4691:4691:4691))
        (PORT d[10] (4432:4432:4432) (4489:4489:4489))
        (PORT d[11] (3259:3259:3259) (3377:3377:3377))
        (PORT d[12] (5307:5307:5307) (5368:5368:5368))
        (PORT clk (2748:2748:2748) (2737:2737:2737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2712:2712:2712))
        (PORT clk (2748:2748:2748) (2737:2737:2737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2741:2741:2741))
        (PORT d[0] (3364:3364:3364) (3343:3343:3343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2742:2742:2742))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2742:2742:2742))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2742:2742:2742))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4018:4018:4018) (4092:4092:4092))
        (PORT d[1] (4276:4276:4276) (4356:4356:4356))
        (PORT d[2] (3680:3680:3680) (3786:3786:3786))
        (PORT d[3] (5801:5801:5801) (5798:5798:5798))
        (PORT d[4] (6051:6051:6051) (6146:6146:6146))
        (PORT d[5] (4685:4685:4685) (4827:4827:4827))
        (PORT d[6] (3293:3293:3293) (3433:3433:3433))
        (PORT d[7] (3083:3083:3083) (3134:3134:3134))
        (PORT d[8] (5783:5783:5783) (5939:5939:5939))
        (PORT d[9] (6781:6781:6781) (6801:6801:6801))
        (PORT d[10] (6996:6996:6996) (7108:7108:7108))
        (PORT d[11] (4310:4310:4310) (4332:4332:4332))
        (PORT d[12] (3215:3215:3215) (3322:3322:3322))
        (PORT clk (2482:2482:2482) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (PORT d[0] (1975:1975:1975) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2470:2470:2470))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5755:5755:5755) (5845:5845:5845))
        (PORT clk (3405:3405:3405) (3485:3485:3485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4279:4279:4279) (4303:4303:4303))
        (PORT d[1] (4398:4398:4398) (4496:4496:4496))
        (PORT d[2] (4292:4292:4292) (4408:4408:4408))
        (PORT d[3] (2682:2682:2682) (2829:2829:2829))
        (PORT d[4] (3199:3199:3199) (3271:3271:3271))
        (PORT d[5] (5055:5055:5055) (5161:5161:5161))
        (PORT d[6] (3993:3993:3993) (4157:4157:4157))
        (PORT d[7] (3404:3404:3404) (3603:3603:3603))
        (PORT d[8] (3270:3270:3270) (3391:3391:3391))
        (PORT d[9] (5514:5514:5514) (5649:5649:5649))
        (PORT d[10] (5286:5286:5286) (5430:5430:5430))
        (PORT d[11] (2997:2997:2997) (3124:3124:3124))
        (PORT d[12] (4433:4433:4433) (4360:4360:4360))
        (PORT clk (3401:3401:3401) (3481:3481:3481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2195:2195:2195))
        (PORT clk (3401:3401:3401) (3481:3481:3481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3405:3405:3405) (3485:3485:3485))
        (PORT d[0] (2814:2814:2814) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3486:3486:3486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4528:4528:4528) (4721:4721:4721))
        (PORT d[1] (3354:3354:3354) (3474:3474:3474))
        (PORT d[2] (4626:4626:4626) (4615:4615:4615))
        (PORT d[3] (4104:4104:4104) (4139:4139:4139))
        (PORT d[4] (5107:5107:5107) (5211:5211:5211))
        (PORT d[5] (3795:3795:3795) (3880:3880:3880))
        (PORT d[6] (4904:4904:4904) (5121:5121:5121))
        (PORT d[7] (4247:4247:4247) (4337:4337:4337))
        (PORT d[8] (3504:3504:3504) (3498:3498:3498))
        (PORT d[9] (7281:7281:7281) (7418:7418:7418))
        (PORT d[10] (3666:3666:3666) (3791:3791:3791))
        (PORT d[11] (4164:4164:4164) (4204:4204:4204))
        (PORT d[12] (3213:3213:3213) (3214:3214:3214))
        (PORT clk (2503:2503:2503) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2489:2489:2489))
        (PORT d[0] (2036:2036:2036) (2045:2045:2045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2486:2486:2486))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2515:2515:2515))
        (PORT clk (2536:2536:2536) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2872:2872:2872))
        (PORT d[1] (2632:2632:2632) (2583:2583:2583))
        (PORT d[2] (5518:5518:5518) (5634:5634:5634))
        (PORT d[3] (3638:3638:3638) (3517:3517:3517))
        (PORT d[4] (2001:2001:2001) (1958:1958:1958))
        (PORT d[5] (3163:3163:3163) (3096:3096:3096))
        (PORT d[6] (2001:2001:2001) (2039:2039:2039))
        (PORT d[7] (2787:2787:2787) (2868:2868:2868))
        (PORT d[8] (2336:2336:2336) (2389:2389:2389))
        (PORT d[9] (5285:5285:5285) (5347:5347:5347))
        (PORT d[10] (2686:2686:2686) (2696:2696:2696))
        (PORT d[11] (2285:2285:2285) (2401:2401:2401))
        (PORT d[12] (2328:2328:2328) (2345:2345:2345))
        (PORT clk (2532:2532:2532) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (1964:1964:1964))
        (PORT clk (2532:2532:2532) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2532:2532:2532))
        (PORT d[0] (2657:2657:2657) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4075:4075:4075) (4195:4195:4195))
        (PORT d[1] (2869:2869:2869) (2953:2953:2953))
        (PORT d[2] (2277:2277:2277) (2403:2403:2403))
        (PORT d[3] (4334:4334:4334) (4327:4327:4327))
        (PORT d[4] (4610:4610:4610) (4707:4707:4707))
        (PORT d[5] (3767:3767:3767) (3880:3880:3880))
        (PORT d[6] (3709:3709:3709) (3891:3891:3891))
        (PORT d[7] (3325:3325:3325) (3374:3374:3374))
        (PORT d[8] (4326:4326:4326) (4488:4488:4488))
        (PORT d[9] (6353:6353:6353) (6417:6417:6417))
        (PORT d[10] (3777:3777:3777) (3756:3756:3756))
        (PORT d[11] (4323:4323:4323) (4406:4406:4406))
        (PORT d[12] (3835:3835:3835) (3880:3880:3880))
        (PORT clk (2504:2504:2504) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (PORT d[0] (4529:4529:4529) (4401:4401:4401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3465:3465:3465) (3403:3403:3403))
        (PORT datab (4056:4056:4056) (4085:4085:4085))
        (PORT datac (1059:1059:1059) (1114:1114:1114))
        (PORT datad (300:300:300) (370:370:370))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6617:6617:6617) (6436:6436:6436))
        (PORT clk (2898:2898:2898) (2929:2929:2929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (3909:3909:3909))
        (PORT d[1] (3403:3403:3403) (3492:3492:3492))
        (PORT d[2] (5662:5662:5662) (5798:5798:5798))
        (PORT d[3] (4564:4564:4564) (4484:4484:4484))
        (PORT d[4] (5179:5179:5179) (5376:5376:5376))
        (PORT d[5] (3934:3934:3934) (3982:3982:3982))
        (PORT d[6] (2939:2939:2939) (2939:2939:2939))
        (PORT d[7] (3308:3308:3308) (3443:3443:3443))
        (PORT d[8] (2746:2746:2746) (2805:2805:2805))
        (PORT d[9] (5809:5809:5809) (5877:5877:5877))
        (PORT d[10] (4398:4398:4398) (4453:4453:4453))
        (PORT d[11] (2636:2636:2636) (2768:2768:2768))
        (PORT d[12] (4953:4953:4953) (5018:5018:5018))
        (PORT clk (2894:2894:2894) (2925:2925:2925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2542:2542:2542))
        (PORT clk (2894:2894:2894) (2925:2925:2925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2898:2898:2898) (2929:2929:2929))
        (PORT d[0] (3143:3143:3143) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2930:2930:2930))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2930:2930:2930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2930:2930:2930))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2899:2899:2899) (2930:2930:2930))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3703:3703:3703) (3787:3787:3787))
        (PORT d[1] (5037:5037:5037) (5144:5144:5144))
        (PORT d[2] (4426:4426:4426) (4541:4541:4541))
        (PORT d[3] (6188:6188:6188) (6189:6189:6189))
        (PORT d[4] (4636:4636:4636) (4846:4846:4846))
        (PORT d[5] (3978:3978:3978) (4128:4128:4128))
        (PORT d[6] (5434:5434:5434) (5468:5468:5468))
        (PORT d[7] (2115:2115:2115) (2201:2201:2201))
        (PORT d[8] (3238:3238:3238) (3334:3334:3334))
        (PORT d[9] (6065:6065:6065) (6082:6082:6082))
        (PORT d[10] (6296:6296:6296) (6420:6420:6420))
        (PORT d[11] (3622:3622:3622) (3646:3646:3646))
        (PORT d[12] (2888:2888:2888) (2995:2995:2995))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT d[0] (4728:4728:4728) (4785:4785:4785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2836:2836:2836) (2835:2835:2835))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1058:1058:1058) (1113:1113:1113))
        (PORT datad (3023:3023:3023) (2934:2934:2934))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2003:2003:2003))
        (PORT clk (2389:2389:2389) (2359:2359:2359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2291:2291:2291))
        (PORT d[1] (2595:2595:2595) (2545:2545:2545))
        (PORT d[2] (5021:5021:5021) (5175:5175:5175))
        (PORT d[3] (3964:3964:3964) (3843:3843:3843))
        (PORT d[4] (1941:1941:1941) (1895:1895:1895))
        (PORT d[5] (3118:3118:3118) (3044:3044:3044))
        (PORT d[6] (2002:2002:2002) (2040:2040:2040))
        (PORT d[7] (2754:2754:2754) (2832:2832:2832))
        (PORT d[8] (2315:2315:2315) (2336:2336:2336))
        (PORT d[9] (5330:5330:5330) (5395:5395:5395))
        (PORT d[10] (2687:2687:2687) (2697:2697:2697))
        (PORT d[11] (2274:2274:2274) (2388:2388:2388))
        (PORT d[12] (2744:2744:2744) (2764:2764:2764))
        (PORT clk (2385:2385:2385) (2355:2355:2355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2019:2019:2019))
        (PORT clk (2385:2385:2385) (2355:2355:2355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2359:2359:2359))
        (PORT d[0] (2681:2681:2681) (2650:2650:2650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5005:5005:5005) (5116:5116:5116))
        (PORT d[1] (2915:2915:2915) (3000:3000:3000))
        (PORT d[2] (2284:2284:2284) (2411:2411:2411))
        (PORT d[3] (4396:4396:4396) (4393:4393:4393))
        (PORT d[4] (4619:4619:4619) (4718:4718:4718))
        (PORT d[5] (3781:3781:3781) (3896:3896:3896))
        (PORT d[6] (4044:4044:4044) (4224:4224:4224))
        (PORT d[7] (3604:3604:3604) (3639:3639:3639))
        (PORT d[8] (4361:4361:4361) (4528:4528:4528))
        (PORT d[9] (6418:6418:6418) (6493:6493:6493))
        (PORT d[10] (4152:4152:4152) (4128:4128:4128))
        (PORT d[11] (4430:4430:4430) (4521:4521:4521))
        (PORT d[12] (3811:3811:3811) (3853:3853:3853))
        (PORT clk (2501:2501:2501) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (PORT d[0] (4511:4511:4511) (4370:4370:4370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1924:1924:1924))
        (PORT clk (2961:2961:2961) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2104:2104:2104))
        (PORT d[1] (2699:2699:2699) (2746:2746:2746))
        (PORT d[2] (2048:2048:2048) (2060:2060:2060))
        (PORT d[3] (1818:1818:1818) (1889:1889:1889))
        (PORT d[4] (1714:1714:1714) (1722:1722:1722))
        (PORT d[5] (3434:3434:3434) (3491:3491:3491))
        (PORT d[6] (2488:2488:2488) (2552:2552:2552))
        (PORT d[7] (1933:1933:1933) (1936:1936:1936))
        (PORT d[8] (2989:2989:2989) (2990:2990:2990))
        (PORT d[9] (3737:3737:3737) (3743:3743:3743))
        (PORT d[10] (1671:1671:1671) (1694:1694:1694))
        (PORT d[11] (2362:2362:2362) (2368:2368:2368))
        (PORT d[12] (2368:2368:2368) (2390:2390:2390))
        (PORT clk (2957:2957:2957) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (1792:1792:1792))
        (PORT clk (2957:2957:2957) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (3002:3002:3002))
        (PORT d[0] (2414:2414:2414) (2372:2372:2372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3003:3003:3003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2382:2382:2382))
        (PORT d[1] (1533:1533:1533) (1612:1612:1612))
        (PORT d[2] (1857:1857:1857) (1917:1917:1917))
        (PORT d[3] (3664:3664:3664) (3638:3638:3638))
        (PORT d[4] (3358:3358:3358) (3460:3460:3460))
        (PORT d[5] (3138:3138:3138) (3250:3250:3250))
        (PORT d[6] (4474:4474:4474) (4659:4659:4659))
        (PORT d[7] (5897:5897:5897) (6086:6086:6086))
        (PORT d[8] (4074:4074:4074) (4263:4263:4263))
        (PORT d[9] (7060:7060:7060) (7114:7114:7114))
        (PORT d[10] (3804:3804:3804) (3797:3797:3797))
        (PORT d[11] (3920:3920:3920) (3874:3874:3874))
        (PORT d[12] (4572:4572:4572) (4787:4787:4787))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (PORT d[0] (3012:3012:3012) (3013:3013:3013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2323:2323:2323) (2357:2357:2357))
        (PORT datab (1383:1383:1383) (1405:1405:1405))
        (PORT datac (2362:2362:2362) (2354:2354:2354))
        (PORT datad (746:746:746) (796:796:796))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (2875:2875:2875))
        (PORT clk (2557:2557:2557) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2890:2890:2890))
        (PORT d[1] (3051:3051:3051) (3130:3130:3130))
        (PORT d[2] (5199:5199:5199) (5325:5325:5325))
        (PORT d[3] (3301:3301:3301) (3184:3184:3184))
        (PORT d[4] (2159:2159:2159) (2102:2102:2102))
        (PORT d[5] (3140:3140:3140) (3069:3069:3069))
        (PORT d[6] (2377:2377:2377) (2412:2412:2412))
        (PORT d[7] (3155:3155:3155) (3266:3266:3266))
        (PORT d[8] (2344:2344:2344) (2398:2398:2398))
        (PORT d[9] (4958:4958:4958) (5025:5025:5025))
        (PORT d[10] (2636:2636:2636) (2642:2642:2642))
        (PORT d[11] (2251:2251:2251) (2318:2318:2318))
        (PORT d[12] (2755:2755:2755) (2777:2777:2777))
        (PORT clk (2553:2553:2553) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (2846:2846:2846))
        (PORT clk (2553:2553:2553) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2554:2554:2554))
        (PORT d[0] (3462:3462:3462) (3477:3477:3477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4655:4655:4655) (4767:4767:4767))
        (PORT d[1] (2856:2856:2856) (2942:2942:2942))
        (PORT d[2] (2219:2219:2219) (2333:2333:2333))
        (PORT d[3] (3979:3979:3979) (3966:3966:3966))
        (PORT d[4] (4262:4262:4262) (4359:4359:4359))
        (PORT d[5] (3107:3107:3107) (3230:3230:3230))
        (PORT d[6] (3987:3987:3987) (4167:4167:4167))
        (PORT d[7] (3323:3323:3323) (3355:3355:3355))
        (PORT d[8] (4263:4263:4263) (4410:4410:4410))
        (PORT d[9] (6692:6692:6692) (6753:6753:6753))
        (PORT d[10] (3797:3797:3797) (3780:3780:3780))
        (PORT d[11] (4382:4382:4382) (4466:4466:4466))
        (PORT d[12] (3486:3486:3486) (3534:3534:3534))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT d[0] (5083:5083:5083) (5170:5170:5170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6378:6378:6378) (6207:6207:6207))
        (PORT clk (2840:2840:2840) (2851:2851:2851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2376:2376:2376))
        (PORT d[1] (4328:4328:4328) (4472:4472:4472))
        (PORT d[2] (6061:6061:6061) (6199:6199:6199))
        (PORT d[3] (4537:4537:4537) (4455:4455:4455))
        (PORT d[4] (5168:5168:5168) (5378:5378:5378))
        (PORT d[5] (4015:4015:4015) (4077:4077:4077))
        (PORT d[6] (3281:3281:3281) (3250:3250:3250))
        (PORT d[7] (3309:3309:3309) (3443:3443:3443))
        (PORT d[8] (3088:3088:3088) (3140:3140:3140))
        (PORT d[9] (5790:5790:5790) (5857:5857:5857))
        (PORT d[10] (4736:4736:4736) (4789:4789:4789))
        (PORT d[11] (2933:2933:2933) (3051:3051:3051))
        (PORT d[12] (4958:4958:4958) (5024:5024:5024))
        (PORT clk (2836:2836:2836) (2847:2847:2847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2118:2118:2118))
        (PORT clk (2836:2836:2836) (2847:2847:2847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:2840:2840) (2851:2851:2851))
        (PORT d[0] (2796:2796:2796) (2749:2749:2749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (2852:2852:2852))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (2852:2852:2852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (2852:2852:2852))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (2852:2852:2852))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4303:4303:4303) (4337:4337:4337))
        (PORT d[1] (5415:5415:5415) (5519:5519:5519))
        (PORT d[2] (4091:4091:4091) (4211:4211:4211))
        (PORT d[3] (6215:6215:6215) (6217:6217:6217))
        (PORT d[4] (4984:4984:4984) (5205:5205:5205))
        (PORT d[5] (4597:4597:4597) (4713:4713:4713))
        (PORT d[6] (5765:5765:5765) (5793:5793:5793))
        (PORT d[7] (3116:3116:3116) (3183:3183:3183))
        (PORT d[8] (3941:3941:3941) (4028:4028:4028))
        (PORT d[9] (6062:6062:6062) (6085:6085:6085))
        (PORT d[10] (6274:6274:6274) (6393:6393:6393))
        (PORT d[11] (3989:3989:3989) (4041:4041:4041))
        (PORT d[12] (2863:2863:2863) (2974:2974:2974))
        (PORT clk (2507:2507:2507) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (PORT d[0] (2348:2348:2348) (2363:2363:2363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (658:658:658))
        (PORT datab (1086:1086:1086) (1141:1141:1141))
        (PORT datac (4108:4108:4108) (4001:4001:4001))
        (PORT datad (2586:2586:2586) (2560:2560:2560))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1914:1914:1914) (1896:1896:1896))
        (PORT datac (1017:1017:1017) (1051:1051:1051))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4857:4857:4857) (4827:4827:4827))
        (PORT clk (3781:3781:3781) (3924:3924:3924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3800:3800:3800))
        (PORT d[1] (3512:3512:3512) (3648:3648:3648))
        (PORT d[2] (5011:5011:5011) (5126:5126:5126))
        (PORT d[3] (4379:4379:4379) (4687:4687:4687))
        (PORT d[4] (4449:4449:4449) (4686:4686:4686))
        (PORT d[5] (6214:6214:6214) (6382:6382:6382))
        (PORT d[6] (3242:3242:3242) (3335:3335:3335))
        (PORT d[7] (2596:2596:2596) (2743:2743:2743))
        (PORT d[8] (3250:3250:3250) (3407:3407:3407))
        (PORT d[9] (4987:4987:4987) (4954:4954:4954))
        (PORT d[10] (5835:5835:5835) (5976:5976:5976))
        (PORT d[11] (3077:3077:3077) (3260:3260:3260))
        (PORT d[12] (4576:4576:4576) (4574:4574:4574))
        (PORT clk (3777:3777:3777) (3920:3920:3920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2424:2424:2424))
        (PORT clk (3777:3777:3777) (3920:3920:3920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3924:3924:3924))
        (PORT d[0] (3087:3087:3087) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3782:3782:3782) (3925:3925:3925))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3782:3782:3782) (3925:3925:3925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3782:3782:3782) (3925:3925:3925))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3782:3782:3782) (3925:3925:3925))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3209:3209:3209))
        (PORT d[1] (3199:3199:3199) (3455:3455:3455))
        (PORT d[2] (3430:3430:3430) (3474:3474:3474))
        (PORT d[3] (3862:3862:3862) (3886:3886:3886))
        (PORT d[4] (3876:3876:3876) (4093:4093:4093))
        (PORT d[5] (4280:4280:4280) (4417:4417:4417))
        (PORT d[6] (3196:3196:3196) (3288:3288:3288))
        (PORT d[7] (3757:3757:3757) (3932:3932:3932))
        (PORT d[8] (3294:3294:3294) (3411:3411:3411))
        (PORT d[9] (3534:3534:3534) (3479:3479:3479))
        (PORT d[10] (5233:5233:5233) (5350:5350:5350))
        (PORT d[11] (3345:3345:3345) (3325:3325:3325))
        (PORT d[12] (3871:3871:3871) (4103:4103:4103))
        (PORT clk (2498:2498:2498) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (PORT d[0] (3283:3283:3283) (3142:3142:3142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5069:5069:5069) (5096:5096:5096))
        (PORT clk (3843:3843:3843) (3992:3992:3992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3544:3544:3544) (3782:3782:3782))
        (PORT d[1] (4466:4466:4466) (4590:4590:4590))
        (PORT d[2] (4941:4941:4941) (5027:5027:5027))
        (PORT d[3] (4304:4304:4304) (4594:4594:4594))
        (PORT d[4] (4966:4966:4966) (5120:5120:5120))
        (PORT d[5] (4765:4765:4765) (4938:4938:4938))
        (PORT d[6] (3649:3649:3649) (3781:3781:3781))
        (PORT d[7] (2607:2607:2607) (2753:2753:2753))
        (PORT d[8] (4230:4230:4230) (4402:4402:4402))
        (PORT d[9] (6353:6353:6353) (6561:6561:6561))
        (PORT d[10] (5715:5715:5715) (5757:5757:5757))
        (PORT d[11] (2695:2695:2695) (2875:2875:2875))
        (PORT d[12] (4330:4330:4330) (4384:4384:4384))
        (PORT clk (3839:3839:3839) (3988:3988:3988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (3055:3055:3055))
        (PORT clk (3839:3839:3839) (3988:3988:3988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3843:3843:3843) (3992:3992:3992))
        (PORT d[0] (3639:3639:3639) (3690:3690:3690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3844:3844:3844) (3993:3993:3993))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3844:3844:3844) (3993:3993:3993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3844:3844:3844) (3993:3993:3993))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3844:3844:3844) (3993:3993:3993))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (4535:4535:4535))
        (PORT d[1] (3506:3506:3506) (3711:3711:3711))
        (PORT d[2] (4607:4607:4607) (4630:4630:4630))
        (PORT d[3] (2359:2359:2359) (2515:2515:2515))
        (PORT d[4] (4191:4191:4191) (4395:4395:4395))
        (PORT d[5] (3601:3601:3601) (3784:3784:3784))
        (PORT d[6] (3684:3684:3684) (3870:3870:3870))
        (PORT d[7] (4404:4404:4404) (4634:4634:4634))
        (PORT d[8] (3701:3701:3701) (3860:3860:3860))
        (PORT d[9] (3568:3568:3568) (3537:3537:3537))
        (PORT d[10] (4845:4845:4845) (5006:5006:5006))
        (PORT d[11] (4895:4895:4895) (5043:5043:5043))
        (PORT d[12] (4995:4995:4995) (5258:5258:5258))
        (PORT clk (2517:2517:2517) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2512:2512:2512))
        (PORT d[0] (3229:3229:3229) (3133:3133:3133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2509:2509:2509))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5322:5322:5322) (5379:5379:5379))
        (PORT clk (3901:3901:3901) (4049:4049:4049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4529:4529:4529) (4651:4651:4651))
        (PORT d[1] (3441:3441:3441) (3539:3539:3539))
        (PORT d[2] (4544:4544:4544) (4609:4609:4609))
        (PORT d[3] (3156:3156:3156) (3387:3387:3387))
        (PORT d[4] (4133:4133:4133) (4335:4335:4335))
        (PORT d[5] (4556:4556:4556) (4702:4702:4702))
        (PORT d[6] (3340:3340:3340) (3453:3453:3453))
        (PORT d[7] (3650:3650:3650) (3824:3824:3824))
        (PORT d[8] (3587:3587:3587) (3754:3754:3754))
        (PORT d[9] (5568:5568:5568) (5715:5715:5715))
        (PORT d[10] (5295:5295:5295) (5439:5439:5439))
        (PORT d[11] (2860:2860:2860) (3069:3069:3069))
        (PORT d[12] (3682:3682:3682) (3877:3877:3877))
        (PORT clk (3897:3897:3897) (4045:4045:4045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2731:2731:2731))
        (PORT clk (3897:3897:3897) (4045:4045:4045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3901:3901:3901) (4049:4049:4049))
        (PORT d[0] (3376:3376:3376) (3362:3362:3362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (4050:4050:4050))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (4050:4050:4050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (4050:4050:4050))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (4050:4050:4050))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (3265:3265:3265))
        (PORT d[1] (3629:3629:3629) (3902:3902:3902))
        (PORT d[2] (2724:2724:2724) (2766:2766:2766))
        (PORT d[3] (2336:2336:2336) (2459:2459:2459))
        (PORT d[4] (4747:4747:4747) (5048:5048:5048))
        (PORT d[5] (3581:3581:3581) (3691:3691:3691))
        (PORT d[6] (4137:4137:4137) (4369:4369:4369))
        (PORT d[7] (4591:4591:4591) (4615:4615:4615))
        (PORT d[8] (4565:4565:4565) (4807:4807:4807))
        (PORT d[9] (6044:6044:6044) (6094:6094:6094))
        (PORT d[10] (2601:2601:2601) (2624:2624:2624))
        (PORT d[11] (5608:5608:5608) (5785:5785:5785))
        (PORT d[12] (3489:3489:3489) (3685:3685:3685))
        (PORT clk (2506:2506:2506) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (PORT d[0] (2653:2653:2653) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1892:1892:1892) (1947:1947:1947))
        (PORT datab (477:477:477) (551:551:551))
        (PORT datac (2397:2397:2397) (2272:2272:2272))
        (PORT datad (1072:1072:1072) (1108:1108:1108))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5389:5389:5389) (5246:5246:5246))
        (PORT clk (3157:3157:3157) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (3184:3184:3184))
        (PORT d[1] (3555:3555:3555) (3702:3702:3702))
        (PORT d[2] (4640:4640:4640) (4784:4784:4784))
        (PORT d[3] (3882:3882:3882) (3798:3798:3798))
        (PORT d[4] (4716:4716:4716) (4922:4922:4922))
        (PORT d[5] (4760:4760:4760) (4852:4852:4852))
        (PORT d[6] (4143:4143:4143) (4203:4203:4203))
        (PORT d[7] (2619:2619:2619) (2764:2764:2764))
        (PORT d[8] (3524:3524:3524) (3617:3617:3617))
        (PORT d[9] (4979:4979:4979) (5051:5051:5051))
        (PORT d[10] (5109:5109:5109) (5183:5183:5183))
        (PORT d[11] (2626:2626:2626) (2758:2758:2758))
        (PORT d[12] (5614:5614:5614) (5645:5645:5645))
        (PORT clk (3153:3153:3153) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2191:2191:2191))
        (PORT clk (3153:3153:3153) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3157:3157:3157) (3182:3182:3182))
        (PORT d[0] (2828:2828:2828) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3158:3158:3158) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3158:3158:3158) (3183:3183:3183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3158:3158:3158) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3158:3158:3158) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (4471:4471:4471))
        (PORT d[1] (4699:4699:4699) (4800:4800:4800))
        (PORT d[2] (6335:6335:6335) (6342:6342:6342))
        (PORT d[3] (6963:6963:6963) (6972:6972:6972))
        (PORT d[4] (4262:4262:4262) (4482:4482:4482))
        (PORT d[5] (3639:3639:3639) (3793:3793:3793))
        (PORT d[6] (5121:5121:5121) (5154:5154:5154))
        (PORT d[7] (3444:3444:3444) (3546:3546:3546))
        (PORT d[8] (4394:4394:4394) (4536:4536:4536))
        (PORT d[9] (5348:5348:5348) (5368:5368:5368))
        (PORT d[10] (5525:5525:5525) (5645:5645:5645))
        (PORT d[11] (3647:3647:3647) (3674:3674:3674))
        (PORT d[12] (3205:3205:3205) (3315:3315:3315))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (2280:2280:2280) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2508:2508:2508))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (875:875:875))
        (PORT datab (2559:2559:2559) (2663:2663:2663))
        (PORT datac (706:706:706) (709:709:709))
        (PORT datad (2857:2857:2857) (2863:2863:2863))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1117:1117:1117) (1143:1143:1143))
        (PORT datac (667:667:667) (654:654:654))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|b\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1343:1343:1343))
        (PORT datab (323:323:323) (405:405:405))
        (PORT datac (1205:1205:1205) (1274:1274:1274))
        (PORT datad (434:434:434) (445:445:445))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|blue\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1654:1654:1654) (1734:1734:1734))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|blue\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2852:2852:2852) (2891:2891:2891))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1181:1181:1181) (1163:1163:1163))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4414:4414:4414) (4513:4513:4513))
        (PORT clk (3372:3372:3372) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5846:5846:5846) (6092:6092:6092))
        (PORT d[1] (3917:3917:3917) (4017:4017:4017))
        (PORT d[2] (3461:3461:3461) (3503:3503:3503))
        (PORT d[3] (3934:3934:3934) (4194:4194:4194))
        (PORT d[4] (4276:4276:4276) (4401:4401:4401))
        (PORT d[5] (4937:4937:4937) (5066:5066:5066))
        (PORT d[6] (3981:3981:3981) (4090:4090:4090))
        (PORT d[7] (2633:2633:2633) (2761:2761:2761))
        (PORT d[8] (5044:5044:5044) (5241:5241:5241))
        (PORT d[9] (5561:5561:5561) (5488:5488:5488))
        (PORT d[10] (5101:5101:5101) (5152:5152:5152))
        (PORT d[11] (3438:3438:3438) (3591:3591:3591))
        (PORT d[12] (5359:5359:5359) (5412:5412:5412))
        (PORT clk (3368:3368:3368) (3432:3432:3432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1833:1833:1833))
        (PORT clk (3368:3368:3368) (3432:3432:3432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3372:3372:3372) (3436:3436:3436))
        (PORT d[0] (2562:2562:2562) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3373:3373:3373) (3437:3437:3437))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3373:3373:3373) (3437:3437:3437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3373:3373:3373) (3437:3437:3437))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3373:3373:3373) (3437:3437:3437))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3612:3612:3612) (3674:3674:3674))
        (PORT d[1] (2765:2765:2765) (2948:2948:2948))
        (PORT d[2] (2077:2077:2077) (2092:2092:2092))
        (PORT d[3] (3334:3334:3334) (3446:3446:3446))
        (PORT d[4] (5794:5794:5794) (5839:5839:5839))
        (PORT d[5] (793:793:793) (835:835:835))
        (PORT d[6] (762:762:762) (808:808:808))
        (PORT d[7] (815:815:815) (857:857:857))
        (PORT d[8] (2818:2818:2818) (2840:2840:2840))
        (PORT d[9] (2123:2123:2123) (2154:2154:2154))
        (PORT d[10] (1075:1075:1075) (1121:1121:1121))
        (PORT d[11] (4485:4485:4485) (4490:4490:4490))
        (PORT d[12] (1056:1056:1056) (1095:1095:1095))
        (PORT clk (2491:2491:2491) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2481:2481:2481))
        (PORT d[0] (1181:1181:1181) (1102:1102:1102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (4226:4226:4226))
        (PORT clk (3466:3466:3466) (3578:3578:3578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (4189:4189:4189))
        (PORT d[1] (3225:3225:3225) (3316:3316:3316))
        (PORT d[2] (4547:4547:4547) (4588:4588:4588))
        (PORT d[3] (3449:3449:3449) (3633:3633:3633))
        (PORT d[4] (3507:3507:3507) (3578:3578:3578))
        (PORT d[5] (4212:4212:4212) (4334:4334:4334))
        (PORT d[6] (4320:4320:4320) (4474:4474:4474))
        (PORT d[7] (3769:3769:3769) (3960:3960:3960))
        (PORT d[8] (3595:3595:3595) (3710:3710:3710))
        (PORT d[9] (6116:6116:6116) (6202:6202:6202))
        (PORT d[10] (5635:5635:5635) (5777:5777:5777))
        (PORT d[11] (3380:3380:3380) (3509:3509:3509))
        (PORT d[12] (4779:4779:4779) (4702:4702:4702))
        (PORT clk (3462:3462:3462) (3574:3574:3574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2532:2532:2532))
        (PORT clk (3462:3462:3462) (3574:3574:3574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3466:3466:3466) (3578:3578:3578))
        (PORT d[0] (3186:3186:3186) (3163:3163:3163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3467:3467:3467) (3579:3579:3579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3467:3467:3467) (3579:3579:3579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3467:3467:3467) (3579:3579:3579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3467:3467:3467) (3579:3579:3579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4937:4937:4937) (5137:5137:5137))
        (PORT d[1] (3297:3297:3297) (3416:3416:3416))
        (PORT d[2] (4999:4999:4999) (4986:4986:4986))
        (PORT d[3] (3792:3792:3792) (3836:3836:3836))
        (PORT d[4] (5786:5786:5786) (5867:5867:5867))
        (PORT d[5] (2721:2721:2721) (2786:2786:2786))
        (PORT d[6] (4878:4878:4878) (5098:5098:5098))
        (PORT d[7] (3538:3538:3538) (3543:3543:3543))
        (PORT d[8] (3481:3481:3481) (3467:3467:3467))
        (PORT d[9] (7676:7676:7676) (7813:7813:7813))
        (PORT d[10] (4049:4049:4049) (4174:4174:4174))
        (PORT d[11] (4537:4537:4537) (4570:4570:4570))
        (PORT d[12] (3175:3175:3175) (3177:3177:3177))
        (PORT clk (2490:2490:2490) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (PORT d[0] (2685:2685:2685) (2641:2641:2641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4834:4834:4834) (4980:4980:4980))
        (PORT clk (3780:3780:3780) (3895:3895:3895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4157:4157:4157) (4286:4286:4286))
        (PORT d[1] (3297:3297:3297) (3429:3429:3429))
        (PORT d[2] (4641:4641:4641) (4734:4734:4734))
        (PORT d[3] (3116:3116:3116) (3308:3308:3308))
        (PORT d[4] (4121:4121:4121) (4315:4315:4315))
        (PORT d[5] (5007:5007:5007) (5193:5193:5193))
        (PORT d[6] (4774:4774:4774) (4961:4961:4961))
        (PORT d[7] (2656:2656:2656) (2818:2818:2818))
        (PORT d[8] (3666:3666:3666) (3863:3863:3863))
        (PORT d[9] (5640:5640:5640) (5824:5824:5824))
        (PORT d[10] (5138:5138:5138) (5239:5239:5239))
        (PORT d[11] (3745:3745:3745) (3896:3896:3896))
        (PORT d[12] (5600:5600:5600) (5761:5761:5761))
        (PORT clk (3776:3776:3776) (3891:3891:3891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2787:2787:2787))
        (PORT clk (3776:3776:3776) (3891:3891:3891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3780:3780:3780) (3895:3895:3895))
        (PORT d[0] (3425:3425:3425) (3438:3438:3438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3896:3896:3896))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3896:3896:3896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3896:3896:3896))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3896:3896:3896))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5560:5560:5560) (5752:5752:5752))
        (PORT d[1] (2881:2881:2881) (3075:3075:3075))
        (PORT d[2] (3212:3212:3212) (3294:3294:3294))
        (PORT d[3] (4983:4983:4983) (5078:5078:5078))
        (PORT d[4] (6211:6211:6211) (6309:6309:6309))
        (PORT d[5] (4802:4802:4802) (4874:4874:4874))
        (PORT d[6] (5508:5508:5508) (5727:5727:5727))
        (PORT d[7] (5493:5493:5493) (5644:5644:5644))
        (PORT d[8] (5001:5001:5001) (5033:5033:5033))
        (PORT d[9] (7233:7233:7233) (7348:7348:7348))
        (PORT d[10] (3832:3832:3832) (3896:3896:3896))
        (PORT d[11] (4863:4863:4863) (4909:4909:4909))
        (PORT d[12] (5748:5748:5748) (5794:5794:5794))
        (PORT clk (2441:2441:2441) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2424:2424:2424))
        (PORT d[0] (5674:5674:5674) (5689:5689:5689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2421:2421:2421))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4189:4189:4189) (4299:4299:4299))
        (PORT clk (3486:3486:3486) (3598:3598:3598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4161:4161:4161) (4291:4291:4291))
        (PORT d[1] (3627:3627:3627) (3748:3748:3748))
        (PORT d[2] (4707:4707:4707) (4867:4867:4867))
        (PORT d[3] (2462:2462:2462) (2634:2634:2634))
        (PORT d[4] (3897:3897:3897) (3998:3998:3998))
        (PORT d[5] (4588:4588:4588) (4767:4767:4767))
        (PORT d[6] (4879:4879:4879) (5089:5089:5089))
        (PORT d[7] (3400:3400:3400) (3560:3560:3560))
        (PORT d[8] (3499:3499:3499) (3593:3593:3593))
        (PORT d[9] (5672:5672:5672) (5863:5863:5863))
        (PORT d[10] (5521:5521:5521) (5624:5624:5624))
        (PORT d[11] (3740:3740:3740) (3892:3892:3892))
        (PORT d[12] (5181:5181:5181) (5100:5100:5100))
        (PORT clk (3482:3482:3482) (3594:3594:3594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2825:2825:2825) (2827:2827:2827))
        (PORT clk (3482:3482:3482) (3594:3594:3594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3486:3486:3486) (3598:3598:3598))
        (PORT d[0] (3146:3146:3146) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3487:3487:3487) (3599:3599:3599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3487:3487:3487) (3599:3599:3599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3487:3487:3487) (3599:3599:3599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3487:3487:3487) (3599:3599:3599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4635:4635:4635) (4840:4840:4840))
        (PORT d[1] (2475:2475:2475) (2661:2661:2661))
        (PORT d[2] (5676:5676:5676) (5713:5713:5713))
        (PORT d[3] (4240:4240:4240) (4337:4337:4337))
        (PORT d[4] (5480:5480:5480) (5580:5580:5580))
        (PORT d[5] (4098:4098:4098) (4172:4172:4172))
        (PORT d[6] (4827:4827:4827) (5053:5053:5053))
        (PORT d[7] (4813:4813:4813) (4972:4972:4972))
        (PORT d[8] (4266:4266:4266) (4301:4301:4301))
        (PORT d[9] (6240:6240:6240) (6378:6378:6378))
        (PORT d[10] (3937:3937:3937) (3999:3999:3999))
        (PORT d[11] (4099:4099:4099) (4151:4151:4151))
        (PORT d[12] (5020:5020:5020) (5063:5063:5063))
        (PORT clk (2479:2479:2479) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (PORT d[0] (5644:5644:5644) (5635:5635:5635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2948:2948:2948) (2794:2794:2794))
        (PORT datab (3393:3393:3393) (3312:3312:3312))
        (PORT datac (1073:1073:1073) (1151:1151:1151))
        (PORT datad (1088:1088:1088) (1157:1157:1157))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (991:991:991))
        (PORT datab (1135:1135:1135) (1199:1199:1199))
        (PORT datac (2432:2432:2432) (2472:2472:2472))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4480:4480:4480) (4586:4586:4586))
        (PORT clk (3600:3600:3600) (3656:3656:3656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3778:3778:3778) (3865:3865:3865))
        (PORT d[1] (3803:3803:3803) (3920:3920:3920))
        (PORT d[2] (4991:4991:4991) (5143:5143:5143))
        (PORT d[3] (2629:2629:2629) (2789:2789:2789))
        (PORT d[4] (3637:3637:3637) (3751:3751:3751))
        (PORT d[5] (4569:4569:4569) (4744:4744:4744))
        (PORT d[6] (4789:4789:4789) (4997:4997:4997))
        (PORT d[7] (3405:3405:3405) (3622:3622:3622))
        (PORT d[8] (3095:3095:3095) (3181:3181:3181))
        (PORT d[9] (5662:5662:5662) (5846:5846:5846))
        (PORT d[10] (6183:6183:6183) (6277:6277:6277))
        (PORT d[11] (3864:3864:3864) (3954:3954:3954))
        (PORT d[12] (5152:5152:5152) (5051:5051:5051))
        (PORT clk (3596:3596:3596) (3652:3652:3652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2809:2809:2809))
        (PORT clk (3596:3596:3596) (3652:3652:3652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3600:3600:3600) (3656:3656:3656))
        (PORT d[0] (3373:3373:3373) (3440:3440:3440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3601:3601:3601) (3657:3657:3657))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3601:3601:3601) (3657:3657:3657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3601:3601:3601) (3657:3657:3657))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3601:3601:3601) (3657:3657:3657))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4124:4124:4124) (4309:4309:4309))
        (PORT d[1] (2669:2669:2669) (2845:2845:2845))
        (PORT d[2] (4572:4572:4572) (4618:4618:4618))
        (PORT d[3] (3525:3525:3525) (3624:3624:3624))
        (PORT d[4] (4767:4767:4767) (4873:4873:4873))
        (PORT d[5] (3124:3124:3124) (3229:3229:3229))
        (PORT d[6] (4132:4132:4132) (4357:4357:4357))
        (PORT d[7] (4377:4377:4377) (4529:4529:4529))
        (PORT d[8] (4228:4228:4228) (4257:4257:4257))
        (PORT d[9] (6288:6288:6288) (6427:6427:6427))
        (PORT d[10] (3653:3653:3653) (3733:3733:3733))
        (PORT d[11] (3403:3403:3403) (3450:3450:3450))
        (PORT d[12] (4319:4319:4319) (4353:4353:4353))
        (PORT clk (2496:2496:2496) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (PORT d[0] (3268:3268:3268) (3223:3223:3223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4425:4425:4425) (4512:4512:4512))
        (PORT clk (3321:3321:3321) (3397:3397:3397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5840:5840:5840) (6072:6072:6072))
        (PORT d[1] (3152:3152:3152) (3257:3257:3257))
        (PORT d[2] (3497:3497:3497) (3539:3539:3539))
        (PORT d[3] (3158:3158:3158) (3369:3369:3369))
        (PORT d[4] (4638:4638:4638) (4771:4771:4771))
        (PORT d[5] (4540:4540:4540) (4678:4678:4678))
        (PORT d[6] (3661:3661:3661) (3773:3773:3773))
        (PORT d[7] (2622:2622:2622) (2749:2749:2749))
        (PORT d[8] (3117:3117:3117) (3223:3223:3223))
        (PORT d[9] (5055:5055:5055) (5134:5134:5134))
        (PORT d[10] (5079:5079:5079) (5127:5127:5127))
        (PORT d[11] (3785:3785:3785) (3936:3936:3936))
        (PORT d[12] (5711:5711:5711) (5758:5758:5758))
        (PORT clk (3317:3317:3317) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2106:2106:2106))
        (PORT clk (3317:3317:3317) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3321:3321:3321) (3397:3397:3397))
        (PORT d[0] (2843:2843:2843) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3322:3322:3322) (3398:3398:3398))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3322:3322:3322) (3398:3398:3398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3322:3322:3322) (3398:3398:3398))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3322:3322:3322) (3398:3398:3398))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5038:5038:5038) (5016:5016:5016))
        (PORT d[1] (2773:2773:2773) (2956:2956:2956))
        (PORT d[2] (1738:1738:1738) (1759:1759:1759))
        (PORT d[3] (3405:3405:3405) (3521:3521:3521))
        (PORT d[4] (5761:5761:5761) (5804:5804:5804))
        (PORT d[5] (1181:1181:1181) (1218:1218:1218))
        (PORT d[6] (1457:1457:1457) (1483:1483:1483))
        (PORT d[7] (1129:1129:1129) (1171:1171:1171))
        (PORT d[8] (2458:2458:2458) (2487:2487:2487))
        (PORT d[9] (2480:2480:2480) (2510:2510:2510))
        (PORT d[10] (1741:1741:1741) (1766:1766:1766))
        (PORT d[11] (4045:4045:4045) (4046:4046:4046))
        (PORT d[12] (1417:1417:1417) (1451:1451:1451))
        (PORT clk (2478:2478:2478) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (PORT d[0] (1207:1207:1207) (1134:1134:1134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2464:2464:2464))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4538:4538:4538) (4690:4690:4690))
        (PORT clk (3858:3858:3858) (4003:4003:4003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4184:4184:4184) (4313:4313:4313))
        (PORT d[1] (3305:3305:3305) (3438:3438:3438))
        (PORT d[2] (4240:4240:4240) (4333:4333:4333))
        (PORT d[3] (3176:3176:3176) (3365:3365:3365))
        (PORT d[4] (3972:3972:3972) (4146:4146:4146))
        (PORT d[5] (4640:4640:4640) (4830:4830:4830))
        (PORT d[6] (4430:4430:4430) (4621:4621:4621))
        (PORT d[7] (2634:2634:2634) (2802:2802:2802))
        (PORT d[8] (3667:3667:3667) (3862:3862:3862))
        (PORT d[9] (5958:5958:5958) (6130:6130:6130))
        (PORT d[10] (4849:4849:4849) (4949:4949:4949))
        (PORT d[11] (3362:3362:3362) (3520:3520:3520))
        (PORT d[12] (5576:5576:5576) (5734:5734:5734))
        (PORT clk (3854:3854:3854) (3999:3999:3999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2500:2500:2500))
        (PORT clk (3854:3854:3854) (3999:3999:3999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3858:3858:3858) (4003:4003:4003))
        (PORT d[0] (3152:3152:3152) (3157:3157:3157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3859:3859:3859) (4004:4004:4004))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3859:3859:3859) (4004:4004:4004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3859:3859:3859) (4004:4004:4004))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3859:3859:3859) (4004:4004:4004))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5592:5592:5592) (5785:5785:5785))
        (PORT d[1] (2877:2877:2877) (3073:3073:3073))
        (PORT d[2] (6645:6645:6645) (6656:6656:6656))
        (PORT d[3] (5644:5644:5644) (5725:5725:5725))
        (PORT d[4] (6534:6534:6534) (6628:6628:6628))
        (PORT d[5] (5082:5082:5082) (5151:5151:5151))
        (PORT d[6] (5870:5870:5870) (6086:6086:6086))
        (PORT d[7] (5841:5841:5841) (5981:5981:5981))
        (PORT d[8] (5304:5304:5304) (5330:5330:5330))
        (PORT d[9] (7210:7210:7210) (7322:7322:7322))
        (PORT d[10] (4150:4150:4150) (4205:4205:4205))
        (PORT d[11] (4839:4839:4839) (4892:4892:4892))
        (PORT d[12] (5731:5731:5731) (5777:5777:5777))
        (PORT clk (2425:2425:2425) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2409:2409:2409))
        (PORT d[0] (1948:1948:1948) (1929:1929:1929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2406:2406:2406))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (4675:4675:4675))
        (PORT clk (3327:3327:3327) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3573:3573:3573) (3614:3614:3614))
        (PORT d[1] (3478:3478:3478) (3600:3600:3600))
        (PORT d[2] (4307:4307:4307) (4430:4430:4430))
        (PORT d[3] (2333:2333:2333) (2484:2484:2484))
        (PORT d[4] (3089:3089:3089) (3146:3146:3146))
        (PORT d[5] (4719:4719:4719) (4831:4831:4831))
        (PORT d[6] (4347:4347:4347) (4505:4505:4505))
        (PORT d[7] (3257:3257:3257) (3438:3438:3438))
        (PORT d[8] (2905:2905:2905) (3029:3029:3029))
        (PORT d[9] (5545:5545:5545) (5684:5684:5684))
        (PORT d[10] (5229:5229:5229) (5360:5360:5360))
        (PORT d[11] (2931:2931:2931) (3047:3047:3047))
        (PORT d[12] (3770:3770:3770) (3736:3736:3736))
        (PORT clk (3323:3323:3323) (3389:3389:3389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2574:2574:2574) (2579:2579:2579))
        (PORT clk (3323:3323:3323) (3389:3389:3389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3393:3393:3393))
        (PORT d[0] (3196:3196:3196) (3210:3210:3210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3328:3328:3328) (3394:3394:3394))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3328:3328:3328) (3394:3394:3394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3328:3328:3328) (3394:3394:3394))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3328:3328:3328) (3394:3394:3394))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4209:4209:4209) (4411:4411:4411))
        (PORT d[1] (2370:2370:2370) (2506:2506:2506))
        (PORT d[2] (4250:4250:4250) (4240:4240:4240))
        (PORT d[3] (3461:3461:3461) (3510:3510:3510))
        (PORT d[4] (4762:4762:4762) (4872:4872:4872))
        (PORT d[5] (3395:3395:3395) (3485:3485:3485))
        (PORT d[6] (4460:4460:4460) (4677:4677:4677))
        (PORT d[7] (4607:4607:4607) (4689:4689:4689))
        (PORT d[8] (3537:3537:3537) (3533:3533:3533))
        (PORT d[9] (6817:6817:6817) (6944:6944:6944))
        (PORT d[10] (3682:3682:3682) (3804:3804:3804))
        (PORT d[11] (4067:4067:4067) (4100:4100:4100))
        (PORT d[12] (3539:3539:3539) (3532:3532:3532))
        (PORT clk (2513:2513:2513) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2497:2497:2497))
        (PORT d[0] (2951:2951:2951) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2413:2413:2413) (2333:2333:2333))
        (PORT datab (3044:3044:3044) (3022:3022:3022))
        (PORT datac (1082:1082:1082) (1162:1162:1162))
        (PORT datad (1084:1084:1084) (1153:1153:1153))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3439:3439:3439) (3370:3370:3370))
        (PORT datab (1121:1121:1121) (1193:1193:1193))
        (PORT datac (1013:1013:1013) (977:977:977))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5017:5017:5017) (5174:5174:5174))
        (PORT clk (3687:3687:3687) (3795:3795:3795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4770:4770:4770) (4881:4881:4881))
        (PORT d[1] (3217:3217:3217) (3336:3336:3336))
        (PORT d[2] (3765:3765:3765) (3802:3802:3802))
        (PORT d[3] (2836:2836:2836) (3055:3055:3055))
        (PORT d[4] (3621:3621:3621) (3748:3748:3748))
        (PORT d[5] (5257:5257:5257) (5400:5400:5400))
        (PORT d[6] (4068:4068:4068) (4182:4182:4182))
        (PORT d[7] (3028:3028:3028) (3177:3177:3177))
        (PORT d[8] (4254:4254:4254) (4411:4411:4411))
        (PORT d[9] (5140:5140:5140) (5241:5241:5241))
        (PORT d[10] (4904:4904:4904) (5011:5011:5011))
        (PORT d[11] (3912:3912:3912) (4111:4111:4111))
        (PORT d[12] (5655:5655:5655) (5703:5703:5703))
        (PORT clk (3683:3683:3683) (3791:3791:3791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2077:2077:2077))
        (PORT clk (3683:3683:3683) (3791:3791:3791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3687:3687:3687) (3795:3795:3795))
        (PORT d[0] (2743:2743:2743) (2708:2708:2708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3796:3796:3796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4277:4277:4277) (4316:4316:4316))
        (PORT d[1] (3147:3147:3147) (3309:3309:3309))
        (PORT d[2] (3571:3571:3571) (3638:3638:3638))
        (PORT d[3] (2351:2351:2351) (2506:2506:2506))
        (PORT d[4] (6514:6514:6514) (6597:6597:6597))
        (PORT d[5] (4295:4295:4295) (4398:4398:4398))
        (PORT d[6] (4853:4853:4853) (5084:5084:5084))
        (PORT d[7] (2839:2839:2839) (2843:2843:2843))
        (PORT d[8] (4500:4500:4500) (4482:4482:4482))
        (PORT d[9] (7085:7085:7085) (7126:7126:7126))
        (PORT d[10] (2196:2196:2196) (2212:2212:2212))
        (PORT d[11] (5602:5602:5602) (5630:5630:5630))
        (PORT d[12] (3929:3929:3929) (3932:3932:3932))
        (PORT clk (2458:2458:2458) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2440:2440:2440))
        (PORT d[0] (1378:1378:1378) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3694:3694:3694) (3743:3743:3743))
        (PORT clk (2852:2852:2852) (2868:2868:2868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3313:3313:3313) (3368:3368:3368))
        (PORT d[1] (3461:3461:3461) (3545:3545:3545))
        (PORT d[2] (4997:4997:4997) (5030:5030:5030))
        (PORT d[3] (2598:2598:2598) (2761:2761:2761))
        (PORT d[4] (3100:3100:3100) (3157:3157:3157))
        (PORT d[5] (4178:4178:4178) (4293:4293:4293))
        (PORT d[6] (3900:3900:3900) (4055:4055:4055))
        (PORT d[7] (3369:3369:3369) (3600:3600:3600))
        (PORT d[8] (2365:2365:2365) (2423:2423:2423))
        (PORT d[9] (6548:6548:6548) (6626:6626:6626))
        (PORT d[10] (5437:5437:5437) (5541:5541:5541))
        (PORT d[11] (2835:2835:2835) (2914:2914:2914))
        (PORT d[12] (3171:3171:3171) (3128:3128:3128))
        (PORT clk (2848:2848:2848) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2059:2059:2059))
        (PORT clk (2848:2848:2848) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2852:2852:2852) (2868:2868:2868))
        (PORT d[0] (2724:2724:2724) (2690:2690:2690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2853:2853:2853) (2869:2869:2869))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2853:2853:2853) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2853:2853:2853) (2869:2869:2869))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2853:2853:2853) (2869:2869:2869))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3299:3299:3299))
        (PORT d[1] (2529:2529:2529) (2660:2660:2660))
        (PORT d[2] (3062:3062:3062) (3074:3074:3074))
        (PORT d[3] (3123:3123:3123) (3174:3174:3174))
        (PORT d[4] (3761:3761:3761) (3823:3823:3823))
        (PORT d[5] (2686:2686:2686) (2742:2742:2742))
        (PORT d[6] (3653:3653:3653) (3841:3841:3841))
        (PORT d[7] (4451:4451:4451) (4615:4615:4615))
        (PORT d[8] (2791:2791:2791) (2800:2800:2800))
        (PORT d[9] (6102:6102:6102) (6190:6190:6190))
        (PORT d[10] (4236:4236:4236) (4334:4334:4334))
        (PORT d[11] (2962:2962:2962) (2929:2929:2929))
        (PORT d[12] (4358:4358:4358) (4562:4562:4562))
        (PORT clk (2533:2533:2533) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2525:2525:2525))
        (PORT d[0] (2781:2781:2781) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2522:2522:2522))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4172:4172:4172) (4299:4299:4299))
        (PORT clk (3409:3409:3409) (3521:3521:3521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4027:4027:4027) (4069:4069:4069))
        (PORT d[1] (4404:4404:4404) (4502:4502:4502))
        (PORT d[2] (4282:4282:4282) (4397:4397:4397))
        (PORT d[3] (2018:2018:2018) (2150:2150:2150))
        (PORT d[4] (3527:3527:3527) (3594:3594:3594))
        (PORT d[5] (4182:4182:4182) (4300:4300:4300))
        (PORT d[6] (4313:4313:4313) (4467:4467:4467))
        (PORT d[7] (3757:3757:3757) (3948:3948:3948))
        (PORT d[8] (3613:3613:3613) (3730:3730:3730))
        (PORT d[9] (6130:6130:6130) (6217:6217:6217))
        (PORT d[10] (5217:5217:5217) (5319:5319:5319))
        (PORT d[11] (3334:3334:3334) (3457:3457:3457))
        (PORT d[12] (4797:4797:4797) (4721:4721:4721))
        (PORT clk (3405:3405:3405) (3517:3517:3517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3201:3201:3201))
        (PORT clk (3405:3405:3405) (3517:3517:3517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3521:3521:3521))
        (PORT d[0] (3829:3829:3829) (3832:3832:3832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3522:3522:3522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3522:3522:3522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3522:3522:3522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3522:3522:3522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4898:4898:4898) (5089:5089:5089))
        (PORT d[1] (3337:3337:3337) (3456:3456:3456))
        (PORT d[2] (4656:4656:4656) (4647:4647:4647))
        (PORT d[3] (3825:3825:3825) (3870:3870:3870))
        (PORT d[4] (5455:5455:5455) (5546:5546:5546))
        (PORT d[5] (2370:2370:2370) (2441:2441:2441))
        (PORT d[6] (4851:4851:4851) (5070:5070:5070))
        (PORT d[7] (3148:3148:3148) (3155:3155:3155))
        (PORT d[8] (3522:3522:3522) (3517:3517:3517))
        (PORT d[9] (7260:7260:7260) (7393:7393:7393))
        (PORT d[10] (3718:3718:3718) (3851:3851:3851))
        (PORT d[11] (4530:4530:4530) (4562:4562:4562))
        (PORT d[12] (3224:3224:3224) (3227:3227:3227))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (PORT d[0] (3277:3277:3277) (3171:3171:3171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5348:5348:5348) (5517:5517:5517))
        (PORT clk (3549:3549:3549) (3679:3679:3679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4064:4064:4064) (4148:4148:4148))
        (PORT d[1] (4722:4722:4722) (4832:4832:4832))
        (PORT d[2] (4203:4203:4203) (4246:4246:4246))
        (PORT d[3] (3102:3102:3102) (3299:3299:3299))
        (PORT d[4] (4665:4665:4665) (4789:4789:4789))
        (PORT d[5] (4607:4607:4607) (4761:4761:4761))
        (PORT d[6] (4076:4076:4076) (4192:4192:4192))
        (PORT d[7] (3218:3218:3218) (3358:3358:3358))
        (PORT d[8] (3947:3947:3947) (4084:4084:4084))
        (PORT d[9] (5386:5386:5386) (5476:5476:5476))
        (PORT d[10] (4853:4853:4853) (4955:4955:4955))
        (PORT d[11] (3174:3174:3174) (3408:3408:3408))
        (PORT d[12] (6412:6412:6412) (6450:6450:6450))
        (PORT clk (3545:3545:3545) (3675:3675:3675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2704:2704:2704))
        (PORT clk (3545:3545:3545) (3675:3675:3675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3549:3549:3549) (3679:3679:3679))
        (PORT d[0] (3299:3299:3299) (3338:3338:3338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3550:3550:3550) (3680:3680:3680))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3550:3550:3550) (3680:3680:3680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3550:3550:3550) (3680:3680:3680))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3550:3550:3550) (3680:3680:3680))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5356:5356:5356) (5558:5558:5558))
        (PORT d[1] (2791:2791:2791) (2954:2954:2954))
        (PORT d[2] (5360:5360:5360) (5343:5343:5343))
        (PORT d[3] (4829:4829:4829) (4861:4861:4861))
        (PORT d[4] (6205:6205:6205) (6293:6293:6293))
        (PORT d[5] (2316:2316:2316) (2382:2382:2382))
        (PORT d[6] (5635:5635:5635) (5851:5851:5851))
        (PORT d[7] (3924:3924:3924) (3927:3927:3927))
        (PORT d[8] (4160:4160:4160) (4139:4139:4139))
        (PORT d[9] (7417:7417:7417) (7453:7453:7453))
        (PORT d[10] (4404:4404:4404) (4530:4530:4530))
        (PORT d[11] (4820:4820:4820) (4851:4851:4851))
        (PORT d[12] (3566:3566:3566) (3570:3570:3570))
        (PORT clk (2458:2458:2458) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2440:2440:2440))
        (PORT d[0] (2017:2017:2017) (2041:2041:2041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2402:2402:2402) (2410:2410:2410))
        (PORT datab (2027:2027:2027) (2045:2045:2045))
        (PORT datac (1072:1072:1072) (1150:1150:1150))
        (PORT datad (1088:1088:1088) (1158:1158:1158))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1671:1671:1671))
        (PORT datab (2327:2327:2327) (2263:2263:2263))
        (PORT datac (1075:1075:1075) (1153:1153:1153))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1083:1083:1083) (1138:1138:1138))
        (PORT datac (1440:1440:1440) (1481:1481:1481))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4634:4634:4634) (4802:4802:4802))
        (PORT clk (3774:3774:3774) (3914:3914:3914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4404:4404:4404) (4517:4517:4517))
        (PORT d[1] (3614:3614:3614) (3724:3724:3724))
        (PORT d[2] (4211:4211:4211) (4293:4293:4293))
        (PORT d[3] (3214:3214:3214) (3465:3465:3465))
        (PORT d[4] (4799:4799:4799) (4992:4992:4992))
        (PORT d[5] (4931:4931:4931) (5086:5086:5086))
        (PORT d[6] (3357:3357:3357) (3475:3475:3475))
        (PORT d[7] (3980:3980:3980) (4149:4149:4149))
        (PORT d[8] (3937:3937:3937) (4106:4106:4106))
        (PORT d[9] (5888:5888:5888) (6026:6026:6026))
        (PORT d[10] (5630:5630:5630) (5770:5770:5770))
        (PORT d[11] (3182:3182:3182) (3417:3417:3417))
        (PORT d[12] (3659:3659:3659) (3858:3858:3858))
        (PORT clk (3770:3770:3770) (3910:3910:3910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3052:3052:3052))
        (PORT clk (3770:3770:3770) (3910:3910:3910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3774:3774:3774) (3914:3914:3914))
        (PORT d[0] (3384:3384:3384) (3377:3377:3377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3775:3775:3775) (3915:3915:3915))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3775:3775:3775) (3915:3915:3915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3775:3775:3775) (3915:3915:3915))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3775:3775:3775) (3915:3915:3915))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3610:3610:3610) (3660:3660:3660))
        (PORT d[1] (3976:3976:3976) (4242:4242:4242))
        (PORT d[2] (3186:3186:3186) (3224:3224:3224))
        (PORT d[3] (2742:2742:2742) (2870:2870:2870))
        (PORT d[4] (5118:5118:5118) (5428:5428:5428))
        (PORT d[5] (3976:3976:3976) (4090:4090:4090))
        (PORT d[6] (4515:4515:4515) (4750:4750:4750))
        (PORT d[7] (3231:3231:3231) (3237:3237:3237))
        (PORT d[8] (4927:4927:4927) (5168:5168:5168))
        (PORT d[9] (6761:6761:6761) (6808:6808:6808))
        (PORT d[10] (2210:2210:2210) (2231:2231:2231))
        (PORT d[11] (5964:5964:5964) (6137:6137:6137))
        (PORT d[12] (4089:4089:4089) (4266:4266:4266))
        (PORT clk (2488:2488:2488) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (PORT d[0] (3332:3332:3332) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4429:4429:4429) (4533:4533:4533))
        (PORT clk (3411:3411:3411) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5416:5416:5416) (5662:5662:5662))
        (PORT d[1] (3213:3213:3213) (3321:3321:3321))
        (PORT d[2] (4614:4614:4614) (4683:4683:4683))
        (PORT d[3] (3601:3601:3601) (3867:3867:3867))
        (PORT d[4] (4266:4266:4266) (4403:4403:4403))
        (PORT d[5] (4543:4543:4543) (4678:4678:4678))
        (PORT d[6] (3306:3306:3306) (3418:3418:3418))
        (PORT d[7] (2999:2999:2999) (3117:3117:3117))
        (PORT d[8] (4711:4711:4711) (4916:4916:4916))
        (PORT d[9] (5240:5240:5240) (5173:5173:5173))
        (PORT d[10] (5455:5455:5455) (5504:5504:5504))
        (PORT d[11] (3065:3065:3065) (3219:3219:3219))
        (PORT d[12] (5021:5021:5021) (5078:5078:5078))
        (PORT clk (3407:3407:3407) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (1827:1827:1827))
        (PORT clk (3407:3407:3407) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3411:3411:3411) (3511:3511:3511))
        (PORT d[0] (2541:2541:2541) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3512:3512:3512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3512:3512:3512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3512:3512:3512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3512:3512:3512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (3645:3645:3645))
        (PORT d[1] (2431:2431:2431) (2602:2602:2602))
        (PORT d[2] (2390:2390:2390) (2393:2393:2393))
        (PORT d[3] (3003:3003:3003) (3123:3123:3123))
        (PORT d[4] (5741:5741:5741) (6003:6003:6003))
        (PORT d[5] (1142:1142:1142) (1183:1183:1183))
        (PORT d[6] (4023:4023:4023) (4205:4205:4205))
        (PORT d[7] (1221:1221:1221) (1268:1268:1268))
        (PORT d[8] (2073:2073:2073) (2099:2099:2099))
        (PORT d[9] (1748:1748:1748) (1781:1781:1781))
        (PORT d[10] (1405:1405:1405) (1434:1434:1434))
        (PORT d[11] (6620:6620:6620) (6757:6757:6757))
        (PORT d[12] (1398:1398:1398) (1431:1431:1431))
        (PORT clk (2508:2508:2508) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (PORT d[0] (1164:1164:1164) (1091:1091:1091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5041:5041:5041) (5214:5214:5214))
        (PORT clk (3571:3571:3571) (3703:3703:3703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3734:3734:3734) (3811:3811:3811))
        (PORT d[1] (4368:4368:4368) (4487:4487:4487))
        (PORT d[2] (3793:3793:3793) (3833:3833:3833))
        (PORT d[3] (2838:2838:2838) (3055:3055:3055))
        (PORT d[4] (4323:4323:4323) (4450:4450:4450))
        (PORT d[5] (5274:5274:5274) (5419:5419:5419))
        (PORT d[6] (4113:4113:4113) (4229:4229:4229))
        (PORT d[7] (3190:3190:3190) (3328:3328:3328))
        (PORT d[8] (3624:3624:3624) (3776:3776:3776))
        (PORT d[9] (5095:5095:5095) (5190:5190:5190))
        (PORT d[10] (4854:4854:4854) (4957:4957:4957))
        (PORT d[11] (4249:4249:4249) (4442:4442:4442))
        (PORT d[12] (6018:6018:6018) (6060:6060:6060))
        (PORT clk (3567:3567:3567) (3699:3699:3699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (2721:2721:2721))
        (PORT clk (3567:3567:3567) (3699:3699:3699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3571:3571:3571) (3703:3703:3703))
        (PORT d[0] (3401:3401:3401) (3352:3352:3352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3572:3572:3572) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3572:3572:3572) (3704:3704:3704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3572:3572:3572) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3572:3572:3572) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4298:4298:4298) (4341:4341:4341))
        (PORT d[1] (2803:2803:2803) (2966:2966:2966))
        (PORT d[2] (3523:3523:3523) (3587:3587:3587))
        (PORT d[3] (2398:2398:2398) (2556:2556:2556))
        (PORT d[4] (6518:6518:6518) (6600:6600:6600))
        (PORT d[5] (3443:3443:3443) (3501:3501:3501))
        (PORT d[6] (5206:5206:5206) (5435:5435:5435))
        (PORT d[7] (2240:2240:2240) (2259:2259:2259))
        (PORT d[8] (4153:4153:4153) (4140:4140:4140))
        (PORT d[9] (7092:7092:7092) (7133:7133:7133))
        (PORT d[10] (4380:4380:4380) (4502:4502:4502))
        (PORT d[11] (5229:5229:5229) (5262:5262:5262))
        (PORT d[12] (3589:3589:3589) (3596:3596:3596))
        (PORT clk (2442:2442:2442) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2426:2426:2426))
        (PORT d[0] (2642:2642:2642) (2633:2633:2633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2423:2423:2423))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4071:4071:4071) (4180:4180:4180))
        (PORT clk (3346:3346:3346) (3414:3414:3414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5829:5829:5829) (6074:6074:6074))
        (PORT d[1] (3950:3950:3950) (4052:4052:4052))
        (PORT d[2] (3378:3378:3378) (3411:3411:3411))
        (PORT d[3] (3940:3940:3940) (4201:4201:4201))
        (PORT d[4] (4631:4631:4631) (4764:4764:4764))
        (PORT d[5] (4166:4166:4166) (4307:4307:4307))
        (PORT d[6] (3653:3653:3653) (3764:3764:3764))
        (PORT d[7] (2658:2658:2658) (2787:2787:2787))
        (PORT d[8] (5041:5041:5041) (5241:5241:5241))
        (PORT d[9] (5562:5562:5562) (5488:5488:5488))
        (PORT d[10] (5093:5093:5093) (5143:5143:5143))
        (PORT d[11] (3744:3744:3744) (3892:3892:3892))
        (PORT d[12] (5366:5366:5366) (5419:5419:5419))
        (PORT clk (3342:3342:3342) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1452:1452:1452))
        (PORT clk (3342:3342:3342) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3346:3346:3346) (3414:3414:3414))
        (PORT d[0] (2168:2168:2168) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3347:3347:3347) (3415:3415:3415))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3347:3347:3347) (3415:3415:3415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3347:3347:3347) (3415:3415:3415))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3347:3347:3347) (3415:3415:3415))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3915:3915:3915) (3971:3971:3971))
        (PORT d[1] (2786:2786:2786) (2969:2969:2969))
        (PORT d[2] (1660:1660:1660) (1676:1676:1676))
        (PORT d[3] (3346:3346:3346) (3459:3459:3459))
        (PORT d[4] (5795:5795:5795) (5840:5840:5840))
        (PORT d[5] (1137:1137:1137) (1171:1171:1171))
        (PORT d[6] (1413:1413:1413) (1437:1437:1437))
        (PORT d[7] (1116:1116:1116) (1155:1155:1155))
        (PORT d[8] (2801:2801:2801) (2821:2821:2821))
        (PORT d[9] (2449:2449:2449) (2476:2476:2476))
        (PORT d[10] (1694:1694:1694) (1704:1704:1704))
        (PORT d[11] (4451:4451:4451) (4454:4454:4454))
        (PORT d[12] (1434:1434:1434) (1470:1470:1470))
        (PORT clk (2485:2485:2485) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (PORT d[0] (1439:1439:1439) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2472:2472:2472))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1777:1777:1777) (1692:1692:1692))
        (PORT datab (1131:1131:1131) (1195:1195:1195))
        (PORT datac (1086:1086:1086) (1167:1167:1167))
        (PORT datad (615:615:615) (592:592:592))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1756:1756:1756) (1691:1691:1691))
        (PORT datab (1133:1133:1133) (1197:1197:1197))
        (PORT datac (935:935:935) (903:903:903))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1082:1082:1082) (1137:1137:1137))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|b\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1325:1325:1325))
        (PORT datab (326:326:326) (408:408:408))
        (PORT datac (1217:1217:1217) (1305:1305:1305))
        (PORT datad (912:912:912) (895:895:895))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|center_blue\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (751:751:751) (753:753:753))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (873:873:873))
        (PORT datab (1072:1072:1072) (1092:1092:1092))
        (PORT datac (782:782:782) (832:832:832))
        (PORT datad (708:708:708) (749:749:749))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (724:724:724))
        (PORT datab (261:261:261) (296:296:296))
        (PORT datac (781:781:781) (846:846:846))
        (PORT datad (578:578:578) (562:562:562))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (788:788:788))
        (PORT datab (845:845:845) (916:916:916))
        (PORT datac (700:700:700) (741:741:741))
        (PORT datad (1032:1032:1032) (1052:1052:1052))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (650:650:650) (639:639:639))
        (PORT datac (2150:2150:2150) (2084:2084:2084))
        (PORT datad (581:581:581) (562:562:562))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_blue\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1703:1703:1703) (1666:1666:1666))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_blue\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT asdata (1359:1359:1359) (1328:1328:1328))
        (PORT ena (1394:1394:1394) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_green\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2177:2177:2177))
        (PORT asdata (1338:1338:1338) (1325:1325:1325))
        (PORT ena (1712:1712:1712) (1682:1682:1682))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_green\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2177:2177:2177))
        (PORT asdata (1239:1239:1239) (1209:1209:1209))
        (PORT ena (1712:1712:1712) (1682:1682:1682))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|center_blue\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (705:705:705) (714:714:714))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_blue\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1713:1713:1713) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1554:1554:1554))
        (PORT datab (1333:1333:1333) (1365:1365:1365))
        (PORT datac (1364:1364:1364) (1397:1397:1397))
        (PORT datad (1194:1194:1194) (1224:1224:1224))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|center_green\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (940:940:940) (923:923:923))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_green\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1713:1713:1713) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_blue\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT asdata (635:635:635) (661:661:661))
        (PORT ena (1935:1935:1935) (1864:1864:1864))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datac (1408:1408:1408) (1487:1487:1487))
        (PORT datad (1224:1224:1224) (1228:1228:1228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_pixel\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2186:2186:2186))
        (PORT asdata (1664:1664:1664) (1653:1653:1653))
        (PORT ena (1755:1755:1755) (1736:1736:1736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_pixel\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1708:1708:1708) (1663:1663:1663))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1600:1600:1600))
        (PORT datab (1347:1347:1347) (1381:1381:1381))
        (PORT datac (1524:1524:1524) (1541:1541:1541))
        (PORT datad (1562:1562:1562) (1578:1578:1578))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_pixel\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1708:1708:1708) (1663:1663:1663))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1528:1528:1528))
        (PORT datab (757:757:757) (755:755:755))
        (PORT datac (1613:1613:1613) (1648:1648:1648))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|center_pixel\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (732:732:732) (739:739:739))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_pixel\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1712:1712:1712) (1682:1682:1682))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_green\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2186:2186:2186))
        (PORT asdata (1381:1381:1381) (1353:1353:1353))
        (PORT ena (1755:1755:1755) (1736:1736:1736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1309:1309:1309) (1348:1348:1348))
        (PORT datad (1026:1026:1026) (1068:1068:1068))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1385:1385:1385))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (226:226:226) (258:258:258))
        (PORT datad (1025:1025:1025) (1067:1067:1067))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_val\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1391:1391:1391))
        (PORT datab (287:287:287) (331:331:331))
        (PORT datad (1029:1029:1029) (1072:1072:1072))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1601:1601:1601))
        (PORT datab (1587:1587:1587) (1612:1612:1612))
        (PORT datac (1311:1311:1311) (1350:1350:1350))
        (PORT datad (1333:1333:1333) (1362:1362:1362))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1501:1501:1501) (1585:1585:1585))
        (PORT datab (1661:1661:1661) (1689:1689:1689))
        (PORT datad (623:623:623) (610:610:610))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (996:996:996) (969:969:969))
        (PORT datac (990:990:990) (1029:1029:1029))
        (PORT datad (1273:1273:1273) (1309:1309:1309))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1827:1827:1827))
        (PORT datab (1341:1341:1341) (1357:1357:1357))
        (PORT datac (1556:1556:1556) (1565:1565:1565))
        (PORT datad (1033:1033:1033) (1077:1077:1077))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1320:1320:1320))
        (PORT datac (1890:1890:1890) (1898:1898:1898))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1248:1248:1248))
        (PORT datab (243:243:243) (283:283:283))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1275:1275:1275) (1311:1311:1311))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_val\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1719:1719:1719) (1754:1754:1754))
        (PORT sload (1329:1329:1329) (1384:1384:1384))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|v_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2201:2201:2201))
        (PORT asdata (1101:1101:1101) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_val\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1531:1531:1531))
        (PORT datab (281:281:281) (325:325:325))
        (PORT datad (1225:1225:1225) (1230:1230:1230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_val\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2021:2021:2021) (2052:2052:2052))
        (PORT sload (1329:1329:1329) (1384:1384:1384))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|v_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2201:2201:2201))
        (PORT asdata (1213:1213:1213) (1261:1261:1261))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_val\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1275:1275:1275))
        (PORT datab (1334:1334:1334) (1367:1367:1367))
        (PORT datad (253:253:253) (289:289:289))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_val\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1406:1406:1406) (1426:1426:1426))
        (PORT sload (1329:1329:1329) (1384:1384:1384))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|v_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2201:2201:2201))
        (PORT asdata (1181:1181:1181) (1234:1234:1234))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_val\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1555:1555:1555))
        (PORT datab (1405:1405:1405) (1433:1433:1433))
        (PORT datad (254:254:254) (291:291:291))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_val\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1947:1947:1947) (1951:1951:1951))
        (PORT sload (1329:1329:1329) (1384:1384:1384))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|v_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2201:2201:2201))
        (PORT asdata (1145:1145:1145) (1204:1204:1204))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|detector\|LessThan9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (284:284:284) (367:367:367))
        (PORT datad (423:423:423) (471:471:471))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT asdata (1115:1115:1115) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT asdata (1166:1166:1166) (1210:1210:1210))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT asdata (1109:1109:1109) (1145:1145:1145))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT asdata (1158:1158:1158) (1202:1202:1202))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (744:744:744) (792:792:792))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT asdata (662:662:662) (737:737:737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (800:800:800) (845:845:845))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d2\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (425:425:425) (477:477:477))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (975:975:975) (994:994:994))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT asdata (662:662:662) (737:737:737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT asdata (1233:1233:1233) (1282:1282:1282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d2\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (539:539:539))
        (PORT datab (469:469:469) (526:526:526))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datad (369:369:369) (372:372:372))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|center_black_seen\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (378:378:378))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (811:811:811))
        (PORT datab (784:784:784) (797:797:797))
        (PORT datac (855:855:855) (838:838:838))
        (PORT datad (950:950:950) (939:939:939))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (759:759:759) (780:780:780))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (654:654:654) (651:651:651))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (681:681:681))
        (PORT datab (782:782:782) (795:795:795))
        (PORT datac (852:852:852) (835:835:835))
        (PORT datad (952:952:952) (957:957:957))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (693:693:693) (696:696:696))
        (PORT datad (654:654:654) (652:652:652))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (808:808:808))
        (PORT datab (1027:1027:1027) (1023:1023:1023))
        (PORT datac (1018:1018:1018) (1006:1006:1006))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1027:1027:1027) (1024:1024:1024))
        (PORT datac (1017:1017:1017) (1005:1005:1005))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1056:1056:1056))
        (PORT datab (1024:1024:1024) (1020:1020:1020))
        (PORT datad (401:401:401) (407:407:407))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (813:813:813))
        (PORT datab (777:777:777) (784:784:784))
        (PORT datac (636:636:636) (634:634:634))
        (PORT datad (947:947:947) (952:952:952))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (692:692:692) (695:695:695))
        (PORT datad (728:728:728) (741:741:741))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (677:677:677))
        (PORT datab (785:785:785) (799:799:799))
        (PORT datac (856:856:856) (840:840:840))
        (PORT datad (948:948:948) (953:953:953))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (692:692:692) (695:695:695))
        (PORT datad (652:652:652) (649:649:649))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (802:802:802))
        (PORT datab (1024:1024:1024) (1019:1019:1019))
        (PORT datac (1025:1025:1025) (1014:1014:1014))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1057:1057:1057))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (740:740:740) (751:751:751))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1369:1369:1369) (1337:1337:1337))
        (PORT sload (913:913:913) (986:986:986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (417:417:417) (464:464:464))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (323:323:323))
        (PORT datab (758:758:758) (780:780:780))
        (PORT datad (650:650:650) (648:648:648))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1099:1099:1099) (1098:1098:1098))
        (PORT sload (913:913:913) (986:986:986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT asdata (859:859:859) (902:902:902))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (324:324:324))
        (PORT datab (892:892:892) (877:877:877))
        (PORT datad (951:951:951) (940:940:940))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1044:1044:1044) (1037:1037:1037))
        (PORT sload (913:913:913) (986:986:986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (447:447:447) (493:493:493))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (329:329:329))
        (PORT datab (783:783:783) (796:796:796))
        (PORT datad (748:748:748) (762:762:762))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1375:1375:1375) (1364:1364:1364))
        (PORT sload (913:913:913) (986:986:986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT asdata (831:831:831) (875:875:875))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|center_black_seen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (469:469:469) (525:525:525))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|center_black_seen\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (642:642:642))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (705:705:705) (739:739:739))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT asdata (1183:1183:1183) (1222:1222:1222))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|vld_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2212:2212:2212))
        (PORT asdata (633:633:633) (659:659:659))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|valid_d2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1176:1176:1176) (1181:1181:1181))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|valid_d2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (955:955:955) (974:974:974))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (768:768:768) (805:805:805))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d2\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (787:787:787) (832:832:832))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2168:2168:2168))
        (PORT asdata (662:662:662) (738:738:738))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (295:295:295) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2168:2168:2168))
        (PORT asdata (1054:1054:1054) (1075:1075:1075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (769:769:769) (811:811:811))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d2\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (285:285:285) (367:367:367))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (489:489:489) (543:543:543))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d2\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (331:331:331))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (733:733:733) (773:773:773))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d2\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2162:2162:2162))
        (PORT asdata (910:910:910) (964:964:964))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2162:2162:2162))
        (PORT asdata (663:663:663) (738:738:738))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (459:459:459) (522:522:522))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d2\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (284:284:284) (367:367:367))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT asdata (1191:1191:1191) (1237:1237:1237))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT asdata (661:661:661) (737:737:737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1038:1038:1038) (1058:1058:1058))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d2\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (999:999:999) (1030:1030:1030))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT asdata (660:660:660) (735:735:735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2165:2165:2165))
        (PORT asdata (1190:1190:1190) (1251:1251:1251))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d2\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (986:986:986) (1006:1006:1006))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1061:1061:1061))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (753:753:753) (753:753:753))
        (PORT datac (750:750:750) (752:752:752))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|center_black_seen\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (961:961:961))
        (PORT datab (998:998:998) (967:967:967))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|center_black_seen)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|centered\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (964:964:964))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|centered)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (3089:3089:3089) (3159:3159:3159))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|count\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (556:556:556))
        (PORT datab (331:331:331) (426:426:426))
        (PORT datad (215:215:215) (241:241:241))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (405:405:405))
        (PORT datab (331:331:331) (425:425:425))
        (PORT datad (277:277:277) (360:360:360))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (961:961:961) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (408:408:408))
        (PORT datab (322:322:322) (410:410:410))
        (PORT datad (283:283:283) (366:366:366))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (961:961:961) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (547:547:547))
        (PORT datab (311:311:311) (403:403:403))
        (PORT datad (456:456:456) (509:509:509))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (961:961:961) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (405:405:405))
        (PORT datab (328:328:328) (422:422:422))
        (PORT datac (284:284:284) (370:370:370))
        (PORT datad (278:278:278) (361:361:361))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Selector0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (3122:3122:3122) (3193:3193:3193))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|current_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2203:2203:2203))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2608:2608:2608) (2759:2759:2759))
        (PORT datad (2497:2497:2497) (2473:2473:2473))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1827:1827:1827))
        (PORT datab (1547:1547:1547) (1570:1570:1570))
        (PORT datac (966:966:966) (1005:1005:1005))
        (PORT datad (1280:1280:1280) (1313:1313:1313))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1320:1320:1320))
        (PORT datac (1020:1020:1020) (1065:1065:1065))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1073:1073:1073))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datac (1143:1143:1143) (1202:1202:1202))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|min_val\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1130:1130:1130))
        (PORT datab (1548:1548:1548) (1571:1571:1571))
        (PORT datad (230:230:230) (267:267:267))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1832:1832:1832))
        (PORT datab (1342:1342:1342) (1359:1359:1359))
        (PORT datac (1555:1555:1555) (1564:1564:1564))
        (PORT datad (1034:1034:1034) (1078:1078:1078))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1925:1925:1925) (1941:1941:1941))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (1258:1258:1258) (1274:1274:1274))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1253:1253:1253))
        (PORT datab (1307:1307:1307) (1353:1353:1353))
        (PORT datac (646:646:646) (632:632:632))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|min_val\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1708:1708:1708) (1725:1725:1725))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1035:1035:1035))
        (PORT datab (812:812:812) (864:864:864))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2201:2201:2201))
        (PORT asdata (782:782:782) (781:781:781))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|min_val\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1825:1825:1825))
        (PORT datab (260:260:260) (305:305:305))
        (PORT datad (1281:1281:1281) (1314:1314:1314))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|min_val\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1967:1967:1967) (1971:1971:1971))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1029:1029:1029))
        (PORT datab (769:769:769) (833:833:833))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|min_val\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1322:1322:1322))
        (PORT datab (1063:1063:1063) (1103:1103:1103))
        (PORT datad (227:227:227) (263:263:263))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|min_val\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2297:2297:2297) (2301:2301:2301))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1089:1089:1089))
        (PORT datab (844:844:844) (891:891:891))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2201:2201:2201))
        (PORT asdata (782:782:782) (781:781:781))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|min_val\[7\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1247:1247:1247))
        (PORT datab (259:259:259) (303:303:303))
        (PORT datad (1009:1009:1009) (1039:1039:1039))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|min_val\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1669:1669:1669) (1694:1694:1694))
        (PORT sload (913:913:913) (987:987:987))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (775:775:775))
        (PORT datab (999:999:999) (1032:1032:1032))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1036:1036:1036))
        (PORT datab (813:813:813) (865:865:865))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1030:1030:1030))
        (PORT datab (771:771:771) (835:835:835))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1088:1088:1088))
        (PORT datab (847:847:847) (894:894:894))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (776:776:776))
        (PORT datad (1031:1031:1031) (1056:1056:1056))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2201:2201:2201))
        (PORT asdata (612:612:612) (639:639:639))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2201:2201:2201))
        (PORT asdata (782:782:782) (781:781:781))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2201:2201:2201))
        (PORT asdata (784:784:784) (783:783:783))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2201:2201:2201))
        (PORT asdata (612:612:612) (639:639:639))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (396:396:396))
        (PORT datab (305:305:305) (387:387:387))
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (370:370:370) (374:374:374))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (603:603:603))
        (PORT datab (264:264:264) (303:303:303))
        (PORT datad (306:306:306) (379:379:379))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|selnose\[85\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1050:1050:1050) (1095:1095:1095))
        (PORT datad (1402:1402:1402) (1415:1415:1415))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (549:549:549))
        (PORT datab (500:500:500) (560:560:560))
        (PORT datad (306:306:306) (380:380:380))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (302:302:302))
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|g8_d\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1335:1335:1335) (1366:1366:1366))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|g8_d\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|r8_d\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1630:1630:1630) (1651:1651:1651))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|r8_d\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|g8_d\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT asdata (1868:1868:1868) (1952:1952:1952))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|r8_d\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2204:2204:2204))
        (PORT asdata (2033:2033:2033) (2052:2052:2052))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|r8_d\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1288:1288:1288) (1314:1314:1314))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|r8_d\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|g8_d\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT asdata (1933:1933:1933) (1945:1945:1945))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|g8_d\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT asdata (1720:1720:1720) (1755:1755:1755))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|r8_d\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1310:1310:1310) (1333:1333:1333))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|r8_d\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (593:593:593))
        (PORT datab (703:703:703) (749:749:749))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (803:803:803))
        (PORT datab (537:537:537) (590:590:590))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (561:561:561))
        (PORT datab (752:752:752) (789:789:789))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (780:780:780))
        (PORT datab (737:737:737) (778:778:778))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (591:591:591))
        (PORT datab (705:705:705) (751:751:751))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (802:802:802))
        (PORT datab (539:539:539) (593:593:593))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (563:563:563))
        (PORT datab (753:753:753) (790:790:790))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (779:779:779))
        (PORT datab (736:736:736) (776:776:776))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (537:537:537))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (522:522:522))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (465:465:465) (492:492:492))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (522:522:522))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (501:501:501))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (512:512:512))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (525:525:525))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (661:661:661))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (463:463:463) (495:495:495))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (433:433:433) (456:456:456))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (714:714:714))
        (PORT datab (444:444:444) (449:449:449))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (710:710:710))
        (PORT datab (400:400:400) (417:417:417))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (722:722:722))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (PORT datab (705:705:705) (705:705:705))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (688:688:688))
        (PORT datab (444:444:444) (448:448:448))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (731:731:731))
        (PORT datab (479:479:479) (497:497:497))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (684:684:684))
        (PORT datab (478:478:478) (496:496:496))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (697:697:697))
        (PORT datab (477:477:477) (495:495:495))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (811:811:811))
        (PORT datab (477:477:477) (495:495:495))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (811:811:811))
        (PORT datad (432:432:432) (453:453:453))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1207:1207:1207))
        (PORT datac (689:689:689) (687:687:687))
        (PORT datad (1181:1181:1181) (1241:1241:1241))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[9\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (798:798:798))
        (PORT datab (1046:1046:1046) (1052:1052:1052))
        (PORT datac (1106:1106:1106) (1165:1165:1165))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1118:1118:1118))
        (PORT datab (752:752:752) (768:768:768))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (467:467:467))
        (PORT datab (1136:1136:1136) (1206:1206:1206))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[10\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1231:1231:1231))
        (PORT datab (1119:1119:1119) (1180:1180:1180))
        (PORT datac (1044:1044:1044) (1040:1040:1040))
        (PORT datad (751:751:751) (747:747:747))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[10\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT datac (717:717:717) (723:723:723))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1139:1139:1139))
        (PORT datab (241:241:241) (279:279:279))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[19\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1104:1104:1104))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (418:418:418) (431:431:431))
        (PORT datad (223:223:223) (252:252:252))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[20\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1106:1106:1106))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (219:219:219) (248:248:248))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[18\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1104:1104:1104))
        (PORT datab (756:756:756) (772:772:772))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (222:222:222) (252:252:252))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (730:730:730))
        (PORT datab (1119:1119:1119) (1179:1179:1179))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1230:1230:1230))
        (PORT datab (255:255:255) (289:289:289))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1143:1143:1143))
        (PORT datab (240:240:240) (278:278:278))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1218:1218:1218))
        (PORT datab (256:256:256) (290:290:290))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[29\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1282:1282:1282))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (233:233:233) (268:268:268))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[28\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1288:1288:1288))
        (PORT datab (449:449:449) (455:455:455))
        (PORT datac (436:436:436) (448:448:448))
        (PORT datad (426:426:426) (432:432:432))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[27\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (737:737:737))
        (PORT datab (1289:1289:1289) (1268:1268:1268))
        (PORT datac (234:234:234) (269:269:269))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (771:771:771))
        (PORT datab (1450:1450:1450) (1487:1487:1487))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (470:470:470))
        (PORT datab (1140:1140:1140) (1211:1211:1211))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (286:286:286))
        (PORT datab (1377:1377:1377) (1402:1402:1402))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (437:437:437))
        (PORT datab (1398:1398:1398) (1434:1434:1434))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[30\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1285:1285:1285))
        (PORT datab (446:446:446) (451:451:451))
        (PORT datac (435:435:435) (447:447:447))
        (PORT datad (395:395:395) (399:399:399))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1464:1464:1464))
        (PORT datab (242:242:242) (280:280:280))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[39\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1282:1282:1282))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (378:378:378) (396:396:396))
        (PORT datad (232:232:232) (268:268:268))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[38\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1281:1281:1281))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (210:210:210) (247:247:247))
        (PORT datad (236:236:236) (272:272:272))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[37\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1281:1281:1281))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (418:418:418) (430:430:430))
        (PORT datad (237:237:237) (273:273:273))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[36\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (776:776:776))
        (PORT datab (1229:1229:1229) (1202:1202:1202))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (232:232:232) (268:268:268))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1475:1475:1475))
        (PORT datab (930:930:930) (919:919:919))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1459:1459:1459))
        (PORT datab (413:413:413) (433:433:433))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (452:452:452))
        (PORT datab (1385:1385:1385) (1411:1411:1411))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1439:1439:1439) (1461:1461:1461))
        (PORT datab (453:453:453) (462:462:462))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (483:483:483))
        (PORT datab (1422:1422:1422) (1464:1464:1464))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[40\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1281:1281:1281))
        (PORT datab (241:241:241) (279:279:279))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (238:238:238) (274:274:274))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1204:1204:1204))
        (PORT datab (470:470:470) (475:475:475))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[49\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1234:1234:1234))
        (PORT datab (637:637:637) (636:636:636))
        (PORT datac (407:407:407) (416:416:416))
        (PORT datad (413:413:413) (421:421:421))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[50\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1233:1233:1233))
        (PORT datab (641:641:641) (629:629:629))
        (PORT datac (406:406:406) (415:415:415))
        (PORT datad (413:413:413) (421:421:421))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[48\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (455:455:455) (463:463:463))
        (PORT datac (1224:1224:1224) (1187:1187:1187))
        (PORT datad (243:243:243) (272:272:272))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[47\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1234:1234:1234))
        (PORT datab (663:663:663) (653:653:653))
        (PORT datac (407:407:407) (416:416:416))
        (PORT datad (413:413:413) (421:421:421))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[46\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (411:411:411) (431:431:431))
        (PORT datac (1223:1223:1223) (1187:1187:1187))
        (PORT datad (243:243:243) (272:272:272))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[45\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1228:1228:1228))
        (PORT datab (935:935:935) (924:924:924))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (243:243:243) (272:272:272))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1460:1460:1460))
        (PORT datab (1178:1178:1178) (1142:1142:1142))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (477:477:477))
        (PORT datab (1404:1404:1404) (1457:1457:1457))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1364:1364:1364))
        (PORT datab (453:453:453) (460:460:460))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1737:1737:1737))
        (PORT datab (242:242:242) (280:280:280))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (436:436:436))
        (PORT datab (1398:1398:1398) (1416:1416:1416))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (288:288:288))
        (PORT datab (1419:1419:1419) (1440:1440:1440))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1383:1383:1383))
        (PORT datab (242:242:242) (281:281:281))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[59\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (287:287:287))
        (PORT datab (1338:1338:1338) (1376:1376:1376))
        (PORT datac (258:258:258) (306:306:306))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[58\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1747:1747:1747))
        (PORT datab (1035:1035:1035) (1024:1024:1024))
        (PORT datac (772:772:772) (776:776:776))
        (PORT datad (697:697:697) (698:698:698))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[57\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1596:1596:1596))
        (PORT datab (241:241:241) (279:279:279))
        (PORT datac (259:259:259) (307:307:307))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[56\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1747:1747:1747))
        (PORT datab (762:762:762) (765:765:765))
        (PORT datac (772:772:772) (777:777:777))
        (PORT datad (703:703:703) (700:700:700))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[55\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (473:473:473))
        (PORT datab (1337:1337:1337) (1374:1374:1374))
        (PORT datac (257:257:257) (304:304:304))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[54\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (948:948:948))
        (PORT datab (1338:1338:1338) (1376:1376:1376))
        (PORT datac (259:259:259) (306:306:306))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1775:1775:1775))
        (PORT datab (969:969:969) (970:970:970))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (766:766:766))
        (PORT datab (1702:1702:1702) (1744:1744:1744))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1735:1735:1735))
        (PORT datab (739:739:739) (738:738:738))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (1746:1746:1746))
        (PORT datab (242:242:242) (281:281:281))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (767:767:767))
        (PORT datab (1771:1771:1771) (1782:1782:1782))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1809:1809:1809) (1835:1835:1835))
        (PORT datab (242:242:242) (281:281:281))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1669:1669:1669))
        (PORT datab (719:719:719) (729:729:729))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[60\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1595:1595:1595))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (258:258:258) (305:305:305))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1747:1747:1747))
        (PORT datab (794:794:794) (794:794:794))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[70\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (348:348:348))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[70\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (764:764:764))
        (PORT datad (441:441:441) (450:450:450))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[69\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (423:423:423))
        (PORT datac (981:981:981) (956:956:956))
        (PORT datad (440:440:440) (449:449:449))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[68\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (244:244:244) (284:284:284))
        (PORT datad (276:276:276) (309:309:309))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[67\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datac (687:687:687) (684:684:684))
        (PORT datad (442:442:442) (451:451:451))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[66\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (278:278:278))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (275:275:275) (309:309:309))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[65\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1003:1003:1003))
        (PORT datac (880:880:880) (853:853:853))
        (PORT datad (1006:1006:1006) (982:982:982))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[64\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (764:764:764))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (275:275:275) (309:309:309))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[63\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (957:957:957) (928:928:928))
        (PORT datac (1054:1054:1054) (1054:1054:1054))
        (PORT datad (1005:1005:1005) (981:981:981))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1550:1550:1550))
        (PORT datab (933:933:933) (927:927:927))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1745:1745:1745))
        (PORT datab (799:799:799) (795:795:795))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1690:1690:1690) (1730:1730:1730))
        (PORT datab (442:442:442) (445:445:445))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1762:1762:1762))
        (PORT datab (766:766:766) (765:765:765))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1796:1796:1796))
        (PORT datab (397:397:397) (413:413:413))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1537:1537:1537) (1592:1592:1592))
        (PORT datab (242:242:242) (279:279:279))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (464:464:464))
        (PORT datab (1918:1918:1918) (1918:1918:1918))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1506:1506:1506) (1550:1550:1550))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (444:444:444))
        (PORT datab (235:235:235) (270:270:270))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[79\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (654:654:654))
        (PORT datab (985:985:985) (955:955:955))
        (PORT datac (645:645:645) (641:641:641))
        (PORT datad (447:447:447) (460:460:460))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[79\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datac (268:268:268) (308:308:308))
        (PORT datad (378:378:378) (385:385:385))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[78\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (500:500:500))
        (PORT datac (620:620:620) (607:607:607))
        (PORT datad (414:414:414) (417:417:417))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[77\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (267:267:267) (307:307:307))
        (PORT datad (210:210:210) (238:238:238))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[76\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (438:438:438))
        (PORT datac (640:640:640) (620:620:620))
        (PORT datad (446:446:446) (459:459:459))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[75\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (737:737:737))
        (PORT datab (258:258:258) (293:293:293))
        (PORT datad (793:793:793) (795:795:795))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[74\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (619:619:619))
        (PORT datac (372:372:372) (375:375:375))
        (PORT datad (447:447:447) (460:460:460))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[73\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (298:298:298))
        (PORT datac (920:920:920) (901:901:901))
        (PORT datad (792:792:792) (794:794:794))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[72\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (933:933:933) (927:927:927))
        (PORT datac (269:269:269) (309:309:309))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (785:785:785))
        (PORT datab (1447:1447:1447) (1499:1499:1499))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (457:457:457))
        (PORT datab (1486:1486:1486) (1526:1526:1526))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (483:483:483))
        (PORT datab (1723:1723:1723) (1754:1754:1754))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1762:1762:1762))
        (PORT datab (242:242:242) (280:280:280))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1784:1784:1784) (1804:1804:1804))
        (PORT datab (742:742:742) (749:749:749))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (286:286:286))
        (PORT datab (1785:1785:1785) (1799:1799:1799))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (439:439:439))
        (PORT datab (1886:1886:1886) (1892:1892:1892))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1489:1489:1489))
        (PORT datab (235:235:235) (270:270:270))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (402:402:402) (406:406:406))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[88\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (788:788:788))
        (PORT datab (710:710:710) (718:718:718))
        (PORT datac (622:622:622) (607:607:607))
        (PORT datad (1022:1022:1022) (1005:1005:1005))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[88\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datac (706:706:706) (714:714:714))
        (PORT datad (1022:1022:1022) (1005:1005:1005))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[87\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (738:738:738) (742:742:742))
        (PORT datac (971:971:971) (955:955:955))
        (PORT datad (750:750:750) (747:747:747))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[86\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datac (236:236:236) (272:272:272))
        (PORT datad (210:210:210) (239:239:239))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[85\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (483:483:483))
        (PORT datac (736:736:736) (737:737:737))
        (PORT datad (1023:1023:1023) (1005:1005:1005))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[84\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (237:237:237) (273:273:273))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[83\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (297:297:297))
        (PORT datac (760:760:760) (776:776:776))
        (PORT datad (689:689:689) (685:685:685))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[82\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (715:715:715))
        (PORT datac (763:763:763) (779:779:779))
        (PORT datad (695:695:695) (689:689:689))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[81\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (1072:1072:1072) (1070:1070:1070))
        (PORT datac (762:762:762) (779:779:779))
        (PORT datad (916:916:916) (898:898:898))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1291:1291:1291))
        (PORT datab (2000:2000:2000) (2036:2036:2036))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (2097:2097:2097))
        (PORT datab (468:468:468) (472:472:472))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (440:440:440))
        (PORT datab (2015:2015:2015) (2047:2047:2047))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (2039:2039:2039))
        (PORT datab (431:431:431) (448:448:448))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1719:1719:1719))
        (PORT datab (655:655:655) (638:638:638))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1766:1766:1766) (1777:1777:1777))
        (PORT datab (242:242:242) (279:279:279))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2169:2169:2169) (2182:2182:2182))
        (PORT datab (804:804:804) (804:804:804))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1738:1738:1738))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (274:274:274))
        (PORT datab (232:232:232) (266:266:266))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[97\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (268:268:268))
        (PORT datad (257:257:257) (282:282:282))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[97\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (984:984:984))
        (PORT datab (814:814:814) (817:817:817))
        (PORT datac (949:949:949) (925:925:925))
        (PORT datad (468:468:468) (479:479:479))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[96\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (473:473:473))
        (PORT datac (955:955:955) (936:936:936))
        (PORT datad (472:472:472) (484:484:484))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[95\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (207:207:207) (243:243:243))
        (PORT datad (261:261:261) (287:287:287))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[94\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (657:657:657) (641:641:641))
        (PORT datac (406:406:406) (415:415:415))
        (PORT datad (468:468:468) (479:479:479))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[93\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (444:444:444))
        (PORT datab (256:256:256) (290:290:290))
        (PORT datad (468:468:468) (480:480:480))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[92\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (696:696:696) (699:699:699))
        (PORT datac (373:373:373) (389:389:389))
        (PORT datad (467:467:467) (478:478:478))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[91\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (413:413:413))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (468:468:468) (479:479:479))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[90\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1474:1474:1474))
        (PORT datac (1196:1196:1196) (1149:1149:1149))
        (PORT datad (470:470:470) (482:482:482))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2002:2002:2002) (2033:2033:2033))
        (PORT datab (1275:1275:1275) (1253:1253:1253))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2337:2337:2337) (2345:2345:2345))
        (PORT datab (637:637:637) (625:625:625))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (642:642:642))
        (PORT datab (2018:2018:2018) (2051:2051:2051))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1892:1892:1892) (1916:1916:1916))
        (PORT datab (242:242:242) (281:281:281))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (690:690:690))
        (PORT datab (1744:1744:1744) (1757:1757:1757))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (287:287:287))
        (PORT datab (2088:2088:2088) (2113:2113:2113))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1649:1649:1649) (1675:1675:1675))
        (PORT datab (480:480:480) (487:487:487))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1688:1688:1688) (1748:1748:1748))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (461:461:461))
        (PORT datab (399:399:399) (415:415:415))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add12\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (969:969:969) (942:942:942))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (764:764:764))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1035:1035:1035))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2680:2680:2680))
        (PORT asdata (1885:1885:1885) (1850:1850:1850))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel_d\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2218:2218:2218))
        (PORT asdata (836:836:836) (881:881:881))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_channel\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1081:1081:1081) (1095:1095:1095))
        (PORT datad (1282:1282:1282) (1263:1263:1263))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel\.10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2682:2682:2682))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_channel_d\.10\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel_d\.10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|b8_d\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2204:2204:2204))
        (PORT asdata (1752:1752:1752) (1765:1765:1765))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|b8_d\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT asdata (2001:2001:2001) (2004:2004:2004))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|b8_d\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1989:1989:1989) (2035:2035:2035))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|b8_d\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|b8_d\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1489:1489:1489) (1508:1508:1508))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|b8_d\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2207:2207:2207))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (PORT datab (315:315:315) (403:403:403))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (748:748:748))
        (PORT datab (311:311:311) (398:398:398))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (410:410:410))
        (PORT datab (311:311:311) (398:398:398))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (784:784:784))
        (PORT datab (314:314:314) (401:401:401))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (410:410:410))
        (PORT datab (314:314:314) (401:401:401))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (746:746:746))
        (PORT datab (313:313:313) (400:400:400))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (408:408:408))
        (PORT datab (313:313:313) (400:400:400))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (786:786:786))
        (PORT datab (312:312:312) (399:399:399))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (772:772:772))
        (IOPATH dataa cout (498:498:498) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (795:795:795))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (750:750:750))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (737:737:737) (753:753:753))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (788:788:788) (789:789:789))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (988:988:988))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (717:717:717) (733:733:733))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (767:767:767) (771:771:771))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1060:1060:1060) (1028:1028:1028))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (1015:1015:1015) (987:987:987))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (449:449:449))
        (PORT datab (966:966:966) (954:954:954))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (818:818:818))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (964:964:964))
        (PORT datab (436:436:436) (436:436:436))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1002:1002:1002))
        (PORT datab (394:394:394) (407:407:407))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (980:980:980))
        (PORT datab (436:436:436) (436:436:436))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (500:500:500))
        (PORT datab (796:796:796) (794:794:794))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (499:499:499))
        (PORT datab (1007:1007:1007) (984:984:984))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (499:499:499))
        (PORT datab (971:971:971) (965:965:965))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (499:499:499))
        (PORT datab (785:785:785) (788:788:788))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (499:499:499))
        (PORT datad (740:740:740) (747:747:747))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (803:803:803))
        (PORT datac (982:982:982) (997:997:997))
        (PORT datad (1346:1346:1346) (1304:1304:1304))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (776:776:776))
        (PORT datab (312:312:312) (399:399:399))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (410:410:410))
        (PORT datab (312:312:312) (400:400:400))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (408:408:408))
        (PORT datab (737:737:737) (765:765:765))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (553:553:553))
        (PORT datab (313:313:313) (400:400:400))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (774:774:774))
        (PORT datab (314:314:314) (401:401:401))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (407:407:407))
        (PORT datab (314:314:314) (401:401:401))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (410:410:410))
        (PORT datab (736:736:736) (763:763:763))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (555:555:555))
        (PORT datab (311:311:311) (398:398:398))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (474:474:474))
        (IOPATH dataa cout (498:498:498) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (450:450:450))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (426:426:426))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (429:429:429))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (416:416:416))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (462:462:462))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (416:416:416))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (448:448:448))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (467:467:467))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (468:468:468))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (761:761:761))
        (PORT datab (772:772:772) (762:762:762))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (768:768:768))
        (PORT datab (752:752:752) (745:745:745))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (778:778:778))
        (PORT datab (746:746:746) (742:742:742))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (741:741:741))
        (PORT datab (743:743:743) (738:738:738))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (739:739:739))
        (PORT datab (927:927:927) (913:913:913))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (787:787:787))
        (PORT datab (1049:1049:1049) (1008:1008:1008))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (787:787:787))
        (PORT datab (715:715:715) (720:720:720))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (787:787:787))
        (PORT datab (980:980:980) (949:949:949))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (786:786:786))
        (PORT datab (971:971:971) (949:949:949))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (786:786:786))
        (PORT datad (941:941:941) (910:910:910))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1163:1163:1163))
        (PORT datac (1345:1345:1345) (1364:1364:1364))
        (PORT datad (694:694:694) (694:694:694))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[9\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1408:1408:1408))
        (PORT datab (1220:1220:1220) (1174:1174:1174))
        (PORT datac (702:702:702) (698:698:698))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (733:733:733))
        (PORT datab (1401:1401:1401) (1412:1412:1412))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (425:425:425))
        (PORT datab (1340:1340:1340) (1349:1349:1349))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[10\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1407:1407:1407))
        (PORT datab (1220:1220:1220) (1175:1175:1175))
        (PORT datac (1087:1087:1087) (1122:1122:1122))
        (PORT datad (724:724:724) (726:726:726))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[10\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT datac (373:373:373) (376:376:376))
        (PORT datad (692:692:692) (692:692:692))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1416:1416:1416))
        (PORT datab (243:243:243) (283:283:283))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[19\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (275:275:275))
        (PORT datab (1260:1260:1260) (1213:1213:1213))
        (PORT datac (215:215:215) (254:254:254))
        (PORT datad (382:382:382) (379:379:379))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[18\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (735:735:735))
        (PORT datab (1258:1258:1258) (1211:1211:1211))
        (PORT datac (219:219:219) (259:259:259))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (732:732:732))
        (PORT datab (1402:1402:1402) (1413:1413:1413))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1172:1172:1172))
        (PORT datab (256:256:256) (290:290:290))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (287:287:287))
        (PORT datab (1358:1358:1358) (1367:1367:1367))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[20\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1173:1173:1173))
        (PORT datab (239:239:239) (278:278:278))
        (PORT datac (220:220:220) (260:260:260))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1167:1167:1167))
        (PORT datab (242:242:242) (280:280:280))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[29\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1189:1189:1189))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (211:211:211) (249:249:249))
        (PORT datad (245:245:245) (275:275:275))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[28\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1178:1178:1178))
        (PORT datab (447:447:447) (453:453:453))
        (PORT datac (397:397:397) (411:411:411))
        (PORT datad (630:630:630) (616:616:616))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[27\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1273:1273:1273) (1224:1224:1224))
        (PORT datac (690:690:690) (691:691:691))
        (PORT datad (244:244:244) (273:273:273))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1410:1410:1410))
        (PORT datab (760:760:760) (763:763:763))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1163:1163:1163))
        (PORT datab (412:412:412) (432:432:432))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (289:289:289))
        (PORT datab (1353:1353:1353) (1362:1362:1362))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1137:1137:1137))
        (PORT datab (453:453:453) (461:461:461))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[30\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1190:1190:1190))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (208:208:208) (243:243:243))
        (PORT datad (244:244:244) (274:274:274))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (452:452:452))
        (PORT datab (1384:1384:1384) (1457:1457:1457))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[39\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1280:1280:1280) (1221:1221:1221))
        (PORT datac (418:418:418) (432:432:432))
        (PORT datad (244:244:244) (274:274:274))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[38\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (287:287:287))
        (PORT datab (1280:1280:1280) (1222:1222:1222))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (245:245:245) (275:275:275))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[37\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (962:962:962))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (381:381:381) (400:400:400))
        (PORT datad (244:244:244) (273:273:273))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[36\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1019:1019:1019))
        (PORT datab (449:449:449) (455:455:455))
        (PORT datac (405:405:405) (422:422:422))
        (PORT datad (960:960:960) (934:934:934))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1199:1199:1199))
        (PORT datab (767:767:767) (775:775:775))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1103:1103:1103))
        (PORT datab (242:242:242) (279:279:279))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (437:437:437))
        (PORT datab (1350:1350:1350) (1358:1358:1358))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (485:485:485))
        (PORT datab (1101:1101:1101) (1125:1125:1125))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1370:1370:1370))
        (PORT datab (468:468:468) (471:471:471))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[40\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1016:1016:1016))
        (PORT datab (445:445:445) (450:450:450))
        (PORT datac (403:403:403) (421:421:421))
        (PORT datad (637:637:637) (623:623:623))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1177:1177:1177))
        (PORT datab (240:240:240) (279:279:279))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[49\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1461:1461:1461))
        (PORT datab (403:403:403) (422:422:422))
        (PORT datac (443:443:443) (459:459:459))
        (PORT datad (728:728:728) (723:723:723))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1460:1460:1460))
        (PORT datab (449:449:449) (455:455:455))
        (PORT datac (445:445:445) (460:460:460))
        (PORT datad (660:660:660) (658:658:658))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[47\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (689:689:689))
        (PORT datab (1097:1097:1097) (1105:1105:1105))
        (PORT datac (445:445:445) (460:460:460))
        (PORT datad (378:378:378) (387:387:387))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[46\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1156:1156:1156))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (241:241:241) (281:281:281))
        (PORT datad (210:210:210) (238:238:238))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[45\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1156:1156:1156))
        (PORT datab (766:766:766) (773:773:773))
        (PORT datac (241:241:241) (281:281:281))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1093:1093:1093))
        (PORT datab (1100:1100:1100) (1139:1139:1139))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1097:1097:1097))
        (PORT datab (472:472:472) (475:475:475))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (437:437:437))
        (PORT datab (1382:1382:1382) (1405:1405:1405))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1130:1130:1130))
        (PORT datab (242:242:242) (281:281:281))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (288:288:288))
        (PORT datab (1057:1057:1057) (1077:1077:1077))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1173:1173:1173))
        (PORT datab (240:240:240) (279:279:279))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[50\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1158:1158:1158))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datac (242:242:242) (282:282:282))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (473:473:473))
        (PORT datab (1074:1074:1074) (1102:1102:1102))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[59\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (244:244:244) (284:284:284))
        (PORT datac (1090:1090:1090) (1117:1117:1117))
        (PORT datad (259:259:259) (294:294:294))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[58\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1117:1117:1117) (1142:1142:1142))
        (PORT datac (208:208:208) (245:245:245))
        (PORT datad (259:259:259) (294:294:294))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[57\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1159:1159:1159))
        (PORT datab (240:240:240) (279:279:279))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (259:259:259) (294:294:294))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[56\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (729:729:729))
        (PORT datab (1141:1141:1141) (1160:1160:1160))
        (PORT datac (664:664:664) (662:662:662))
        (PORT datad (763:763:763) (770:770:770))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[55\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (755:755:755))
        (PORT datab (1141:1141:1141) (1160:1160:1160))
        (PORT datac (697:697:697) (709:709:709))
        (PORT datad (763:763:763) (770:770:770))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[54\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1095:1095:1095))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1090:1090:1090) (1117:1117:1117))
        (PORT datad (259:259:259) (294:294:294))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (848:848:848))
        (PORT datab (1090:1090:1090) (1087:1087:1087))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (741:741:741))
        (PORT datab (756:756:756) (790:790:790))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datab (730:730:730) (766:766:766))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (861:861:861))
        (PORT datab (242:242:242) (280:280:280))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (765:765:765))
        (PORT datab (1253:1253:1253) (1249:1249:1249))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (716:716:716))
        (PORT datab (1083:1083:1083) (1097:1097:1097))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (837:837:837))
        (PORT datab (792:792:792) (791:791:791))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[60\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (470:470:470))
        (PORT datab (1116:1116:1116) (1142:1142:1142))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (259:259:259) (295:295:295))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1086:1086:1086))
        (PORT datab (772:772:772) (767:767:767))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[70\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (358:358:358))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[70\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datac (444:444:444) (463:463:463))
        (PORT datad (742:742:742) (741:741:741))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[69\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (745:745:745))
        (PORT datac (444:444:444) (463:463:463))
        (PORT datad (395:395:395) (399:399:399))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[68\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (719:719:719))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (285:285:285) (322:322:322))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[67\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (455:455:455))
        (PORT datac (444:444:444) (463:463:463))
        (PORT datad (718:718:718) (717:717:717))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[66\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (240:240:240) (279:279:279))
        (PORT datad (282:282:282) (319:319:319))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[65\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (288:288:288))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (282:282:282) (319:319:319))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[64\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (953:953:953))
        (PORT datac (591:591:591) (579:579:579))
        (PORT datad (643:643:643) (631:631:631))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[63\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (1091:1091:1091) (1089:1089:1089))
        (PORT datac (200:200:200) (231:231:231))
        (PORT datad (285:285:285) (321:321:321))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1261:1261:1261))
        (PORT datab (737:737:737) (791:791:791))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (453:453:453))
        (PORT datab (713:713:713) (748:748:748))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (656:656:656))
        (PORT datab (739:739:739) (781:781:781))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1490:1490:1490))
        (PORT datab (413:413:413) (435:435:435))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (779:779:779))
        (PORT datab (468:468:468) (471:471:471))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1448:1448:1448) (1463:1463:1463))
        (PORT datab (241:241:241) (278:278:278))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1386:1386:1386))
        (PORT datab (479:479:479) (486:486:486))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (274:274:274))
        (PORT datab (786:786:786) (823:823:823))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (458:458:458))
        (PORT datab (232:232:232) (267:267:267))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[79\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (655:655:655))
        (PORT datab (729:729:729) (745:745:745))
        (PORT datac (657:657:657) (645:645:645))
        (PORT datad (475:475:475) (492:492:492))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[79\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datac (588:588:588) (575:575:575))
        (PORT datad (479:479:479) (496:496:496))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[78\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (430:430:430))
        (PORT datac (617:617:617) (609:609:609))
        (PORT datad (480:480:480) (497:497:497))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[77\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (263:263:263) (302:302:302))
        (PORT datad (209:209:209) (237:237:237))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[76\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (671:671:671))
        (PORT datac (408:408:408) (419:419:419))
        (PORT datad (479:479:479) (497:497:497))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[75\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (438:438:438))
        (PORT datac (268:268:268) (307:307:307))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[74\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (573:573:573) (565:565:565))
        (PORT datad (712:712:712) (696:696:696))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[73\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (648:648:648) (640:640:640))
        (PORT datac (589:589:589) (574:574:574))
        (PORT datad (711:711:711) (695:695:695))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[72\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (267:267:267))
        (PORT datac (267:267:267) (306:306:306))
        (PORT datad (1248:1248:1248) (1216:1216:1216))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1349:1349:1349))
        (PORT datab (768:768:768) (804:804:804))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (440:440:440))
        (PORT datab (780:780:780) (807:807:807))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (440:440:440))
        (PORT datab (1340:1340:1340) (1367:1367:1367))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1743:1743:1743))
        (PORT datab (426:426:426) (433:433:433))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1248:1248:1248))
        (PORT datab (474:474:474) (479:479:479))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (783:783:783))
        (PORT datab (242:242:242) (280:280:280))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (807:807:807))
        (PORT datab (475:475:475) (481:481:481))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (806:806:806))
        (PORT datab (235:235:235) (269:269:269))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (274:274:274))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[88\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (665:665:665))
        (PORT datab (787:787:787) (787:787:787))
        (PORT datac (765:765:765) (773:773:773))
        (PORT datad (772:772:772) (777:777:777))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[88\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (329:329:329))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[87\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (776:776:776) (776:776:776))
        (PORT datac (663:663:663) (671:671:671))
        (PORT datad (773:773:773) (777:777:777))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[86\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (207:207:207) (243:243:243))
        (PORT datad (263:263:263) (291:291:291))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[85\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (643:643:643))
        (PORT datac (700:700:700) (702:702:702))
        (PORT datad (772:772:772) (776:776:776))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[84\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (401:401:401) (417:417:417))
        (PORT datad (444:444:444) (456:456:456))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[83\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (406:406:406) (415:415:415))
        (PORT datad (450:450:450) (462:462:462))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[82\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (668:668:668) (661:661:661))
        (PORT datac (407:407:407) (416:416:416))
        (PORT datad (445:445:445) (457:457:457))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[81\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1237:1237:1237))
        (PORT datac (785:785:785) (784:784:784))
        (PORT datad (736:736:736) (736:736:736))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (987:987:987))
        (PORT datab (1310:1310:1310) (1337:1337:1337))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (758:758:758))
        (PORT datab (1079:1079:1079) (1102:1102:1102))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (744:744:744))
        (PORT datab (1072:1072:1072) (1116:1116:1116))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1103:1103:1103))
        (PORT datab (634:634:634) (633:633:633))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1377:1377:1377))
        (PORT datab (746:746:746) (744:744:744))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1115:1115:1115))
        (PORT datab (257:257:257) (291:291:291))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1461:1461:1461))
        (PORT datab (414:414:414) (438:438:438))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1513:1513:1513))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (739:739:739) (735:735:735))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[97\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (732:732:732))
        (PORT datab (771:771:771) (771:771:771))
        (PORT datac (1113:1113:1113) (1102:1102:1102))
        (PORT datad (458:458:458) (466:466:466))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[97\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (270:270:270) (299:299:299))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[96\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (508:508:508))
        (PORT datac (689:689:689) (679:679:679))
        (PORT datad (371:371:371) (378:378:378))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[95\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (401:401:401) (407:407:407))
        (PORT datad (264:264:264) (292:292:292))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[94\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (712:712:712) (708:708:708))
        (PORT datad (271:271:271) (300:300:300))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[93\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (672:672:672) (666:666:666))
        (PORT datac (372:372:372) (375:375:375))
        (PORT datad (459:459:459) (467:467:467))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[92\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (415:415:415))
        (PORT datac (970:970:970) (947:947:947))
        (PORT datad (463:463:463) (471:471:471))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[91\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (792:792:792) (804:804:804))
        (PORT datad (705:705:705) (707:707:707))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[90\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (940:940:940) (932:932:932))
        (PORT datac (794:794:794) (805:805:805))
        (PORT datad (942:942:942) (925:925:925))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1631:1631:1631))
        (PORT datab (783:783:783) (785:785:785))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1748:1748:1748))
        (PORT datab (759:759:759) (755:755:755))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (756:756:756))
        (PORT datab (805:805:805) (836:836:836))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1691:1691:1691) (1724:1724:1724))
        (PORT datab (241:241:241) (278:278:278))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (298:298:298))
        (PORT datab (1093:1093:1093) (1140:1140:1140))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (455:455:455))
        (PORT datab (1114:1114:1114) (1144:1144:1144))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1712:1712:1712))
        (PORT datab (398:398:398) (416:416:416))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1180:1180:1180))
        (PORT datab (232:232:232) (266:266:266))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (274:274:274))
        (PORT datab (396:396:396) (409:409:409))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[106\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (238:238:238) (264:264:264))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[106\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (800:800:800))
        (PORT datab (797:797:797) (798:798:798))
        (PORT datac (791:791:791) (802:802:802))
        (PORT datad (1000:1000:1000) (993:993:993))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[105\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (807:807:807) (810:810:810))
        (PORT datac (725:725:725) (723:723:723))
        (PORT datad (759:759:759) (776:776:776))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[104\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (754:754:754))
        (PORT datac (712:712:712) (715:715:715))
        (PORT datad (757:757:757) (774:774:774))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[103\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (813:813:813))
        (PORT datac (707:707:707) (710:710:710))
        (PORT datad (758:758:758) (775:775:775))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[102\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datac (208:208:208) (243:243:243))
        (PORT datad (238:238:238) (264:264:264))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[101\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (430:430:430))
        (PORT datac (688:688:688) (688:688:688))
        (PORT datad (758:758:758) (775:775:775))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[100\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (290:290:290))
        (PORT datac (717:717:717) (724:724:724))
        (PORT datad (1003:1003:1003) (997:997:997))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[99\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (975:975:975))
        (PORT datac (1178:1178:1178) (1136:1136:1136))
        (PORT datad (1000:1000:1000) (994:994:994))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (943:943:943))
        (PORT datab (1097:1097:1097) (1138:1138:1138))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (440:440:440))
        (PORT datab (1425:1425:1425) (1453:1453:1453))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1416:1416:1416))
        (PORT datab (430:430:430) (438:438:438))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datab (1109:1109:1109) (1145:1145:1145))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (775:775:775))
        (PORT datab (1128:1128:1128) (1161:1161:1161))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1122:1122:1122))
        (PORT datab (242:242:242) (280:280:280))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (299:299:299))
        (PORT datab (1124:1124:1124) (1163:1163:1163))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1190:1190:1190))
        (PORT datab (235:235:235) (270:270:270))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (765:765:765))
        (PORT datab (393:393:393) (407:407:407))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (835:835:835))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1107:1107:1107) (1120:1120:1120))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1391:1391:1391) (1368:1368:1368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1131:1131:1131))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[10\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1133:1133:1133) (1181:1181:1181))
        (PORT datac (727:727:727) (730:730:730))
        (PORT datad (819:819:819) (882:882:882))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[10\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (811:811:811))
        (PORT datac (758:758:758) (750:750:750))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1237:1237:1237))
        (PORT datac (248:248:248) (278:278:278))
        (PORT datad (1307:1307:1307) (1294:1294:1294))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (290:290:290))
        (PORT datac (1631:1631:1631) (1647:1647:1647))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (732:732:732))
        (PORT datab (1133:1133:1133) (1181:1181:1181))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (941:941:941))
        (PORT datab (707:707:707) (718:718:718))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (1065:1065:1065) (1107:1107:1107))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[20\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (1043:1043:1043) (1029:1029:1029))
        (PORT datac (217:217:217) (256:256:256))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[19\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1251:1251:1251))
        (PORT datab (707:707:707) (718:718:718))
        (PORT datac (217:217:217) (256:256:256))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[18\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (731:731:731))
        (PORT datab (1044:1044:1044) (1029:1029:1029))
        (PORT datac (217:217:217) (256:256:256))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1389:1389:1389))
        (PORT datab (712:712:712) (725:725:725))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (849:849:849) (921:921:921))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1152:1152:1152))
        (PORT datab (258:258:258) (292:292:292))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (300:300:300))
        (PORT datab (1150:1150:1150) (1170:1170:1170))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[30\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (468:468:468))
        (PORT datab (1285:1285:1285) (1229:1229:1229))
        (PORT datac (372:372:372) (375:375:375))
        (PORT datad (395:395:395) (397:397:397))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[29\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1224:1224:1224))
        (PORT datab (458:458:458) (458:458:458))
        (PORT datac (363:363:363) (373:373:373))
        (PORT datad (396:396:396) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[28\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (286:286:286))
        (PORT datab (1032:1032:1032) (1016:1016:1016))
        (PORT datac (234:234:234) (269:269:269))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[27\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1223:1223:1223))
        (PORT datab (714:714:714) (727:727:727))
        (PORT datac (232:232:232) (267:267:267))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (986:986:986))
        (PORT datab (1087:1087:1087) (1132:1132:1132))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (437:437:437))
        (PORT datab (1183:1183:1183) (1220:1220:1220))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1155:1155:1155))
        (PORT datab (446:446:446) (449:449:449))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (1118:1118:1118) (1144:1144:1144))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1371:1371:1371))
        (PORT datab (241:241:241) (280:280:280))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[40\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1198:1198:1198))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (242:242:242) (281:281:281))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[39\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (286:286:286))
        (PORT datab (1259:1259:1259) (1223:1223:1223))
        (PORT datac (242:242:242) (281:281:281))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[38\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1198:1198:1198))
        (PORT datab (444:444:444) (448:448:448))
        (PORT datac (241:241:241) (280:280:280))
        (PORT datad (369:369:369) (371:371:371))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[37\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1238:1238:1238))
        (PORT datab (651:651:651) (648:648:648))
        (PORT datac (370:370:370) (370:370:370))
        (PORT datad (405:405:405) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[36\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1239:1239:1239))
        (PORT datab (1014:1014:1014) (997:997:997))
        (PORT datac (366:366:366) (378:378:378))
        (PORT datad (405:405:405) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (983:983:983))
        (PORT datab (1093:1093:1093) (1123:1123:1123))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (1151:1151:1151) (1194:1194:1194))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1189:1189:1189))
        (PORT datab (241:241:241) (278:278:278))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (440:440:440))
        (PORT datab (1082:1082:1082) (1111:1111:1111))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (454:454:454))
        (PORT datab (1126:1126:1126) (1158:1158:1158))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1137:1137:1137))
        (PORT datab (441:441:441) (443:443:443))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[50\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1247:1247:1247))
        (PORT datab (438:438:438) (439:439:439))
        (PORT datac (646:646:646) (634:634:634))
        (PORT datad (407:407:407) (413:413:413))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[49\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1248:1248:1248))
        (PORT datab (394:394:394) (408:408:408))
        (PORT datac (648:648:648) (636:636:636))
        (PORT datad (406:406:406) (412:412:412))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[48\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (696:696:696))
        (PORT datab (280:280:280) (314:314:314))
        (PORT datac (372:372:372) (375:375:375))
        (PORT datad (406:406:406) (412:412:412))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[47\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (700:700:700))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (241:241:241) (280:280:280))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[46\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (292:292:292))
        (PORT datab (522:522:522) (536:536:536))
        (PORT datac (242:242:242) (280:280:280))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[45\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (527:527:527) (542:542:542))
        (PORT datac (239:239:239) (277:277:277))
        (PORT datad (966:966:966) (940:940:940))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1447:1447:1447))
        (PORT datab (948:948:948) (942:942:942))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1194:1194:1194))
        (PORT datab (456:456:456) (457:457:457))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1096:1096:1096))
        (PORT datab (423:423:423) (428:428:428))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (435:435:435))
        (PORT datab (1075:1075:1075) (1110:1110:1110))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (288:288:288))
        (PORT datab (1390:1390:1390) (1422:1422:1422))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (287:287:287))
        (PORT datab (1126:1126:1126) (1160:1160:1160))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1144:1144:1144))
        (PORT datab (243:243:243) (283:283:283))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[59\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (336:336:336))
        (PORT datab (1444:1444:1444) (1454:1454:1454))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[60\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1749:1749:1749))
        (PORT datab (239:239:239) (278:278:278))
        (PORT datac (252:252:252) (298:298:298))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[58\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (287:287:287))
        (PORT datab (1445:1445:1445) (1455:1455:1455))
        (PORT datac (251:251:251) (297:297:297))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[57\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (746:746:746))
        (PORT datab (1800:1800:1800) (1817:1817:1817))
        (PORT datac (750:750:750) (741:741:741))
        (PORT datad (685:685:685) (678:678:678))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[56\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (741:741:741))
        (PORT datab (1802:1802:1802) (1819:1819:1819))
        (PORT datac (745:745:745) (736:736:736))
        (PORT datad (710:710:710) (699:699:699))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[55\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (747:747:747))
        (PORT datab (1800:1800:1800) (1817:1817:1817))
        (PORT datac (751:751:751) (742:742:742))
        (PORT datad (723:723:723) (712:712:712))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[54\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1749:1749:1749))
        (PORT datab (951:951:951) (945:945:945))
        (PORT datac (252:252:252) (297:297:297))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1293:1293:1293))
        (PORT datab (1782:1782:1782) (1785:1785:1785))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1550:1550:1550))
        (PORT datab (698:698:698) (692:692:692))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1480:1480:1480))
        (PORT datab (241:241:241) (277:277:277))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (288:288:288))
        (PORT datab (1449:1449:1449) (1484:1484:1484))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1515:1515:1515))
        (PORT datab (257:257:257) (291:291:291))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (752:752:752))
        (PORT datab (1424:1424:1424) (1445:1445:1445))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (716:716:716))
        (PORT datab (1468:1468:1468) (1494:1494:1494))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1781:1781:1781) (1796:1796:1796))
        (PORT datab (715:715:715) (714:714:714))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[70\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datac (276:276:276) (320:320:320))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[70\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datac (476:476:476) (492:492:492))
        (PORT datad (707:707:707) (708:708:708))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[69\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (722:722:722))
        (PORT datac (474:474:474) (487:487:487))
        (PORT datad (385:385:385) (388:388:388))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[68\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (752:752:752))
        (PORT datac (269:269:269) (312:312:312))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[67\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (430:430:430))
        (PORT datac (474:474:474) (487:487:487))
        (PORT datad (367:367:367) (370:370:370))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[66\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datac (275:275:275) (318:318:318))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[65\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (275:275:275) (318:318:318))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[64\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (739:739:739) (731:731:731))
        (PORT datac (474:474:474) (487:487:487))
        (PORT datad (390:390:390) (389:389:389))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[63\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1276:1276:1276))
        (PORT datac (474:474:474) (487:487:487))
        (PORT datad (393:393:393) (393:393:393))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1781:1781:1781) (1789:1789:1789))
        (PORT datab (1303:1303:1303) (1266:1266:1266))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1584:1584:1584))
        (PORT datab (258:258:258) (292:292:292))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (299:299:299))
        (PORT datab (1983:1983:1983) (1982:1982:1982))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1438:1438:1438))
        (PORT datab (405:405:405) (412:412:412))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (419:419:419))
        (PORT datab (1436:1436:1436) (1474:1474:1474))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1398:1398:1398))
        (PORT datab (241:241:241) (278:278:278))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1487:1487:1487))
        (PORT datab (463:463:463) (466:466:466))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (274:274:274))
        (PORT datab (1689:1689:1689) (1690:1690:1690))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[79\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (754:754:754))
        (PORT datab (720:720:720) (706:706:706))
        (PORT datac (611:611:611) (593:593:593))
        (PORT datad (455:455:455) (469:469:469))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[79\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (487:487:487) (508:508:508))
        (PORT datad (365:365:365) (367:367:367))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[78\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (731:731:731) (706:706:706))
        (PORT datac (378:378:378) (384:384:384))
        (PORT datad (452:452:452) (465:465:465))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[77\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (250:250:250) (281:281:281))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[76\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datac (624:624:624) (611:611:611))
        (PORT datad (452:452:452) (465:465:465))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[75\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (699:699:699))
        (PORT datac (640:640:640) (617:617:617))
        (PORT datad (718:718:718) (700:700:700))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[74\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (637:637:637))
        (PORT datac (616:616:616) (587:587:587))
        (PORT datad (719:719:719) (700:700:700))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[73\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (626:626:626) (620:620:620))
        (PORT datac (623:623:623) (594:594:594))
        (PORT datad (718:718:718) (699:699:699))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[72\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (955:955:955))
        (PORT datab (989:989:989) (961:961:961))
        (PORT datad (740:740:740) (745:745:745))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1729:1729:1729))
        (PORT datab (1281:1281:1281) (1246:1246:1246))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (811:811:811))
        (PORT datab (1714:1714:1714) (1710:1710:1710))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (646:646:646))
        (PORT datab (1693:1693:1693) (1695:1695:1695))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (646:646:646))
        (PORT datab (1699:1699:1699) (1688:1688:1688))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (684:684:684))
        (PORT datab (1668:1668:1668) (1685:1685:1685))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1803:1803:1803) (1797:1797:1797))
        (PORT datab (240:240:240) (279:279:279))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (1700:1700:1700) (1710:1710:1710))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (274:274:274))
        (PORT datab (1691:1691:1691) (1692:1692:1692))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (804:804:804))
        (PORT datab (292:292:292) (345:345:345))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1656:1656:1656) (1636:1636:1636))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[88\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (439:439:439) (452:452:452))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[88\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (711:711:711))
        (PORT datab (640:640:640) (637:637:637))
        (PORT datac (494:494:494) (516:516:516))
        (PORT datad (594:594:594) (580:580:580))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[87\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (680:680:680) (673:673:673))
        (PORT datac (493:493:493) (515:515:515))
        (PORT datad (399:399:399) (405:405:405))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[86\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (285:285:285))
        (PORT datac (251:251:251) (283:283:283))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[85\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (551:551:551))
        (PORT datac (372:372:372) (375:375:375))
        (PORT datad (405:405:405) (411:411:411))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[84\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (298:298:298))
        (PORT datac (667:667:667) (656:656:656))
        (PORT datad (598:598:598) (569:569:569))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[83\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (447:447:447))
        (PORT datac (494:494:494) (516:516:516))
        (PORT datad (389:389:389) (388:388:388))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[82\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (289:289:289))
        (PORT datac (731:731:731) (741:741:741))
        (PORT datad (699:699:699) (701:701:701))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[81\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (987:987:987))
        (PORT datac (730:730:730) (740:740:740))
        (PORT datad (1291:1291:1291) (1269:1269:1269))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1697:1697:1697) (1713:1713:1713))
        (PORT datab (1591:1591:1591) (1524:1524:1524))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1650:1650:1650))
        (PORT datab (762:762:762) (758:758:758))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (768:768:768))
        (PORT datab (1977:1977:1977) (1953:1953:1953))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1712:1712:1712))
        (PORT datab (242:242:242) (279:279:279))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (470:470:470))
        (PORT datab (1672:1672:1672) (1690:1690:1690))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (285:285:285))
        (PORT datab (1906:1906:1906) (1900:1900:1900))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (477:477:477))
        (PORT datab (1657:1657:1657) (1662:1662:1662))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2091:2091:2091) (2093:2093:2093))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (235:235:235) (270:270:270))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[97\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (805:805:805))
        (PORT datab (1229:1229:1229) (1188:1188:1188))
        (PORT datac (801:801:801) (806:806:806))
        (PORT datad (706:706:706) (708:708:708))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[97\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datac (794:794:794) (797:797:797))
        (PORT datad (708:708:708) (710:710:710))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[96\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (765:765:765) (762:762:762))
        (PORT datac (802:802:802) (807:807:807))
        (PORT datad (708:708:708) (711:711:711))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[95\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (211:211:211) (248:248:248))
        (PORT datad (261:261:261) (288:288:288))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[94\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (776:776:776))
        (PORT datac (801:801:801) (805:805:805))
        (PORT datad (705:705:705) (705:705:705))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[93\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (207:207:207) (243:243:243))
        (PORT datad (263:263:263) (289:289:289))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[92\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datac (923:923:923) (896:896:896))
        (PORT datad (787:787:787) (797:797:797))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[91\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (734:734:734))
        (PORT datab (257:257:257) (291:291:291))
        (PORT datad (788:788:788) (799:799:799))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[90\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (1254:1254:1254) (1198:1198:1198))
        (PORT datac (961:961:961) (935:935:935))
        (PORT datad (788:788:788) (798:798:798))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1160:1160:1160))
        (PORT datab (2054:2054:2054) (2042:2042:2042))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (441:441:441))
        (PORT datab (2084:2084:2084) (2078:2078:2078))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (444:444:444))
        (PORT datab (2280:2280:2280) (2259:2259:2259))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (1995:1995:1995))
        (PORT datab (424:424:424) (429:429:429))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1990:1990:1990))
        (PORT datab (783:783:783) (779:779:779))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2025:2025:2025) (2024:2024:2024))
        (PORT datab (242:242:242) (280:280:280))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1924:1924:1924) (1940:1940:1940))
        (PORT datab (772:772:772) (772:772:772))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (275:275:275))
        (PORT datab (2004:2004:2004) (1998:1998:1998))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (274:274:274))
        (PORT datab (234:234:234) (268:268:268))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (268:268:268))
        (PORT datad (259:259:259) (285:285:285))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (750:750:750))
        (PORT datab (976:976:976) (960:960:960))
        (PORT datac (461:461:461) (486:486:486))
        (PORT datad (786:786:786) (796:796:796))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[105\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (1043:1043:1043) (1043:1043:1043))
        (PORT datac (692:692:692) (675:675:675))
        (PORT datad (631:631:631) (620:620:620))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[104\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (241:241:241) (279:279:279))
        (PORT datad (259:259:259) (284:284:284))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[103\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (949:949:949))
        (PORT datac (653:653:653) (635:635:635))
        (PORT datad (666:666:666) (649:649:649))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[102\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (457:457:457))
        (PORT datac (594:594:594) (579:579:579))
        (PORT datad (666:666:666) (649:649:649))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[101\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (459:459:459) (484:484:484))
        (PORT datad (373:373:373) (381:381:381))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[100\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (461:461:461) (485:485:485))
        (PORT datad (679:679:679) (669:669:669))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[99\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (652:652:652))
        (PORT datab (952:952:952) (930:930:930))
        (PORT datac (457:457:457) (481:481:481))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (993:993:993))
        (PORT datab (2093:2093:2093) (2088:2088:2088))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1773:1773:1773))
        (PORT datab (469:469:469) (471:471:471))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (454:454:454))
        (PORT datab (2065:2065:2065) (2061:2061:2061))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1761:1761:1761) (1772:1772:1772))
        (PORT datab (468:468:468) (473:473:473))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1785:1785:1785) (1795:1795:1795))
        (PORT datab (241:241:241) (281:281:281))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (287:287:287))
        (PORT datab (1699:1699:1699) (1714:1714:1714))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1727:1727:1727) (1760:1760:1760))
        (PORT datab (679:679:679) (675:675:675))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2010:2010:2010) (2005:2005:2005))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (643:643:643))
        (PORT datab (448:448:448) (454:454:454))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1129:1129:1129) (1133:1133:1133))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1134:1134:1134) (1133:1133:1133))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1348:1348:1348))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1461:1461:1461))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (671:671:671))
        (PORT datab (782:782:782) (773:773:773))
        (PORT datac (373:373:373) (376:376:376))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1708:1708:1708))
        (PORT datab (1836:1836:1836) (1876:1876:1876))
        (PORT datac (1570:1570:1570) (1550:1550:1550))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2217:2217:2217))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1349:1349:1349))
        (PORT datab (783:783:783) (774:774:774))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (489:489:489) (557:557:557))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (610:610:610))
        (PORT datab (403:403:403) (408:408:408))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (840:840:840) (805:805:805))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1707:1707:1707))
        (PORT datab (1838:1838:1838) (1878:1878:1878))
        (PORT datac (1568:1568:1568) (1548:1548:1548))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2217:2217:2217))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1676:1676:1676) (1706:1706:1706))
        (PORT datab (1837:1837:1837) (1877:1877:1877))
        (PORT datad (1283:1283:1283) (1264:1264:1264))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[103\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (421:421:421))
        (PORT datac (671:671:671) (660:660:660))
        (PORT datad (586:586:586) (574:574:574))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[102\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (278:278:278))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (259:259:259) (285:285:285))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[101\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (582:582:582) (562:562:562))
        (PORT datad (678:678:678) (664:664:664))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[100\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (299:299:299))
        (PORT datac (588:588:588) (574:574:574))
        (PORT datad (678:678:678) (665:665:665))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[99\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1430:1430:1430))
        (PORT datac (908:908:908) (876:876:876))
        (PORT datad (939:939:939) (903:903:903))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2080:2080:2080) (2098:2098:2098))
        (PORT datab (1075:1075:1075) (1070:1070:1070))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (703:703:703))
        (PORT datab (1485:1485:1485) (1523:1523:1523))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (423:423:423))
        (PORT datab (1454:1454:1454) (1492:1492:1492))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (427:427:427))
        (PORT datab (1530:1530:1530) (1564:1564:1564))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (648:648:648))
        (PORT datab (2074:2074:2074) (2082:2082:2082))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2263:2263:2263) (2250:2250:2250))
        (PORT datab (241:241:241) (280:280:280))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[106\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (774:774:774))
        (PORT datab (515:515:515) (524:524:524))
        (PORT datac (682:682:682) (659:659:659))
        (PORT datad (389:389:389) (393:393:393))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[106\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datac (671:671:671) (660:660:660))
        (PORT datad (587:587:587) (570:570:570))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[105\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (704:704:704) (681:681:681))
        (PORT datac (671:671:671) (660:660:660))
        (PORT datad (597:597:597) (580:580:580))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[104\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datac (208:208:208) (245:245:245))
        (PORT datad (259:259:259) (284:284:284))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2471:2471:2471) (2444:2444:2444))
        (PORT datab (700:700:700) (675:675:675))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1421:1421:1421) (1467:1467:1467))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (232:232:232) (267:267:267))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[113\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datad (267:267:267) (296:296:296))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[112\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (646:646:646))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (267:267:267) (296:296:296))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[111\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT datab (668:668:668) (657:657:657))
        (PORT datac (370:370:370) (371:371:371))
        (PORT datad (446:446:446) (456:456:456))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[110\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (650:650:650))
        (PORT datac (362:362:362) (371:371:371))
        (PORT datad (446:446:446) (456:456:456))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[109\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (293:293:293))
        (PORT datac (631:631:631) (620:620:620))
        (PORT datad (701:701:701) (689:689:689))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[108\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (669:669:669))
        (PORT datac (1308:1308:1308) (1294:1294:1294))
        (PORT datad (698:698:698) (686:686:686))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1475:1475:1475))
        (PORT datab (1491:1491:1491) (1546:1546:1546))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (508:508:508))
        (PORT datab (1967:1967:1967) (2005:2005:2005))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (504:504:504))
        (PORT datab (1741:1741:1741) (1754:1754:1754))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1564:1564:1564))
        (PORT datab (242:242:242) (281:281:281))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datab (2096:2096:2096) (2100:2100:2100))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (455:455:455))
        (PORT datab (1755:1755:1755) (1775:1775:1775))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2476:2476:2476) (2450:2450:2450))
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[115\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (723:723:723))
        (PORT datab (630:630:630) (625:625:625))
        (PORT datac (654:654:654) (638:638:638))
        (PORT datad (446:446:446) (456:456:456))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[115\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (267:267:267) (296:296:296))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[114\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (495:495:495))
        (PORT datac (605:605:605) (587:587:587))
        (PORT datad (395:395:395) (397:397:397))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2021:2021:2021) (2029:2029:2029))
        (PORT datab (233:233:233) (267:267:267))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (275:275:275))
        (PORT datab (393:393:393) (407:407:407))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[123\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (671:671:671) (677:677:677))
        (PORT datac (700:700:700) (695:695:695))
        (PORT datad (717:717:717) (713:713:713))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[122\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (688:688:688))
        (PORT datac (639:639:639) (629:629:629))
        (PORT datad (717:717:717) (712:712:712))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[121\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (287:287:287))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (259:259:259) (285:285:285))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[120\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (240:240:240) (279:279:279))
        (PORT datad (259:259:259) (285:285:285))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[119\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (294:294:294))
        (PORT datac (401:401:401) (423:423:423))
        (PORT datad (480:480:480) (497:497:497))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[118\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (496:496:496))
        (PORT datab (257:257:257) (291:291:291))
        (PORT datad (480:480:480) (497:497:497))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[117\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (1472:1472:1472) (1501:1501:1501))
        (PORT datac (435:435:435) (451:451:451))
        (PORT datad (480:480:480) (497:497:497))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1458:1458:1458))
        (IOPATH dataa cout (498:498:498) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (629:629:629))
        (PORT datab (1215:1215:1215) (1277:1277:1277))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (668:668:668))
        (PORT datab (1766:1766:1766) (1783:1783:1783))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1492:1492:1492))
        (PORT datab (672:672:672) (655:655:655))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1509:1509:1509))
        (PORT datab (761:761:761) (743:743:743))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (727:727:727))
        (PORT datab (2080:2080:2080) (2068:2068:2068))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1429:1429:1429))
        (PORT datab (241:241:241) (281:281:281))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (275:275:275))
        (PORT datab (1747:1747:1747) (1776:1776:1776))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[124\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (935:935:935))
        (PORT datab (761:761:761) (751:751:751))
        (PORT datac (671:671:671) (652:652:652))
        (PORT datad (716:716:716) (712:712:712))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[124\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datac (667:667:667) (665:665:665))
        (PORT datad (716:716:716) (712:712:712))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (275:275:275))
        (PORT datab (232:232:232) (267:267:267))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[133\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (268:268:268))
        (PORT datad (258:258:258) (283:283:283))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[133\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (792:792:792))
        (PORT datab (704:704:704) (706:706:706))
        (PORT datac (731:731:731) (719:719:719))
        (PORT datad (486:486:486) (505:505:505))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[132\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (286:286:286))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (260:260:260) (286:286:286))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[131\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datac (687:687:687) (688:688:688))
        (PORT datad (484:484:484) (502:502:502))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[130\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (445:445:445))
        (PORT datab (764:764:764) (761:761:761))
        (PORT datad (484:484:484) (502:502:502))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[129\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (413:413:413))
        (PORT datac (603:603:603) (585:585:585))
        (PORT datad (484:484:484) (502:502:502))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[128\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (611:611:611))
        (PORT datac (372:372:372) (374:374:374))
        (PORT datad (484:484:484) (502:502:502))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[127\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (290:290:290))
        (PORT datac (616:616:616) (603:603:603))
        (PORT datad (695:695:695) (682:682:682))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[126\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (1434:1434:1434) (1486:1486:1486))
        (PORT datad (486:486:486) (505:505:505))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1434:1434:1434) (1485:1485:1485))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1985:1985:1985) (2002:2002:2002))
        (PORT datab (232:232:232) (266:266:266))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (637:637:637))
        (PORT datab (1727:1727:1727) (1739:1739:1739))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1613:1613:1613) (1631:1631:1631))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1693:1693:1693) (1722:1722:1722))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2049:2049:2049) (2044:2044:2044))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1957:1957:1957) (1956:1956:1956))
        (PORT datab (232:232:232) (267:267:267))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datab (1424:1424:1424) (1467:1467:1467))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (445:445:445))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (268:268:268))
        (PORT datad (264:264:264) (293:293:293))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (975:975:975))
        (PORT datab (728:728:728) (719:719:719))
        (PORT datac (607:607:607) (594:594:594))
        (PORT datad (474:474:474) (488:488:488))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (530:530:530))
        (PORT datac (632:632:632) (625:625:625))
        (PORT datad (424:424:424) (428:428:428))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[113\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (211:211:211) (248:248:248))
        (PORT datad (269:269:269) (298:298:298))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[112\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (285:285:285))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (269:269:269) (298:298:298))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[111\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (747:747:747))
        (PORT datac (407:407:407) (417:417:417))
        (PORT datad (467:467:467) (480:480:480))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[110\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (684:684:684) (691:691:691))
        (PORT datac (371:371:371) (386:386:386))
        (PORT datad (473:473:473) (487:487:487))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[109\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (412:412:412))
        (PORT datab (257:257:257) (291:291:291))
        (PORT datad (452:452:452) (458:458:458))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[108\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (1246:1246:1246) (1179:1179:1179))
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (453:453:453) (460:460:460))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1633:1633:1633) (1567:1567:1567))
        (PORT datab (2130:2130:2130) (2125:2125:2125))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (1853:1853:1853))
        (PORT datab (700:700:700) (697:697:697))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (734:734:734))
        (PORT datab (1763:1763:1763) (1779:1779:1779))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1710:1710:1710))
        (PORT datab (240:240:240) (278:278:278))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datab (1986:1986:1986) (1992:1992:1992))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (460:460:460))
        (PORT datab (1708:1708:1708) (1729:1729:1729))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (471:471:471))
        (PORT datab (1743:1743:1743) (1760:1760:1760))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1740:1740:1740) (1773:1773:1773))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (458:458:458))
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (734:734:734))
        (PORT datab (766:766:766) (768:768:768))
        (PORT datac (726:726:726) (731:731:731))
        (PORT datad (783:783:783) (792:792:792))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datac (658:658:658) (657:657:657))
        (PORT datad (777:777:777) (785:785:785))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT datab (717:717:717) (726:726:726))
        (PORT datac (750:750:750) (749:749:749))
        (PORT datad (723:723:723) (727:727:727))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[122\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT datab (716:716:716) (715:715:715))
        (PORT datac (736:736:736) (740:740:740))
        (PORT datad (784:784:784) (792:792:792))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[121\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (288:288:288))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (258:258:258) (284:284:284))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[120\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datac (211:211:211) (248:248:248))
        (PORT datad (259:259:259) (284:284:284))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (649:649:649) (634:634:634))
        (PORT datad (592:592:592) (579:579:579))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (626:626:626) (596:596:596))
        (PORT datad (709:709:709) (688:688:688))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT datab (967:967:967) (955:955:955))
        (PORT datac (1025:1025:1025) (1009:1009:1009))
        (PORT datad (1118:1118:1118) (1077:1077:1077))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1758:1758:1758))
        (IOPATH dataa cout (498:498:498) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (694:694:694))
        (PORT datab (1448:1448:1448) (1483:1483:1483))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1723:1723:1723))
        (PORT datab (726:726:726) (738:738:738))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1736:1736:1736))
        (PORT datab (736:736:736) (740:740:740))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (768:768:768))
        (PORT datab (1702:1702:1702) (1721:1721:1721))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2652:2652:2652) (2612:2612:2612))
        (PORT datab (751:751:751) (750:750:750))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1740:1740:1740))
        (PORT datab (242:242:242) (281:281:281))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (274:274:274))
        (PORT datab (1742:1742:1742) (1750:1750:1750))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (232:232:232) (266:266:266))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[133\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (835:835:835))
        (PORT datab (760:760:760) (768:768:768))
        (PORT datac (684:684:684) (683:683:683))
        (PORT datad (477:477:477) (491:491:491))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[133\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (428:428:428) (436:436:436))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[132\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (278:278:278))
        (PORT datac (251:251:251) (283:283:283))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[131\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (805:805:805))
        (PORT datac (595:595:595) (580:580:580))
        (PORT datad (477:477:477) (491:491:491))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (735:735:735))
        (PORT datac (613:613:613) (598:598:598))
        (PORT datad (478:478:478) (492:492:492))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datac (706:706:706) (693:693:693))
        (PORT datad (721:721:721) (716:716:716))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (794:794:794))
        (PORT datac (410:410:410) (421:421:421))
        (PORT datad (477:477:477) (491:491:491))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[127\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (289:289:289))
        (PORT datac (667:667:667) (662:662:662))
        (PORT datad (648:648:648) (631:631:631))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[126\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT datac (1629:1629:1629) (1645:1645:1645))
        (PORT datad (688:688:688) (683:683:683))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1484:1484:1484))
        (IOPATH dataa cout (498:498:498) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1773:1773:1773) (1789:1789:1789))
        (PORT datab (646:646:646) (621:621:621))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1366:1366:1366))
        (PORT datab (621:621:621) (610:610:610))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1444:1444:1444) (1463:1463:1463))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1673:1673:1673))
        (PORT datab (776:776:776) (773:773:773))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1487:1487:1487))
        (PORT datab (233:233:233) (268:268:268))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1697:1697:1697) (1720:1720:1720))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2327:2327:2327) (2319:2319:2319))
        (PORT datab (447:447:447) (452:452:452))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (275:275:275))
        (PORT datab (645:645:645) (634:634:634))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_channel\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1082:1082:1082) (1096:1096:1096))
        (PORT datad (1281:1281:1281) (1262:1262:1262))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2682:2682:2682))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel_d\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2220:2220:2220))
        (PORT asdata (661:661:661) (737:737:737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[113\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (426:426:426) (432:432:432))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[112\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (982:982:982))
        (PORT datac (601:601:601) (587:587:587))
        (PORT datad (686:686:686) (682:682:682))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[111\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (287:287:287))
        (PORT datac (252:252:252) (283:283:283))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[110\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (298:298:298))
        (PORT datac (488:488:488) (507:507:507))
        (PORT datad (371:371:371) (377:377:377))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[109\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (450:450:450))
        (PORT datac (482:482:482) (500:500:500))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[108\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (453:453:453))
        (PORT datac (482:482:482) (500:500:500))
        (PORT datad (909:909:909) (897:897:897))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1430:1430:1430))
        (PORT datab (1023:1023:1023) (1011:1011:1011))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (485:485:485))
        (PORT datab (869:869:869) (940:940:940))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1188:1188:1188))
        (PORT datab (415:415:415) (434:434:434))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (442:442:442))
        (PORT datab (1430:1430:1430) (1447:1447:1447))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1666:1666:1666))
        (PORT datab (623:623:623) (613:613:613))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1431:1431:1431))
        (PORT datab (241:241:241) (280:280:280))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1889:1889:1889) (1881:1881:1881))
        (PORT datab (695:695:695) (681:681:681))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[115\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (746:746:746))
        (PORT datab (1030:1030:1030) (1033:1033:1033))
        (PORT datac (484:484:484) (502:502:502))
        (PORT datad (946:946:946) (926:926:926))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[115\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datac (583:583:583) (571:571:571))
        (PORT datad (686:686:686) (682:682:682))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[114\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (670:670:670))
        (PORT datac (647:647:647) (625:625:625))
        (PORT datad (686:686:686) (682:682:682))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (274:274:274))
        (PORT datab (1109:1109:1109) (1156:1156:1156))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (430:430:430))
        (PORT datab (232:232:232) (266:266:266))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[124\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (984:984:984))
        (PORT datab (946:946:946) (928:928:928))
        (PORT datac (774:774:774) (786:786:786))
        (PORT datad (944:944:944) (930:930:930))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[124\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datac (773:773:773) (786:786:786))
        (PORT datad (688:688:688) (685:685:685))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[123\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (636:636:636))
        (PORT datac (773:773:773) (785:785:785))
        (PORT datad (703:703:703) (705:705:705))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[122\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (284:284:284))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (423:423:423) (430:430:430))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[121\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT datab (623:623:623) (612:612:612))
        (PORT datac (259:259:259) (294:294:294))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[120\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT datab (753:753:753) (755:755:755))
        (PORT datac (772:772:772) (785:785:785))
        (PORT datad (699:699:699) (695:695:695))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[119\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (255:255:255) (290:290:290))
        (PORT datad (382:382:382) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[118\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (304:304:304))
        (PORT datac (367:367:367) (368:368:368))
        (PORT datad (420:420:420) (423:423:423))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[117\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1002:1002:1002))
        (PORT datac (772:772:772) (784:784:784))
        (PORT datad (702:702:702) (701:701:701))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1502:1502:1502))
        (IOPATH dataa cout (498:498:498) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (300:300:300))
        (PORT datab (1720:1720:1720) (1737:1737:1737))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (643:643:643))
        (PORT datab (1374:1374:1374) (1408:1408:1408))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1976:1976:1976) (1998:1998:1998))
        (PORT datab (762:762:762) (760:760:760))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1667:1667:1667))
        (PORT datab (242:242:242) (282:282:282))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2342:2342:2342) (2332:2332:2332))
        (PORT datab (408:408:408) (428:428:428))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1645:1645:1645))
        (PORT datab (730:730:730) (726:726:726))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (275:275:275))
        (PORT datab (1655:1655:1655) (1669:1669:1669))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (274:274:274))
        (PORT datab (232:232:232) (267:267:267))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[133\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (430:430:430))
        (PORT datab (484:484:484) (492:492:492))
        (PORT datac (733:733:733) (735:735:735))
        (PORT datad (417:417:417) (420:420:420))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[133\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT datac (374:374:374) (378:378:378))
        (PORT datad (491:491:491) (516:516:516))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[132\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (420:420:420))
        (PORT datab (755:755:755) (745:745:745))
        (PORT datad (491:491:491) (516:516:516))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[131\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (449:449:449))
        (PORT datab (631:631:631) (631:631:631))
        (PORT datad (491:491:491) (515:515:515))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[130\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datad (253:253:253) (276:276:276))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[129\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (418:418:418))
        (PORT datac (1145:1145:1145) (1086:1086:1086))
        (PORT datad (491:491:491) (515:515:515))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[128\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT datab (435:435:435) (454:454:454))
        (PORT datac (372:372:372) (374:374:374))
        (PORT datad (494:494:494) (518:518:518))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[127\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (433:433:433))
        (PORT datac (359:359:359) (368:368:368))
        (PORT datad (493:493:493) (518:518:518))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[126\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (1662:1662:1662) (1679:1679:1679))
        (PORT datac (422:422:422) (435:435:435))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1462:1462:1462))
        (IOPATH dataa cout (498:498:498) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1645:1645:1645) (1675:1675:1675))
        (PORT datab (610:610:610) (592:592:592))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1462:1462:1462))
        (PORT datab (232:232:232) (266:266:266))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2233:2233:2233) (2236:2236:2236))
        (PORT datab (232:232:232) (266:266:266))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1418:1418:1418) (1440:1440:1440))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (2653:2653:2653) (2611:2611:2611))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1657:1657:1657))
        (PORT datab (232:232:232) (267:267:267))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (274:274:274))
        (PORT datab (1680:1680:1680) (1713:1713:1713))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (704:704:704))
        (PORT datab (232:232:232) (267:267:267))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1335:1335:1335) (1343:1343:1343))
        (PORT datad (364:364:364) (366:366:366))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (942:942:942))
        (PORT datab (1052:1052:1052) (1082:1082:1082))
        (PORT datac (690:690:690) (688:688:688))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2629:2629:2629) (2643:2643:2643))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2490:2490:2490) (2489:2489:2489))
        (PORT datab (2609:2609:2609) (2760:2760:2760))
        (PORT datad (2501:2501:2501) (2478:2478:2478))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (444:444:444))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datac (995:995:995) (988:988:988))
        (PORT datad (989:989:989) (967:967:967))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (445:445:445))
        (PORT datab (647:647:647) (647:647:647))
        (PORT datac (419:419:419) (431:431:431))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (2609:2609:2609) (2760:2760:2760))
        (PORT datac (2509:2509:2509) (2398:2398:2398))
        (PORT datad (2500:2500:2500) (2477:2477:2477))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (2774:2774:2774) (2855:2855:2855))
        (PORT datad (1412:1412:1412) (1450:1450:1450))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2729:2729:2729) (2660:2660:2660))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (442:442:442))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (1360:1360:1360) (1333:1333:1333))
        (PORT datad (774:774:774) (779:779:779))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (444:444:444))
        (PORT datab (646:646:646) (646:646:646))
        (PORT datac (739:739:739) (740:740:740))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2546:2546:2546) (2523:2523:2523))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (1370:1370:1370) (1422:1422:1422))
        (PORT datad (2572:2572:2572) (2707:2707:2707))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2729:2729:2729) (2660:2660:2660))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (608:608:608))
        (PORT datab (782:782:782) (773:773:773))
        (PORT datac (1088:1088:1088) (1097:1097:1097))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (609:609:609))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (943:943:943) (908:908:908))
        (PORT datad (386:386:386) (384:384:384))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1707:1707:1707))
        (PORT datab (1837:1837:1837) (1877:1877:1877))
        (PORT datac (1568:1568:1568) (1548:1548:1548))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2217:2217:2217))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2545:2545:2545) (2522:2522:2522))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (1851:1851:1851) (1874:1874:1874))
        (PORT datad (2572:2572:2572) (2707:2707:2707))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2729:2729:2729) (2660:2660:2660))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (804:804:804))
        (PORT datab (292:292:292) (346:346:346))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1326:1326:1326) (1303:1303:1303))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (645:645:645))
        (PORT datab (293:293:293) (346:346:346))
        (PORT datac (371:371:371) (385:385:385))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1338:1338:1338))
        (PORT datab (1773:1773:1773) (1811:1811:1811))
        (PORT datac (1445:1445:1445) (1479:1479:1479))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2559:2559:2559) (2539:2539:2539))
        (PORT datab (291:291:291) (375:375:375))
        (PORT datac (2268:2268:2268) (2175:2175:2175))
        (PORT datad (2570:2570:2570) (2705:2705:2705))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2729:2729:2729) (2660:2660:2660))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2148:2148:2148) (2159:2159:2159))
        (PORT datab (2610:2610:2610) (2761:2761:2761))
        (PORT datac (256:256:256) (337:337:337))
        (PORT datad (2493:2493:2493) (2468:2468:2468))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2729:2729:2729) (2660:2660:2660))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2221:2221:2221) (2147:2147:2147))
        (PORT datab (2608:2608:2608) (2759:2759:2759))
        (PORT datac (257:257:257) (338:338:338))
        (PORT datad (2505:2505:2505) (2483:2483:2483))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2729:2729:2729) (2660:2660:2660))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add12\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1210:1210:1210))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1367:1367:1367) (1349:1349:1349))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (449:449:449))
        (PORT datab (1369:1369:1369) (1351:1351:1351))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (488:488:488) (556:556:556))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1134:1134:1134) (1129:1129:1129))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (805:805:805))
        (PORT datab (697:697:697) (670:670:670))
        (PORT datac (407:407:407) (416:416:416))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1339:1339:1339))
        (PORT datab (1773:1773:1773) (1811:1811:1811))
        (PORT datac (1444:1444:1444) (1479:1479:1479))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (2610:2610:2610) (2761:2761:2761))
        (PORT datac (2278:2278:2278) (2194:2194:2194))
        (PORT datad (2495:2495:2495) (2471:2471:2471))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2729:2729:2729) (2660:2660:2660))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add12\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (1263:1263:1263) (1221:1221:1221))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (1378:1378:1378) (1347:1347:1347))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (804:804:804))
        (PORT datab (292:292:292) (346:346:346))
        (PORT datac (1292:1292:1292) (1268:1268:1268))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (1097:1097:1097) (1100:1100:1100))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (625:625:625))
        (PORT datab (291:291:291) (344:344:344))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (608:608:608) (595:595:595))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1340:1340:1340))
        (PORT datab (1772:1772:1772) (1811:1811:1811))
        (PORT datac (1444:1444:1444) (1479:1479:1479))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (2610:2610:2610) (2761:2761:2761))
        (PORT datac (2351:2351:2351) (2249:2249:2249))
        (PORT datad (2496:2496:2496) (2472:2472:2472))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2729:2729:2729) (2660:2660:2660))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2611:2611:2611) (2762:2762:2762))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (2491:2491:2491) (2466:2466:2466))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2729:2729:2729) (2660:2660:2660))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2609:2609:2609) (2760:2760:2760))
        (PORT datac (257:257:257) (337:337:337))
        (PORT datad (2502:2502:2502) (2480:2480:2480))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2729:2729:2729) (2660:2660:2660))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2555:2555:2555) (2533:2533:2533))
        (PORT datab (2609:2609:2609) (2759:2759:2759))
        (PORT datac (754:754:754) (799:799:799))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2484:2484:2484) (2606:2606:2606))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (294:294:294) (385:385:385))
        (PORT datad (1790:1790:1790) (1768:1768:1768))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1011:1011:1011))
        (PORT datab (740:740:740) (737:737:737))
        (PORT datad (229:229:229) (262:262:262))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2483:2483:2483) (2605:2605:2605))
        (PORT datab (1818:1818:1818) (1806:1806:1806))
        (PORT datac (278:278:278) (371:371:371))
        (PORT datad (294:294:294) (374:374:374))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1010:1010:1010))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (228:228:228) (261:261:261))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (416:416:416))
        (PORT datab (326:326:326) (415:415:415))
        (PORT datac (277:277:277) (369:369:369))
        (PORT datad (2013:2013:2013) (1963:1963:1963))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1012:1012:1012))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (414:414:414))
        (PORT datac (277:277:277) (369:369:369))
        (PORT datad (293:293:293) (373:373:373))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (422:422:422))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (276:276:276) (371:371:371))
        (PORT datad (2012:2012:2012) (1962:1962:1962))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2483:2483:2483) (2606:2606:2606))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2065:2065:2065) (2022:2022:2022))
        (PORT datad (231:231:231) (264:264:264))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2608:2608:2608) (2759:2759:2759))
        (PORT datad (2504:2504:2504) (2481:2481:2481))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT asdata (703:703:703) (789:789:789))
        (PORT ena (1450:1450:1450) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT asdata (683:683:683) (774:774:774))
        (PORT ena (1450:1450:1450) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT asdata (685:685:685) (773:773:773))
        (PORT ena (1450:1450:1450) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT asdata (864:864:864) (914:914:914))
        (PORT ena (1450:1450:1450) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (609:609:609))
        (PORT datab (328:328:328) (436:436:436))
        (PORT datac (295:295:295) (401:401:401))
        (PORT datad (290:290:290) (376:376:376))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (609:609:609))
        (PORT datab (328:328:328) (435:435:435))
        (PORT datac (294:294:294) (400:400:400))
        (PORT datad (290:290:290) (376:376:376))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (611:611:611))
        (PORT datab (327:327:327) (434:434:434))
        (PORT datac (293:293:293) (398:398:398))
        (PORT datad (292:292:292) (378:378:378))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (446:446:446))
        (PORT datab (330:330:330) (437:437:437))
        (PORT datad (282:282:282) (358:358:358))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (615:615:615))
        (PORT datab (323:323:323) (429:429:429))
        (PORT datad (296:296:296) (383:383:383))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (436:436:436))
        (PORT datab (316:316:316) (402:402:402))
        (PORT datad (295:295:295) (381:381:381))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (446:446:446))
        (PORT datab (329:329:329) (436:436:436))
        (PORT datad (289:289:289) (375:375:375))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (2610:2610:2610) (2761:2761:2761))
        (PORT datac (478:478:478) (530:530:530))
        (PORT datad (2494:2494:2494) (2469:2469:2469))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (294:294:294))
        (PORT datab (2808:2808:2808) (2891:2891:2891))
        (PORT datac (464:464:464) (524:524:524))
        (PORT datad (1411:1411:1411) (1450:1450:1450))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (260:260:260) (294:294:294))
        (PORT datad (1422:1422:1422) (1456:1456:1456))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2801:2801:2801) (2880:2880:2880))
        (PORT datab (310:310:310) (405:405:405))
        (PORT datac (2038:2038:2038) (1985:1985:1985))
        (PORT datad (1410:1410:1410) (1449:1449:1449))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3578:3578:3578) (3563:3563:3563))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (242:242:242) (272:272:272))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (424:424:424))
        (PORT datab (2077:2077:2077) (2025:2025:2025))
        (PORT datac (278:278:278) (373:373:373))
        (PORT datad (238:238:238) (266:266:266))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3578:3578:3578) (3563:3563:3563))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (243:243:243) (274:274:274))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (410:410:410))
        (PORT datac (2044:2044:2044) (1992:1992:1992))
        (PORT datad (295:295:295) (377:377:377))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datab (270:270:270) (308:308:308))
        (PORT datac (462:462:462) (522:522:522))
        (PORT datad (296:296:296) (378:378:378))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (276:276:276) (316:316:316))
        (PORT datac (2776:2776:2776) (2857:2857:2857))
        (PORT datad (1407:1407:1407) (1445:1445:1445))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT asdata (871:871:871) (927:927:927))
        (PORT ena (2043:2043:2043) (2019:2019:2019))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT asdata (2451:2451:2451) (2394:2394:2394))
        (PORT ena (2043:2043:2043) (2019:2019:2019))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT asdata (683:683:683) (773:773:773))
        (PORT ena (2043:2043:2043) (2019:2019:2019))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2193:2193:2193))
        (PORT asdata (851:851:851) (904:904:904))
        (PORT ena (2043:2043:2043) (2019:2019:2019))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (447:447:447))
        (PORT datab (323:323:323) (425:425:425))
        (PORT datac (293:293:293) (395:395:395))
        (PORT datad (296:296:296) (386:386:386))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (446:446:446))
        (PORT datab (324:324:324) (427:427:427))
        (PORT datac (292:292:292) (395:395:395))
        (PORT datad (295:295:295) (385:385:385))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (445:445:445))
        (PORT datab (325:325:325) (428:428:428))
        (PORT datac (292:292:292) (394:394:394))
        (PORT datad (293:293:293) (383:383:383))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (446:446:446))
        (PORT datab (328:328:328) (432:432:432))
        (PORT datad (295:295:295) (385:385:385))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (444:444:444))
        (PORT datab (326:326:326) (429:429:429))
        (PORT datad (292:292:292) (382:382:382))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (442:442:442))
        (PORT datab (326:326:326) (429:429:429))
        (PORT datad (295:295:295) (390:390:390))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (428:428:428))
        (PORT datab (326:326:326) (430:430:430))
        (PORT datad (295:295:295) (389:389:389))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1247:1247:1247))
        (PORT datab (309:309:309) (392:392:392))
        (PORT datac (2335:2335:2335) (2417:2417:2417))
        (PORT datad (1790:1790:1790) (1829:1829:1829))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (809:809:809))
        (PORT datab (2319:2319:2319) (2314:2314:2314))
        (PORT datac (2316:2316:2316) (2392:2392:2392))
        (PORT datad (298:298:298) (381:381:381))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (2694:2694:2694) (2713:2713:2713))
        (PORT datad (640:640:640) (620:620:620))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1108:1108:1108))
        (PORT datab (328:328:328) (420:420:420))
        (PORT datac (740:740:740) (767:767:767))
        (PORT datad (295:295:295) (376:376:376))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (2694:2694:2694) (2713:2713:2713))
        (PORT datad (640:640:640) (619:619:619))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (419:419:419))
        (PORT datac (740:740:740) (767:767:767))
        (PORT datad (294:294:294) (375:375:375))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1107:1107:1107))
        (PORT datab (324:324:324) (413:413:413))
        (PORT datac (906:906:906) (924:924:924))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (2320:2320:2320) (2315:2315:2315))
        (PORT datac (2316:2316:2316) (2392:2392:2392))
        (PORT datad (636:636:636) (615:615:615))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2352:2352:2352) (2435:2435:2435))
        (PORT datab (2317:2317:2317) (2312:2312:2312))
        (PORT datac (903:903:903) (921:921:921))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2962:2962:2962) (2964:2964:2964))
        (PORT datad (622:622:622) (603:603:603))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT asdata (1150:1150:1150) (1172:1172:1172))
        (PORT ena (2667:2667:2667) (2652:2652:2652))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT asdata (1313:1313:1313) (1326:1326:1326))
        (PORT ena (2667:2667:2667) (2652:2652:2652))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT asdata (892:892:892) (938:938:938))
        (PORT ena (2667:2667:2667) (2652:2652:2652))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2173:2173:2173))
        (PORT asdata (1063:1063:1063) (1096:1096:1096))
        (PORT ena (2667:2667:2667) (2652:2652:2652))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (451:451:451))
        (PORT datab (326:326:326) (432:432:432))
        (PORT datac (295:295:295) (399:399:399))
        (PORT datad (294:294:294) (383:383:383))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (452:452:452))
        (PORT datab (326:326:326) (433:433:433))
        (PORT datac (295:295:295) (398:398:398))
        (PORT datad (294:294:294) (383:383:383))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (454:454:454))
        (PORT datab (327:327:327) (434:434:434))
        (PORT datac (288:288:288) (390:390:390))
        (PORT datad (293:293:293) (381:381:381))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (451:451:451))
        (PORT datab (326:326:326) (432:432:432))
        (PORT datac (296:296:296) (400:400:400))
        (PORT datad (294:294:294) (383:383:383))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (454:454:454))
        (PORT datab (327:327:327) (434:434:434))
        (PORT datad (292:292:292) (381:381:381))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (437:437:437))
        (PORT datab (327:327:327) (433:433:433))
        (PORT datad (301:301:301) (404:404:404))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (439:439:439))
        (PORT datab (326:326:326) (423:423:423))
        (PORT datad (301:301:301) (404:404:404))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (445:445:445))
        (PORT datab (1836:1836:1836) (1872:1872:1872))
        (PORT datac (2335:2335:2335) (2417:2417:2417))
        (PORT datad (673:673:673) (704:704:704))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (319:319:319))
        (PORT datab (2967:2967:2967) (2970:2970:2970))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd3\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (444:444:444))
        (PORT datab (326:326:326) (417:417:417))
        (PORT datac (2336:2336:2336) (2418:2418:2418))
        (PORT datad (1791:1791:1791) (1829:1829:1829))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (317:317:317))
        (PORT datab (2964:2964:2964) (2966:2966:2966))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd3\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (439:439:439))
        (PORT datab (327:327:327) (418:418:418))
        (PORT datac (1397:1397:1397) (1395:1395:1395))
        (PORT datad (296:296:296) (377:377:377))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (317:317:317))
        (PORT datab (2964:2964:2964) (2965:2965:2965))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd3\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (440:440:440))
        (PORT datab (325:325:325) (415:415:415))
        (PORT datad (294:294:294) (376:376:376))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (319:319:319) (407:407:407))
        (PORT datac (2336:2336:2336) (2417:2417:2417))
        (PORT datad (1790:1790:1790) (1829:1829:1829))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (1437:1437:1437) (1429:1429:1429))
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (295:295:295) (375:375:375))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2375:2375:2375) (2464:2464:2464))
        (PORT datab (1839:1839:1839) (1875:1875:1875))
        (PORT datac (228:228:228) (277:277:277))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd3\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|digit3\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (765:765:765) (813:813:813))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit3\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2691:2691:2691) (2701:2701:2701))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|digit3\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (806:806:806) (848:848:848))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit3\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2691:2691:2691) (2701:2701:2701))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|digit3\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (786:786:786) (830:830:830))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit3\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2691:2691:2691) (2701:2701:2701))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|digit3\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (797:797:797) (844:844:844))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit3\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2691:2691:2691) (2701:2701:2701))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (456:456:456))
        (PORT datab (335:335:335) (448:448:448))
        (PORT datac (304:304:304) (411:411:411))
        (PORT datad (305:305:305) (397:397:397))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (459:459:459))
        (PORT datab (333:333:333) (445:445:445))
        (PORT datac (293:293:293) (398:398:398))
        (PORT datad (296:296:296) (386:386:386))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (455:455:455))
        (PORT datab (335:335:335) (447:447:447))
        (PORT datac (302:302:302) (409:409:409))
        (PORT datad (303:303:303) (395:395:395))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (456:456:456))
        (PORT datab (335:335:335) (447:447:447))
        (PORT datac (302:302:302) (408:408:408))
        (PORT datad (303:303:303) (394:394:394))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (459:459:459))
        (PORT datab (333:333:333) (445:445:445))
        (PORT datac (294:294:294) (399:399:399))
        (PORT datad (296:296:296) (387:387:387))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (458:458:458))
        (PORT datab (334:334:334) (446:446:446))
        (PORT datac (296:296:296) (402:402:402))
        (PORT datad (298:298:298) (389:389:389))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (457:457:457))
        (PORT datab (334:334:334) (446:446:446))
        (PORT datac (300:300:300) (406:406:406))
        (PORT datad (301:301:301) (393:393:393))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
