<stg><name>normalize<array<ap_fixed,16u>,array<ap_fixed<30,15,5,3,0>,16u>,config17></name>


<trans_list>

<trans id="117" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
entry:3 %layer15_out_read = read i336 @_ssdm_op_Read.ap_fifo.volatile.i336P0A, i336 %layer15_out

]]></Node>
<StgValue><ssdm name="layer15_out_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="21" op_0_bw="21" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %a = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 21, i32 41

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="21" op_0_bw="21" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %a_6 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 63, i32 83

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="21" op_0_bw="21" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %a_7 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 84, i32 104

]]></Node>
<StgValue><ssdm name="a_7"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="21" op_0_bw="21" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %a_8 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 126, i32 146

]]></Node>
<StgValue><ssdm name="a_8"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="21" op_0_bw="21" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %a_9 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 147, i32 167

]]></Node>
<StgValue><ssdm name="a_9"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="21" op_0_bw="21" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %a_1 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 168, i32 188

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="21" op_0_bw="21" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %a_2 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 189, i32 209

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="21" op_0_bw="21" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %a_3 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 210, i32 230

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="21" op_0_bw="21" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %a_4 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 252, i32 272

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="21" op_0_bw="21" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %a_5 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 273, i32 293

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="21" op_0_bw="21" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %a_11 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 294, i32 314

]]></Node>
<StgValue><ssdm name="a_11"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="21" op_0_bw="21" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %a_10 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 315, i32 335

]]></Node>
<StgValue><ssdm name="a_10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="21" op_0_bw="336">
<![CDATA[
entry:16 %trunc_ln73 = trunc i336 %layer15_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="21" op_0_bw="21" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:29 %tmp_s = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 42, i32 62

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="21" op_0_bw="21" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:45 %tmp_9 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 105, i32 125

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="21" op_0_bw="21" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:77 %tmp_10 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 231, i32 251

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="25" op_0_bw="25" op_1_bw="21" op_2_bw="4">
<![CDATA[
entry:17 %shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %trunc_ln73, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="26" op_0_bw="25">
<![CDATA[
entry:18 %sext_ln73 = sext i25 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="22" op_0_bw="22" op_1_bw="21" op_2_bw="1">
<![CDATA[
entry:19 %shl_ln73_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i21.i1, i21 %trunc_ln73, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln73_6"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="23" op_0_bw="22">
<![CDATA[
entry:20 %sext_ln42_23 = sext i22 %shl_ln73_6

]]></Node>
<StgValue><ssdm name="sext_ln42_23"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:21 %add_ln42_29 = add i23 %sext_ln42_23, i23 8374272

]]></Node>
<StgValue><ssdm name="add_ln42_29"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="26" op_0_bw="23">
<![CDATA[
entry:22 %sext_ln42_24 = sext i23 %add_ln42_29

]]></Node>
<StgValue><ssdm name="sext_ln42_24"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:23 %add_ln42_17 = add i26 %sext_ln42_24, i26 %sext_ln73

]]></Node>
<StgValue><ssdm name="add_ln42_17"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="26" op_0_bw="21">
<![CDATA[
entry:25 %sext_ln42_16 = sext i21 %a

]]></Node>
<StgValue><ssdm name="sext_ln42_16"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:26 %mul_ln42 = mul i26 %sext_ln42_16, i26 23

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="25" op_0_bw="25" op_1_bw="21" op_2_bw="4">
<![CDATA[
entry:30 %and_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="26" op_0_bw="25">
<![CDATA[
entry:31 %sext_ln73_26 = sext i25 %and_ln

]]></Node>
<StgValue><ssdm name="sext_ln73_26"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="22" op_0_bw="22" op_1_bw="21" op_2_bw="1">
<![CDATA[
entry:32 %and_ln73_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i21.i1, i21 %tmp_s, i1 0

]]></Node>
<StgValue><ssdm name="and_ln73_s"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="23" op_0_bw="22">
<![CDATA[
entry:33 %sext_ln42_25 = sext i22 %and_ln73_s

]]></Node>
<StgValue><ssdm name="sext_ln42_25"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:34 %add_ln42_30 = add i23 %sext_ln42_25, i23 8372224

]]></Node>
<StgValue><ssdm name="add_ln42_30"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="26" op_0_bw="23">
<![CDATA[
entry:35 %sext_ln42_26 = sext i23 %add_ln42_30

]]></Node>
<StgValue><ssdm name="sext_ln42_26"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:36 %add_ln42 = add i26 %sext_ln42_26, i26 %sext_ln73_26

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="26" op_0_bw="21">
<![CDATA[
entry:37 %sext_ln42_17 = sext i21 %a_6

]]></Node>
<StgValue><ssdm name="sext_ln42_17"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:38 %mul_ln42_1 = mul i26 %sext_ln42_17, i26 19

]]></Node>
<StgValue><ssdm name="mul_ln42_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="26" op_0_bw="21">
<![CDATA[
entry:41 %sext_ln42_19 = sext i21 %a_7

]]></Node>
<StgValue><ssdm name="sext_ln42_19"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:42 %mul_ln42_2 = mul i26 %sext_ln42_19, i26 21

]]></Node>
<StgValue><ssdm name="mul_ln42_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="25" op_0_bw="25" op_1_bw="21" op_2_bw="4">
<![CDATA[
entry:46 %and_ln73_17 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %tmp_9, i4 0

]]></Node>
<StgValue><ssdm name="and_ln73_17"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="26" op_0_bw="25">
<![CDATA[
entry:47 %sext_ln73_27 = sext i25 %and_ln73_17

]]></Node>
<StgValue><ssdm name="sext_ln73_27"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="23" op_0_bw="23" op_1_bw="21" op_2_bw="2">
<![CDATA[
entry:48 %and_ln73_18 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i21.i2, i21 %tmp_9, i2 0

]]></Node>
<StgValue><ssdm name="and_ln73_18"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="23">
<![CDATA[
entry:49 %sext_ln42_27 = sext i23 %and_ln73_18

]]></Node>
<StgValue><ssdm name="sext_ln42_27"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:50 %add_ln42_31 = add i24 %sext_ln42_27, i24 8192

]]></Node>
<StgValue><ssdm name="add_ln42_31"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="26" op_0_bw="24">
<![CDATA[
entry:51 %sext_ln42_28 = sext i24 %add_ln42_31

]]></Node>
<StgValue><ssdm name="sext_ln42_28"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:52 %add_ln42_20 = add i26 %sext_ln42_28, i26 %sext_ln73_27

]]></Node>
<StgValue><ssdm name="add_ln42_20"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="27" op_0_bw="21">
<![CDATA[
entry:54 %sext_ln73_28 = sext i21 %a_8

]]></Node>
<StgValue><ssdm name="sext_ln73_28"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:55 %mul_ln73 = mul i27 %sext_ln73_28, i27 23

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="21">
<![CDATA[
entry:56 %sext_ln73_29 = sext i21 %a_9

]]></Node>
<StgValue><ssdm name="sext_ln73_29"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="25" op_1_bw="21" op_2_bw="4">
<![CDATA[
entry:57 %shl_ln73_7 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %a_9, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln73_7"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="26" op_0_bw="25">
<![CDATA[
entry:58 %sext_ln73_30 = sext i25 %shl_ln73_7

]]></Node>
<StgValue><ssdm name="sext_ln73_30"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:59 %add_ln42_32 = add i22 %sext_ln73_29, i22 8192

]]></Node>
<StgValue><ssdm name="add_ln42_32"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="26" op_0_bw="22">
<![CDATA[
entry:60 %sext_ln42_29 = sext i22 %add_ln42_32

]]></Node>
<StgValue><ssdm name="sext_ln42_29"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:61 %add_ln42_21 = add i26 %sext_ln42_29, i26 %sext_ln73_30

]]></Node>
<StgValue><ssdm name="add_ln42_21"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="22" op_0_bw="21">
<![CDATA[
entry:63 %sext_ln73_31 = sext i21 %a_1

]]></Node>
<StgValue><ssdm name="sext_ln73_31"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="21" op_2_bw="4">
<![CDATA[
entry:64 %shl_ln73_8 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %a_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln73_8"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="26" op_0_bw="25">
<![CDATA[
entry:65 %sext_ln73_32 = sext i25 %shl_ln73_8

]]></Node>
<StgValue><ssdm name="sext_ln73_32"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:66 %add_ln42_33 = add i22 %sext_ln73_31, i22 4182016

]]></Node>
<StgValue><ssdm name="add_ln42_33"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="26" op_0_bw="22">
<![CDATA[
entry:67 %sext_ln42_30 = sext i22 %add_ln42_33

]]></Node>
<StgValue><ssdm name="sext_ln42_30"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:68 %add_ln42_22 = add i26 %sext_ln42_30, i26 %sext_ln73_32

]]></Node>
<StgValue><ssdm name="add_ln42_22"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="26" op_0_bw="21">
<![CDATA[
entry:69 %sext_ln42_20 = sext i21 %a_2

]]></Node>
<StgValue><ssdm name="sext_ln42_20"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:70 %mul_ln42_3 = mul i26 %sext_ln42_20, i26 23

]]></Node>
<StgValue><ssdm name="mul_ln42_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="26" op_0_bw="21">
<![CDATA[
entry:73 %sext_ln42_21 = sext i21 %a_3

]]></Node>
<StgValue><ssdm name="sext_ln42_21"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:74 %mul_ln42_4 = mul i26 %sext_ln42_21, i26 22

]]></Node>
<StgValue><ssdm name="mul_ln42_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="25" op_0_bw="25" op_1_bw="21" op_2_bw="4">
<![CDATA[
entry:78 %and_ln73_19 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %tmp_10, i4 0

]]></Node>
<StgValue><ssdm name="and_ln73_19"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="26" op_0_bw="25">
<![CDATA[
entry:79 %sext_ln73_33 = sext i25 %and_ln73_19

]]></Node>
<StgValue><ssdm name="sext_ln73_33"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="22" op_0_bw="22" op_1_bw="21" op_2_bw="1">
<![CDATA[
entry:80 %and_ln73_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i21.i1, i21 %tmp_10, i1 0

]]></Node>
<StgValue><ssdm name="and_ln73_20"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="23" op_0_bw="22">
<![CDATA[
entry:81 %sext_ln42_31 = sext i22 %and_ln73_20

]]></Node>
<StgValue><ssdm name="sext_ln42_31"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:82 %add_ln42_34 = add i23 %sext_ln42_31, i23 2048

]]></Node>
<StgValue><ssdm name="add_ln42_34"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="26" op_0_bw="23">
<![CDATA[
entry:83 %sext_ln42_32 = sext i23 %add_ln42_34

]]></Node>
<StgValue><ssdm name="sext_ln42_32"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:84 %add_ln42_25 = add i26 %sext_ln42_32, i26 %sext_ln73_33

]]></Node>
<StgValue><ssdm name="add_ln42_25"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="27" op_0_bw="21">
<![CDATA[
entry:86 %sext_ln73_34 = sext i21 %a_4

]]></Node>
<StgValue><ssdm name="sext_ln73_34"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:87 %mul_ln73_1 = mul i27 %sext_ln73_34, i27 19

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="22" op_0_bw="21">
<![CDATA[
entry:88 %sext_ln73_35 = sext i21 %a_5

]]></Node>
<StgValue><ssdm name="sext_ln73_35"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="25" op_0_bw="25" op_1_bw="21" op_2_bw="4">
<![CDATA[
entry:89 %shl_ln73_9 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %a_5, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln73_9"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="26" op_0_bw="25">
<![CDATA[
entry:90 %sext_ln73_36 = sext i25 %shl_ln73_9

]]></Node>
<StgValue><ssdm name="sext_ln73_36"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:91 %add_ln42_35 = add i22 %sext_ln73_35, i22 4188160

]]></Node>
<StgValue><ssdm name="add_ln42_35"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="26" op_0_bw="22">
<![CDATA[
entry:92 %sext_ln42_33 = sext i22 %add_ln42_35

]]></Node>
<StgValue><ssdm name="sext_ln42_33"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:93 %add_ln42_26 = add i26 %sext_ln42_33, i26 %sext_ln73_36

]]></Node>
<StgValue><ssdm name="add_ln42_26"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="26" op_0_bw="21">
<![CDATA[
entry:94 %sext_ln42_22 = sext i21 %a_11

]]></Node>
<StgValue><ssdm name="sext_ln42_22"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:95 %mul_ln42_5 = mul i26 %sext_ln42_22, i26 21

]]></Node>
<StgValue><ssdm name="mul_ln42_5"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="22" op_0_bw="21">
<![CDATA[
entry:98 %sext_ln73_37 = sext i21 %a_10

]]></Node>
<StgValue><ssdm name="sext_ln73_37"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="25" op_0_bw="25" op_1_bw="21" op_2_bw="4">
<![CDATA[
entry:99 %shl_ln73_s = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %a_10, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln73_s"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="26" op_0_bw="25">
<![CDATA[
entry:100 %sext_ln73_38 = sext i25 %shl_ln73_s

]]></Node>
<StgValue><ssdm name="sext_ln73_38"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:101 %add_ln42_36 = add i22 %sext_ln73_37, i22 4192256

]]></Node>
<StgValue><ssdm name="add_ln42_36"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="26" op_0_bw="22">
<![CDATA[
entry:102 %sext_ln42_34 = sext i22 %add_ln42_36

]]></Node>
<StgValue><ssdm name="sext_ln42_34"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:103 %add_ln42_28 = add i26 %sext_ln42_34, i26 %sext_ln73_38

]]></Node>
<StgValue><ssdm name="add_ln42_28"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="480" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i480 %layer17_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="336" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i336 %layer15_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:2 %specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 16, void @empty_8, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln22"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="30" op_0_bw="26">
<![CDATA[
entry:24 %sext_ln42 = sext i26 %add_ln42_17

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:27 %add_ln42_16 = add i26 %mul_ln42, i26 67094528

]]></Node>
<StgValue><ssdm name="add_ln42_16"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="30" op_0_bw="26">
<![CDATA[
entry:28 %sext_ln70 = sext i26 %add_ln42_16

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:39 %add_ln42_18 = add i26 %mul_ln42_1, i26 67090432

]]></Node>
<StgValue><ssdm name="add_ln42_18"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="30" op_0_bw="26">
<![CDATA[
entry:40 %sext_ln70_1 = sext i26 %add_ln42_18

]]></Node>
<StgValue><ssdm name="sext_ln70_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:43 %add_ln42_19 = add i26 %mul_ln42_2, i26 67098624

]]></Node>
<StgValue><ssdm name="add_ln42_19"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="30" op_0_bw="26">
<![CDATA[
entry:44 %sext_ln70_2 = sext i26 %add_ln42_19

]]></Node>
<StgValue><ssdm name="sext_ln70_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="30" op_0_bw="26">
<![CDATA[
entry:53 %sext_ln42_14 = sext i26 %add_ln42_20

]]></Node>
<StgValue><ssdm name="sext_ln42_14"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="26">
<![CDATA[
entry:62 %sext_ln42_15 = sext i26 %add_ln42_21

]]></Node>
<StgValue><ssdm name="sext_ln42_15"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:71 %add_ln42_23 = add i26 %mul_ln42_3, i26 12288

]]></Node>
<StgValue><ssdm name="add_ln42_23"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="30" op_0_bw="26">
<![CDATA[
entry:72 %sext_ln70_3 = sext i26 %add_ln42_23

]]></Node>
<StgValue><ssdm name="sext_ln70_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:75 %add_ln42_24 = add i26 %mul_ln42_4, i26 67104768

]]></Node>
<StgValue><ssdm name="add_ln42_24"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="26">
<![CDATA[
entry:76 %sext_ln70_4 = sext i26 %add_ln42_24

]]></Node>
<StgValue><ssdm name="sext_ln70_4"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="26">
<![CDATA[
entry:85 %sext_ln42_18 = sext i26 %add_ln42_25

]]></Node>
<StgValue><ssdm name="sext_ln42_18"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:96 %add_ln42_27 = add i26 %mul_ln42_5, i26 67104768

]]></Node>
<StgValue><ssdm name="add_ln42_27"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="30" op_0_bw="26">
<![CDATA[
entry:97 %sext_ln70_5 = sext i26 %add_ln42_27

]]></Node>
<StgValue><ssdm name="sext_ln70_5"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="30" op_0_bw="26">
<![CDATA[
entry:104 %sext_ln46 = sext i26 %add_ln42

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="30" op_0_bw="27">
<![CDATA[
entry:105 %sext_ln46_5 = sext i27 %mul_ln73

]]></Node>
<StgValue><ssdm name="sext_ln46_5"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="30" op_0_bw="26">
<![CDATA[
entry:106 %sext_ln46_6 = sext i26 %add_ln42_22

]]></Node>
<StgValue><ssdm name="sext_ln46_6"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="30" op_0_bw="27">
<![CDATA[
entry:107 %sext_ln46_7 = sext i27 %mul_ln73_1

]]></Node>
<StgValue><ssdm name="sext_ln46_7"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="30" op_0_bw="26">
<![CDATA[
entry:108 %sext_ln46_8 = sext i26 %add_ln42_26

]]></Node>
<StgValue><ssdm name="sext_ln46_8"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="476" op_0_bw="476" op_1_bw="26" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="30" op_6_bw="30" op_7_bw="30" op_8_bw="30" op_9_bw="30" op_10_bw="30" op_11_bw="30" op_12_bw="30" op_13_bw="30" op_14_bw="30" op_15_bw="30" op_16_bw="30">
<![CDATA[
entry:109 %tmp = bitconcatenate i476 @_ssdm_op_BitConcatenate.i476.i26.i30.i30.i30.i30.i30.i30.i30.i30.i30.i30.i30.i30.i30.i30.i30, i26 %add_ln42_28, i30 %sext_ln70_5, i30 %sext_ln46_8, i30 %sext_ln46_7, i30 %sext_ln42_18, i30 %sext_ln70_4, i30 %sext_ln70_3, i30 %sext_ln46_6, i30 %sext_ln42_15, i30 %sext_ln46_5, i30 %sext_ln42_14, i30 %sext_ln70_2, i30 %sext_ln70_1, i30 %sext_ln46, i30 %sext_ln70, i30 %sext_ln42

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="480" op_0_bw="476">
<![CDATA[
entry:110 %sext_ln46_9 = sext i476 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln46_9"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="480" op_2_bw="480">
<![CDATA[
entry:111 %write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i480P0A, i480 %layer17_out, i480 %sext_ln46_9

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0">
<![CDATA[
entry:112 %ret_ln48 = ret

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
