IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.93        Core1: 25.07        
Core2: 32.98        Core3: 29.68        
Core4: 33.63        Core5: 43.26        
Core6: 24.61        Core7: 35.80        
Core8: 36.04        Core9: 45.92        
Core10: 30.69        Core11: 29.07        
Core12: 23.68        Core13: 30.21        
Core14: 32.46        Core15: 30.43        
Core16: 35.43        Core17: 26.61        
Core18: 33.63        Core19: 24.67        
Core20: 37.25        Core21: 29.08        
Core22: 36.66        Core23: 21.72        
Core24: 35.07        Core25: 22.38        
Core26: 35.30        Core27: 36.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.26
Socket1: 30.05
DDR read Latency(ns)
Socket0: 1693.28
Socket1: 3109.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.76        Core1: 24.60        
Core2: 30.56        Core3: 29.89        
Core4: 33.74        Core5: 35.86        
Core6: 24.78        Core7: 37.54        
Core8: 35.06        Core9: 44.49        
Core10: 31.05        Core11: 28.96        
Core12: 23.41        Core13: 30.60        
Core14: 32.50        Core15: 28.83        
Core16: 36.26        Core17: 27.01        
Core18: 36.87        Core19: 24.65        
Core20: 37.82        Core21: 24.82        
Core22: 36.67        Core23: 27.31        
Core24: 35.19        Core25: 25.03        
Core26: 35.14        Core27: 36.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.03
Socket1: 29.87
DDR read Latency(ns)
Socket0: 1743.44
Socket1: 3001.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.60        Core1: 25.19        
Core2: 30.70        Core3: 29.75        
Core4: 34.32        Core5: 39.09        
Core6: 25.06        Core7: 37.56        
Core8: 33.95        Core9: 41.84        
Core10: 30.92        Core11: 26.05        
Core12: 23.49        Core13: 30.59        
Core14: 32.76        Core15: 29.30        
Core16: 36.08        Core17: 28.38        
Core18: 34.77        Core19: 24.69        
Core20: 38.37        Core21: 25.48        
Core22: 36.68        Core23: 22.12        
Core24: 35.49        Core25: 24.80        
Core26: 33.92        Core27: 36.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.85
Socket1: 29.65
DDR read Latency(ns)
Socket0: 1709.87
Socket1: 3071.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.79        Core1: 25.27        
Core2: 30.70        Core3: 29.80        
Core4: 34.16        Core5: 42.30        
Core6: 24.81        Core7: 38.24        
Core8: 34.24        Core9: 46.32        
Core10: 30.47        Core11: 28.77        
Core12: 23.41        Core13: 30.33        
Core14: 32.39        Core15: 32.50        
Core16: 35.38        Core17: 27.97        
Core18: 33.63        Core19: 23.81        
Core20: 38.11        Core21: 25.02        
Core22: 36.71        Core23: 21.71        
Core24: 34.41        Core25: 25.79        
Core26: 34.85        Core27: 36.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.47
Socket1: 29.59
DDR read Latency(ns)
Socket0: 1719.99
Socket1: 3093.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.46        Core1: 25.28        
Core2: 30.07        Core3: 29.80        
Core4: 34.58        Core5: 43.39        
Core6: 24.63        Core7: 38.53        
Core8: 35.57        Core9: 42.33        
Core10: 30.53        Core11: 28.97        
Core12: 23.48        Core13: 30.31        
Core14: 32.40        Core15: 29.17        
Core16: 35.81        Core17: 27.00        
Core18: 34.11        Core19: 24.60        
Core20: 37.64        Core21: 24.44        
Core22: 36.74        Core23: 21.53        
Core24: 35.25        Core25: 27.22        
Core26: 34.73        Core27: 36.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.57
Socket1: 29.44
DDR read Latency(ns)
Socket0: 1735.36
Socket1: 3109.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.54        Core1: 24.65        
Core2: 30.09        Core3: 29.65        
Core4: 35.28        Core5: 37.35        
Core6: 24.82        Core7: 38.52        
Core8: 35.59        Core9: 43.56        
Core10: 30.43        Core11: 28.75        
Core12: 23.41        Core13: 30.42        
Core14: 32.68        Core15: 29.23        
Core16: 35.94        Core17: 27.04        
Core18: 34.60        Core19: 24.61        
Core20: 37.85        Core21: 24.34        
Core22: 36.73        Core23: 21.57        
Core24: 35.19        Core25: 27.27        
Core26: 35.29        Core27: 36.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.76
Socket1: 29.39
DDR read Latency(ns)
Socket0: 1723.60
Socket1: 3086.02
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.26        Core1: 24.36        
Core2: 37.09        Core3: 21.01        
Core4: 35.69        Core5: 25.05        
Core6: 30.09        Core7: 22.43        
Core8: 33.28        Core9: 30.17        
Core10: 36.27        Core11: 34.05        
Core12: 25.06        Core13: 21.55        
Core14: 24.95        Core15: 30.08        
Core16: 32.26        Core17: 33.37        
Core18: 48.32        Core19: 22.56        
Core20: 36.10        Core21: 22.47        
Core22: 43.88        Core23: 21.42        
Core24: 43.69        Core25: 22.90        
Core26: 32.17        Core27: 33.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.90
Socket1: 24.15
DDR read Latency(ns)
Socket0: 2874.90
Socket1: 2103.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.41        Core1: 24.30        
Core2: 37.13        Core3: 21.67        
Core4: 35.79        Core5: 25.74        
Core6: 30.45        Core7: 22.40        
Core8: 33.33        Core9: 30.30        
Core10: 36.44        Core11: 31.28        
Core12: 25.14        Core13: 21.51        
Core14: 25.03        Core15: 30.24        
Core16: 31.97        Core17: 33.73        
Core18: 48.29        Core19: 22.58        
Core20: 35.42        Core21: 22.68        
Core22: 43.91        Core23: 21.48        
Core24: 42.96        Core25: 22.71        
Core26: 32.09        Core27: 33.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.84
Socket1: 24.30
DDR read Latency(ns)
Socket0: 2856.21
Socket1: 2115.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.20        Core1: 24.21        
Core2: 37.38        Core3: 21.63        
Core4: 36.07        Core5: 25.53        
Core6: 30.32        Core7: 22.60        
Core8: 32.94        Core9: 29.83        
Core10: 36.67        Core11: 31.88        
Core12: 24.58        Core13: 21.95        
Core14: 25.85        Core15: 30.19        
Core16: 32.26        Core17: 34.35        
Core18: 48.21        Core19: 23.06        
Core20: 36.27        Core21: 28.25        
Core22: 43.85        Core23: 20.10        
Core24: 42.48        Core25: 22.92        
Core26: 31.57        Core27: 33.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.18
Socket1: 25.39
DDR read Latency(ns)
Socket0: 2741.75
Socket1: 2153.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.98        Core1: 25.24        
Core2: 31.05        Core3: 26.50        
Core4: 36.00        Core5: 24.72        
Core6: 30.24        Core7: 22.56        
Core8: 33.10        Core9: 30.17        
Core10: 36.42        Core11: 31.45        
Core12: 25.24        Core13: 22.35        
Core14: 25.89        Core15: 30.38        
Core16: 31.86        Core17: 33.61        
Core18: 48.97        Core19: 23.21        
Core20: 36.20        Core21: 27.01        
Core22: 43.73        Core23: 24.32        
Core24: 39.32        Core25: 27.53        
Core26: 30.45        Core27: 33.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.03
Socket1: 26.87
DDR read Latency(ns)
Socket0: 2700.53
Socket1: 2042.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.85        Core1: 25.17        
Core2: 31.69        Core3: 23.06        
Core4: 35.73        Core5: 25.37        
Core6: 29.92        Core7: 22.28        
Core8: 33.12        Core9: 30.34        
Core10: 36.28        Core11: 35.67        
Core12: 25.11        Core13: 22.23        
Core14: 25.26        Core15: 30.48        
Core16: 32.27        Core17: 35.17        
Core18: 46.48        Core19: 22.75        
Core20: 36.49        Core21: 28.23        
Core22: 43.26        Core23: 25.03        
Core24: 42.18        Core25: 26.91        
Core26: 30.38        Core27: 34.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.79
Socket1: 26.83
DDR read Latency(ns)
Socket0: 2679.89
Socket1: 2035.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.91        Core1: 24.17        
Core2: 39.18        Core3: 21.19        
Core4: 35.05        Core5: 25.78        
Core6: 29.45        Core7: 19.21        
Core8: 34.03        Core9: 34.24        
Core10: 31.54        Core11: 33.32        
Core12: 24.57        Core13: 20.99        
Core14: 25.66        Core15: 30.27        
Core16: 33.07        Core17: 33.99        
Core18: 29.19        Core19: 22.70        
Core20: 36.70        Core21: 27.15        
Core22: 28.95        Core23: 20.57        
Core24: 43.09        Core25: 21.20        
Core26: 32.24        Core27: 34.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.14
Socket1: 24.45
DDR read Latency(ns)
Socket0: 2486.32
Socket1: 2087.24
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.57        Core1: 33.59        
Core2: 30.67        Core3: 23.64        
Core4: 40.46        Core5: 37.30        
Core6: 25.25        Core7: 21.87        
Core8: 40.53        Core9: 31.28        
Core10: 33.22        Core11: 38.90        
Core12: 23.51        Core13: 25.28        
Core14: 22.06        Core15: 33.12        
Core16: 40.27        Core17: 25.48        
Core18: 34.64        Core19: 37.16        
Core20: 32.21        Core21: 18.28        
Core22: 39.75        Core23: 20.81        
Core24: 37.14        Core25: 20.71        
Core26: 27.51        Core27: 23.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.76
Socket1: 22.30
DDR read Latency(ns)
Socket0: 3717.15
Socket1: 2277.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.55        Core1: 34.93        
Core2: 30.59        Core3: 23.94        
Core4: 40.31        Core5: 37.60        
Core6: 25.06        Core7: 20.08        
Core8: 42.92        Core9: 29.74        
Core10: 34.52        Core11: 38.93        
Core12: 23.59        Core13: 24.81        
Core14: 25.27        Core15: 32.50        
Core16: 40.23        Core17: 26.92        
Core18: 35.64        Core19: 36.64        
Core20: 32.04        Core21: 17.76        
Core22: 39.66        Core23: 20.70        
Core24: 35.99        Core25: 19.46        
Core26: 30.43        Core27: 24.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.92
Socket1: 22.11
DDR read Latency(ns)
Socket0: 3732.46
Socket1: 2316.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.06        Core1: 34.98        
Core2: 31.32        Core3: 24.02        
Core4: 41.03        Core5: 29.72        
Core6: 25.69        Core7: 19.81        
Core8: 33.44        Core9: 31.53        
Core10: 33.11        Core11: 36.87        
Core12: 23.56        Core13: 26.16        
Core14: 25.04        Core15: 33.08        
Core16: 40.17        Core17: 22.97        
Core18: 35.42        Core19: 35.46        
Core20: 32.49        Core21: 17.57        
Core22: 40.22        Core23: 20.83        
Core24: 32.93        Core25: 20.66        
Core26: 31.11        Core27: 23.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.83
Socket1: 21.98
DDR read Latency(ns)
Socket0: 3819.04
Socket1: 2269.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.36        Core1: 34.93        
Core2: 33.56        Core3: 23.90        
Core4: 41.31        Core5: 39.20        
Core6: 25.65        Core7: 23.62        
Core8: 36.65        Core9: 29.92        
Core10: 34.29        Core11: 39.07        
Core12: 22.76        Core13: 26.16        
Core14: 24.70        Core15: 32.66        
Core16: 40.12        Core17: 23.39        
Core18: 32.86        Core19: 38.23        
Core20: 32.41        Core21: 18.16        
Core22: 40.54        Core23: 20.75        
Core24: 38.68        Core25: 22.32        
Core26: 29.63        Core27: 23.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.86
Socket1: 22.47
DDR read Latency(ns)
Socket0: 3780.26
Socket1: 2247.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.37        Core1: 34.66        
Core2: 33.32        Core3: 24.03        
Core4: 41.00        Core5: 37.17        
Core6: 25.55        Core7: 24.20        
Core8: 38.87        Core9: 29.83        
Core10: 34.52        Core11: 36.69        
Core12: 23.38        Core13: 25.98        
Core14: 24.91        Core15: 32.84        
Core16: 40.26        Core17: 22.80        
Core18: 32.99        Core19: 38.22        
Core20: 32.24        Core21: 18.04        
Core22: 40.06        Core23: 20.83        
Core24: 39.43        Core25: 22.36        
Core26: 29.66        Core27: 24.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.85
Socket1: 22.50
DDR read Latency(ns)
Socket0: 3814.36
Socket1: 2256.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.54        Core1: 34.68        
Core2: 30.26        Core3: 23.98        
Core4: 41.45        Core5: 38.35        
Core6: 25.77        Core7: 20.25        
Core8: 34.53        Core9: 30.01        
Core10: 34.34        Core11: 38.90        
Core12: 22.58        Core13: 26.02        
Core14: 24.61        Core15: 32.80        
Core16: 40.16        Core17: 23.96        
Core18: 32.43        Core19: 39.10        
Core20: 32.82        Core21: 18.96        
Core22: 40.38        Core23: 19.99        
Core24: 38.28        Core25: 19.89        
Core26: 29.92        Core27: 23.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.91
Socket1: 22.19
DDR read Latency(ns)
Socket0: 3717.97
Socket1: 2309.71
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.68        Core1: 25.04        
Core2: 37.52        Core3: 21.95        
Core4: 38.07        Core5: 33.97        
Core6: 37.67        Core7: 20.19        
Core8: 26.36        Core9: 29.77        
Core10: 36.75        Core11: 37.20        
Core12: 29.66        Core13: 23.85        
Core14: 31.97        Core15: 34.38        
Core16: 32.91        Core17: 19.60        
Core18: 36.98        Core19: 21.94        
Core20: 35.44        Core21: 21.50        
Core22: 33.29        Core23: 28.20        
Core24: 32.00        Core25: 19.97        
Core26: 36.08        Core27: 23.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.29
Socket1: 22.35
DDR read Latency(ns)
Socket0: 1990.59
Socket1: 4166.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.58        Core1: 25.45        
Core2: 37.47        Core3: 22.44        
Core4: 37.84        Core5: 36.84        
Core6: 36.09        Core7: 20.03        
Core8: 26.55        Core9: 29.78        
Core10: 36.92        Core11: 40.06        
Core12: 29.61        Core13: 25.33        
Core14: 32.05        Core15: 34.72        
Core16: 33.09        Core17: 19.69        
Core18: 37.37        Core19: 22.21        
Core20: 35.59        Core21: 21.97        
Core22: 33.09        Core23: 29.56        
Core24: 32.75        Core25: 21.43        
Core26: 35.82        Core27: 23.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.34
Socket1: 23.01
DDR read Latency(ns)
Socket0: 1995.77
Socket1: 4282.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.12        Core1: 25.30        
Core2: 37.57        Core3: 29.48        
Core4: 38.26        Core5: 33.19        
Core6: 38.16        Core7: 20.42        
Core8: 26.26        Core9: 29.95        
Core10: 36.84        Core11: 28.77        
Core12: 30.05        Core13: 23.61        
Core14: 31.96        Core15: 34.63        
Core16: 33.61        Core17: 19.87        
Core18: 37.53        Core19: 22.39        
Core20: 35.66        Core21: 21.15        
Core22: 33.20        Core23: 29.39        
Core24: 32.19        Core25: 21.53        
Core26: 36.42        Core27: 25.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.58
Socket1: 24.00
DDR read Latency(ns)
Socket0: 1915.38
Socket1: 4301.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.59        Core1: 25.74        
Core2: 35.70        Core3: 37.61        
Core4: 38.69        Core5: 36.76        
Core6: 41.88        Core7: 21.47        
Core8: 25.74        Core9: 30.25        
Core10: 36.98        Core11: 35.91        
Core12: 31.82        Core13: 27.83        
Core14: 32.00        Core15: 35.82        
Core16: 34.12        Core17: 19.66        
Core18: 37.93        Core19: 22.40        
Core20: 36.08        Core21: 19.78        
Core22: 32.94        Core23: 30.74        
Core24: 30.66        Core25: 23.89        
Core26: 37.04        Core27: 31.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.75
Socket1: 27.25
DDR read Latency(ns)
Socket0: 1696.22
Socket1: 4363.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.84        Core1: 25.42        
Core2: 36.97        Core3: 24.06        
Core4: 38.23        Core5: 35.03        
Core6: 36.93        Core7: 20.05        
Core8: 26.78        Core9: 29.91        
Core10: 36.67        Core11: 41.04        
Core12: 29.56        Core13: 22.66        
Core14: 32.20        Core15: 35.01        
Core16: 31.92        Core17: 19.53        
Core18: 37.34        Core19: 22.46        
Core20: 35.54        Core21: 21.77        
Core22: 32.86        Core23: 28.43        
Core24: 35.18        Core25: 22.30        
Core26: 36.52        Core27: 24.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.15
Socket1: 22.95
DDR read Latency(ns)
Socket0: 1989.91
Socket1: 4286.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.68        Core1: 25.61        
Core2: 37.52        Core3: 22.75        
Core4: 37.90        Core5: 35.31        
Core6: 36.82        Core7: 20.21        
Core8: 26.38        Core9: 29.77        
Core10: 36.69        Core11: 39.14        
Core12: 29.74        Core13: 24.84        
Core14: 31.19        Core15: 34.06        
Core16: 31.94        Core17: 19.42        
Core18: 37.07        Core19: 22.23        
Core20: 35.58        Core21: 21.81        
Core22: 33.20        Core23: 27.53        
Core24: 32.93        Core25: 21.22        
Core26: 36.96        Core27: 23.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.12
Socket1: 22.78
DDR read Latency(ns)
Socket0: 2002.29
Socket1: 4362.37
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.90        Core1: 42.33        
Core2: 38.39        Core3: 32.15        
Core4: 34.46        Core5: 25.41        
Core6: 25.40        Core7: 27.35        
Core8: 38.18        Core9: 33.20        
Core10: 42.35        Core11: 47.65        
Core12: 31.18        Core13: 22.31        
Core14: 24.95        Core15: 28.32        
Core16: 36.94        Core17: 23.34        
Core18: 42.92        Core19: 37.16        
Core20: 44.08        Core21: 21.06        
Core22: 43.62        Core23: 30.31        
Core24: 36.01        Core25: 30.93        
Core26: 36.19        Core27: 24.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.29
Socket1: 26.14
DDR read Latency(ns)
Socket0: 6686.51
Socket1: 1422.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.09        Core1: 42.21        
Core2: 38.62        Core3: 31.52        
Core4: 34.31        Core5: 25.54        
Core6: 26.40        Core7: 27.22        
Core8: 40.31        Core9: 32.28        
Core10: 40.93        Core11: 47.80        
Core12: 31.28        Core13: 21.14        
Core14: 25.16        Core15: 28.60        
Core16: 37.08        Core17: 22.94        
Core18: 42.78        Core19: 37.67        
Core20: 41.65        Core21: 19.54        
Core22: 43.58        Core23: 30.12        
Core24: 37.35        Core25: 30.66        
Core26: 35.86        Core27: 22.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.81
Socket1: 25.43
DDR read Latency(ns)
Socket0: 6803.00
Socket1: 1433.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.75        Core1: 39.19        
Core2: 39.55        Core3: 30.89        
Core4: 34.55        Core5: 25.12        
Core6: 26.54        Core7: 28.88        
Core8: 39.15        Core9: 31.98        
Core10: 41.26        Core11: 47.67        
Core12: 31.01        Core13: 20.99        
Core14: 25.19        Core15: 28.50        
Core16: 37.64        Core17: 23.90        
Core18: 42.94        Core19: 37.38        
Core20: 42.34        Core21: 20.55        
Core22: 43.55        Core23: 28.71        
Core24: 37.19        Core25: 30.77        
Core26: 34.49        Core27: 22.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.13
Socket1: 25.88
DDR read Latency(ns)
Socket0: 6280.46
Socket1: 1437.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.64        Core1: 39.18        
Core2: 38.08        Core3: 34.08        
Core4: 34.24        Core5: 25.69        
Core6: 25.90        Core7: 28.04        
Core8: 39.51        Core9: 32.44        
Core10: 41.02        Core11: 47.10        
Core12: 30.87        Core13: 21.98        
Core14: 25.57        Core15: 28.40        
Core16: 37.74        Core17: 23.34        
Core18: 42.78        Core19: 37.14        
Core20: 42.86        Core21: 19.48        
Core22: 43.55        Core23: 31.32        
Core24: 35.66        Core25: 31.40        
Core26: 35.85        Core27: 22.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.19
Socket1: 26.10
DDR read Latency(ns)
Socket0: 6606.78
Socket1: 1409.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.27        Core1: 39.80        
Core2: 36.82        Core3: 33.77        
Core4: 34.76        Core5: 25.69        
Core6: 25.33        Core7: 30.01        
Core8: 45.04        Core9: 32.25        
Core10: 42.89        Core11: 47.74        
Core12: 31.19        Core13: 25.87        
Core14: 25.03        Core15: 28.34        
Core16: 39.20        Core17: 24.75        
Core18: 42.90        Core19: 37.79        
Core20: 44.22        Core21: 20.13        
Core22: 43.68        Core23: 30.72        
Core24: 31.50        Core25: 32.08        
Core26: 34.13        Core27: 24.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.76
Socket1: 27.26
DDR read Latency(ns)
Socket0: 6094.51
Socket1: 1411.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.80        Core1: 39.77        
Core2: 37.14        Core3: 34.14        
Core4: 34.64        Core5: 25.62        
Core6: 26.01        Core7: 30.35        
Core8: 40.26        Core9: 31.78        
Core10: 41.19        Core11: 47.56        
Core12: 31.14        Core13: 22.93        
Core14: 24.87        Core15: 28.23        
Core16: 39.43        Core17: 25.09        
Core18: 42.84        Core19: 37.80        
Core20: 42.58        Core21: 20.89        
Core22: 43.67        Core23: 30.53        
Core24: 34.98        Core25: 31.71        
Core26: 33.25        Core27: 23.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.31
Socket1: 27.19
DDR read Latency(ns)
Socket0: 5904.03
Socket1: 1419.77
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.15        Core1: 25.24        
Core2: 39.53        Core3: 34.22        
Core4: 36.12        Core5: 34.37        
Core6: 24.70        Core7: 24.25        
Core8: 31.35        Core9: 24.88        
Core10: 34.32        Core11: 22.07        
Core12: 25.90        Core13: 20.84        
Core14: 25.13        Core15: 32.67        
Core16: 36.01        Core17: 20.13        
Core18: 38.47        Core19: 22.74        
Core20: 28.07        Core21: 17.12        
Core22: 35.93        Core23: 22.16        
Core24: 30.90        Core25: 25.77        
Core26: 34.75        Core27: 19.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.91
Socket1: 22.53
DDR read Latency(ns)
Socket0: 4049.07
Socket1: 1822.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.45        Core1: 25.25        
Core2: 39.53        Core3: 31.87        
Core4: 36.60        Core5: 39.57        
Core6: 24.98        Core7: 23.24        
Core8: 32.24        Core9: 25.00        
Core10: 34.09        Core11: 22.57        
Core12: 26.26        Core13: 20.98        
Core14: 24.23        Core15: 32.25        
Core16: 36.29        Core17: 22.21        
Core18: 38.81        Core19: 21.11        
Core20: 30.49        Core21: 17.23        
Core22: 35.85        Core23: 22.33        
Core24: 30.84        Core25: 25.96        
Core26: 30.88        Core27: 20.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.24
Socket1: 22.50
DDR read Latency(ns)
Socket0: 4218.02
Socket1: 1817.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.40        Core1: 24.96        
Core2: 38.23        Core3: 32.88        
Core4: 36.82        Core5: 25.70        
Core6: 25.04        Core7: 23.29        
Core8: 32.16        Core9: 25.25        
Core10: 33.95        Core11: 22.36        
Core12: 25.99        Core13: 21.10        
Core14: 24.40        Core15: 32.68        
Core16: 36.36        Core17: 22.04        
Core18: 38.85        Core19: 21.91        
Core20: 30.71        Core21: 17.60        
Core22: 36.07        Core23: 22.64        
Core24: 30.32        Core25: 25.57        
Core26: 30.61        Core27: 20.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.28
Socket1: 22.70
DDR read Latency(ns)
Socket0: 4185.27
Socket1: 1822.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 25.21        
Core2: 39.62        Core3: 33.29        
Core4: 36.80        Core5: 34.93        
Core6: 24.97        Core7: 23.58        
Core8: 31.34        Core9: 24.98        
Core10: 34.07        Core11: 21.93        
Core12: 25.68        Core13: 21.07        
Core14: 24.30        Core15: 33.06        
Core16: 36.14        Core17: 21.96        
Core18: 38.85        Core19: 19.70        
Core20: 30.74        Core21: 17.26        
Core22: 36.40        Core23: 22.61        
Core24: 31.01        Core25: 25.49        
Core26: 31.04        Core27: 20.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.30
Socket1: 22.63
DDR read Latency(ns)
Socket0: 4178.42
Socket1: 1827.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.26        Core1: 25.19        
Core2: 39.52        Core3: 33.39        
Core4: 36.80        Core5: 34.40        
Core6: 25.06        Core7: 24.08        
Core8: 32.17        Core9: 25.09        
Core10: 34.36        Core11: 22.57        
Core12: 26.04        Core13: 21.32        
Core14: 24.34        Core15: 31.86        
Core16: 36.41        Core17: 20.93        
Core18: 38.92        Core19: 22.13        
Core20: 31.13        Core21: 17.64        
Core22: 36.57        Core23: 22.65        
Core24: 30.97        Core25: 25.27        
Core26: 33.11        Core27: 20.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.50
Socket1: 22.71
DDR read Latency(ns)
Socket0: 4103.46
Socket1: 1814.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.55        Core1: 25.13        
Core2: 39.33        Core3: 34.41        
Core4: 36.87        Core5: 32.83        
Core6: 25.09        Core7: 23.81        
Core8: 31.80        Core9: 25.16        
Core10: 34.30        Core11: 23.14        
Core12: 26.13        Core13: 21.23        
Core14: 24.41        Core15: 33.09        
Core16: 36.32        Core17: 20.40        
Core18: 38.56        Core19: 22.79        
Core20: 30.89        Core21: 17.33        
Core22: 36.43        Core23: 22.48        
Core24: 30.83        Core25: 25.60        
Core26: 33.18        Core27: 20.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.39
Socket1: 22.67
DDR read Latency(ns)
Socket0: 4093.46
Socket1: 1828.74
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.21        Core1: 26.70        
Core2: 34.98        Core3: 26.47        
Core4: 36.20        Core5: 40.55        
Core6: 24.74        Core7: 23.14        
Core8: 40.59        Core9: 35.85        
Core10: 29.39        Core11: 29.79        
Core12: 38.63        Core13: 29.39        
Core14: 24.85        Core15: 30.87        
Core16: 39.89        Core17: 23.81        
Core18: 43.67        Core19: 20.26        
Core20: 32.20        Core21: 17.81        
Core22: 36.22        Core23: 21.05        
Core24: 42.00        Core25: 23.58        
Core26: 34.94        Core27: 27.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.02
Socket1: 23.61
DDR read Latency(ns)
Socket0: 3153.48
Socket1: 2240.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.39        Core1: 26.97        
Core2: 34.62        Core3: 26.75        
Core4: 35.73        Core5: 42.05        
Core6: 24.91        Core7: 23.45        
Core8: 38.92        Core9: 35.42        
Core10: 28.91        Core11: 31.41        
Core12: 36.68        Core13: 29.30        
Core14: 24.88        Core15: 31.65        
Core16: 40.59        Core17: 23.75        
Core18: 44.10        Core19: 19.69        
Core20: 31.96        Core21: 17.98        
Core22: 36.26        Core23: 22.28        
Core24: 42.26        Core25: 23.88        
Core26: 34.75        Core27: 28.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.90
Socket1: 23.88
DDR read Latency(ns)
Socket0: 3125.89
Socket1: 2232.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.42        Core1: 20.82        
Core2: 34.37        Core3: 26.64        
Core4: 36.48        Core5: 35.43        
Core6: 25.21        Core7: 24.03        
Core8: 36.39        Core9: 35.78        
Core10: 29.15        Core11: 25.90        
Core12: 35.80        Core13: 29.79        
Core14: 24.57        Core15: 29.82        
Core16: 40.03        Core17: 24.01        
Core18: 43.83        Core19: 20.38        
Core20: 32.27        Core21: 17.93        
Core22: 36.68        Core23: 22.57        
Core24: 42.71        Core25: 23.79        
Core26: 34.12        Core27: 29.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.08
Socket1: 24.08
DDR read Latency(ns)
Socket0: 3113.97
Socket1: 2236.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.06        Core1: 27.20        
Core2: 33.74        Core3: 26.52        
Core4: 35.04        Core5: 43.52        
Core6: 24.81        Core7: 24.65        
Core8: 37.42        Core9: 35.92        
Core10: 29.10        Core11: 30.07        
Core12: 34.08        Core13: 30.90        
Core14: 24.75        Core15: 33.63        
Core16: 41.71        Core17: 24.02        
Core18: 44.49        Core19: 20.69        
Core20: 32.10        Core21: 18.72        
Core22: 35.66        Core23: 22.39        
Core24: 41.43        Core25: 24.02        
Core26: 34.75        Core27: 28.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.84
Socket1: 24.47
DDR read Latency(ns)
Socket0: 3078.91
Socket1: 2232.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.35        Core1: 26.05        
Core2: 28.14        Core3: 26.80        
Core4: 35.59        Core5: 44.17        
Core6: 24.89        Core7: 24.85        
Core8: 31.70        Core9: 37.07        
Core10: 31.73        Core11: 29.41        
Core12: 40.13        Core13: 31.44        
Core14: 24.66        Core15: 34.53        
Core16: 42.24        Core17: 23.84        
Core18: 44.92        Core19: 20.34        
Core20: 33.49        Core21: 18.61        
Core22: 35.53        Core23: 21.44        
Core24: 42.25        Core25: 28.58        
Core26: 35.32        Core27: 27.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.83
Socket1: 24.74
DDR read Latency(ns)
Socket0: 3036.74
Socket1: 2251.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.73        Core1: 26.26        
Core2: 29.04        Core3: 25.78        
Core4: 35.38        Core5: 44.72        
Core6: 25.11        Core7: 23.04        
Core8: 31.39        Core9: 35.92        
Core10: 32.50        Core11: 29.76        
Core12: 39.66        Core13: 27.46        
Core14: 24.69        Core15: 33.90        
Core16: 41.02        Core17: 24.11        
Core18: 41.54        Core19: 20.18        
Core20: 34.27        Core21: 17.94        
Core22: 35.45        Core23: 21.79        
Core24: 42.24        Core25: 29.03        
Core26: 34.84        Core27: 27.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.03
Socket1: 23.91
DDR read Latency(ns)
Socket0: 3218.18
Socket1: 2100.36
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.66        Core1: 23.96        
Core2: 37.42        Core3: 40.16        
Core4: 43.02        Core5: 32.95        
Core6: 26.23        Core7: 18.55        
Core8: 38.02        Core9: 29.93        
Core10: 40.71        Core11: 24.64        
Core12: 24.08        Core13: 34.13        
Core14: 24.11        Core15: 35.30        
Core16: 32.09        Core17: 13.39        
Core18: 42.75        Core19: 26.31        
Core20: 33.32        Core21: 28.79        
Core22: 42.42        Core23: 24.68        
Core24: 39.69        Core25: 32.44        
Core26: 36.77        Core27: 31.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.25
Socket1: 27.74
DDR read Latency(ns)
Socket0: 2420.96
Socket1: 1782.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.73        Core1: 24.05        
Core2: 37.65        Core3: 40.38        
Core4: 43.71        Core5: 32.69        
Core6: 26.39        Core7: 19.44        
Core8: 38.97        Core9: 30.03        
Core10: 41.17        Core11: 24.69        
Core12: 23.01        Core13: 34.21        
Core14: 23.92        Core15: 35.01        
Core16: 32.22        Core17: 13.66        
Core18: 43.02        Core19: 26.31        
Core20: 34.45        Core21: 28.97        
Core22: 43.09        Core23: 24.85        
Core24: 39.34        Core25: 33.22        
Core26: 37.05        Core27: 31.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.67
Socket1: 28.09
DDR read Latency(ns)
Socket0: 2414.62
Socket1: 1779.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.61        Core1: 24.33        
Core2: 36.65        Core3: 39.95        
Core4: 43.91        Core5: 30.71        
Core6: 26.39        Core7: 19.24        
Core8: 24.69        Core9: 29.38        
Core10: 41.49        Core11: 24.66        
Core12: 21.65        Core13: 34.24        
Core14: 23.95        Core15: 35.00        
Core16: 32.30        Core17: 13.70        
Core18: 42.90        Core19: 26.28        
Core20: 34.66        Core21: 28.93        
Core22: 43.13        Core23: 24.96        
Core24: 33.91        Core25: 32.73        
Core26: 37.13        Core27: 31.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.68
Socket1: 27.97
DDR read Latency(ns)
Socket0: 2415.17
Socket1: 1779.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.67        Core1: 24.12        
Core2: 37.71        Core3: 40.44        
Core4: 44.01        Core5: 32.84        
Core6: 26.35        Core7: 19.44        
Core8: 37.48        Core9: 30.06        
Core10: 42.27        Core11: 24.67        
Core12: 21.96        Core13: 34.25        
Core14: 24.10        Core15: 35.19        
Core16: 32.34        Core17: 13.64        
Core18: 42.99        Core19: 26.34        
Core20: 34.91        Core21: 28.87        
Core22: 43.19        Core23: 24.88        
Core24: 39.79        Core25: 32.18        
Core26: 37.31        Core27: 31.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.85
Socket1: 27.96
DDR read Latency(ns)
Socket0: 2427.37
Socket1: 1774.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.53        Core1: 23.93        
Core2: 37.72        Core3: 40.36        
Core4: 43.40        Core5: 33.03        
Core6: 26.55        Core7: 19.65        
Core8: 36.72        Core9: 28.62        
Core10: 42.43        Core11: 24.52        
Core12: 22.86        Core13: 34.21        
Core14: 24.01        Core15: 35.41        
Core16: 31.97        Core17: 13.70        
Core18: 42.66        Core19: 26.56        
Core20: 35.00        Core21: 28.31        
Core22: 42.51        Core23: 24.46        
Core24: 39.36        Core25: 30.61        
Core26: 37.25        Core27: 32.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.56
Socket1: 27.64
DDR read Latency(ns)
Socket0: 2445.97
Socket1: 1774.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.45        Core1: 24.03        
Core2: 37.55        Core3: 40.20        
Core4: 41.95        Core5: 32.60        
Core6: 26.37        Core7: 18.92        
Core8: 37.65        Core9: 30.17        
Core10: 41.65        Core11: 24.37        
Core12: 22.66        Core13: 34.19        
Core14: 24.10        Core15: 35.46        
Core16: 31.58        Core17: 13.67        
Core18: 42.30        Core19: 26.49        
Core20: 34.72        Core21: 28.02        
Core22: 41.97        Core23: 24.46        
Core24: 38.64        Core25: 30.78        
Core26: 37.21        Core27: 32.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.09
Socket1: 27.57
DDR read Latency(ns)
Socket0: 2427.49
Socket1: 1776.21
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.77        Core1: 24.69        
Core2: 27.76        Core3: 20.70        
Core4: 31.39        Core5: 33.74        
Core6: 24.57        Core7: 20.61        
Core8: 31.23        Core9: 25.69        
Core10: 32.86        Core11: 32.12        
Core12: 23.42        Core13: 19.63        
Core14: 26.77        Core15: 33.32        
Core16: 32.14        Core17: 18.86        
Core18: 32.20        Core19: 36.14        
Core20: 35.23        Core21: 24.00        
Core22: 43.18        Core23: 20.85        
Core24: 35.69        Core25: 24.65        
Core26: 33.76        Core27: 20.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.23
Socket1: 22.08
DDR read Latency(ns)
Socket0: 2599.28
Socket1: 2860.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.82        Core1: 23.78        
Core2: 27.93        Core3: 28.23        
Core4: 31.86        Core5: 33.81        
Core6: 24.63        Core7: 21.63        
Core8: 32.51        Core9: 25.29        
Core10: 33.54        Core11: 32.20        
Core12: 23.88        Core13: 19.96        
Core14: 26.78        Core15: 31.54        
Core16: 32.13        Core17: 18.58        
Core18: 32.83        Core19: 39.32        
Core20: 35.52        Core21: 23.52        
Core22: 41.56        Core23: 21.66        
Core24: 36.18        Core25: 24.63        
Core26: 35.01        Core27: 28.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.99
Socket1: 24.55
DDR read Latency(ns)
Socket0: 2443.11
Socket1: 2461.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.35        Core1: 24.12        
Core2: 26.64        Core3: 29.94        
Core4: 33.11        Core5: 29.01        
Core6: 24.36        Core7: 21.39        
Core8: 33.49        Core9: 25.40        
Core10: 33.84        Core11: 31.77        
Core12: 24.93        Core13: 20.23        
Core14: 24.34        Core15: 32.12        
Core16: 32.41        Core17: 18.78        
Core18: 33.28        Core19: 39.74        
Core20: 35.42        Core21: 24.15        
Core22: 41.24        Core23: 21.82        
Core24: 36.09        Core25: 23.49        
Core26: 34.60        Core27: 29.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.08
Socket1: 24.74
DDR read Latency(ns)
Socket0: 2402.50
Socket1: 2443.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.48        Core1: 23.53        
Core2: 27.11        Core3: 30.12        
Core4: 33.48        Core5: 29.31        
Core6: 24.42        Core7: 21.54        
Core8: 35.91        Core9: 25.33        
Core10: 34.00        Core11: 32.28        
Core12: 23.86        Core13: 20.09        
Core14: 24.29        Core15: 34.17        
Core16: 32.03        Core17: 18.64        
Core18: 33.07        Core19: 40.04        
Core20: 35.42        Core21: 24.66        
Core22: 41.54        Core23: 21.83        
Core24: 36.22        Core25: 23.50        
Core26: 35.11        Core27: 30.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.18
Socket1: 25.03
DDR read Latency(ns)
Socket0: 2405.46
Socket1: 2460.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.69        Core1: 24.41        
Core2: 27.54        Core3: 30.66        
Core4: 32.33        Core5: 31.94        
Core6: 24.63        Core7: 21.16        
Core8: 33.05        Core9: 25.36        
Core10: 33.36        Core11: 32.31        
Core12: 24.70        Core13: 20.11        
Core14: 26.95        Core15: 34.81        
Core16: 32.64        Core17: 18.79        
Core18: 33.26        Core19: 40.21        
Core20: 35.48        Core21: 23.90        
Core22: 41.44        Core23: 21.59        
Core24: 35.69        Core25: 24.33        
Core26: 35.41        Core27: 29.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.13
Socket1: 24.98
DDR read Latency(ns)
Socket0: 2403.59
Socket1: 2424.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.71        Core1: 23.87        
Core2: 27.68        Core3: 30.66        
Core4: 32.32        Core5: 32.32        
Core6: 23.88        Core7: 21.52        
Core8: 32.98        Core9: 25.28        
Core10: 34.05        Core11: 32.67        
Core12: 24.71        Core13: 20.24        
Core14: 26.79        Core15: 34.07        
Core16: 32.52        Core17: 18.83        
Core18: 33.43        Core19: 39.74        
Core20: 35.57        Core21: 23.87        
Core22: 41.46        Core23: 21.62        
Core24: 35.82        Core25: 24.43        
Core26: 34.87        Core27: 29.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.19
Socket1: 25.04
DDR read Latency(ns)
Socket0: 2406.55
Socket1: 2424.74
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.22        Core1: 26.15        
Core2: 32.26        Core3: 21.11        
Core4: 29.57        Core5: 34.26        
Core6: 25.63        Core7: 20.37        
Core8: 34.78        Core9: 40.08        
Core10: 40.45        Core11: 28.92        
Core12: 30.40        Core13: 39.43        
Core14: 40.84        Core15: 33.45        
Core16: 35.71        Core17: 26.47        
Core18: 34.97        Core19: 22.38        
Core20: 35.38        Core21: 25.88        
Core22: 35.36        Core23: 33.59        
Core24: 31.23        Core25: 41.34        
Core26: 37.65        Core27: 20.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.80
Socket1: 27.09
DDR read Latency(ns)
Socket0: 2269.59
Socket1: 2232.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.06        Core1: 25.82        
Core2: 31.78        Core3: 20.84        
Core4: 29.11        Core5: 37.06        
Core6: 25.74        Core7: 20.82        
Core8: 37.39        Core9: 39.53        
Core10: 40.97        Core11: 28.80        
Core12: 30.31        Core13: 39.38        
Core14: 40.42        Core15: 33.63        
Core16: 35.81        Core17: 27.21        
Core18: 34.95        Core19: 22.52        
Core20: 35.37        Core21: 26.21        
Core22: 35.50        Core23: 33.36        
Core24: 30.94        Core25: 41.60        
Core26: 38.55        Core27: 20.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.86
Socket1: 27.34
DDR read Latency(ns)
Socket0: 2275.73
Socket1: 2210.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.32        Core1: 25.84        
Core2: 31.73        Core3: 21.00        
Core4: 30.00        Core5: 34.82        
Core6: 25.35        Core7: 20.76        
Core8: 27.75        Core9: 39.71        
Core10: 40.32        Core11: 28.95        
Core12: 29.80        Core13: 39.34        
Core14: 40.25        Core15: 33.43        
Core16: 35.98        Core17: 27.16        
Core18: 35.23        Core19: 22.38        
Core20: 35.41        Core21: 25.52        
Core22: 35.43        Core23: 33.52        
Core24: 30.90        Core25: 41.15        
Core26: 37.52        Core27: 20.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.86
Socket1: 27.13
DDR read Latency(ns)
Socket0: 2263.69
Socket1: 2257.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.78        Core1: 25.91        
Core2: 31.67        Core3: 24.78        
Core4: 34.02        Core5: 36.53        
Core6: 24.84        Core7: 21.61        
Core8: 37.42        Core9: 40.60        
Core10: 38.98        Core11: 29.28        
Core12: 30.60        Core13: 37.99        
Core14: 41.30        Core15: 33.09        
Core16: 36.36        Core17: 34.83        
Core18: 35.78        Core19: 23.01        
Core20: 35.76        Core21: 23.62        
Core22: 35.74        Core23: 33.29        
Core24: 32.96        Core25: 39.32        
Core26: 29.89        Core27: 21.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.99
Socket1: 27.75
DDR read Latency(ns)
Socket0: 2097.40
Socket1: 2466.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.03        Core1: 25.57        
Core2: 33.32        Core3: 23.72        
Core4: 33.21        Core5: 36.84        
Core6: 25.00        Core7: 21.59        
Core8: 37.46        Core9: 40.12        
Core10: 38.80        Core11: 29.46        
Core12: 30.47        Core13: 38.17        
Core14: 41.61        Core15: 34.23        
Core16: 36.21        Core17: 34.89        
Core18: 35.46        Core19: 22.45        
Core20: 35.76        Core21: 22.66        
Core22: 35.54        Core23: 33.60        
Core24: 34.63        Core25: 40.81        
Core26: 29.64        Core27: 21.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.82
Socket1: 27.50
DDR read Latency(ns)
Socket0: 2101.75
Socket1: 2450.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.08        Core1: 26.15        
Core2: 32.06        Core3: 22.82        
Core4: 32.00        Core5: 37.98        
Core6: 25.38        Core7: 20.46        
Core8: 37.24        Core9: 40.70        
Core10: 37.76        Core11: 29.38        
Core12: 30.43        Core13: 38.29        
Core14: 41.68        Core15: 33.30        
Core16: 36.38        Core17: 32.96        
Core18: 34.90        Core19: 22.25        
Core20: 35.71        Core21: 22.59        
Core22: 35.37        Core23: 33.60        
Core24: 34.37        Core25: 41.26        
Core26: 30.86        Core27: 21.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.39
Socket1: 27.16
DDR read Latency(ns)
Socket0: 2104.32
Socket1: 2462.97
