<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src\hotspot\cpu\aarch64\icache_aarch64.hpp</title>
    <link rel="stylesheet" href="..\..\..\..\style.css" />
  </head>
<body>
<center><a href="gc\shared\barrierSetAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="..\..\..\..\index.html" target="_top">index</a> <a href="immediate_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src\hotspot\cpu\aarch64\icache_aarch64.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
14  * accompanied this code).
15  *
16  * You should have received a copy of the GNU General Public License version
17  * 2 along with this work; if not, write to the Free Software Foundation,
18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
19  *
20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
21  * or visit www.oracle.com if you need additional information or have any
22  * questions.
23  *
24  */
25 
26 #ifndef CPU_AARCH64_ICACHE_AARCH64_HPP
27 #define CPU_AARCH64_ICACHE_AARCH64_HPP
28 
29 // Interface for updating the instruction cache.  Whenever the VM
30 // modifies code, part of the processor instruction cache potentially
31 // has to be flushed.
32 
33 class ICache : public AbstractICache {






34  public:
35   static void initialize();
36   static void invalidate_word(address addr) {
37     __clear_cache((char *)addr, (char *)(addr + 3));
38   }
39   static void invalidate_range(address start, int nbytes) {
40     __clear_cache((char *)start, (char *)(start + nbytes));
41   }
42 };
43 
44 #endif // CPU_AARCH64_ICACHE_AARCH64_HPP
</pre>
</td>
<td>
<hr />
<pre>
14  * accompanied this code).
15  *
16  * You should have received a copy of the GNU General Public License version
17  * 2 along with this work; if not, write to the Free Software Foundation,
18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
19  *
20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
21  * or visit www.oracle.com if you need additional information or have any
22  * questions.
23  *
24  */
25 
26 #ifndef CPU_AARCH64_ICACHE_AARCH64_HPP
27 #define CPU_AARCH64_ICACHE_AARCH64_HPP
28 
29 // Interface for updating the instruction cache.  Whenever the VM
30 // modifies code, part of the processor instruction cache potentially
31 // has to be flushed.
32 
33 class ICache : public AbstractICache {
<span class="line-added">34  private:</span>
<span class="line-added">35 #ifdef _WIN64</span>
<span class="line-added">36   static void __clear_cache(char *start, char *end) {</span>
<span class="line-added">37     FlushInstructionCache((HANDLE)GetCurrentProcess(), start, (SIZE_T)(end - start));</span>
<span class="line-added">38   }</span>
<span class="line-added">39 #endif</span>
40  public:
41   static void initialize();
42   static void invalidate_word(address addr) {
43     __clear_cache((char *)addr, (char *)(addr + 3));
44   }
45   static void invalidate_range(address start, int nbytes) {
46     __clear_cache((char *)start, (char *)(start + nbytes));
47   }
48 };
49 
50 #endif // CPU_AARCH64_ICACHE_AARCH64_HPP
</pre>
</td>
</tr>
</table>
<center><a href="gc\shared\barrierSetAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="..\..\..\..\index.html" target="_top">index</a> <a href="immediate_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>