Notice 0: Reading LEF file:  /openLANE_flow/designs/clk_divider/runs/10-05_02-57/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/clk_divider/runs/10-05_02-57/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/clk_divider/runs/10-05_02-57/tmp/floorplan/7-pdn.def
Notice 0: Design: clk_divider
Notice 0:     Created 4 pins.
Notice 0:     Created 97 components and 562 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 67 nets and 161 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/clk_divider/runs/10-05_02-57/tmp/floorplan/7-pdn.def
Design name: clk_divider
Core Area Boundaries: 5520 10880 28520 43520
Number of instances 97
Placed 66 instances
