#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb 26 17:46:28 2020
# Process ID: 88236
# Current directory: C:/devWorks/FPGA/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent117220 C:\devWorks\FPGA\ip_repo\edit_eFPGA_AXI_Core1_v1_0.xpr
# Log file: C:/devWorks/FPGA/ip_repo/vivado.log
# Journal file: C:/devWorks/FPGA/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/devWorks/FPGA/ip_repo/edit_eFPGA_AXI_Core1_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/devWorks/FPGA/ip_repo/eFPGA_AXI_Core1_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 1190.820 ; gain = 537.988
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/devWorks/FPGA/ip_repo/eFPGA_AXI_Core1_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/devWorks/FPGA/ip_repo/eFPGA_AXI_Core1_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/devWorks/FPGA/ip_repo/eFPGA_AXI_Core1_1.0/hdl/eFPGA_AXI_Core1_v1_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/devWorks/FPGA/ip_repo/eFPGA_AXI_Core1_1.0/hdl/eFPGA_AXI_Core1_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/devWorks/FPGA/ip_repo/edit_eFPGA_AXI_Core1_v1_0.ip_user_files/eFPGA_Core1.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/devWorks/FPGA/ip_repo/eFPGA_AXI_Core1_1.0/hdl/eFPGA_AXI_Core1_v1_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/devWorks/FPGA/ip_repo/eFPGA_AXI_Core1_1.0/hdl/eFPGA_AXI_Core1_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/devWorks/FPGA/ip_repo/edit_eFPGA_AXI_Core1_v1_0.ip_user_files/eFPGA_Core1.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/devWorks/FPGA/ip_repo/eFPGA_AXI_Core1_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/devWorks/FPGA/ip_repo/eFPGA_AXI_Core1_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/devWorks/FPGA/ip_repo/eFPGA_AXI_Core1_1.0'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\devWorks\FPGA\ip_repo\eFPGA_AXI_Core1_1.0\PXL.LOCAL_user_eFPGA_AXI_Core1_1.0.zip} [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-5330] Component Referenced File 'c:/devWorks/FPGA/ip_repo/edit_eFPGA_AXI_Core1_v1_0.ip_user_files/eFPGA_Core1.vhd' is outside of Component Directory: cannot archive the component.
import_files C:/devWorks/FPGA/ip_repo/edit_eFPGA_AXI_Core1_v1_0.ip_user_files/eFPGA_Core1.vhd
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/devWorks/FPGA/ip_repo/eFPGA_AXI_Core1_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/devWorks/FPGA/ip_repo/eFPGA_AXI_Core1_1.0'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\devWorks\FPGA\ip_repo\eFPGA_AXI_Core1_1.0\PXL.LOCAL_user_eFPGA_AXI_Core1_1.0.zip} [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-5330] Component Referenced File 'c:/devWorks/FPGA/ip_repo/edit_eFPGA_AXI_Core1_v1_0.ip_user_files/eFPGA_Core1.vhd' is outside of Component Directory: cannot archive the component.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\devWorks\FPGA\ip_repo\eFPGA_AXI_Core1_1.0\hdl\eFPGA_AXI_Core1_v1_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\devWorks\FPGA\ip_repo\eFPGA_AXI_Core1_1.0\hdl\eFPGA_AXI_Core1_v1_0_S00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\devWorks\FPGA\ip_repo\edit_eFPGA_AXI_Core1_v1_0.ip_user_files\eFPGA_Core1.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 20:06:07 2020...
