TimeQuest Timing Analyzer report for Mod_Teste
Thu Jun 01 12:07:17 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'FreqDivisor:divisorD|LEDG'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'FreqDivisor:divisorD|LEDG'
 17. Slow Model Minimum Pulse Width: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'FreqDivisor:divisorD|LEDG'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Propagation Delay
 25. Minimum Propagation Delay
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'FreqDivisor:divisorD|LEDG'
 32. Fast Model Setup: 'CLOCK_50'
 33. Fast Model Setup: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 34. Fast Model Hold: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 35. Fast Model Hold: 'CLOCK_50'
 36. Fast Model Hold: 'FreqDivisor:divisorD|LEDG'
 37. Fast Model Minimum Pulse Width: 'CLOCK_50'
 38. Fast Model Minimum Pulse Width: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 39. Fast Model Minimum Pulse Width: 'FreqDivisor:divisorD|LEDG'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Progagation Delay
 52. Minimum Progagation Delay
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                      ;
; FreqDivisor:divisorD|LEDG                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FreqDivisor:divisorD|LEDG }                                                                                     ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                    ; Note                    ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
; 97.55 MHz  ; 97.55 MHz       ; FreqDivisor:divisorD|LEDG                                                                                     ;                         ;
; 105.62 MHz ; 101.56 MHz      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
; 118.19 MHz ; 118.19 MHz      ; CLOCK_50                                                                                                      ;                         ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; FreqDivisor:divisorD|LEDG                                                                                     ; -12.965 ; -775.225      ;
; CLOCK_50                                                                                                      ; -10.325 ; -314.791      ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -7.535  ; -66.035       ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -4.923 ; -41.477       ;
; CLOCK_50                                                                                                      ; -2.499 ; -2.499        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; 1.098  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.097 ; -198.350      ;
; CLOCK_50                                                                                                      ; -2.000 ; -224.916      ;
; FreqDivisor:divisorD|LEDG                                                                                     ; -0.500 ; -72.000       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FreqDivisor:divisorD|LEDG'                                                                                                                                                                                         ;
+---------+---------------------------------------------------------------------------------------------------------------+-------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                     ; To Node                 ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------+-------------------------+--------------+---------------------------+--------------+------------+------------+
; -12.965 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.857     ;
; -12.965 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.857     ;
; -12.965 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.857     ;
; -12.965 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.857     ;
; -12.965 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.857     ;
; -12.965 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.857     ;
; -12.965 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.857     ;
; -12.936 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.828     ;
; -12.936 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.828     ;
; -12.936 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.828     ;
; -12.936 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.828     ;
; -12.936 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.828     ;
; -12.936 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.828     ;
; -12.936 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.828     ;
; -12.929 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.821     ;
; -12.929 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.821     ;
; -12.929 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.821     ;
; -12.929 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.821     ;
; -12.929 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.821     ;
; -12.929 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.821     ;
; -12.929 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.821     ;
; -12.766 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.658     ;
; -12.766 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.658     ;
; -12.766 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.658     ;
; -12.766 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.658     ;
; -12.766 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.658     ;
; -12.766 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.658     ;
; -12.766 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.658     ;
; -12.765 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.657     ;
; -12.765 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.657     ;
; -12.765 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.657     ;
; -12.765 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.657     ;
; -12.765 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.657     ;
; -12.765 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.657     ;
; -12.765 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.657     ;
; -12.758 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.650     ;
; -12.758 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.650     ;
; -12.758 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.650     ;
; -12.758 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.650     ;
; -12.758 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.650     ;
; -12.758 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.650     ;
; -12.758 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.650     ;
; -12.757 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.649     ;
; -12.757 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.649     ;
; -12.757 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.649     ;
; -12.757 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.649     ;
; -12.757 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.649     ;
; -12.757 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.649     ;
; -12.757 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.649     ;
; -12.697 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.939     ;
; -12.697 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.939     ;
; -12.697 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.939     ;
; -12.697 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.939     ;
; -12.697 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.939     ;
; -12.697 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.939     ;
; -12.697 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.939     ;
; -12.697 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.939     ;
; -12.668 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.910     ;
; -12.668 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.910     ;
; -12.668 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.910     ;
; -12.668 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.910     ;
; -12.668 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.910     ;
; -12.668 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.910     ;
; -12.668 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.910     ;
; -12.668 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.910     ;
; -12.661 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.903     ;
; -12.661 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.903     ;
; -12.661 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.903     ;
; -12.661 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.903     ;
; -12.661 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.903     ;
; -12.661 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.903     ;
; -12.661 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.903     ;
; -12.661 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.903     ;
; -12.530 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.422     ;
; -12.530 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.422     ;
; -12.530 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.422     ;
; -12.530 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.422     ;
; -12.530 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.422     ;
; -12.530 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.422     ;
; -12.530 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.144     ; 13.422     ;
; -12.498 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.740     ;
; -12.498 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.740     ;
; -12.498 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.740     ;
; -12.498 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.740     ;
; -12.498 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.740     ;
; -12.498 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.740     ;
; -12.498 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.740     ;
; -12.498 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.740     ;
; -12.497 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.739     ;
; -12.497 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.739     ;
; -12.497 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.739     ;
; -12.497 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.739     ;
; -12.497 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.739     ;
; -12.497 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.739     ;
; -12.497 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.739     ;
; -12.497 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.739     ;
; -12.490 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.732     ;
; -12.490 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.732     ;
; -12.490 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.732     ;
; -12.490 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.206      ; 13.732     ;
+---------+---------------------------------------------------------------------------------------------------------------+-------------------------+--------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -10.325 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.600     ; 3.190      ;
; -10.294 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.583     ; 3.176      ;
; -10.271 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.600     ; 3.136      ;
; -10.238 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.612     ; 3.091      ;
; -10.196 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.616     ; 3.045      ;
; -10.195 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.970     ; 3.190      ;
; -10.164 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.953     ; 3.176      ;
; -10.159 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.581     ; 3.043      ;
; -10.141 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.970     ; 3.136      ;
; -10.123 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.439     ; 3.149      ;
; -10.108 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.982     ; 3.091      ;
; -10.066 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.986     ; 3.045      ;
; -10.049 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.617     ; 2.897      ;
; -10.029 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.951     ; 3.043      ;
; -9.993  ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.809     ; 3.149      ;
; -9.919  ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.987     ; 2.897      ;
; -8.697  ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.600     ; 1.562      ;
; -8.690  ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.612     ; 1.543      ;
; -8.616  ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.583     ; 1.498      ;
; -8.600  ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.617     ; 1.448      ;
; -8.567  ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.970     ; 1.562      ;
; -8.560  ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.982     ; 1.543      ;
; -8.486  ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.953     ; 1.498      ;
; -8.470  ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.987     ; 1.448      ;
; -8.454  ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.581     ; 1.338      ;
; -8.388  ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.616     ; 1.237      ;
; -8.346  ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.600     ; 1.211      ;
; -8.324  ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.951     ; 1.338      ;
; -8.258  ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.986     ; 1.237      ;
; -8.216  ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.970     ; 1.211      ;
; -8.210  ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.439     ; 1.236      ;
; -8.080  ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.809     ; 1.236      ;
; -7.461  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.340     ; 8.086      ;
; -7.461  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.340     ; 8.086      ;
; -7.461  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.340     ; 8.086      ;
; -7.461  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.340     ; 8.086      ;
; -7.461  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.340     ; 8.086      ;
; -7.461  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.340     ; 8.086      ;
; -7.461  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.340     ; 8.086      ;
; -6.624  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.598      ;
; -6.624  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.598      ;
; -6.624  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.598      ;
; -6.624  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.598      ;
; -6.624  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.598      ;
; -6.624  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.598      ;
; -6.624  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.598      ;
; -6.624  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.598      ;
; -6.383  ; RegisterFile:register|registradores[5][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.256     ; 7.163      ;
; -6.249  ; RegisterFile:register|registradores[4][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.260     ; 7.025      ;
; -6.146  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.120      ;
; -6.146  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.120      ;
; -6.146  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.120      ;
; -6.146  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.120      ;
; -6.146  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.120      ;
; -6.146  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.120      ;
; -6.146  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.120      ;
; -6.146  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.120      ;
; -6.129  ; RegisterFile:register|registradores[4][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.264     ; 6.901      ;
; -6.128  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.102      ;
; -6.128  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.102      ;
; -6.128  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.102      ;
; -6.128  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.102      ;
; -6.128  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.102      ;
; -6.128  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.102      ;
; -6.128  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.102      ;
; -6.128  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 7.102      ;
; -6.104  ; RegisterFile:register|registradores[3][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.282     ; 6.858      ;
; -6.052  ; RegisterFile:register|registradores[4][4]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.264     ; 6.824      ;
; -5.973  ; RegisterFile:register|registradores[3][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.282     ; 6.727      ;
; -5.936  ; RegisterFile:register|registradores[5][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.267     ; 6.705      ;
; -5.927  ; RegisterFile:register|registradores[4][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.260     ; 6.703      ;
; -5.925  ; RegisterFile:register|registradores[3][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.269     ; 6.692      ;
; -5.903  ; RegisterFile:register|registradores[3][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.280     ; 6.659      ;
; -5.867  ; RegisterFile:register|registradores[5][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.267     ; 6.636      ;
; -5.860  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.834      ;
; -5.860  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.834      ;
; -5.860  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.834      ;
; -5.860  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.834      ;
; -5.860  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.834      ;
; -5.860  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.834      ;
; -5.860  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.834      ;
; -5.860  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.834      ;
; -5.860  ; RegisterFile:register|registradores[4][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.255     ; 6.641      ;
; -5.853  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.827      ;
; -5.853  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.827      ;
; -5.853  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.827      ;
; -5.853  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.827      ;
; -5.853  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.827      ;
; -5.853  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.827      ;
; -5.853  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.827      ;
; -5.853  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.827      ;
; -5.844  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.818      ;
; -5.844  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.818      ;
; -5.844  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.818      ;
; -5.844  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.818      ;
; -5.844  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.818      ;
; -5.844  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.818      ;
; -5.844  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.818      ;
; -5.844  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.009      ; 6.818      ;
; -5.830  ; RegisterFile:register|registradores[5][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.267     ; 6.599      ;
+---------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node              ; Launch Clock ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -7.535 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.811      ; 11.850     ;
; -7.535 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.811      ; 11.850     ;
; -7.535 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.811      ; 11.850     ;
; -7.535 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.811      ; 11.850     ;
; -7.535 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.811      ; 11.850     ;
; -7.535 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.811      ; 11.850     ;
; -7.535 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.811      ; 11.850     ;
; -7.502 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.667      ; 11.826     ;
; -7.502 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.667      ; 11.826     ;
; -7.502 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.667      ; 11.826     ;
; -7.502 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.667      ; 11.826     ;
; -7.502 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.667      ; 11.826     ;
; -7.502 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.667      ; 11.826     ;
; -7.502 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.667      ; 11.826     ;
; -7.476 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.809      ; 11.805     ;
; -7.476 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.809      ; 11.805     ;
; -7.476 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.809      ; 11.805     ;
; -7.476 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.809      ; 11.805     ;
; -7.476 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.809      ; 11.805     ;
; -7.476 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.809      ; 11.805     ;
; -7.476 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.809      ; 11.805     ;
; -7.375 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.841      ; 11.760     ;
; -7.375 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.841      ; 11.760     ;
; -7.375 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.841      ; 11.760     ;
; -7.375 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.841      ; 11.760     ;
; -7.375 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.841      ; 11.760     ;
; -7.375 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.841      ; 11.760     ;
; -7.375 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.841      ; 11.760     ;
; -7.327 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.828      ; 11.705     ;
; -7.327 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.828      ; 11.705     ;
; -7.327 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.828      ; 11.705     ;
; -7.327 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.828      ; 11.705     ;
; -7.327 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.828      ; 11.705     ;
; -7.327 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.828      ; 11.705     ;
; -7.327 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.828      ; 11.705     ;
; -7.325 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.845      ; 11.710     ;
; -7.325 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.845      ; 11.710     ;
; -7.325 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.845      ; 11.710     ;
; -7.325 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.845      ; 11.710     ;
; -7.325 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.845      ; 11.710     ;
; -7.325 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.845      ; 11.710     ;
; -7.325 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.845      ; 11.710     ;
; -7.297 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.828      ; 11.675     ;
; -7.297 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.828      ; 11.675     ;
; -7.297 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.828      ; 11.675     ;
; -7.297 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.828      ; 11.675     ;
; -7.297 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.828      ; 11.675     ;
; -7.297 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.828      ; 11.675     ;
; -7.297 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.828      ; 11.675     ;
; -7.290 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.844      ; 11.480     ;
; -7.290 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.844      ; 11.480     ;
; -7.290 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.844      ; 11.480     ;
; -7.290 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.844      ; 11.480     ;
; -7.290 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.844      ; 11.480     ;
; -7.290 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.844      ; 11.480     ;
; -7.290 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.844      ; 11.480     ;
; -7.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.194      ; 11.701     ;
; -7.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.194      ; 11.701     ;
; -7.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.194      ; 11.701     ;
; -7.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.194      ; 11.701     ;
; -7.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.194      ; 11.701     ;
; -7.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.194      ; 11.701     ;
; -7.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.194      ; 11.701     ;
; -7.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.194      ; 11.701     ;
; -7.116 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.178      ; 11.844     ;
; -7.116 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.178      ; 11.844     ;
; -7.116 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.178      ; 11.844     ;
; -7.116 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.178      ; 11.844     ;
; -7.116 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.178      ; 11.844     ;
; -7.116 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.178      ; 11.844     ;
; -7.116 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.178      ; 11.844     ;
; -7.116 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.178      ; 11.844     ;
; -6.999 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.195      ; 11.734     ;
; -6.999 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.195      ; 11.734     ;
; -6.999 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.195      ; 11.734     ;
; -6.999 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.195      ; 11.734     ;
; -6.999 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.195      ; 11.734     ;
; -6.999 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.195      ; 11.734     ;
; -6.999 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.195      ; 11.734     ;
; -6.999 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.195      ; 11.734     ;
; -6.958 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.191      ; 11.693     ;
; -6.958 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.191      ; 11.693     ;
; -6.958 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.191      ; 11.693     ;
; -6.958 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.191      ; 11.693     ;
; -6.958 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.191      ; 11.693     ;
; -6.958 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.191      ; 11.693     ;
; -6.958 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.191      ; 11.693     ;
; -6.958 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.191      ; 11.693     ;
; -6.908 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.840      ; 11.288     ;
; -6.908 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.840      ; 11.288     ;
; -6.908 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.840      ; 11.288     ;
; -6.908 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.840      ; 11.288     ;
; -6.908 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.840      ; 11.288     ;
; -6.908 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.840      ; 11.288     ;
; -6.908 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.840      ; 11.288     ;
; -6.880 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.178      ; 11.608     ;
; -6.880 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.178      ; 11.608     ;
; -6.880 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.178      ; 11.608     ;
; -6.880 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.178      ; 11.608     ;
; -6.880 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.178      ; 11.608     ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node              ; Launch Clock                                                                                                  ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.923 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.722     ; 6.008      ;
; -4.897 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.739     ; 6.051      ;
; -4.896 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.738     ; 6.051      ;
; -4.656 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.705     ; 6.258      ;
; -4.654 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.703     ; 6.258      ;
; -4.624 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.734     ; 6.319      ;
; -4.553 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.352     ; 6.008      ;
; -4.527 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.369     ; 6.051      ;
; -4.526 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.368     ; 6.051      ;
; -4.423 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.722     ; 6.008      ;
; -4.397 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.739     ; 6.051      ;
; -4.396 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.738     ; 6.051      ;
; -4.366 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.561     ; 6.404      ;
; -4.330 ; RegisterFile:register|registradores[5][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.790      ; 3.460      ;
; -4.286 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.335     ; 6.258      ;
; -4.284 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.333     ; 6.258      ;
; -4.254 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.364     ; 6.319      ;
; -4.242 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.722     ; 6.689      ;
; -4.219 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.735     ; 6.725      ;
; -4.156 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.705     ; 6.258      ;
; -4.154 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.703     ; 6.258      ;
; -4.124 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.734     ; 6.319      ;
; -4.053 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.352     ; 6.008      ;
; -4.027 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.369     ; 6.051      ;
; -4.026 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.368     ; 6.051      ;
; -3.996 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.191     ; 6.404      ;
; -3.971 ; RegisterFile:register|registradores[6][5]                                                                     ; ULA:ula|ULAResult[5] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.775      ; 3.804      ;
; -3.941 ; RegisterFile:register|registradores[6][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.790      ; 3.849      ;
; -3.903 ; RegisterFile:register|registradores[2][1]                                                                     ; ULA:ula|ULAResult[1] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.619      ; 3.716      ;
; -3.872 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.352     ; 6.689      ;
; -3.866 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.561     ; 6.404      ;
; -3.861 ; RegisterFile:register|registradores[2][2]                                                                     ; ULA:ula|ULAResult[2] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.753      ; 3.892      ;
; -3.849 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.365     ; 6.725      ;
; -3.786 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.335     ; 6.258      ;
; -3.784 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.333     ; 6.258      ;
; -3.754 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.364     ; 6.319      ;
; -3.742 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.722     ; 6.689      ;
; -3.725 ; RegisterFile:register|registradores[3][3]                                                                     ; ULA:ula|ULAResult[3] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.746      ; 4.021      ;
; -3.719 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.735     ; 6.725      ;
; -3.716 ; RegisterFile:register|registradores[7][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.791      ; 4.075      ;
; -3.663 ; RegisterFile:register|registradores[7][4]                                                                     ; ULA:ula|ULAResult[4] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.786      ; 4.123      ;
; -3.643 ; RegisterFile:register|registradores[1][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.781      ; 4.138      ;
; -3.522 ; RegisterFile:register|registradores[6][3]                                                                     ; ULA:ula|ULAResult[3] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.751      ; 4.229      ;
; -3.515 ; RegisterFile:register|registradores[7][1]                                                                     ; ULA:ula|ULAResult[1] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.618      ; 4.103      ;
; -3.496 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.191     ; 6.404      ;
; -3.492 ; RegisterFile:register|registradores[7][3]                                                                     ; ULA:ula|ULAResult[3] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.760      ; 4.268      ;
; -3.460 ; RegisterFile:register|registradores[5][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.420      ; 3.460      ;
; -3.442 ; RegisterFile:register|registradores[5][6]                                                                     ; ULA:ula|ULAResult[6] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.788      ; 4.346      ;
; -3.400 ; RegisterFile:register|registradores[1][3]                                                                     ; ULA:ula|ULAResult[3] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.745      ; 4.345      ;
; -3.394 ; RegisterFile:register|registradores[4][1]                                                                     ; ULA:ula|ULAResult[1] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.618      ; 4.224      ;
; -3.376 ; RegisterFile:register|registradores[3][5]                                                                     ; ULA:ula|ULAResult[5] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.765      ; 4.389      ;
; -3.372 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.352     ; 6.689      ;
; -3.358 ; RegisterFile:register|registradores[7][6]                                                                     ; ULA:ula|ULAResult[6] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.787      ; 4.429      ;
; -3.351 ; RegisterFile:register|registradores[7][5]                                                                     ; ULA:ula|ULAResult[5] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.770      ; 4.419      ;
; -3.349 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.365     ; 6.725      ;
; -3.332 ; RegisterFile:register|registradores[2][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.792      ; 4.460      ;
; -3.331 ; RegisterFile:register|registradores[7][7]                                                                     ; ULA:ula|ULAResult[7] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.771      ; 4.440      ;
; -3.319 ; RegisterFile:register|registradores[4][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.791      ; 4.472      ;
; -3.298 ; RegisterFile:register|registradores[5][7]                                                                     ; ULA:ula|ULAResult[7] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.771      ; 4.473      ;
; -3.297 ; RegisterFile:register|registradores[1][1]                                                                     ; ULA:ula|ULAResult[1] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.608      ; 4.311      ;
; -3.269 ; RegisterFile:register|registradores[3][7]                                                                     ; ULA:ula|ULAResult[7] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.767      ; 4.498      ;
; -3.258 ; RegisterFile:register|registradores[6][5]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.787      ; 4.529      ;
; -3.242 ; RegisterFile:register|registradores[3][1]                                                                     ; ULA:ula|ULAResult[1] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.604      ; 4.362      ;
; -3.228 ; RegisterFile:register|registradores[3][6]                                                                     ; ULA:ula|ULAResult[6] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.784      ; 4.556      ;
; -3.206 ; RegisterFile:register|registradores[5][4]                                                                     ; ULA:ula|ULAResult[4] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.794      ; 4.588      ;
; -3.190 ; RegisterFile:register|registradores[5][3]                                                                     ; ULA:ula|ULAResult[3] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.760      ; 4.570      ;
; -3.174 ; RegisterFile:register|registradores[6][1]                                                                     ; ULA:ula|ULAResult[1] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.614      ; 4.440      ;
; -3.163 ; RegisterFile:register|registradores[3][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.777      ; 4.614      ;
; -3.145 ; RegisterFile:register|registradores[5][5]                                                                     ; ULA:ula|ULAResult[5] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.774      ; 4.629      ;
; -3.101 ; RegisterFile:register|registradores[6][4]                                                                     ; ULA:ula|ULAResult[4] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.794      ; 4.693      ;
; -3.101 ; RegisterFile:register|registradores[6][5]                                                                     ; ULA:ula|ULAResult[5] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.405      ; 3.804      ;
; -3.098 ; RegisterFile:register|registradores[5][2]                                                                     ; ULA:ula|ULAResult[2] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.762      ; 4.664      ;
; -3.086 ; RegisterFile:register|registradores[2][5]                                                                     ; ULA:ula|ULAResult[5] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.767      ; 4.681      ;
; -3.083 ; RegisterFile:register|registradores[2][6]                                                                     ; ULA:ula|ULAResult[6] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.784      ; 4.701      ;
; -3.082 ; RegisterFile:register|registradores[4][6]                                                                     ; ULA:ula|ULAResult[6] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.791      ; 4.709      ;
; -3.071 ; RegisterFile:register|registradores[6][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.420      ; 3.849      ;
; -3.040 ; RegisterFile:register|registradores[4][2]                                                                     ; ULA:ula|ULAResult[2] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.753      ; 4.713      ;
; -3.033 ; RegisterFile:register|registradores[2][1]                                                                     ; ULA:ula|ULAResult[1] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.249      ; 3.716      ;
; -3.002 ; RegisterFile:register|registradores[1][4]                                                                     ; ULA:ula|ULAResult[4] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.785      ; 4.783      ;
; -2.997 ; RegisterFile:register|registradores[2][3]                                                                     ; ULA:ula|ULAResult[3] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.761      ; 4.764      ;
; -2.997 ; RegisterFile:register|registradores[2][7]                                                                     ; ULA:ula|ULAResult[7] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.767      ; 4.770      ;
; -2.997 ; RegisterFile:register|registradores[6][2]                                                                     ; ULA:ula|ULAResult[2] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.753      ; 4.756      ;
; -2.991 ; RegisterFile:register|registradores[2][2]                                                                     ; ULA:ula|ULAResult[2] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.383      ; 3.892      ;
; -2.990 ; RegisterFile:register|registradores[1][2]                                                                     ; ULA:ula|ULAResult[2] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.747      ; 4.757      ;
; -2.986 ; RegisterFile:register|registradores[7][7]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.783      ; 4.797      ;
; -2.962 ; RegisterFile:register|registradores[1][6]                                                                     ; ULA:ula|ULAResult[6] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.787      ; 4.825      ;
; -2.959 ; RegisterFile:register|registradores[1][5]                                                                     ; ULA:ula|ULAResult[5] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.765      ; 4.806      ;
; -2.953 ; RegisterFile:register|registradores[5][7]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.783      ; 4.830      ;
; -2.942 ; RegisterFile:register|registradores[7][2]                                                                     ; ULA:ula|ULAResult[2] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.762      ; 4.820      ;
; -2.924 ; RegisterFile:register|registradores[3][7]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.779      ; 4.855      ;
; -2.903 ; RegisterFile:register|registradores[5][1]                                                                     ; ULA:ula|ULAResult[1] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.617      ; 4.714      ;
; -2.883 ; RegisterFile:register|registradores[1][7]                                                                     ; ULA:ula|ULAResult[7] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.765      ; 4.882      ;
; -2.880 ; RegisterFile:register|registradores[6][7]                                                                     ; ULA:ula|ULAResult[7] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.770      ; 4.890      ;
; -2.877 ; RegisterFile:register|registradores[3][2]                                                                     ; ULA:ula|ULAResult[2] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.748      ; 4.871      ;
; -2.855 ; RegisterFile:register|registradores[3][3]                                                                     ; ULA:ula|ULAResult[3] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.376      ; 4.021      ;
; -2.846 ; RegisterFile:register|registradores[7][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.421      ; 4.075      ;
; -2.793 ; RegisterFile:register|registradores[7][4]                                                                     ; ULA:ula|ULAResult[4] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.416      ; 4.123      ;
; -2.789 ; RegisterFile:register|registradores[6][6]                                                                     ; ULA:ula|ULAResult[6] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.792      ; 5.003      ;
; -2.773 ; RegisterFile:register|registradores[1][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.411      ; 4.138      ;
; -2.740 ; RegisterFile:register|registradores[5][0]                                                                     ; ULA:ula|ULAResult[3] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.759      ; 5.019      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                           ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                       ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -2.499 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 2.640      ; 0.657      ;
; -1.999 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; -0.500       ; 2.640      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.553  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.819      ;
; 0.555  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.555  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.555  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.557  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_RS                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.823      ;
; 0.558  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[7]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.824      ;
; 0.560  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.826      ;
; 0.561  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.827      ;
; 0.562  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.828      ;
; 0.685  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.951      ;
; 0.694  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.960      ;
; 0.735  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.001      ;
; 0.748  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.004     ; 1.010      ;
; 0.788  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.796  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.797  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.801  ; FreqDivisor:divisorD|contador[15]         ; FreqDivisor:divisorD|contador[15]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; FreqDivisor:divisorD|contador[6]          ; FreqDivisor:divisorD|contador[6]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; FreqDivisor:divisorD|contador[11]         ; FreqDivisor:divisorD|contador[11]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FreqDivisor:divisorD|contador[12]         ; FreqDivisor:divisorD|contador[12]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FreqDivisor:divisorD|contador[20]         ; FreqDivisor:divisorD|contador[20]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; FreqDivisor:divisorD|contador[14]         ; FreqDivisor:divisorD|contador[14]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; FreqDivisor:divisorD|contador[22]         ; FreqDivisor:divisorD|contador[22]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FreqDivisor:divisorD|contador[24]         ; FreqDivisor:divisorD|contador[24]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FreqDivisor:divisorD|contador[1]          ; FreqDivisor:divisorD|contador[1]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FreqDivisor:divisorD|contador[4]          ; FreqDivisor:divisorD|contador[4]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.809  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.813  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.823  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.089      ;
; 0.825  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.825  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.827  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.093      ;
; 0.830  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.832  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.837  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; FreqDivisor:divisorD|contador[9]          ; FreqDivisor:divisorD|contador[9]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FreqDivisor:divisorD|contador[16]         ; FreqDivisor:divisorD|contador[16]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FreqDivisor:divisorD|contador[19]         ; FreqDivisor:divisorD|contador[19]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FreqDivisor:divisorD|contador[23]         ; FreqDivisor:divisorD|contador[23]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FreqDivisor:divisorD|contador[25]         ; FreqDivisor:divisorD|contador[25]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; FreqDivisor:divisorD|contador[2]          ; FreqDivisor:divisorD|contador[2]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FreqDivisor:divisorD|contador[3]          ; FreqDivisor:divisorD|contador[3]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.842  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_RS                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.843  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.849  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.857  ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.144      ; 1.235      ;
; 0.859  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.125      ;
; 0.868  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.134      ;
; 0.871  ; PC:ProgramCounter|PC[0]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.144      ; 1.249      ;
; 0.880  ; PC:ProgramCounter|PC[6]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.144      ; 1.258      ;
; 0.881  ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.144      ; 1.259      ;
; 0.886  ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.144      ; 1.264      ;
; 0.887  ; PC:ProgramCounter|PC[3]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.144      ; 1.265      ;
; 0.893  ; PC:ProgramCounter|PC[7]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.144      ; 1.271      ;
; 0.896  ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.144      ; 1.274      ;
; 0.946  ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; -0.206     ; 0.974      ;
; 0.947  ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; -0.206     ; 0.975      ;
; 0.949  ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; -0.206     ; 0.977      ;
; 0.950  ; PC:ProgramCounter|PC[3]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; -0.206     ; 0.978      ;
; 0.951  ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; -0.206     ; 0.979      ;
; 0.955  ; PC:ProgramCounter|PC[7]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; -0.206     ; 0.983      ;
; 0.956  ; PC:ProgramCounter|PC[6]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; -0.206     ; 0.984      ;
; 0.958  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.224      ;
; 0.962  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.228      ;
; 0.962  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.228      ;
; 0.975  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_DATA[7]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.241      ;
; 0.977  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.243      ;
; 0.983  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.249      ;
; 0.984  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.004      ; 1.254      ;
; 1.013  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.279      ;
; 1.016  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.282      ;
; 1.021  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.004     ; 1.283      ;
; 1.075  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.341      ;
; 1.089  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.355      ;
; 1.107  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|mLCD_DATA[7]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.373      ;
; 1.115  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.004      ; 1.385      ;
; 1.129  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[0]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.395      ;
; 1.129  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[1]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.395      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FreqDivisor:divisorD|LEDG'                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                   ; Launch Clock                                                                                                  ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; 1.098 ; RegisterFile:register|registradores[1][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.364      ;
; 1.366 ; RegisterFile:register|registradores[1][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.004      ; 1.636      ;
; 1.425 ; RegisterFile:register|registradores[7][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 1.692      ;
; 1.580 ; RegisterFile:register|registradores[3][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.004     ; 1.842      ;
; 1.744 ; RegisterFile:register|registradores[5][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.009      ; 2.019      ;
; 1.772 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.948      ; 5.195      ;
; 1.776 ; RegisterFile:register|registradores[4][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 2.043      ;
; 1.822 ; RegisterFile:register|registradores[7][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.014      ; 2.102      ;
; 1.866 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[0]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.948      ; 5.289      ;
; 1.957 ; RegisterFile:register|registradores[7][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.010      ; 2.233      ;
; 1.963 ; RegisterFile:register|registradores[2][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.015      ; 2.244      ;
; 1.987 ; RegisterFile:register|registradores[3][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 2.253      ;
; 2.023 ; RegisterFile:register|registradores[5][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.010      ; 2.299      ;
; 2.028 ; RegisterFile:register|registradores[7][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.002      ; 2.296      ;
; 2.041 ; RegisterFile:register|registradores[2][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.002     ; 2.305      ;
; 2.058 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.948      ; 5.481      ;
; 2.101 ; RegisterFile:register|registradores[1][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.004     ; 2.363      ;
; 2.143 ; RegisterFile:register|registradores[5][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.013      ; 2.422      ;
; 2.184 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.948      ; 5.607      ;
; 2.200 ; RegisterFile:register|registradores[3][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.002     ; 2.464      ;
; 2.215 ; RegisterFile:register|registradores[1][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.005     ; 2.476      ;
; 2.221 ; RegisterFile:register|registradores[2][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.002     ; 2.485      ;
; 2.226 ; RegisterFile:register|registradores[6][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.009      ; 2.501      ;
; 2.233 ; RegisterFile:register|registradores[5][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.002      ; 2.501      ;
; 2.236 ; RegisterFile:register|registradores[4][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.014      ; 2.516      ;
; 2.238 ; RegisterFile:register|registradores[3][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.002     ; 2.502      ;
; 2.272 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 2.948      ; 5.195      ;
; 2.275 ; RegisterFile:register|registradores[6][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.013      ; 2.554      ;
; 2.293 ; RegisterFile:register|registradores[2][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 2.560      ;
; 2.327 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.952      ; 5.754      ;
; 2.330 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[3]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.948      ; 5.753      ;
; 2.334 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.948      ; 5.757      ;
; 2.366 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[0]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 2.948      ; 5.289      ;
; 2.401 ; RegisterFile:register|registradores[4][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 2.672      ;
; 2.478 ; RegisterFile:register|registradores[6][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 2.745      ;
; 2.513 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[7]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.948      ; 5.936      ;
; 2.515 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[6]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.948      ; 5.938      ;
; 2.529 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[7][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.943      ; 5.947      ;
; 2.558 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 2.948      ; 5.481      ;
; 2.591 ; RegisterFile:register|registradores[6][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 2.858      ;
; 2.684 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 2.948      ; 5.607      ;
; 2.759 ; RegisterFile:register|registradores[5][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 3.026      ;
; 2.760 ; RegisterFile:register|registradores[2][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.003     ; 3.023      ;
; 2.809 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.957      ; 6.241      ;
; 2.809 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.957      ; 6.241      ;
; 2.809 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.957      ; 6.241      ;
; 2.809 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.957      ; 6.241      ;
; 2.809 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.957      ; 6.241      ;
; 2.818 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.942      ; 6.235      ;
; 2.818 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.942      ; 6.235      ;
; 2.818 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.942      ; 6.235      ;
; 2.827 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 2.952      ; 5.754      ;
; 2.830 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[3]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 2.948      ; 5.753      ;
; 2.834 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 2.948      ; 5.757      ;
; 2.876 ; RegisterFile:register|registradores[4][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 3.143      ;
; 2.878 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.948      ; 6.301      ;
; 2.904 ; PC:ProgramCounter|PC[5]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 3.170      ;
; 2.923 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.944      ; 6.342      ;
; 2.923 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.944      ; 6.342      ;
; 2.928 ; RegisterFile:register|registradores[1][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.005     ; 3.189      ;
; 2.954 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.952      ; 6.381      ;
; 2.970 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.948      ; 6.393      ;
; 2.970 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.948      ; 6.393      ;
; 2.975 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.958      ; 6.408      ;
; 2.975 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.958      ; 6.408      ;
; 3.003 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.947      ; 6.425      ;
; 3.003 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.947      ; 6.425      ;
; 3.003 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.947      ; 6.425      ;
; 3.013 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[7]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 2.948      ; 5.936      ;
; 3.015 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.955      ; 6.445      ;
; 3.015 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.955      ; 6.445      ;
; 3.015 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.955      ; 6.445      ;
; 3.015 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[6]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 2.948      ; 5.938      ;
; 3.029 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[7][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 2.943      ; 5.947      ;
; 3.066 ; RegisterFile:register|registradores[3][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.003     ; 3.329      ;
; 3.066 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.943      ; 6.484      ;
; 3.079 ; PC:ProgramCounter|PC[4]                                                                                       ; PC:ProgramCounter|PC[4]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 3.345      ;
; 3.119 ; PC:ProgramCounter|PC[1]                                                                                       ; PC:ProgramCounter|PC[1]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 3.385      ;
; 3.122 ; RegisterFile:register|registradores[1][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 3.388      ;
; 3.127 ; RegisterFile:register|registradores[7][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 3.393      ;
; 3.137 ; PC:ProgramCounter|PC[6]                                                                                       ; PC:ProgramCounter|PC[6]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 3.403      ;
; 3.186 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.943      ; 6.604      ;
; 3.242 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.952      ; 6.669      ;
; 3.242 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.952      ; 6.669      ;
; 3.242 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.952      ; 6.669      ;
; 3.257 ; PC:ProgramCounter|PC[3]                                                                                       ; PC:ProgramCounter|PC[3]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 3.523      ;
; 3.257 ; PC:ProgramCounter|PC[4]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 3.523      ;
; 3.258 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.957      ; 6.690      ;
; 3.258 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.957      ; 6.690      ;
; 3.270 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.944      ; 6.689      ;
; 3.270 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.944      ; 6.689      ;
; 3.274 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.952      ; 6.701      ;
; 3.274 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 2.952      ; 6.701      ;
; 3.290 ; PC:ProgramCounter|PC[7]                                                                                       ; PC:ProgramCounter|PC[7]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 3.556      ;
; 3.303 ; RegisterFile:register|registradores[6][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 3.574      ;
; 3.309 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 2.957      ; 6.241      ;
; 3.309 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 2.957      ; 6.241      ;
; 3.309 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 2.957      ; 6.241      ;
; 3.309 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 2.957      ; 6.241      ;
; 3.309 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 2.957      ; 6.241      ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                         ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]        ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]        ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]        ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]        ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]        ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]        ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]        ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]        ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]        ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]        ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]        ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]        ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]        ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]        ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]        ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]        ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[8]        ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[8]        ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|inclk[0] ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|inclk[0] ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|outclk   ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|outclk   ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|combout         ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|combout         ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datac      ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datac      ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad      ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad      ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac      ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac      ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac      ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac      ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac      ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac      ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac      ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac      ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac      ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac      ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac      ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac      ;
; -2.097 ; -2.097       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[8]|datac      ;
; -2.097 ; -2.097       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[8]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]        ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]        ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]        ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]        ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]        ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]        ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]        ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]        ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]        ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]        ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]        ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]        ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]        ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]        ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]        ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]        ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[8]        ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[8]        ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|inclk[0] ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|inclk[0] ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|outclk   ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|outclk   ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|combout         ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|combout         ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad      ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad      ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[8]|datac      ;
; -1.932 ; -1.932       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[8]|datac      ;
; -1.228 ; -1.228       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideOr5|combout     ;
; -1.228 ; -1.228       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideOr5|combout     ;
; -1.228 ; -1.228       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|datac           ;
; -1.228 ; -1.228       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|datac           ;
; -0.854 ; -0.854       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideNor5~8|combout  ;
; -0.854 ; -0.854       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideNor5~8|combout  ;
; -0.854 ; -0.854       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|datad           ;
; -0.854 ; -0.854       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|datad           ;
; -0.791 ; -0.791       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideNor5~8|combout  ;
; -0.791 ; -0.791       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideNor5~8|combout  ;
; -0.791 ; -0.791       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|datad           ;
; -0.791 ; -0.791       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|datad           ;
; -0.666 ; -0.666       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideNor5~6|combout  ;
; -0.666 ; -0.666       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideNor5~6|combout  ;
; -0.666 ; -0.666       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideOr5|dataa       ;
; -0.666 ; -0.666       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideOr5|dataa       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[10]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[10]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[11]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[11]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[12]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[12]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[13]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[13]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[14]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[14]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[15]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[15]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[16]                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FreqDivisor:divisorD|LEDG'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][1] ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; 6.492 ; 6.492 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; 6.492 ; 6.492 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; 2.705 ; 2.705 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; 2.084 ; 2.084 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; 2.088 ; 2.088 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; 2.204 ; 2.204 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; 2.705 ; 2.705 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; 2.485 ; 2.485 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; 2.448 ; 2.448 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; 1.899 ; 1.899 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; 1.792 ; 1.792 ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; -4.039 ; -4.039 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; -4.039 ; -4.039 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; -0.570 ; -0.570 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; -1.318 ; -1.318 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; -0.570 ; -0.570 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; -1.659 ; -1.659 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; -1.419 ; -1.419 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; -0.828 ; -0.828 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; -0.731 ; -0.731 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; -1.070 ; -1.070 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; -0.807 ; -0.807 ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                       ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 8.084  ; 8.084  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 7.054  ; 7.054  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 7.669  ; 7.669  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 7.493  ; 7.493  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 8.084  ; 8.084  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 7.322  ; 7.322  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 7.542  ; 7.542  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 7.784  ; 7.784  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 7.765  ; 7.765  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 8.246  ; 8.246  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 7.634  ; 7.634  ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 18.711 ; 18.711 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 18.711 ; 18.711 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 16.787 ; 16.787 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 16.401 ; 16.401 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[3]     ; CLOCK_50                                                                                                      ; 15.792 ; 15.792 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 16.416 ; 16.416 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 15.668 ; 15.668 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 14.970 ; 14.970 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 18.476 ; 18.476 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 14.143 ; 14.143 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 15.279 ; 15.279 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 6.905  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 6.905  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 6.905  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 6.905  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.410 ; 15.410 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.410 ; 15.410 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.486 ; 13.486 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.100 ; 13.100 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.491 ; 12.491 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.115 ; 13.115 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.367 ; 12.367 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.669 ; 11.669 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.175 ; 15.175 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.842 ; 10.842 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.978 ; 11.978 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.410 ; 15.410 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.410 ; 15.410 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.486 ; 13.486 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.100 ; 13.100 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.491 ; 12.491 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.115 ; 13.115 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.367 ; 12.367 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.669 ; 11.669 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.175 ; 15.175 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.842 ; 10.842 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.978 ; 11.978 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 7.054  ; 7.054  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 7.054  ; 7.054  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 7.669  ; 7.669  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 7.493  ; 7.493  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 8.084  ; 8.084  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 7.322  ; 7.322  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 7.542  ; 7.542  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 7.784  ; 7.784  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 7.765  ; 7.765  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 8.246  ; 8.246  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 7.634  ; 7.634  ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 12.511 ; 12.511 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 16.185 ; 16.185 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 13.712 ; 13.712 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 13.352 ; 13.352 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[3]     ; CLOCK_50                                                                                                      ; 13.133 ; 13.133 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 13.098 ; 13.098 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 14.172 ; 14.172 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 13.242 ; 13.242 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 15.426 ; 15.426 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 12.511 ; 12.511 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 12.538 ; 12.538 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 6.905  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 6.905  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 6.905  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 6.905  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.210  ; 9.210  ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.884 ; 12.884 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.411 ; 10.411 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.051 ; 10.051 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.832  ; 9.832  ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.797  ; 9.797  ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.871 ; 10.871 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.941  ; 9.941  ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.125 ; 12.125 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.210  ; 9.210  ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.237  ; 9.237  ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.210  ; 9.210  ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.884 ; 12.884 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.411 ; 10.411 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.051 ; 10.051 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.832  ; 9.832  ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.797  ; 9.797  ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.871 ; 10.871 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.941  ; 9.941  ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.125 ; 12.125 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.210  ; 9.210  ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.237  ; 9.237  ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 9.488 ; 9.488 ;       ;
; SW[0]      ; HEX0[0]     ; 8.511 ; 8.511 ; 8.511 ; 8.511 ;
; SW[0]      ; HEX0[1]     ; 8.103 ; 8.103 ; 8.103 ; 8.103 ;
; SW[0]      ; HEX0[2]     ;       ; 7.530 ; 7.530 ;       ;
; SW[0]      ; HEX0[3]     ; 8.489 ; 8.489 ; 8.489 ; 8.489 ;
; SW[0]      ; HEX0[4]     ; 8.544 ;       ;       ; 8.544 ;
; SW[0]      ; HEX0[5]     ; 8.772 ;       ;       ; 8.772 ;
; SW[0]      ; HEX0[6]     ; 8.844 ; 8.844 ; 8.844 ; 8.844 ;
; SW[1]      ; HEX0[0]     ; 8.519 ; 8.519 ; 8.519 ; 8.519 ;
; SW[1]      ; HEX0[1]     ; 8.109 ; 8.109 ; 8.109 ; 8.109 ;
; SW[1]      ; HEX0[2]     ; 7.740 ;       ;       ; 7.740 ;
; SW[1]      ; HEX0[3]     ; 8.675 ; 8.675 ; 8.675 ; 8.675 ;
; SW[1]      ; HEX0[4]     ;       ; 8.544 ; 8.544 ;       ;
; SW[1]      ; HEX0[5]     ; 8.779 ; 8.779 ; 8.779 ; 8.779 ;
; SW[1]      ; HEX0[6]     ; 8.847 ; 8.847 ; 8.847 ; 8.847 ;
; SW[2]      ; HEX0[0]     ; 7.978 ; 7.978 ; 7.978 ; 7.978 ;
; SW[2]      ; HEX0[1]     ; 7.577 ;       ;       ; 7.577 ;
; SW[2]      ; HEX0[2]     ; 7.135 ; 7.135 ; 7.135 ; 7.135 ;
; SW[2]      ; HEX0[3]     ; 8.066 ; 8.066 ; 8.066 ; 8.066 ;
; SW[2]      ; HEX0[4]     ; 8.019 ; 8.019 ; 8.019 ; 8.019 ;
; SW[2]      ; HEX0[5]     ; 8.248 ; 8.248 ; 8.248 ; 8.248 ;
; SW[2]      ; HEX0[6]     ; 8.319 ; 8.319 ; 8.319 ; 8.319 ;
; SW[3]      ; HEX0[0]     ; 8.736 ; 8.736 ; 8.736 ; 8.736 ;
; SW[3]      ; HEX0[1]     ; 8.343 ; 8.343 ; 8.343 ; 8.343 ;
; SW[3]      ; HEX0[2]     ; 7.387 ; 7.387 ; 7.387 ; 7.387 ;
; SW[3]      ; HEX0[3]     ; 8.317 ; 8.317 ; 8.317 ; 8.317 ;
; SW[3]      ; HEX0[4]     ;       ; 8.784 ; 8.784 ;       ;
; SW[3]      ; HEX0[5]     ; 9.011 ; 9.011 ; 9.011 ; 9.011 ;
; SW[3]      ; HEX0[6]     ; 9.084 ; 9.084 ; 9.084 ; 9.084 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 9.488 ; 9.488 ;       ;
; SW[0]      ; HEX0[0]     ; 8.511 ; 8.511 ; 8.511 ; 8.511 ;
; SW[0]      ; HEX0[1]     ; 8.103 ; 8.103 ; 8.103 ; 8.103 ;
; SW[0]      ; HEX0[2]     ;       ; 7.530 ; 7.530 ;       ;
; SW[0]      ; HEX0[3]     ; 8.489 ; 8.489 ; 8.489 ; 8.489 ;
; SW[0]      ; HEX0[4]     ; 8.544 ;       ;       ; 8.544 ;
; SW[0]      ; HEX0[5]     ; 8.772 ;       ;       ; 8.772 ;
; SW[0]      ; HEX0[6]     ; 8.844 ; 8.844 ; 8.844 ; 8.844 ;
; SW[1]      ; HEX0[0]     ; 8.519 ; 8.519 ; 8.519 ; 8.519 ;
; SW[1]      ; HEX0[1]     ; 8.109 ; 8.109 ; 8.109 ; 8.109 ;
; SW[1]      ; HEX0[2]     ; 7.740 ;       ;       ; 7.740 ;
; SW[1]      ; HEX0[3]     ; 8.675 ; 8.675 ; 8.675 ; 8.675 ;
; SW[1]      ; HEX0[4]     ;       ; 8.544 ; 8.544 ;       ;
; SW[1]      ; HEX0[5]     ; 8.779 ; 8.779 ; 8.779 ; 8.779 ;
; SW[1]      ; HEX0[6]     ; 8.847 ; 8.847 ; 8.847 ; 8.847 ;
; SW[2]      ; HEX0[0]     ; 7.978 ; 7.978 ; 7.978 ; 7.978 ;
; SW[2]      ; HEX0[1]     ; 7.577 ;       ;       ; 7.577 ;
; SW[2]      ; HEX0[2]     ; 7.135 ; 7.135 ; 7.135 ; 7.135 ;
; SW[2]      ; HEX0[3]     ; 8.066 ; 8.066 ; 8.066 ; 8.066 ;
; SW[2]      ; HEX0[4]     ; 8.019 ; 8.019 ; 8.019 ; 8.019 ;
; SW[2]      ; HEX0[5]     ; 8.248 ; 8.248 ; 8.248 ; 8.248 ;
; SW[2]      ; HEX0[6]     ; 8.319 ; 8.319 ; 8.319 ; 8.319 ;
; SW[3]      ; HEX0[0]     ; 8.736 ; 8.736 ; 8.736 ; 8.736 ;
; SW[3]      ; HEX0[1]     ; 8.343 ; 8.343 ; 8.343 ; 8.343 ;
; SW[3]      ; HEX0[2]     ; 7.387 ; 7.387 ; 7.387 ; 7.387 ;
; SW[3]      ; HEX0[3]     ; 8.317 ; 8.317 ; 8.317 ; 8.317 ;
; SW[3]      ; HEX0[4]     ;       ; 8.784 ; 8.784 ;       ;
; SW[3]      ; HEX0[5]     ; 9.011 ; 9.011 ; 9.011 ; 9.011 ;
; SW[3]      ; HEX0[6]     ; 9.084 ; 9.084 ; 9.084 ; 9.084 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; FreqDivisor:divisorD|LEDG                                                                                     ; -5.722 ; -359.675      ;
; CLOCK_50                                                                                                      ; -4.725 ; -110.306      ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.987 ; -26.420       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.533 ; -21.470       ;
; CLOCK_50                                                                                                      ; -1.547 ; -1.547        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; 0.510  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                      ; -2.000 ; -224.916      ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.668 ; -54.532       ;
; FreqDivisor:divisorD|LEDG                                                                                     ; -0.500 ; -72.000       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FreqDivisor:divisorD|LEDG'                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                 ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+--------------+---------------------------+--------------+------------+------------+
; -5.722 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.750      ;
; -5.722 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.750      ;
; -5.722 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.750      ;
; -5.722 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.750      ;
; -5.722 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.750      ;
; -5.722 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.750      ;
; -5.722 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.750      ;
; -5.722 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.750      ;
; -5.717 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.745      ;
; -5.717 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.745      ;
; -5.717 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.745      ;
; -5.717 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.745      ;
; -5.717 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.745      ;
; -5.717 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.745      ;
; -5.717 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.745      ;
; -5.717 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.745      ;
; -5.709 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.737      ;
; -5.709 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.737      ;
; -5.709 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.737      ;
; -5.709 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.737      ;
; -5.709 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.737      ;
; -5.709 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.737      ;
; -5.709 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.737      ;
; -5.709 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.737      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.648 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.676      ;
; -5.643 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.671      ;
; -5.643 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.671      ;
; -5.643 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.671      ;
; -5.643 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.671      ;
; -5.643 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.671      ;
; -5.643 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.671      ;
; -5.643 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.671      ;
; -5.643 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.671      ;
; -5.642 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.670      ;
; -5.642 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.670      ;
; -5.642 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.670      ;
; -5.642 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.670      ;
; -5.642 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.670      ;
; -5.642 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.670      ;
; -5.642 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.670      ;
; -5.642 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; -0.004     ; 6.670      ;
; -5.628 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.694      ;
; -5.628 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.694      ;
; -5.628 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.694      ;
; -5.628 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.694      ;
; -5.628 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.694      ;
; -5.628 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.694      ;
; -5.628 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.694      ;
; -5.623 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.689      ;
; -5.623 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.689      ;
; -5.623 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.689      ;
; -5.623 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.689      ;
; -5.623 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.689      ;
; -5.623 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.689      ;
; -5.623 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.689      ;
; -5.615 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.681      ;
; -5.615 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.681      ;
; -5.615 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.681      ;
; -5.615 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.681      ;
; -5.615 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.681      ;
; -5.615 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.681      ;
; -5.615 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.681      ;
; -5.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.620      ;
; -5.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.620      ;
; -5.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.620      ;
; -5.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.620      ;
; -5.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.620      ;
; -5.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.620      ;
; -5.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.620      ;
; -5.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.620      ;
; -5.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.620      ;
; -5.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.620      ;
; -5.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.620      ;
; -5.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.620      ;
; -5.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.620      ;
; -5.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.620      ;
; -5.549 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.615      ;
; -5.549 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.615      ;
; -5.549 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.615      ;
; -5.549 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.615      ;
; -5.549 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.615      ;
; -5.549 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.615      ;
; -5.549 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.615      ;
; -5.548 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.614      ;
; -5.548 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.034      ; 6.614      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.725 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.789     ; 1.435      ;
; -4.702 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.790     ; 1.411      ;
; -4.698 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.776     ; 1.421      ;
; -4.679 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.799     ; 1.379      ;
; -4.663 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.792     ; 1.370      ;
; -4.642 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.774     ; 1.367      ;
; -4.628 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.717     ; 1.410      ;
; -4.594 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.800     ; 1.293      ;
; -4.395 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.959     ; 1.435      ;
; -4.372 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.960     ; 1.411      ;
; -4.368 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.946     ; 1.421      ;
; -4.349 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.969     ; 1.379      ;
; -4.333 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.962     ; 1.370      ;
; -4.312 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.944     ; 1.367      ;
; -4.298 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.887     ; 1.410      ;
; -4.264 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.970     ; 1.293      ;
; -4.009 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.789     ; 0.719      ;
; -4.004 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.792     ; 0.711      ;
; -3.967 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.776     ; 0.690      ;
; -3.953 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.800     ; 0.652      ;
; -3.908 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.774     ; 0.633      ;
; -3.866 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.799     ; 0.566      ;
; -3.835 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.790     ; 0.544      ;
; -3.785 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.717     ; 0.567      ;
; -3.679 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.959     ; 0.719      ;
; -3.674 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.962     ; 0.711      ;
; -3.637 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.946     ; 0.690      ;
; -3.623 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.970     ; 0.652      ;
; -3.578 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.944     ; 0.633      ;
; -3.536 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.969     ; 0.566      ;
; -3.505 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.960     ; 0.544      ;
; -3.455 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.887     ; 0.567      ;
; -3.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.046      ; 4.228      ;
; -3.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.046      ; 4.228      ;
; -3.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.046      ; 4.228      ;
; -3.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.046      ; 4.228      ;
; -3.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.046      ; 4.228      ;
; -3.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.046      ; 4.228      ;
; -3.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.046      ; 4.228      ;
; -2.995 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 4.001      ;
; -2.995 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 4.001      ;
; -2.995 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 4.001      ;
; -2.995 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 4.001      ;
; -2.995 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 4.001      ;
; -2.995 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 4.001      ;
; -2.995 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 4.001      ;
; -2.995 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 4.001      ;
; -2.801 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.807      ;
; -2.801 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.807      ;
; -2.801 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.807      ;
; -2.801 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.807      ;
; -2.801 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.807      ;
; -2.801 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.807      ;
; -2.801 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.807      ;
; -2.801 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.807      ;
; -2.759 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.765      ;
; -2.759 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.765      ;
; -2.759 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.765      ;
; -2.759 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.765      ;
; -2.759 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.765      ;
; -2.759 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.765      ;
; -2.759 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.765      ;
; -2.759 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.765      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.671 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.677      ;
; -2.670 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.676      ;
; -2.670 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.676      ;
; -2.670 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.676      ;
; -2.670 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.676      ;
; -2.670 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.676      ;
; -2.670 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.676      ;
; -2.670 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.676      ;
; -2.670 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.676      ;
; -2.659 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.665      ;
; -2.659 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.665      ;
; -2.659 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.665      ;
; -2.659 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.665      ;
; -2.659 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.665      ;
; -2.659 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.665      ;
; -2.659 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.665      ;
; -2.659 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.665      ;
; -2.574 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.580      ;
; -2.574 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.580      ;
; -2.574 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.580      ;
; -2.574 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.580      ;
; -2.574 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.007      ; 3.580      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node              ; Launch Clock ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.987 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.683      ; 5.813      ;
; -2.987 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.683      ; 5.813      ;
; -2.987 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.683      ; 5.813      ;
; -2.987 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.683      ; 5.813      ;
; -2.987 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.683      ; 5.813      ;
; -2.987 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.683      ; 5.813      ;
; -2.987 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.683      ; 5.813      ;
; -2.977 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.742      ; 5.811      ;
; -2.977 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.742      ; 5.811      ;
; -2.977 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.742      ; 5.811      ;
; -2.977 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.742      ; 5.811      ;
; -2.977 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.742      ; 5.811      ;
; -2.977 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.742      ; 5.811      ;
; -2.977 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.742      ; 5.811      ;
; -2.976 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.717      ; 5.803      ;
; -2.976 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.717      ; 5.803      ;
; -2.976 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.717      ; 5.803      ;
; -2.976 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.717      ; 5.803      ;
; -2.976 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.717      ; 5.803      ;
; -2.976 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.717      ; 5.803      ;
; -2.976 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.717      ; 5.803      ;
; -2.976 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.717      ; 5.803      ;
; -2.965 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.727      ; 5.707      ;
; -2.965 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.727      ; 5.707      ;
; -2.965 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.727      ; 5.707      ;
; -2.965 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.727      ; 5.707      ;
; -2.965 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.727      ; 5.707      ;
; -2.965 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.727      ; 5.707      ;
; -2.965 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.727      ; 5.707      ;
; -2.965 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.727      ; 5.707      ;
; -2.947 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 5.811      ;
; -2.947 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 5.811      ;
; -2.947 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 5.811      ;
; -2.947 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 5.811      ;
; -2.947 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 5.811      ;
; -2.947 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 5.811      ;
; -2.947 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 5.811      ;
; -2.938 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.740      ; 5.771      ;
; -2.938 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.740      ; 5.771      ;
; -2.938 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.740      ; 5.771      ;
; -2.938 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.740      ; 5.771      ;
; -2.938 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.740      ; 5.771      ;
; -2.938 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.740      ; 5.771      ;
; -2.938 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.740      ; 5.771      ;
; -2.924 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.721      ; 5.750      ;
; -2.924 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.721      ; 5.750      ;
; -2.924 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.721      ; 5.750      ;
; -2.924 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.721      ; 5.750      ;
; -2.924 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.721      ; 5.750      ;
; -2.924 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.721      ; 5.750      ;
; -2.924 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.721      ; 5.750      ;
; -2.924 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.721      ; 5.750      ;
; -2.900 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.728      ; 5.734      ;
; -2.900 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.728      ; 5.734      ;
; -2.900 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.728      ; 5.734      ;
; -2.900 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.728      ; 5.734      ;
; -2.900 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.728      ; 5.734      ;
; -2.900 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.728      ; 5.734      ;
; -2.900 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.728      ; 5.734      ;
; -2.900 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.728      ; 5.734      ;
; -2.883 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.766      ; 5.755      ;
; -2.883 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.766      ; 5.755      ;
; -2.883 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.766      ; 5.755      ;
; -2.883 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.766      ; 5.755      ;
; -2.883 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.766      ; 5.755      ;
; -2.883 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.766      ; 5.755      ;
; -2.883 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.766      ; 5.755      ;
; -2.881 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.755      ; 5.746      ;
; -2.881 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.755      ; 5.746      ;
; -2.881 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.755      ; 5.746      ;
; -2.881 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.755      ; 5.746      ;
; -2.881 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.755      ; 5.746      ;
; -2.881 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.755      ; 5.746      ;
; -2.881 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.755      ; 5.746      ;
; -2.866 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.720      ; 5.692      ;
; -2.866 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.720      ; 5.692      ;
; -2.866 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.720      ; 5.692      ;
; -2.866 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.720      ; 5.692      ;
; -2.866 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.720      ; 5.692      ;
; -2.866 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.720      ; 5.692      ;
; -2.866 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.720      ; 5.692      ;
; -2.866 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.720      ; 5.692      ;
; -2.864 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.756      ; 5.731      ;
; -2.864 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.756      ; 5.731      ;
; -2.864 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.756      ; 5.731      ;
; -2.864 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.756      ; 5.731      ;
; -2.864 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.756      ; 5.731      ;
; -2.864 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.756      ; 5.731      ;
; -2.864 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.756      ; 5.731      ;
; -2.848 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.765      ; 5.628      ;
; -2.848 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.765      ; 5.628      ;
; -2.848 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.765      ; 5.628      ;
; -2.848 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.765      ; 5.628      ;
; -2.848 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.765      ; 5.628      ;
; -2.848 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.765      ; 5.628      ;
; -2.848 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.765      ; 5.628      ;
; -2.843 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.718      ; 5.672      ;
; -2.843 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.718      ; 5.672      ;
; -2.843 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.718      ; 5.672      ;
; -2.843 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.718      ; 5.672      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node              ; Launch Clock                                                                                                  ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.533 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.690      ; 3.279      ;
; -2.508 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.700      ; 3.314      ;
; -2.506 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.699      ; 3.315      ;
; -2.407 ; RegisterFile:register|registradores[5][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.978      ; 1.571      ;
; -2.394 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.676      ; 3.404      ;
; -2.393 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.692      ; 3.421      ;
; -2.390 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.674      ; 3.406      ;
; -2.363 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.520      ; 3.279      ;
; -2.338 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.530      ; 3.314      ;
; -2.336 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.529      ; 3.315      ;
; -2.273 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.617      ; 3.466      ;
; -2.254 ; RegisterFile:register|registradores[6][5]                                                                     ; ULA:ula|ULAResult[5] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.973      ; 1.719      ;
; -2.247 ; RegisterFile:register|registradores[6][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.978      ; 1.731      ;
; -2.240 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.689      ; 3.571      ;
; -2.224 ; RegisterFile:register|registradores[2][1]                                                                     ; ULA:ula|ULAResult[1] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.904      ; 1.680      ;
; -2.224 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.506      ; 3.404      ;
; -2.223 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.522      ; 3.421      ;
; -2.220 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.504      ; 3.406      ;
; -2.219 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.693      ; 3.596      ;
; -2.218 ; RegisterFile:register|registradores[2][2]                                                                     ; ULA:ula|ULAResult[2] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.954      ; 1.736      ;
; -2.171 ; RegisterFile:register|registradores[7][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.979      ; 1.808      ;
; -2.166 ; RegisterFile:register|registradores[7][4]                                                                     ; ULA:ula|ULAResult[4] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.978      ; 1.812      ;
; -2.153 ; RegisterFile:register|registradores[3][3]                                                                     ; ULA:ula|ULAResult[3] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.947      ; 1.794      ;
; -2.106 ; RegisterFile:register|registradores[1][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.970      ; 1.864      ;
; -2.104 ; RegisterFile:register|registradores[6][3]                                                                     ; ULA:ula|ULAResult[3] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.952      ; 1.848      ;
; -2.103 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.447      ; 3.466      ;
; -2.084 ; RegisterFile:register|registradores[7][1]                                                                     ; ULA:ula|ULAResult[1] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.904      ; 1.820      ;
; -2.075 ; RegisterFile:register|registradores[7][3]                                                                     ; ULA:ula|ULAResult[3] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.960      ; 1.885      ;
; -2.070 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.519      ; 3.571      ;
; -2.050 ; RegisterFile:register|registradores[5][6]                                                                     ; ULA:ula|ULAResult[6] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.979      ; 1.929      ;
; -2.049 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.523      ; 3.596      ;
; -2.042 ; RegisterFile:register|registradores[1][3]                                                                     ; ULA:ula|ULAResult[3] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.947      ; 1.905      ;
; -2.036 ; RegisterFile:register|registradores[4][1]                                                                     ; ULA:ula|ULAResult[1] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.904      ; 1.868      ;
; -2.033 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.690      ; 3.279      ;
; -2.008 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.700      ; 3.314      ;
; -2.006 ; RegisterFile:register|registradores[7][5]                                                                     ; ULA:ula|ULAResult[5] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.969      ; 1.963      ;
; -2.006 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.699      ; 3.315      ;
; -2.000 ; RegisterFile:register|registradores[7][7]                                                                     ; ULA:ula|ULAResult[7] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.968      ; 1.968      ;
; -2.000 ; RegisterFile:register|registradores[7][6]                                                                     ; ULA:ula|ULAResult[6] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.979      ; 1.979      ;
; -2.000 ; RegisterFile:register|registradores[5][7]                                                                     ; ULA:ula|ULAResult[7] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.968      ; 1.968      ;
; -1.997 ; RegisterFile:register|registradores[4][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.979      ; 1.982      ;
; -1.996 ; RegisterFile:register|registradores[3][5]                                                                     ; ULA:ula|ULAResult[5] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.963      ; 1.967      ;
; -1.987 ; RegisterFile:register|registradores[6][5]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.975      ; 1.988      ;
; -1.982 ; RegisterFile:register|registradores[2][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.979      ; 1.997      ;
; -1.977 ; RegisterFile:register|registradores[1][1]                                                                     ; ULA:ula|ULAResult[1] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.895      ; 1.918      ;
; -1.951 ; RegisterFile:register|registradores[3][6]                                                                     ; ULA:ula|ULAResult[6] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.975      ; 2.024      ;
; -1.948 ; RegisterFile:register|registradores[3][7]                                                                     ; ULA:ula|ULAResult[7] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.964      ; 2.016      ;
; -1.945 ; RegisterFile:register|registradores[5][4]                                                                     ; ULA:ula|ULAResult[4] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.985      ; 2.040      ;
; -1.944 ; RegisterFile:register|registradores[3][1]                                                                     ; ULA:ula|ULAResult[1] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.890      ; 1.946      ;
; -1.933 ; RegisterFile:register|registradores[6][1]                                                                     ; ULA:ula|ULAResult[1] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.900      ; 1.967      ;
; -1.927 ; RegisterFile:register|registradores[5][3]                                                                     ; ULA:ula|ULAResult[3] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.960      ; 2.033      ;
; -1.923 ; RegisterFile:register|registradores[2][6]                                                                     ; ULA:ula|ULAResult[6] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.975      ; 2.052      ;
; -1.898 ; RegisterFile:register|registradores[5][2]                                                                     ; ULA:ula|ULAResult[2] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.962      ; 2.064      ;
; -1.894 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.676      ; 3.404      ;
; -1.893 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.692      ; 3.421      ;
; -1.890 ; RegisterFile:register|registradores[6][4]                                                                     ; ULA:ula|ULAResult[4] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.985      ; 2.095      ;
; -1.890 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.674      ; 3.406      ;
; -1.889 ; RegisterFile:register|registradores[5][5]                                                                     ; ULA:ula|ULAResult[5] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.972      ; 2.083      ;
; -1.885 ; RegisterFile:register|registradores[3][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.965      ; 2.080      ;
; -1.883 ; RegisterFile:register|registradores[2][5]                                                                     ; ULA:ula|ULAResult[5] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.965      ; 2.082      ;
; -1.881 ; RegisterFile:register|registradores[4][2]                                                                     ; ULA:ula|ULAResult[2] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.954      ; 2.073      ;
; -1.875 ; RegisterFile:register|registradores[1][4]                                                                     ; ULA:ula|ULAResult[4] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.977      ; 2.102      ;
; -1.875 ; RegisterFile:register|registradores[4][6]                                                                     ; ULA:ula|ULAResult[6] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.982      ; 2.107      ;
; -1.868 ; RegisterFile:register|registradores[2][3]                                                                     ; ULA:ula|ULAResult[3] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.961      ; 2.093      ;
; -1.866 ; RegisterFile:register|registradores[6][2]                                                                     ; ULA:ula|ULAResult[2] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.954      ; 2.088      ;
; -1.863 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.520      ; 3.279      ;
; -1.859 ; RegisterFile:register|registradores[7][7]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.971      ; 2.112      ;
; -1.859 ; RegisterFile:register|registradores[5][7]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.971      ; 2.112      ;
; -1.845 ; RegisterFile:register|registradores[1][2]                                                                     ; ULA:ula|ULAResult[2] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.949      ; 2.104      ;
; -1.843 ; RegisterFile:register|registradores[1][5]                                                                     ; ULA:ula|ULAResult[5] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.963      ; 2.120      ;
; -1.838 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.530      ; 3.314      ;
; -1.836 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.529      ; 3.315      ;
; -1.827 ; RegisterFile:register|registradores[1][6]                                                                     ; ULA:ula|ULAResult[6] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.978      ; 2.151      ;
; -1.824 ; RegisterFile:register|registradores[5][1]                                                                     ; ULA:ula|ULAResult[1] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.903      ; 2.079      ;
; -1.823 ; RegisterFile:register|registradores[7][2]                                                                     ; ULA:ula|ULAResult[2] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.962      ; 2.139      ;
; -1.820 ; RegisterFile:register|registradores[2][7]                                                                     ; ULA:ula|ULAResult[7] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.964      ; 2.144      ;
; -1.807 ; RegisterFile:register|registradores[3][7]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.967      ; 2.160      ;
; -1.789 ; RegisterFile:register|registradores[3][2]                                                                     ; ULA:ula|ULAResult[2] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.949      ; 2.160      ;
; -1.776 ; RegisterFile:register|registradores[6][7]                                                                     ; ULA:ula|ULAResult[7] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.967      ; 2.191      ;
; -1.774 ; RegisterFile:register|registradores[1][7]                                                                     ; ULA:ula|ULAResult[7] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.962      ; 2.188      ;
; -1.773 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.617      ; 3.466      ;
; -1.769 ; RegisterFile:register|registradores[6][6]                                                                     ; ULA:ula|ULAResult[6] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.983      ; 2.214      ;
; -1.740 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.689      ; 3.571      ;
; -1.739 ; RegisterFile:register|registradores[7][5]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.971      ; 2.232      ;
; -1.737 ; RegisterFile:register|registradores[5][0]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.808      ; 1.571      ;
; -1.732 ; RegisterFile:register|registradores[3][4]                                                                     ; ULA:ula|ULAResult[4] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.974      ; 2.242      ;
; -1.729 ; RegisterFile:register|registradores[3][5]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.965      ; 2.236      ;
; -1.728 ; RegisterFile:register|registradores[5][0]                                                                     ; ULA:ula|ULAResult[3] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.960      ; 2.232      ;
; -1.724 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.506      ; 3.404      ;
; -1.723 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.522      ; 3.421      ;
; -1.722 ; RegisterFile:register|registradores[4][5]                                                                     ; ULA:ula|ULAResult[5] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.972      ; 2.250      ;
; -1.720 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.504      ; 3.406      ;
; -1.719 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.693      ; 3.596      ;
; -1.718 ; RegisterFile:register|registradores[4][7]                                                                     ; ULA:ula|ULAResult[7] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.971      ; 2.253      ;
; -1.713 ; RegisterFile:register|registradores[2][2]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.970      ; 2.257      ;
; -1.698 ; RegisterFile:register|registradores[7][4]                                                                     ; ULA:ula|ULAResult[5] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.969      ; 2.271      ;
; -1.697 ; RegisterFile:register|registradores[2][2]                                                                     ; ULA:ula|ULAResult[4] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.977      ; 2.280      ;
; -1.682 ; RegisterFile:register|registradores[7][4]                                                                     ; ULA:ula|ULAResult[6] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.979      ; 2.297      ;
; -1.681 ; RegisterFile:register|registradores[7][4]                                                                     ; ULA:ula|ULAResult[7] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.968      ; 2.287      ;
; -1.679 ; RegisterFile:register|registradores[2][7]                                                                     ; ULA:ula|ULAResult[0] ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.967      ; 2.288      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                           ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                       ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.547 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 1.621      ; 0.367      ;
; -1.047 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; -0.500       ; 1.621      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.256  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.260  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.412      ;
; 0.261  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_RS                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.413      ;
; 0.261  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.413      ;
; 0.262  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[7]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.262  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.263  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.281  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.433      ;
; 0.281  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.433      ;
; 0.308  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.460      ;
; 0.337  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.489      ;
; 0.344  ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.004      ; 0.486      ;
; 0.345  ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.004      ; 0.487      ;
; 0.346  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.498      ;
; 0.346  ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.004      ; 0.488      ;
; 0.347  ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.004      ; 0.489      ;
; 0.347  ; PC:ProgramCounter|PC[3]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.004      ; 0.489      ;
; 0.348  ; PC:ProgramCounter|PC[7]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.004      ; 0.490      ;
; 0.349  ; PC:ProgramCounter|PC[6]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.004      ; 0.491      ;
; 0.354  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.357  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; FreqDivisor:divisorD|contador[11]         ; FreqDivisor:divisorD|contador[11]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FreqDivisor:divisorD|contador[12]         ; FreqDivisor:divisorD|contador[12]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FreqDivisor:divisorD|contador[15]         ; FreqDivisor:divisorD|contador[15]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FreqDivisor:divisorD|contador[20]         ; FreqDivisor:divisorD|contador[20]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FreqDivisor:divisorD|contador[6]          ; FreqDivisor:divisorD|contador[6]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; FreqDivisor:divisorD|contador[14]         ; FreqDivisor:divisorD|contador[14]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; FreqDivisor:divisorD|contador[22]         ; FreqDivisor:divisorD|contador[22]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FreqDivisor:divisorD|contador[24]         ; FreqDivisor:divisorD|contador[24]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; FreqDivisor:divisorD|contador[1]          ; FreqDivisor:divisorD|contador[1]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FreqDivisor:divisorD|contador[4]          ; FreqDivisor:divisorD|contador[4]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.004     ; 0.517      ;
; 0.371  ; FreqDivisor:divisorD|contador[9]          ; FreqDivisor:divisorD|contador[9]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FreqDivisor:divisorD|contador[16]         ; FreqDivisor:divisorD|contador[16]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FreqDivisor:divisorD|contador[23]         ; FreqDivisor:divisorD|contador[23]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; FreqDivisor:divisorD|contador[19]         ; FreqDivisor:divisorD|contador[19]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FreqDivisor:divisorD|contador[25]         ; FreqDivisor:divisorD|contador[25]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FreqDivisor:divisorD|contador[2]          ; FreqDivisor:divisorD|contador[2]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FreqDivisor:divisorD|contador[3]          ; FreqDivisor:divisorD|contador[3]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.375  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.379  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.379  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.381  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.391  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_RS                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.543      ;
; 0.393  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.545      ;
; 0.401  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.553      ;
; 0.427  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.579      ;
; 0.443  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.004      ; 0.599      ;
; 0.454  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.606      ;
; 0.455  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.607      ;
; 0.461  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.613      ;
; 0.464  ; PC:ProgramCounter|PC[0]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 0.003      ; 0.605      ;
; 0.465  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.617      ;
; 0.465  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_DATA[7]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.617      ;
; 0.466  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.004     ; 0.614      ;
; 0.484  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.636      ;
; 0.484  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.636      ;
; 0.495  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; FreqDivisor:divisorD|contador[11]         ; FreqDivisor:divisorD|contador[12]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FreqDivisor:divisorD|contador[15]         ; FreqDivisor:divisorD|contador[16]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; FreqDivisor:divisorD|contador[14]         ; FreqDivisor:divisorD|contador[15]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; FreqDivisor:divisorD|contador[0]          ; FreqDivisor:divisorD|contador[1]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; FreqDivisor:divisorD|contador[22]         ; FreqDivisor:divisorD|contador[23]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; FreqDivisor:divisorD|contador[24]         ; FreqDivisor:divisorD|contador[25]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; FreqDivisor:divisorD|contador[1]          ; FreqDivisor:divisorD|contador[2]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; FreqDivisor:divisorD|contador[21]         ; FreqDivisor:divisorD|contador[22]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; FreqDivisor:divisorD|contador[5]          ; FreqDivisor:divisorD|contador[6]                                                                              ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; FreqDivisor:divisorD|contador[18]         ; FreqDivisor:divisorD|contador[19]                                                                             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                        ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FreqDivisor:divisorD|LEDG'                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                   ; Launch Clock                                                                                                  ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; 0.510 ; RegisterFile:register|registradores[1][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 0.662      ;
; 0.623 ; RegisterFile:register|registradores[7][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 0.776      ;
; 0.635 ; RegisterFile:register|registradores[1][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 0.792      ;
; 0.739 ; RegisterFile:register|registradores[3][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.005     ; 0.886      ;
; 0.772 ; RegisterFile:register|registradores[4][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 0.925      ;
; 0.773 ; RegisterFile:register|registradores[5][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.008      ; 0.933      ;
; 0.814 ; RegisterFile:register|registradores[7][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.014      ; 0.980      ;
; 0.880 ; RegisterFile:register|registradores[7][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.008      ; 1.040      ;
; 0.886 ; RegisterFile:register|registradores[7][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 1.039      ;
; 0.894 ; RegisterFile:register|registradores[2][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.014      ; 1.060      ;
; 0.906 ; RegisterFile:register|registradores[5][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.008      ; 1.066      ;
; 0.911 ; RegisterFile:register|registradores[3][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.063      ;
; 0.926 ; RegisterFile:register|registradores[2][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.003     ; 1.075      ;
; 0.933 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.718      ; 2.925      ;
; 0.936 ; RegisterFile:register|registradores[1][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.005     ; 1.083      ;
; 0.960 ; RegisterFile:register|registradores[5][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.013      ; 1.125      ;
; 0.964 ; RegisterFile:register|registradores[5][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 1.117      ;
; 0.977 ; RegisterFile:register|registradores[3][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.003     ; 1.126      ;
; 0.979 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[0]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.719      ; 2.972      ;
; 0.982 ; RegisterFile:register|registradores[1][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.005     ; 1.129      ;
; 0.982 ; RegisterFile:register|registradores[6][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.008      ; 1.142      ;
; 0.984 ; RegisterFile:register|registradores[4][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.014      ; 1.150      ;
; 1.007 ; RegisterFile:register|registradores[3][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.003     ; 1.156      ;
; 1.008 ; RegisterFile:register|registradores[2][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.003     ; 1.157      ;
; 1.014 ; RegisterFile:register|registradores[6][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.013      ; 1.179      ;
; 1.024 ; RegisterFile:register|registradores[2][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.176      ;
; 1.045 ; RegisterFile:register|registradores[4][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.004      ; 1.201      ;
; 1.056 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.718      ; 3.048      ;
; 1.108 ; RegisterFile:register|registradores[6][7]                                                                     ; ParallelOut:Pout|Registrador[7]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.260      ;
; 1.110 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.718      ; 3.102      ;
; 1.166 ; RegisterFile:register|registradores[6][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.318      ;
; 1.198 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[3]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.718      ; 3.190      ;
; 1.206 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.718      ; 3.198      ;
; 1.211 ; RegisterFile:register|registradores[5][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 1.364      ;
; 1.213 ; RegisterFile:register|registradores[2][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.003     ; 1.362      ;
; 1.265 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[7][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.714      ; 3.253      ;
; 1.271 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.722      ; 3.267      ;
; 1.278 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[7]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.718      ; 3.270      ;
; 1.280 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[6]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.718      ; 3.272      ;
; 1.283 ; PC:ProgramCounter|PC[5]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.435      ;
; 1.288 ; RegisterFile:register|registradores[4][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.440      ;
; 1.343 ; RegisterFile:register|registradores[3][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.003     ; 1.492      ;
; 1.353 ; RegisterFile:register|registradores[1][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.005     ; 1.500      ;
; 1.354 ; PC:ProgramCounter|PC[4]                                                                                       ; PC:ProgramCounter|PC[4]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.506      ;
; 1.371 ; PC:ProgramCounter|PC[1]                                                                                       ; PC:ProgramCounter|PC[1]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.523      ;
; 1.386 ; RegisterFile:register|registradores[7][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 1.539      ;
; 1.387 ; PC:ProgramCounter|PC[6]                                                                                       ; PC:ProgramCounter|PC[6]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.539      ;
; 1.412 ; PC:ProgramCounter|PC[4]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.564      ;
; 1.433 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.718      ; 2.925      ;
; 1.437 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.718      ; 3.429      ;
; 1.439 ; PC:ProgramCounter|PC[3]                                                                                       ; PC:ProgramCounter|PC[3]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.591      ;
; 1.443 ; PC:ProgramCounter|PC[7]                                                                                       ; PC:ProgramCounter|PC[7]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.595      ;
; 1.447 ; RegisterFile:register|registradores[1][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.599      ;
; 1.449 ; PC:ProgramCounter|PC[5]                                                                                       ; PC:ProgramCounter|PC[6]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.601      ;
; 1.453 ; RegisterFile:register|registradores[6][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 1.610      ;
; 1.467 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.714      ; 3.455      ;
; 1.468 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.714      ; 3.456      ;
; 1.473 ; PC:ProgramCounter|PC[4]                                                                                       ; PC:ProgramCounter|PC[6]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.625      ;
; 1.479 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[0]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.719      ; 2.972      ;
; 1.487 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.727      ; 3.488      ;
; 1.487 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.727      ; 3.488      ;
; 1.487 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.727      ; 3.488      ;
; 1.487 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.727      ; 3.488      ;
; 1.487 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.727      ; 3.488      ;
; 1.492 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.722      ; 3.488      ;
; 1.496 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.713      ; 3.483      ;
; 1.496 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.713      ; 3.483      ;
; 1.496 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.713      ; 3.483      ;
; 1.499 ; RegisterFile:register|registradores[1][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.651      ;
; 1.508 ; PC:ProgramCounter|PC[0]                                                                                       ; PC:ProgramCounter|PC[0]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.660      ;
; 1.514 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.714      ; 3.502      ;
; 1.522 ; PC:ProgramCounter|PC[5]                                                                                       ; PC:ProgramCounter|PC[7]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.674      ;
; 1.542 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.718      ; 3.534      ;
; 1.542 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.718      ; 3.534      ;
; 1.544 ; PC:ProgramCounter|PC[3]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.696      ;
; 1.546 ; RegisterFile:register|registradores[3][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.005     ; 1.693      ;
; 1.546 ; PC:ProgramCounter|PC[4]                                                                                       ; PC:ProgramCounter|PC[7]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.698      ;
; 1.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.717      ; 3.545      ;
; 1.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.717      ; 3.545      ;
; 1.554 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.717      ; 3.545      ;
; 1.556 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.718      ; 3.048      ;
; 1.560 ; PC:ProgramCounter|PC[0]                                                                                       ; PC:ProgramCounter|PC[1]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.001     ; 1.711      ;
; 1.563 ; PC:ProgramCounter|PC[6]                                                                                       ; PC:ProgramCounter|PC[7]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.715      ;
; 1.565 ; RegisterFile:register|registradores[2][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.003     ; 1.714      ;
; 1.572 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.727      ; 3.573      ;
; 1.572 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.727      ; 3.573      ;
; 1.573 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.725      ; 3.572      ;
; 1.573 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.725      ; 3.572      ;
; 1.573 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.725      ; 3.572      ;
; 1.575 ; PC:ProgramCounter|PC[2]                                                                                       ; PC:ProgramCounter|PC[3]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.727      ;
; 1.576 ; PC:ProgramCounter|PC[3]                                                                                       ; PC:ProgramCounter|PC[4]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.728      ;
; 1.577 ; PC:ProgramCounter|PC[2]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.729      ;
; 1.586 ; RegisterFile:register|registradores[4][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.004      ; 1.742      ;
; 1.601 ; RegisterFile:register|registradores[1][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.005     ; 1.748      ;
; 1.605 ; PC:ProgramCounter|PC[3]                                                                                       ; PC:ProgramCounter|PC[6]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.757      ;
; 1.610 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.718      ; 3.102      ;
; 1.612 ; PC:ProgramCounter|PC[1]                                                                                       ; PC:ProgramCounter|PC[3]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.764      ;
; 1.614 ; PC:ProgramCounter|PC[1]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.766      ;
; 1.622 ; PC:ProgramCounter|PC[2]                                                                                       ; PC:ProgramCounter|PC[4]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.774      ;
; 1.624 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.714      ; 3.612      ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[10]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[10]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[11]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[11]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[12]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[12]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[13]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[13]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[14]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[14]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[15]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[15]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[16]                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                         ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]        ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]        ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]        ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]        ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]        ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]        ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]        ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]        ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]        ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]        ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]        ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]        ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]        ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]        ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]        ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]        ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[8]        ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[8]        ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|inclk[0] ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|inclk[0] ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|outclk   ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|outclk   ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|combout         ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|combout         ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datac      ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datac      ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad      ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad      ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac      ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac      ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac      ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac      ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac      ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac      ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac      ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac      ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac      ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac      ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac      ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac      ;
; -0.668 ; -0.668       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[8]|datac      ;
; -0.668 ; -0.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[8]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]        ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]        ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]        ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]        ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]        ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]        ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]        ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]        ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]        ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]        ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]        ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]        ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]        ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]        ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]        ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]        ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[8]        ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[8]        ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|inclk[0] ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|inclk[0] ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|outclk   ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|outclk   ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|combout         ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|combout         ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad      ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad      ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[8]|datac      ;
; -0.580 ; -0.580       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[8]|datac      ;
; -0.287 ; -0.287       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideOr5|combout     ;
; -0.287 ; -0.287       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideOr5|combout     ;
; -0.287 ; -0.287       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|datac           ;
; -0.287 ; -0.287       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|datac           ;
; -0.116 ; -0.116       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideNor5~8|combout  ;
; -0.116 ; -0.116       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideNor5~8|combout  ;
; -0.116 ; -0.116       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|datad           ;
; -0.116 ; -0.116       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|datad           ;
; -0.101 ; -0.101       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideNor5~8|combout  ;
; -0.101 ; -0.101       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideNor5~8|combout  ;
; -0.101 ; -0.101       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|datad           ;
; -0.101 ; -0.101       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|datad           ;
; -0.020 ; -0.020       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideNor5~6|combout  ;
; -0.020 ; -0.020       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideNor5~6|combout  ;
; -0.020 ; -0.020       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideOr5|dataa       ;
; -0.020 ; -0.020       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideOr5|dataa       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FreqDivisor:divisorD|LEDG'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][1] ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; 3.460 ; 3.460 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; 3.460 ; 3.460 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; 1.047 ; 1.047 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; 0.750 ; 0.750 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; 0.741 ; 0.741 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; 0.790 ; 0.790 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; 1.047 ; 1.047 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; 1.002 ; 1.002 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; 0.897 ; 0.897 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; 0.630 ; 0.630 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; 0.587 ; 0.587 ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; -2.319 ; -2.319 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; -2.319 ; -2.319 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; -0.020 ; -0.020 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; -0.382 ; -0.382 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; -0.020 ; -0.020 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; -0.521 ; -0.521 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; -0.437 ; -0.437 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; -0.233 ; -0.233 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; -0.091 ; -0.091 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; -0.258 ; -0.258 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; -0.129 ; -0.129 ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 4.405 ; 4.405 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 3.952 ; 3.952 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 4.205 ; 4.205 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 4.148 ; 4.148 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 4.405 ; 4.405 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 4.078 ; 4.078 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 4.178 ; 4.178 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 4.257 ; 4.257 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 4.249 ; 4.249 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 4.464 ; 4.464 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 4.183 ; 4.183 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 9.832 ; 9.832 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 9.832 ; 9.832 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 8.868 ; 8.868 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 8.686 ; 8.686 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[3]     ; CLOCK_50                                                                                                      ; 8.406 ; 8.406 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 8.693 ; 8.693 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 8.406 ; 8.406 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 8.048 ; 8.048 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 9.696 ; 9.696 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 7.574 ; 7.574 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 8.110 ; 8.110 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 3.509 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 3.509 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 3.509 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 3.509 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.026 ; 8.026 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.026 ; 8.026 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.062 ; 7.062 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.880 ; 6.880 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.600 ; 6.600 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.887 ; 6.887 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.600 ; 6.600 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.242 ; 6.242 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.890 ; 7.890 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.768 ; 5.768 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.304 ; 6.304 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.026 ; 8.026 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.026 ; 8.026 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.062 ; 7.062 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.880 ; 6.880 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.600 ; 6.600 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.887 ; 6.887 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.600 ; 6.600 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.242 ; 6.242 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.890 ; 7.890 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.768 ; 5.768 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.304 ; 6.304 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                             ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 3.952 ; 3.952 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 3.952 ; 3.952 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 4.205 ; 4.205 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 4.148 ; 4.148 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 4.405 ; 4.405 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 4.078 ; 4.078 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 4.178 ; 4.178 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 4.257 ; 4.257 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 4.249 ; 4.249 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 4.464 ; 4.464 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 4.183 ; 4.183 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 6.846 ; 6.846 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 8.653 ; 8.653 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 7.483 ; 7.483 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 7.300 ; 7.300 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[3]     ; CLOCK_50                                                                                                      ; 7.196 ; 7.196 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 7.194 ; 7.194 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 7.723 ; 7.723 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 7.261 ; 7.261 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 8.339 ; 8.339 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 6.846 ; 6.846 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 6.868 ; 6.868 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 3.509 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 3.509 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 3.509 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 3.509 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.040 ; 5.040 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.847 ; 6.847 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.677 ; 5.677 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.494 ; 5.494 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.390 ; 5.390 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.388 ; 5.388 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.917 ; 5.917 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.455 ; 5.455 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.533 ; 6.533 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.040 ; 5.040 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.062 ; 5.062 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.040 ; 5.040 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.847 ; 6.847 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.677 ; 5.677 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.494 ; 5.494 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.390 ; 5.390 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.388 ; 5.388 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.917 ; 5.917 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.455 ; 5.455 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.533 ; 6.533 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.040 ; 5.040 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.062 ; 5.062 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 5.443 ; 5.443 ;       ;
; SW[0]      ; HEX0[0]     ; 4.374 ; 4.374 ; 4.374 ; 4.374 ;
; SW[0]      ; HEX0[1]     ; 4.202 ; 4.202 ; 4.202 ; 4.202 ;
; SW[0]      ; HEX0[2]     ;       ; 3.932 ; 3.932 ;       ;
; SW[0]      ; HEX0[3]     ; 4.356 ; 4.356 ; 4.356 ; 4.356 ;
; SW[0]      ; HEX0[4]     ; 4.388 ;       ;       ; 4.388 ;
; SW[0]      ; HEX0[5]     ; 4.504 ;       ;       ; 4.504 ;
; SW[0]      ; HEX0[6]     ; 4.522 ; 4.522 ; 4.522 ; 4.522 ;
; SW[1]      ; HEX0[0]     ; 4.368 ; 4.368 ; 4.368 ; 4.368 ;
; SW[1]      ; HEX0[1]     ; 4.194 ; 4.194 ; 4.194 ; 4.194 ;
; SW[1]      ; HEX0[2]     ; 4.007 ;       ;       ; 4.007 ;
; SW[1]      ; HEX0[3]     ; 4.437 ; 4.437 ; 4.437 ; 4.437 ;
; SW[1]      ; HEX0[4]     ;       ; 4.378 ; 4.378 ;       ;
; SW[1]      ; HEX0[5]     ; 4.491 ; 4.491 ; 4.491 ; 4.491 ;
; SW[1]      ; HEX0[6]     ; 4.511 ; 4.511 ; 4.511 ; 4.511 ;
; SW[2]      ; HEX0[0]     ; 4.140 ; 4.140 ; 4.140 ; 4.140 ;
; SW[2]      ; HEX0[1]     ; 3.971 ;       ;       ; 3.971 ;
; SW[2]      ; HEX0[2]     ; 3.743 ; 3.743 ; 3.743 ; 3.743 ;
; SW[2]      ; HEX0[3]     ; 4.162 ; 4.162 ; 4.162 ; 4.162 ;
; SW[2]      ; HEX0[4]     ; 4.160 ; 4.160 ; 4.160 ; 4.160 ;
; SW[2]      ; HEX0[5]     ; 4.270 ; 4.270 ; 4.270 ; 4.270 ;
; SW[2]      ; HEX0[6]     ; 4.294 ; 4.294 ; 4.294 ; 4.294 ;
; SW[3]      ; HEX0[0]     ; 4.497 ; 4.497 ; 4.497 ; 4.497 ;
; SW[3]      ; HEX0[1]     ; 4.334 ; 4.334 ; 4.334 ; 4.334 ;
; SW[3]      ; HEX0[2]     ; 3.885 ; 3.885 ; 3.885 ; 3.885 ;
; SW[3]      ; HEX0[3]     ; 4.309 ; 4.309 ; 4.309 ; 4.309 ;
; SW[3]      ; HEX0[4]     ;       ; 4.523 ; 4.523 ;       ;
; SW[3]      ; HEX0[5]     ; 4.632 ; 4.632 ; 4.632 ; 4.632 ;
; SW[3]      ; HEX0[6]     ; 4.657 ; 4.657 ; 4.657 ; 4.657 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 5.443 ; 5.443 ;       ;
; SW[0]      ; HEX0[0]     ; 4.374 ; 4.374 ; 4.374 ; 4.374 ;
; SW[0]      ; HEX0[1]     ; 4.202 ; 4.202 ; 4.202 ; 4.202 ;
; SW[0]      ; HEX0[2]     ;       ; 3.932 ; 3.932 ;       ;
; SW[0]      ; HEX0[3]     ; 4.356 ; 4.356 ; 4.356 ; 4.356 ;
; SW[0]      ; HEX0[4]     ; 4.388 ;       ;       ; 4.388 ;
; SW[0]      ; HEX0[5]     ; 4.504 ;       ;       ; 4.504 ;
; SW[0]      ; HEX0[6]     ; 4.522 ; 4.522 ; 4.522 ; 4.522 ;
; SW[1]      ; HEX0[0]     ; 4.368 ; 4.368 ; 4.368 ; 4.368 ;
; SW[1]      ; HEX0[1]     ; 4.194 ; 4.194 ; 4.194 ; 4.194 ;
; SW[1]      ; HEX0[2]     ; 4.007 ;       ;       ; 4.007 ;
; SW[1]      ; HEX0[3]     ; 4.437 ; 4.437 ; 4.437 ; 4.437 ;
; SW[1]      ; HEX0[4]     ;       ; 4.378 ; 4.378 ;       ;
; SW[1]      ; HEX0[5]     ; 4.491 ; 4.491 ; 4.491 ; 4.491 ;
; SW[1]      ; HEX0[6]     ; 4.511 ; 4.511 ; 4.511 ; 4.511 ;
; SW[2]      ; HEX0[0]     ; 4.140 ; 4.140 ; 4.140 ; 4.140 ;
; SW[2]      ; HEX0[1]     ; 3.971 ;       ;       ; 3.971 ;
; SW[2]      ; HEX0[2]     ; 3.743 ; 3.743 ; 3.743 ; 3.743 ;
; SW[2]      ; HEX0[3]     ; 4.162 ; 4.162 ; 4.162 ; 4.162 ;
; SW[2]      ; HEX0[4]     ; 4.160 ; 4.160 ; 4.160 ; 4.160 ;
; SW[2]      ; HEX0[5]     ; 4.270 ; 4.270 ; 4.270 ; 4.270 ;
; SW[2]      ; HEX0[6]     ; 4.294 ; 4.294 ; 4.294 ; 4.294 ;
; SW[3]      ; HEX0[0]     ; 4.497 ; 4.497 ; 4.497 ; 4.497 ;
; SW[3]      ; HEX0[1]     ; 4.334 ; 4.334 ; 4.334 ; 4.334 ;
; SW[3]      ; HEX0[2]     ; 3.885 ; 3.885 ; 3.885 ; 3.885 ;
; SW[3]      ; HEX0[3]     ; 4.309 ; 4.309 ; 4.309 ; 4.309 ;
; SW[3]      ; HEX0[4]     ;       ; 4.523 ; 4.523 ;       ;
; SW[3]      ; HEX0[5]     ; 4.632 ; 4.632 ; 4.632 ; 4.632 ;
; SW[3]      ; HEX0[6]     ; 4.657 ; 4.657 ; 4.657 ; 4.657 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                                          ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                               ; -12.965   ; -4.923  ; N/A      ; N/A     ; -2.097              ;
;  CLOCK_50                                                                                                      ; -10.325   ; -2.499  ; N/A      ; N/A     ; -2.000              ;
;  FreqDivisor:divisorD|LEDG                                                                                     ; -12.965   ; 0.510   ; N/A      ; N/A     ; -0.500              ;
;  RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -7.535    ; -4.923  ; N/A      ; N/A     ; -2.097              ;
; Design-wide TNS                                                                                                ; -1156.051 ; -43.976 ; 0.0      ; 0.0     ; -495.266            ;
;  CLOCK_50                                                                                                      ; -314.791  ; -2.499  ; N/A      ; N/A     ; -224.916            ;
;  FreqDivisor:divisorD|LEDG                                                                                     ; -775.225  ; 0.000   ; N/A      ; N/A     ; -72.000             ;
;  RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -66.035   ; -41.477 ; N/A      ; N/A     ; -198.350            ;
+----------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; 6.492 ; 6.492 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; 6.492 ; 6.492 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; 2.705 ; 2.705 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; 2.084 ; 2.084 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; 2.088 ; 2.088 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; 2.204 ; 2.204 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; 2.705 ; 2.705 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; 2.485 ; 2.485 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; 2.448 ; 2.448 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; 1.899 ; 1.899 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; 1.792 ; 1.792 ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; -2.319 ; -2.319 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; -2.319 ; -2.319 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; -0.020 ; -0.020 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; -0.382 ; -0.382 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; -0.020 ; -0.020 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; -0.521 ; -0.521 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; -0.437 ; -0.437 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; -0.233 ; -0.233 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; -0.091 ; -0.091 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; -0.258 ; -0.258 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; -0.129 ; -0.129 ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                       ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 8.084  ; 8.084  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 7.054  ; 7.054  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 7.669  ; 7.669  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 7.493  ; 7.493  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 8.084  ; 8.084  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 7.322  ; 7.322  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 7.542  ; 7.542  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 7.784  ; 7.784  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 7.765  ; 7.765  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 8.246  ; 8.246  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 7.634  ; 7.634  ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 18.711 ; 18.711 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 18.711 ; 18.711 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 16.787 ; 16.787 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 16.401 ; 16.401 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[3]     ; CLOCK_50                                                                                                      ; 15.792 ; 15.792 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 16.416 ; 16.416 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 15.668 ; 15.668 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 14.970 ; 14.970 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 18.476 ; 18.476 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 14.143 ; 14.143 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 15.279 ; 15.279 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 6.905  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 6.905  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 6.905  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 6.905  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.410 ; 15.410 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.410 ; 15.410 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.486 ; 13.486 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.100 ; 13.100 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.491 ; 12.491 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.115 ; 13.115 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.367 ; 12.367 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.669 ; 11.669 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.175 ; 15.175 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.842 ; 10.842 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.978 ; 11.978 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.410 ; 15.410 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.410 ; 15.410 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.486 ; 13.486 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.100 ; 13.100 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.491 ; 12.491 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.115 ; 13.115 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.367 ; 12.367 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.669 ; 11.669 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.175 ; 15.175 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.842 ; 10.842 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.978 ; 11.978 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                             ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 3.952 ; 3.952 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 3.952 ; 3.952 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 4.205 ; 4.205 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 4.148 ; 4.148 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 4.405 ; 4.405 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 4.078 ; 4.078 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 4.178 ; 4.178 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 4.257 ; 4.257 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 4.249 ; 4.249 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 4.464 ; 4.464 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 4.183 ; 4.183 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 6.846 ; 6.846 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 8.653 ; 8.653 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 7.483 ; 7.483 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 7.300 ; 7.300 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[3]     ; CLOCK_50                                                                                                      ; 7.196 ; 7.196 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 7.194 ; 7.194 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 7.723 ; 7.723 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 7.261 ; 7.261 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 8.339 ; 8.339 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 6.846 ; 6.846 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 6.868 ; 6.868 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 3.509 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 3.509 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 3.509 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 3.509 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.040 ; 5.040 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.847 ; 6.847 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.677 ; 5.677 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.494 ; 5.494 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.390 ; 5.390 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.388 ; 5.388 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.917 ; 5.917 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.455 ; 5.455 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.533 ; 6.533 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.040 ; 5.040 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.062 ; 5.062 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.040 ; 5.040 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.847 ; 6.847 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.677 ; 5.677 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.494 ; 5.494 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.390 ; 5.390 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.388 ; 5.388 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.917 ; 5.917 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.455 ; 5.455 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.533 ; 6.533 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.040 ; 5.040 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.062 ; 5.062 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 9.488 ; 9.488 ;       ;
; SW[0]      ; HEX0[0]     ; 8.511 ; 8.511 ; 8.511 ; 8.511 ;
; SW[0]      ; HEX0[1]     ; 8.103 ; 8.103 ; 8.103 ; 8.103 ;
; SW[0]      ; HEX0[2]     ;       ; 7.530 ; 7.530 ;       ;
; SW[0]      ; HEX0[3]     ; 8.489 ; 8.489 ; 8.489 ; 8.489 ;
; SW[0]      ; HEX0[4]     ; 8.544 ;       ;       ; 8.544 ;
; SW[0]      ; HEX0[5]     ; 8.772 ;       ;       ; 8.772 ;
; SW[0]      ; HEX0[6]     ; 8.844 ; 8.844 ; 8.844 ; 8.844 ;
; SW[1]      ; HEX0[0]     ; 8.519 ; 8.519 ; 8.519 ; 8.519 ;
; SW[1]      ; HEX0[1]     ; 8.109 ; 8.109 ; 8.109 ; 8.109 ;
; SW[1]      ; HEX0[2]     ; 7.740 ;       ;       ; 7.740 ;
; SW[1]      ; HEX0[3]     ; 8.675 ; 8.675 ; 8.675 ; 8.675 ;
; SW[1]      ; HEX0[4]     ;       ; 8.544 ; 8.544 ;       ;
; SW[1]      ; HEX0[5]     ; 8.779 ; 8.779 ; 8.779 ; 8.779 ;
; SW[1]      ; HEX0[6]     ; 8.847 ; 8.847 ; 8.847 ; 8.847 ;
; SW[2]      ; HEX0[0]     ; 7.978 ; 7.978 ; 7.978 ; 7.978 ;
; SW[2]      ; HEX0[1]     ; 7.577 ;       ;       ; 7.577 ;
; SW[2]      ; HEX0[2]     ; 7.135 ; 7.135 ; 7.135 ; 7.135 ;
; SW[2]      ; HEX0[3]     ; 8.066 ; 8.066 ; 8.066 ; 8.066 ;
; SW[2]      ; HEX0[4]     ; 8.019 ; 8.019 ; 8.019 ; 8.019 ;
; SW[2]      ; HEX0[5]     ; 8.248 ; 8.248 ; 8.248 ; 8.248 ;
; SW[2]      ; HEX0[6]     ; 8.319 ; 8.319 ; 8.319 ; 8.319 ;
; SW[3]      ; HEX0[0]     ; 8.736 ; 8.736 ; 8.736 ; 8.736 ;
; SW[3]      ; HEX0[1]     ; 8.343 ; 8.343 ; 8.343 ; 8.343 ;
; SW[3]      ; HEX0[2]     ; 7.387 ; 7.387 ; 7.387 ; 7.387 ;
; SW[3]      ; HEX0[3]     ; 8.317 ; 8.317 ; 8.317 ; 8.317 ;
; SW[3]      ; HEX0[4]     ;       ; 8.784 ; 8.784 ;       ;
; SW[3]      ; HEX0[5]     ; 9.011 ; 9.011 ; 9.011 ; 9.011 ;
; SW[3]      ; HEX0[6]     ; 9.084 ; 9.084 ; 9.084 ; 9.084 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 5.443 ; 5.443 ;       ;
; SW[0]      ; HEX0[0]     ; 4.374 ; 4.374 ; 4.374 ; 4.374 ;
; SW[0]      ; HEX0[1]     ; 4.202 ; 4.202 ; 4.202 ; 4.202 ;
; SW[0]      ; HEX0[2]     ;       ; 3.932 ; 3.932 ;       ;
; SW[0]      ; HEX0[3]     ; 4.356 ; 4.356 ; 4.356 ; 4.356 ;
; SW[0]      ; HEX0[4]     ; 4.388 ;       ;       ; 4.388 ;
; SW[0]      ; HEX0[5]     ; 4.504 ;       ;       ; 4.504 ;
; SW[0]      ; HEX0[6]     ; 4.522 ; 4.522 ; 4.522 ; 4.522 ;
; SW[1]      ; HEX0[0]     ; 4.368 ; 4.368 ; 4.368 ; 4.368 ;
; SW[1]      ; HEX0[1]     ; 4.194 ; 4.194 ; 4.194 ; 4.194 ;
; SW[1]      ; HEX0[2]     ; 4.007 ;       ;       ; 4.007 ;
; SW[1]      ; HEX0[3]     ; 4.437 ; 4.437 ; 4.437 ; 4.437 ;
; SW[1]      ; HEX0[4]     ;       ; 4.378 ; 4.378 ;       ;
; SW[1]      ; HEX0[5]     ; 4.491 ; 4.491 ; 4.491 ; 4.491 ;
; SW[1]      ; HEX0[6]     ; 4.511 ; 4.511 ; 4.511 ; 4.511 ;
; SW[2]      ; HEX0[0]     ; 4.140 ; 4.140 ; 4.140 ; 4.140 ;
; SW[2]      ; HEX0[1]     ; 3.971 ;       ;       ; 3.971 ;
; SW[2]      ; HEX0[2]     ; 3.743 ; 3.743 ; 3.743 ; 3.743 ;
; SW[2]      ; HEX0[3]     ; 4.162 ; 4.162 ; 4.162 ; 4.162 ;
; SW[2]      ; HEX0[4]     ; 4.160 ; 4.160 ; 4.160 ; 4.160 ;
; SW[2]      ; HEX0[5]     ; 4.270 ; 4.270 ; 4.270 ; 4.270 ;
; SW[2]      ; HEX0[6]     ; 4.294 ; 4.294 ; 4.294 ; 4.294 ;
; SW[3]      ; HEX0[0]     ; 4.497 ; 4.497 ; 4.497 ; 4.497 ;
; SW[3]      ; HEX0[1]     ; 4.334 ; 4.334 ; 4.334 ; 4.334 ;
; SW[3]      ; HEX0[2]     ; 3.885 ; 3.885 ; 3.885 ; 3.885 ;
; SW[3]      ; HEX0[3]     ; 4.309 ; 4.309 ; 4.309 ; 4.309 ;
; SW[3]      ; HEX0[4]     ;       ; 4.523 ; 4.523 ;       ;
; SW[3]      ; HEX0[5]     ; 4.632 ; 4.632 ; 4.632 ; 4.632 ;
; SW[3]      ; HEX0[6]     ; 4.657 ; 4.657 ; 4.657 ; 4.657 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                    ; To Clock                                                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                      ; CLOCK_50                                                                                                      ; 2833     ; 0        ; 0        ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50                                                                                                      ; 1289     ; 1        ; 0        ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                      ; 80       ; 80       ; 0        ; 0        ;
; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG                                                                                     ; 3065880  ; 0        ; 0        ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG                                                                                     ; 52180    ; 0        ; 0        ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG                                                                                     ; 323767   ; 323767   ; 0        ; 0        ;
; CLOCK_50                                                                                                      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 373104   ; 0        ; 373104   ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6496     ; 0        ; 6496     ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 39174    ; 39174    ; 39174    ; 39174    ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                    ; To Clock                                                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                      ; CLOCK_50                                                                                                      ; 2833     ; 0        ; 0        ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50                                                                                                      ; 1289     ; 1        ; 0        ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                      ; 80       ; 80       ; 0        ; 0        ;
; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG                                                                                     ; 3065880  ; 0        ; 0        ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG                                                                                     ; 52180    ; 0        ; 0        ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG                                                                                     ; 323767   ; 323767   ; 0        ; 0        ;
; CLOCK_50                                                                                                      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 373104   ; 0        ; 373104   ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6496     ; 0        ; 6496     ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 39174    ; 39174    ; 39174    ; 39174    ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 200   ; 200  ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 120   ; 120  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 01 12:07:15 2023
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name FreqDivisor:divisorD|LEDG FreqDivisor:divisorD|LEDG
    Info (332105): create_clock -period 1.000 -name RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: ROM|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.965
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.965      -775.225 FreqDivisor:divisorD|LEDG 
    Info (332119):   -10.325      -314.791 CLOCK_50 
    Info (332119):    -7.535       -66.035 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -4.923
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.923       -41.477 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.499        -2.499 CLOCK_50 
    Info (332119):     1.098         0.000 FreqDivisor:divisorD|LEDG 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.097
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.097      -198.350 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -0.500       -72.000 FreqDivisor:divisorD|LEDG 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: ROM|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.722
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.722      -359.675 FreqDivisor:divisorD|LEDG 
    Info (332119):    -4.725      -110.306 CLOCK_50 
    Info (332119):    -2.987       -26.420 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -2.533
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.533       -21.470 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.547        -1.547 CLOCK_50 
    Info (332119):     0.510         0.000 FreqDivisor:divisorD|LEDG 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -0.668       -54.532 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.500       -72.000 FreqDivisor:divisorD|LEDG 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4550 megabytes
    Info: Processing ended: Thu Jun 01 12:07:17 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


