
LED_FREERTOS_5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bbc  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08003ccc  08003ccc  00013ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d14  08003d14  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08003d14  08003d14  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d14  08003d14  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d14  08003d14  00013d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d18  08003d18  00013d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003d1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001050  20000010  08003d2c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001060  08003d2c  00021060  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010047  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a9b  00000000  00000000  00030080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001120  00000000  00000000  00032b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001018  00000000  00000000  00033c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018734  00000000  00000000  00034c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000112fe  00000000  00000000  0004d38c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091b76  00000000  00000000  0005e68a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f0200  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004724  00000000  00000000  000f0250  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08003cb4 	.word	0x08003cb4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08003cb4 	.word	0x08003cb4

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	; (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	; (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	; 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	2000002c 	.word	0x2000002c
 800017c:	20000080 	.word	0x20000080

08000180 <main>:
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
  return ch;
}

int main(void)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000186:	f000 fac3 	bl	8000710 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800018a:	f000 f8c3 	bl	8000314 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800018e:	f000 f92f 	bl	80003f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000192:	f000 f903 	bl	800039c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  if(!(mutex = xSemaphoreCreateMutex()))
 8000196:	2001      	movs	r0, #1
 8000198:	f001 fe9d 	bl	8001ed6 <xQueueCreateMutex>
 800019c:	4603      	mov	r3, r0
 800019e:	4a14      	ldr	r2, [pc, #80]	; (80001f0 <main+0x70>)
 80001a0:	6013      	str	r3, [r2, #0]
 80001a2:	4b13      	ldr	r3, [pc, #76]	; (80001f0 <main+0x70>)
 80001a4:	681b      	ldr	r3, [r3, #0]
 80001a6:	2b00      	cmp	r3, #0
 80001a8:	d101      	bne.n	80001ae <main+0x2e>
	{
		findelprograma();
 80001aa:	f000 f899 	bl	80002e0 <findelprograma>
	}



  if(xTaskCreate(tarea_rojo,
 80001ae:	2300      	movs	r3, #0
 80001b0:	9301      	str	r3, [sp, #4]
 80001b2:	2301      	movs	r3, #1
 80001b4:	9300      	str	r3, [sp, #0]
 80001b6:	2300      	movs	r3, #0
 80001b8:	2280      	movs	r2, #128	; 0x80
 80001ba:	490e      	ldr	r1, [pc, #56]	; (80001f4 <main+0x74>)
 80001bc:	480e      	ldr	r0, [pc, #56]	; (80001f8 <main+0x78>)
 80001be:	f002 fa0a 	bl	80025d6 <xTaskCreate>
 80001c2:	4603      	mov	r3, r0
 80001c4:	2b01      	cmp	r3, #1
 80001c6:	d001      	beq.n	80001cc <main+0x4c>
   		  	  	  "tarea rojo",
				  128,
				  NULL,
				  1,
				  NULL)!= pdPASS) findelprograma();
 80001c8:	f000 f88a 	bl	80002e0 <findelprograma>

  if(xTaskCreate(tarea_verde,
 80001cc:	2300      	movs	r3, #0
 80001ce:	9301      	str	r3, [sp, #4]
 80001d0:	2301      	movs	r3, #1
 80001d2:	9300      	str	r3, [sp, #0]
 80001d4:	2300      	movs	r3, #0
 80001d6:	2280      	movs	r2, #128	; 0x80
 80001d8:	4908      	ldr	r1, [pc, #32]	; (80001fc <main+0x7c>)
 80001da:	4809      	ldr	r0, [pc, #36]	; (8000200 <main+0x80>)
 80001dc:	f002 f9fb 	bl	80025d6 <xTaskCreate>
 80001e0:	4603      	mov	r3, r0
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	d001      	beq.n	80001ea <main+0x6a>
  		  	  	  "tarea verde",
				  128,
				  NULL,
				  1,
				  NULL)!= pdPASS) findelprograma();
 80001e6:	f000 f87b 	bl	80002e0 <findelprograma>


  /* Start scheduler */
  osKernelStart();
 80001ea:	f001 fcdf 	bl	8001bac <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001ee:	e7fe      	b.n	80001ee <main+0x6e>
 80001f0:	200002c4 	.word	0x200002c4
 80001f4:	08003ccc 	.word	0x08003ccc
 80001f8:	08000205 	.word	0x08000205
 80001fc:	08003cd8 	.word	0x08003cd8
 8000200:	08000271 	.word	0x08000271

08000204 <tarea_rojo>:
  /* USER CODE END 3 */
}


void tarea_rojo()
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	for(;;){

		if(xSemaphoreTake(mutex,portMAX_DELAY) == pdTRUE){
 8000208:	4b16      	ldr	r3, [pc, #88]	; (8000264 <tarea_rojo+0x60>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	f04f 31ff 	mov.w	r1, #4294967295
 8000210:	4618      	mov	r0, r3
 8000212:	f001 ff77 	bl	8002104 <xQueueSemaphoreTake>
 8000216:	4603      	mov	r3, r0
 8000218:	2b01      	cmp	r3, #1
 800021a:	d1f5      	bne.n	8000208 <tarea_rojo+0x4>

			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,GPIO_PIN_SET);
 800021c:	2201      	movs	r2, #1
 800021e:	2180      	movs	r1, #128	; 0x80
 8000220:	4811      	ldr	r0, [pc, #68]	; (8000268 <tarea_rojo+0x64>)
 8000222:	f000 fd22 	bl	8000c6a <HAL_GPIO_WritePin>

			if(!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)){//entra si el pulsador 2 esta presionado
 8000226:	2101      	movs	r1, #1
 8000228:	480f      	ldr	r0, [pc, #60]	; (8000268 <tarea_rojo+0x64>)
 800022a:	f000 fd07 	bl	8000c3c <HAL_GPIO_ReadPin>
 800022e:	4603      	mov	r3, r0
 8000230:	2b00      	cmp	r3, #0
 8000232:	d10e      	bne.n	8000252 <tarea_rojo+0x4e>

				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,GPIO_PIN_RESET);//apago el led
 8000234:	2200      	movs	r2, #0
 8000236:	2180      	movs	r1, #128	; 0x80
 8000238:	480b      	ldr	r0, [pc, #44]	; (8000268 <tarea_rojo+0x64>)
 800023a:	f000 fd16 	bl	8000c6a <HAL_GPIO_WritePin>
				xSemaphoreGive(mutex);
 800023e:	4b09      	ldr	r3, [pc, #36]	; (8000264 <tarea_rojo+0x60>)
 8000240:	6818      	ldr	r0, [r3, #0]
 8000242:	2300      	movs	r3, #0
 8000244:	2200      	movs	r2, #0
 8000246:	2100      	movs	r1, #0
 8000248:	f001 fe5e 	bl	8001f08 <xQueueGenericSend>
				vTaskDelay(1/portTICK_RATE_MS);//duerme 1ms
 800024c:	2001      	movs	r0, #1
 800024e:	f002 faf1 	bl	8002834 <vTaskDelay>
			}

			taskYIELD();
 8000252:	4b06      	ldr	r3, [pc, #24]	; (800026c <tarea_rojo+0x68>)
 8000254:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000258:	601a      	str	r2, [r3, #0]
 800025a:	f3bf 8f4f 	dsb	sy
 800025e:	f3bf 8f6f 	isb	sy
		if(xSemaphoreTake(mutex,portMAX_DELAY) == pdTRUE){
 8000262:	e7d1      	b.n	8000208 <tarea_rojo+0x4>
 8000264:	200002c4 	.word	0x200002c4
 8000268:	40010c00 	.word	0x40010c00
 800026c:	e000ed04 	.word	0xe000ed04

08000270 <tarea_verde>:
	}
}


void tarea_verde()
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
	for(;;){

		if(xSemaphoreTake(mutex,portMAX_DELAY) == pdTRUE){
 8000274:	4b17      	ldr	r3, [pc, #92]	; (80002d4 <tarea_verde+0x64>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	f04f 31ff 	mov.w	r1, #4294967295
 800027c:	4618      	mov	r0, r3
 800027e:	f001 ff41 	bl	8002104 <xQueueSemaphoreTake>
 8000282:	4603      	mov	r3, r0
 8000284:	2b01      	cmp	r3, #1
 8000286:	d1f5      	bne.n	8000274 <tarea_verde+0x4>

			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,GPIO_PIN_SET);
 8000288:	2201      	movs	r2, #1
 800028a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800028e:	4812      	ldr	r0, [pc, #72]	; (80002d8 <tarea_verde+0x68>)
 8000290:	f000 fceb 	bl	8000c6a <HAL_GPIO_WritePin>

			if(!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1)){//entra si el pulsador 1 esta presionado
 8000294:	2102      	movs	r1, #2
 8000296:	4810      	ldr	r0, [pc, #64]	; (80002d8 <tarea_verde+0x68>)
 8000298:	f000 fcd0 	bl	8000c3c <HAL_GPIO_ReadPin>
 800029c:	4603      	mov	r3, r0
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d10f      	bne.n	80002c2 <tarea_verde+0x52>

				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9,GPIO_PIN_RESET);//apago el led
 80002a2:	2200      	movs	r2, #0
 80002a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002a8:	480b      	ldr	r0, [pc, #44]	; (80002d8 <tarea_verde+0x68>)
 80002aa:	f000 fcde 	bl	8000c6a <HAL_GPIO_WritePin>
				xSemaphoreGive(mutex);
 80002ae:	4b09      	ldr	r3, [pc, #36]	; (80002d4 <tarea_verde+0x64>)
 80002b0:	6818      	ldr	r0, [r3, #0]
 80002b2:	2300      	movs	r3, #0
 80002b4:	2200      	movs	r2, #0
 80002b6:	2100      	movs	r1, #0
 80002b8:	f001 fe26 	bl	8001f08 <xQueueGenericSend>
				vTaskDelay(1/portTICK_RATE_MS);//duerme 1ms
 80002bc:	2001      	movs	r0, #1
 80002be:	f002 fab9 	bl	8002834 <vTaskDelay>
			}

			taskYIELD();
 80002c2:	4b06      	ldr	r3, [pc, #24]	; (80002dc <tarea_verde+0x6c>)
 80002c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80002c8:	601a      	str	r2, [r3, #0]
 80002ca:	f3bf 8f4f 	dsb	sy
 80002ce:	f3bf 8f6f 	isb	sy
		if(xSemaphoreTake(mutex,portMAX_DELAY) == pdTRUE){
 80002d2:	e7cf      	b.n	8000274 <tarea_verde+0x4>
 80002d4:	200002c4 	.word	0x200002c4
 80002d8:	40010c00 	.word	0x40010c00
 80002dc:	e000ed04 	.word	0xe000ed04

080002e0 <findelprograma>:
}



void findelprograma(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002e6:	b672      	cpsid	i
}
 80002e8:	bf00      	nop
	volatile int32_t i;
	__disable_irq();
	while(1)
	{
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80002ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002ee:	4807      	ldr	r0, [pc, #28]	; (800030c <findelprograma+0x2c>)
 80002f0:	f000 fcd3 	bl	8000c9a <HAL_GPIO_TogglePin>
		for(i=0;i<200000; i++);
 80002f4:	2300      	movs	r3, #0
 80002f6:	607b      	str	r3, [r7, #4]
 80002f8:	e002      	b.n	8000300 <findelprograma+0x20>
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	3301      	adds	r3, #1
 80002fe:	607b      	str	r3, [r7, #4]
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	4a03      	ldr	r2, [pc, #12]	; (8000310 <findelprograma+0x30>)
 8000304:	4293      	cmp	r3, r2
 8000306:	ddf8      	ble.n	80002fa <findelprograma+0x1a>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000308:	e7ef      	b.n	80002ea <findelprograma+0xa>
 800030a:	bf00      	nop
 800030c:	40011000 	.word	0x40011000
 8000310:	00030d3f 	.word	0x00030d3f

08000314 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b090      	sub	sp, #64	; 0x40
 8000318:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031a:	f107 0318 	add.w	r3, r7, #24
 800031e:	2228      	movs	r2, #40	; 0x28
 8000320:	2100      	movs	r1, #0
 8000322:	4618      	mov	r0, r3
 8000324:	f003 fcbe 	bl	8003ca4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000328:	1d3b      	adds	r3, r7, #4
 800032a:	2200      	movs	r2, #0
 800032c:	601a      	str	r2, [r3, #0]
 800032e:	605a      	str	r2, [r3, #4]
 8000330:	609a      	str	r2, [r3, #8]
 8000332:	60da      	str	r2, [r3, #12]
 8000334:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000336:	2301      	movs	r3, #1
 8000338:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800033a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800033e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000340:	2300      	movs	r3, #0
 8000342:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000344:	2301      	movs	r3, #1
 8000346:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000348:	2302      	movs	r3, #2
 800034a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800034c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000350:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000352:	2300      	movs	r3, #0
 8000354:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000356:	f107 0318 	add.w	r3, r7, #24
 800035a:	4618      	mov	r0, r3
 800035c:	f000 fcb6 	bl	8000ccc <HAL_RCC_OscConfig>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <SystemClock_Config+0x56>
  {
    Error_Handler();
 8000366:	f000 f8ad 	bl	80004c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800036a:	230f      	movs	r3, #15
 800036c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800036e:	2302      	movs	r3, #2
 8000370:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000372:	2300      	movs	r3, #0
 8000374:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000376:	2300      	movs	r3, #0
 8000378:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800037a:	2300      	movs	r3, #0
 800037c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800037e:	1d3b      	adds	r3, r7, #4
 8000380:	2100      	movs	r1, #0
 8000382:	4618      	mov	r0, r3
 8000384:	f000 ff24 	bl	80011d0 <HAL_RCC_ClockConfig>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d001      	beq.n	8000392 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800038e:	f000 f899 	bl	80004c4 <Error_Handler>
  }
}
 8000392:	bf00      	nop
 8000394:	3740      	adds	r7, #64	; 0x40
 8000396:	46bd      	mov	sp, r7
 8000398:	bd80      	pop	{r7, pc}
	...

0800039c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003a0:	4b11      	ldr	r3, [pc, #68]	; (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003a2:	4a12      	ldr	r2, [pc, #72]	; (80003ec <MX_USART2_UART_Init+0x50>)
 80003a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80003a6:	4b10      	ldr	r3, [pc, #64]	; (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80003ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003ae:	4b0e      	ldr	r3, [pc, #56]	; (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003b4:	4b0c      	ldr	r3, [pc, #48]	; (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003ba:	4b0b      	ldr	r3, [pc, #44]	; (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003bc:	2200      	movs	r2, #0
 80003be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003c0:	4b09      	ldr	r3, [pc, #36]	; (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003c2:	220c      	movs	r2, #12
 80003c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003c6:	4b08      	ldr	r3, [pc, #32]	; (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003cc:	4b06      	ldr	r3, [pc, #24]	; (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003d2:	4805      	ldr	r0, [pc, #20]	; (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003d4:	f001 fb0e 	bl	80019f4 <HAL_UART_Init>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d001      	beq.n	80003e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003de:	f000 f871 	bl	80004c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003e2:	bf00      	nop
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	20000280 	.word	0x20000280
 80003ec:	40004400 	.word	0x40004400

080003f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b088      	sub	sp, #32
 80003f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f6:	f107 0310 	add.w	r3, r7, #16
 80003fa:	2200      	movs	r2, #0
 80003fc:	601a      	str	r2, [r3, #0]
 80003fe:	605a      	str	r2, [r3, #4]
 8000400:	609a      	str	r2, [r3, #8]
 8000402:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000404:	4b24      	ldr	r3, [pc, #144]	; (8000498 <MX_GPIO_Init+0xa8>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	4a23      	ldr	r2, [pc, #140]	; (8000498 <MX_GPIO_Init+0xa8>)
 800040a:	f043 0320 	orr.w	r3, r3, #32
 800040e:	6193      	str	r3, [r2, #24]
 8000410:	4b21      	ldr	r3, [pc, #132]	; (8000498 <MX_GPIO_Init+0xa8>)
 8000412:	699b      	ldr	r3, [r3, #24]
 8000414:	f003 0320 	and.w	r3, r3, #32
 8000418:	60fb      	str	r3, [r7, #12]
 800041a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800041c:	4b1e      	ldr	r3, [pc, #120]	; (8000498 <MX_GPIO_Init+0xa8>)
 800041e:	699b      	ldr	r3, [r3, #24]
 8000420:	4a1d      	ldr	r2, [pc, #116]	; (8000498 <MX_GPIO_Init+0xa8>)
 8000422:	f043 0304 	orr.w	r3, r3, #4
 8000426:	6193      	str	r3, [r2, #24]
 8000428:	4b1b      	ldr	r3, [pc, #108]	; (8000498 <MX_GPIO_Init+0xa8>)
 800042a:	699b      	ldr	r3, [r3, #24]
 800042c:	f003 0304 	and.w	r3, r3, #4
 8000430:	60bb      	str	r3, [r7, #8]
 8000432:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000434:	4b18      	ldr	r3, [pc, #96]	; (8000498 <MX_GPIO_Init+0xa8>)
 8000436:	699b      	ldr	r3, [r3, #24]
 8000438:	4a17      	ldr	r2, [pc, #92]	; (8000498 <MX_GPIO_Init+0xa8>)
 800043a:	f043 0308 	orr.w	r3, r3, #8
 800043e:	6193      	str	r3, [r2, #24]
 8000440:	4b15      	ldr	r3, [pc, #84]	; (8000498 <MX_GPIO_Init+0xa8>)
 8000442:	699b      	ldr	r3, [r3, #24]
 8000444:	f003 0308 	and.w	r3, r3, #8
 8000448:	607b      	str	r3, [r7, #4]
 800044a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_RESET);
 800044c:	2200      	movs	r2, #0
 800044e:	f44f 7120 	mov.w	r1, #640	; 0x280
 8000452:	4812      	ldr	r0, [pc, #72]	; (800049c <MX_GPIO_Init+0xac>)
 8000454:	f000 fc09 	bl	8000c6a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000458:	2303      	movs	r3, #3
 800045a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800045c:	2300      	movs	r3, #0
 800045e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000460:	2301      	movs	r3, #1
 8000462:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000464:	f107 0310 	add.w	r3, r7, #16
 8000468:	4619      	mov	r1, r3
 800046a:	480c      	ldr	r0, [pc, #48]	; (800049c <MX_GPIO_Init+0xac>)
 800046c:	f000 fa62 	bl	8000934 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB7 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000470:	f44f 7320 	mov.w	r3, #640	; 0x280
 8000474:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000476:	2301      	movs	r3, #1
 8000478:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047a:	2300      	movs	r3, #0
 800047c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800047e:	2302      	movs	r3, #2
 8000480:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000482:	f107 0310 	add.w	r3, r7, #16
 8000486:	4619      	mov	r1, r3
 8000488:	4804      	ldr	r0, [pc, #16]	; (800049c <MX_GPIO_Init+0xac>)
 800048a:	f000 fa53 	bl	8000934 <HAL_GPIO_Init>

}
 800048e:	bf00      	nop
 8000490:	3720      	adds	r7, #32
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	40021000 	.word	0x40021000
 800049c:	40010c00 	.word	0x40010c00

080004a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b082      	sub	sp, #8
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4a04      	ldr	r2, [pc, #16]	; (80004c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d101      	bne.n	80004b6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80004b2:	f000 f943 	bl	800073c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80004b6:	bf00      	nop
 80004b8:	3708      	adds	r7, #8
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	40012c00 	.word	0x40012c00

080004c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80004c8:	bf00      	nop
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bc80      	pop	{r7}
 80004ce:	4770      	bx	lr

080004d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004d6:	4b15      	ldr	r3, [pc, #84]	; (800052c <HAL_MspInit+0x5c>)
 80004d8:	699b      	ldr	r3, [r3, #24]
 80004da:	4a14      	ldr	r2, [pc, #80]	; (800052c <HAL_MspInit+0x5c>)
 80004dc:	f043 0301 	orr.w	r3, r3, #1
 80004e0:	6193      	str	r3, [r2, #24]
 80004e2:	4b12      	ldr	r3, [pc, #72]	; (800052c <HAL_MspInit+0x5c>)
 80004e4:	699b      	ldr	r3, [r3, #24]
 80004e6:	f003 0301 	and.w	r3, r3, #1
 80004ea:	60bb      	str	r3, [r7, #8]
 80004ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ee:	4b0f      	ldr	r3, [pc, #60]	; (800052c <HAL_MspInit+0x5c>)
 80004f0:	69db      	ldr	r3, [r3, #28]
 80004f2:	4a0e      	ldr	r2, [pc, #56]	; (800052c <HAL_MspInit+0x5c>)
 80004f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004f8:	61d3      	str	r3, [r2, #28]
 80004fa:	4b0c      	ldr	r3, [pc, #48]	; (800052c <HAL_MspInit+0x5c>)
 80004fc:	69db      	ldr	r3, [r3, #28]
 80004fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000502:	607b      	str	r3, [r7, #4]
 8000504:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000506:	4b0a      	ldr	r3, [pc, #40]	; (8000530 <HAL_MspInit+0x60>)
 8000508:	685b      	ldr	r3, [r3, #4]
 800050a:	60fb      	str	r3, [r7, #12]
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000512:	60fb      	str	r3, [r7, #12]
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800051a:	60fb      	str	r3, [r7, #12]
 800051c:	4a04      	ldr	r2, [pc, #16]	; (8000530 <HAL_MspInit+0x60>)
 800051e:	68fb      	ldr	r3, [r7, #12]
 8000520:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000522:	bf00      	nop
 8000524:	3714      	adds	r7, #20
 8000526:	46bd      	mov	sp, r7
 8000528:	bc80      	pop	{r7}
 800052a:	4770      	bx	lr
 800052c:	40021000 	.word	0x40021000
 8000530:	40010000 	.word	0x40010000

08000534 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b088      	sub	sp, #32
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800053c:	f107 0310 	add.w	r3, r7, #16
 8000540:	2200      	movs	r2, #0
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	605a      	str	r2, [r3, #4]
 8000546:	609a      	str	r2, [r3, #8]
 8000548:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	4a1b      	ldr	r2, [pc, #108]	; (80005bc <HAL_UART_MspInit+0x88>)
 8000550:	4293      	cmp	r3, r2
 8000552:	d12f      	bne.n	80005b4 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000554:	4b1a      	ldr	r3, [pc, #104]	; (80005c0 <HAL_UART_MspInit+0x8c>)
 8000556:	69db      	ldr	r3, [r3, #28]
 8000558:	4a19      	ldr	r2, [pc, #100]	; (80005c0 <HAL_UART_MspInit+0x8c>)
 800055a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800055e:	61d3      	str	r3, [r2, #28]
 8000560:	4b17      	ldr	r3, [pc, #92]	; (80005c0 <HAL_UART_MspInit+0x8c>)
 8000562:	69db      	ldr	r3, [r3, #28]
 8000564:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000568:	60fb      	str	r3, [r7, #12]
 800056a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800056c:	4b14      	ldr	r3, [pc, #80]	; (80005c0 <HAL_UART_MspInit+0x8c>)
 800056e:	699b      	ldr	r3, [r3, #24]
 8000570:	4a13      	ldr	r2, [pc, #76]	; (80005c0 <HAL_UART_MspInit+0x8c>)
 8000572:	f043 0304 	orr.w	r3, r3, #4
 8000576:	6193      	str	r3, [r2, #24]
 8000578:	4b11      	ldr	r3, [pc, #68]	; (80005c0 <HAL_UART_MspInit+0x8c>)
 800057a:	699b      	ldr	r3, [r3, #24]
 800057c:	f003 0304 	and.w	r3, r3, #4
 8000580:	60bb      	str	r3, [r7, #8]
 8000582:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000584:	2304      	movs	r3, #4
 8000586:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000588:	2302      	movs	r3, #2
 800058a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800058c:	2303      	movs	r3, #3
 800058e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000590:	f107 0310 	add.w	r3, r7, #16
 8000594:	4619      	mov	r1, r3
 8000596:	480b      	ldr	r0, [pc, #44]	; (80005c4 <HAL_UART_MspInit+0x90>)
 8000598:	f000 f9cc 	bl	8000934 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800059c:	2308      	movs	r3, #8
 800059e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005a0:	2300      	movs	r3, #0
 80005a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a4:	2300      	movs	r3, #0
 80005a6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a8:	f107 0310 	add.w	r3, r7, #16
 80005ac:	4619      	mov	r1, r3
 80005ae:	4805      	ldr	r0, [pc, #20]	; (80005c4 <HAL_UART_MspInit+0x90>)
 80005b0:	f000 f9c0 	bl	8000934 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80005b4:	bf00      	nop
 80005b6:	3720      	adds	r7, #32
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	40004400 	.word	0x40004400
 80005c0:	40021000 	.word	0x40021000
 80005c4:	40010800 	.word	0x40010800

080005c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b08c      	sub	sp, #48	; 0x30
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80005d0:	2300      	movs	r3, #0
 80005d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80005d4:	2300      	movs	r3, #0
 80005d6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80005d8:	2200      	movs	r2, #0
 80005da:	6879      	ldr	r1, [r7, #4]
 80005dc:	2019      	movs	r0, #25
 80005de:	f000 f97e 	bl	80008de <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80005e2:	2019      	movs	r0, #25
 80005e4:	f000 f997 	bl	8000916 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80005e8:	4b1e      	ldr	r3, [pc, #120]	; (8000664 <HAL_InitTick+0x9c>)
 80005ea:	699b      	ldr	r3, [r3, #24]
 80005ec:	4a1d      	ldr	r2, [pc, #116]	; (8000664 <HAL_InitTick+0x9c>)
 80005ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80005f2:	6193      	str	r3, [r2, #24]
 80005f4:	4b1b      	ldr	r3, [pc, #108]	; (8000664 <HAL_InitTick+0x9c>)
 80005f6:	699b      	ldr	r3, [r3, #24]
 80005f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80005fc:	60fb      	str	r3, [r7, #12]
 80005fe:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000600:	f107 0210 	add.w	r2, r7, #16
 8000604:	f107 0314 	add.w	r3, r7, #20
 8000608:	4611      	mov	r1, r2
 800060a:	4618      	mov	r0, r3
 800060c:	f000 ff5a 	bl	80014c4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000610:	f000 ff44 	bl	800149c <HAL_RCC_GetPCLK2Freq>
 8000614:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000618:	4a13      	ldr	r2, [pc, #76]	; (8000668 <HAL_InitTick+0xa0>)
 800061a:	fba2 2303 	umull	r2, r3, r2, r3
 800061e:	0c9b      	lsrs	r3, r3, #18
 8000620:	3b01      	subs	r3, #1
 8000622:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000624:	4b11      	ldr	r3, [pc, #68]	; (800066c <HAL_InitTick+0xa4>)
 8000626:	4a12      	ldr	r2, [pc, #72]	; (8000670 <HAL_InitTick+0xa8>)
 8000628:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800062a:	4b10      	ldr	r3, [pc, #64]	; (800066c <HAL_InitTick+0xa4>)
 800062c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000630:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000632:	4a0e      	ldr	r2, [pc, #56]	; (800066c <HAL_InitTick+0xa4>)
 8000634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000636:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000638:	4b0c      	ldr	r3, [pc, #48]	; (800066c <HAL_InitTick+0xa4>)
 800063a:	2200      	movs	r2, #0
 800063c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800063e:	4b0b      	ldr	r3, [pc, #44]	; (800066c <HAL_InitTick+0xa4>)
 8000640:	2200      	movs	r2, #0
 8000642:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000644:	4809      	ldr	r0, [pc, #36]	; (800066c <HAL_InitTick+0xa4>)
 8000646:	f000 ff8b 	bl	8001560 <HAL_TIM_Base_Init>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d104      	bne.n	800065a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000650:	4806      	ldr	r0, [pc, #24]	; (800066c <HAL_InitTick+0xa4>)
 8000652:	f000 ffdd 	bl	8001610 <HAL_TIM_Base_Start_IT>
 8000656:	4603      	mov	r3, r0
 8000658:	e000      	b.n	800065c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800065a:	2301      	movs	r3, #1
}
 800065c:	4618      	mov	r0, r3
 800065e:	3730      	adds	r7, #48	; 0x30
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	40021000 	.word	0x40021000
 8000668:	431bde83 	.word	0x431bde83
 800066c:	200002c8 	.word	0x200002c8
 8000670:	40012c00 	.word	0x40012c00

08000674 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	bc80      	pop	{r7}
 800067e:	4770      	bx	lr

08000680 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000684:	e7fe      	b.n	8000684 <HardFault_Handler+0x4>

08000686 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000686:	b480      	push	{r7}
 8000688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800068a:	e7fe      	b.n	800068a <MemManage_Handler+0x4>

0800068c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000690:	e7fe      	b.n	8000690 <BusFault_Handler+0x4>

08000692 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000692:	b480      	push	{r7}
 8000694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000696:	e7fe      	b.n	8000696 <UsageFault_Handler+0x4>

08000698 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800069c:	bf00      	nop
 800069e:	46bd      	mov	sp, r7
 80006a0:	bc80      	pop	{r7}
 80006a2:	4770      	bx	lr

080006a4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80006a8:	4802      	ldr	r0, [pc, #8]	; (80006b4 <TIM1_UP_IRQHandler+0x10>)
 80006aa:	f001 f803 	bl	80016b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80006ae:	bf00      	nop
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	200002c8 	.word	0x200002c8

080006b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006bc:	bf00      	nop
 80006be:	46bd      	mov	sp, r7
 80006c0:	bc80      	pop	{r7}
 80006c2:	4770      	bx	lr

080006c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006c4:	480c      	ldr	r0, [pc, #48]	; (80006f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80006c6:	490d      	ldr	r1, [pc, #52]	; (80006fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006c8:	4a0d      	ldr	r2, [pc, #52]	; (8000700 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006cc:	e002      	b.n	80006d4 <LoopCopyDataInit>

080006ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006d2:	3304      	adds	r3, #4

080006d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006d8:	d3f9      	bcc.n	80006ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006da:	4a0a      	ldr	r2, [pc, #40]	; (8000704 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006dc:	4c0a      	ldr	r4, [pc, #40]	; (8000708 <LoopFillZerobss+0x22>)
  movs r3, #0
 80006de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006e0:	e001      	b.n	80006e6 <LoopFillZerobss>

080006e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006e4:	3204      	adds	r2, #4

080006e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006e8:	d3fb      	bcc.n	80006e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80006ea:	f7ff ffe5 	bl	80006b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006ee:	f003 faa7 	bl	8003c40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006f2:	f7ff fd45 	bl	8000180 <main>
  bx lr
 80006f6:	4770      	bx	lr
  ldr r0, =_sdata
 80006f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006fc:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000700:	08003d1c 	.word	0x08003d1c
  ldr r2, =_sbss
 8000704:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000708:	20001060 	.word	0x20001060

0800070c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800070c:	e7fe      	b.n	800070c <ADC1_2_IRQHandler>
	...

08000710 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000714:	4b08      	ldr	r3, [pc, #32]	; (8000738 <HAL_Init+0x28>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4a07      	ldr	r2, [pc, #28]	; (8000738 <HAL_Init+0x28>)
 800071a:	f043 0310 	orr.w	r3, r3, #16
 800071e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000720:	2003      	movs	r0, #3
 8000722:	f000 f8d1 	bl	80008c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000726:	2000      	movs	r0, #0
 8000728:	f7ff ff4e 	bl	80005c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800072c:	f7ff fed0 	bl	80004d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000730:	2300      	movs	r3, #0
}
 8000732:	4618      	mov	r0, r3
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40022000 	.word	0x40022000

0800073c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000740:	4b05      	ldr	r3, [pc, #20]	; (8000758 <HAL_IncTick+0x1c>)
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	461a      	mov	r2, r3
 8000746:	4b05      	ldr	r3, [pc, #20]	; (800075c <HAL_IncTick+0x20>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4413      	add	r3, r2
 800074c:	4a03      	ldr	r2, [pc, #12]	; (800075c <HAL_IncTick+0x20>)
 800074e:	6013      	str	r3, [r2, #0]
}
 8000750:	bf00      	nop
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr
 8000758:	20000008 	.word	0x20000008
 800075c:	20000310 	.word	0x20000310

08000760 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  return uwTick;
 8000764:	4b02      	ldr	r3, [pc, #8]	; (8000770 <HAL_GetTick+0x10>)
 8000766:	681b      	ldr	r3, [r3, #0]
}
 8000768:	4618      	mov	r0, r3
 800076a:	46bd      	mov	sp, r7
 800076c:	bc80      	pop	{r7}
 800076e:	4770      	bx	lr
 8000770:	20000310 	.word	0x20000310

08000774 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000774:	b480      	push	{r7}
 8000776:	b085      	sub	sp, #20
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	f003 0307 	and.w	r3, r3, #7
 8000782:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000784:	4b0c      	ldr	r3, [pc, #48]	; (80007b8 <__NVIC_SetPriorityGrouping+0x44>)
 8000786:	68db      	ldr	r3, [r3, #12]
 8000788:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800078a:	68ba      	ldr	r2, [r7, #8]
 800078c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000790:	4013      	ands	r3, r2
 8000792:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000798:	68bb      	ldr	r3, [r7, #8]
 800079a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800079c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007a6:	4a04      	ldr	r2, [pc, #16]	; (80007b8 <__NVIC_SetPriorityGrouping+0x44>)
 80007a8:	68bb      	ldr	r3, [r7, #8]
 80007aa:	60d3      	str	r3, [r2, #12]
}
 80007ac:	bf00      	nop
 80007ae:	3714      	adds	r7, #20
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bc80      	pop	{r7}
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	e000ed00 	.word	0xe000ed00

080007bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007c0:	4b04      	ldr	r3, [pc, #16]	; (80007d4 <__NVIC_GetPriorityGrouping+0x18>)
 80007c2:	68db      	ldr	r3, [r3, #12]
 80007c4:	0a1b      	lsrs	r3, r3, #8
 80007c6:	f003 0307 	and.w	r3, r3, #7
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bc80      	pop	{r7}
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	e000ed00 	.word	0xe000ed00

080007d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4603      	mov	r3, r0
 80007e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	db0b      	blt.n	8000802 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007ea:	79fb      	ldrb	r3, [r7, #7]
 80007ec:	f003 021f 	and.w	r2, r3, #31
 80007f0:	4906      	ldr	r1, [pc, #24]	; (800080c <__NVIC_EnableIRQ+0x34>)
 80007f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f6:	095b      	lsrs	r3, r3, #5
 80007f8:	2001      	movs	r0, #1
 80007fa:	fa00 f202 	lsl.w	r2, r0, r2
 80007fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000802:	bf00      	nop
 8000804:	370c      	adds	r7, #12
 8000806:	46bd      	mov	sp, r7
 8000808:	bc80      	pop	{r7}
 800080a:	4770      	bx	lr
 800080c:	e000e100 	.word	0xe000e100

08000810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	6039      	str	r1, [r7, #0]
 800081a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800081c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000820:	2b00      	cmp	r3, #0
 8000822:	db0a      	blt.n	800083a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	b2da      	uxtb	r2, r3
 8000828:	490c      	ldr	r1, [pc, #48]	; (800085c <__NVIC_SetPriority+0x4c>)
 800082a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082e:	0112      	lsls	r2, r2, #4
 8000830:	b2d2      	uxtb	r2, r2
 8000832:	440b      	add	r3, r1
 8000834:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000838:	e00a      	b.n	8000850 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	b2da      	uxtb	r2, r3
 800083e:	4908      	ldr	r1, [pc, #32]	; (8000860 <__NVIC_SetPriority+0x50>)
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	f003 030f 	and.w	r3, r3, #15
 8000846:	3b04      	subs	r3, #4
 8000848:	0112      	lsls	r2, r2, #4
 800084a:	b2d2      	uxtb	r2, r2
 800084c:	440b      	add	r3, r1
 800084e:	761a      	strb	r2, [r3, #24]
}
 8000850:	bf00      	nop
 8000852:	370c      	adds	r7, #12
 8000854:	46bd      	mov	sp, r7
 8000856:	bc80      	pop	{r7}
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	e000e100 	.word	0xe000e100
 8000860:	e000ed00 	.word	0xe000ed00

08000864 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000864:	b480      	push	{r7}
 8000866:	b089      	sub	sp, #36	; 0x24
 8000868:	af00      	add	r7, sp, #0
 800086a:	60f8      	str	r0, [r7, #12]
 800086c:	60b9      	str	r1, [r7, #8]
 800086e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	f003 0307 	and.w	r3, r3, #7
 8000876:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000878:	69fb      	ldr	r3, [r7, #28]
 800087a:	f1c3 0307 	rsb	r3, r3, #7
 800087e:	2b04      	cmp	r3, #4
 8000880:	bf28      	it	cs
 8000882:	2304      	movcs	r3, #4
 8000884:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000886:	69fb      	ldr	r3, [r7, #28]
 8000888:	3304      	adds	r3, #4
 800088a:	2b06      	cmp	r3, #6
 800088c:	d902      	bls.n	8000894 <NVIC_EncodePriority+0x30>
 800088e:	69fb      	ldr	r3, [r7, #28]
 8000890:	3b03      	subs	r3, #3
 8000892:	e000      	b.n	8000896 <NVIC_EncodePriority+0x32>
 8000894:	2300      	movs	r3, #0
 8000896:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000898:	f04f 32ff 	mov.w	r2, #4294967295
 800089c:	69bb      	ldr	r3, [r7, #24]
 800089e:	fa02 f303 	lsl.w	r3, r2, r3
 80008a2:	43da      	mvns	r2, r3
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	401a      	ands	r2, r3
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008ac:	f04f 31ff 	mov.w	r1, #4294967295
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	fa01 f303 	lsl.w	r3, r1, r3
 80008b6:	43d9      	mvns	r1, r3
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008bc:	4313      	orrs	r3, r2
         );
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3724      	adds	r7, #36	; 0x24
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bc80      	pop	{r7}
 80008c6:	4770      	bx	lr

080008c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008d0:	6878      	ldr	r0, [r7, #4]
 80008d2:	f7ff ff4f 	bl	8000774 <__NVIC_SetPriorityGrouping>
}
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008de:	b580      	push	{r7, lr}
 80008e0:	b086      	sub	sp, #24
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	4603      	mov	r3, r0
 80008e6:	60b9      	str	r1, [r7, #8]
 80008e8:	607a      	str	r2, [r7, #4]
 80008ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008ec:	2300      	movs	r3, #0
 80008ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008f0:	f7ff ff64 	bl	80007bc <__NVIC_GetPriorityGrouping>
 80008f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	68b9      	ldr	r1, [r7, #8]
 80008fa:	6978      	ldr	r0, [r7, #20]
 80008fc:	f7ff ffb2 	bl	8000864 <NVIC_EncodePriority>
 8000900:	4602      	mov	r2, r0
 8000902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000906:	4611      	mov	r1, r2
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff ff81 	bl	8000810 <__NVIC_SetPriority>
}
 800090e:	bf00      	nop
 8000910:	3718      	adds	r7, #24
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}

08000916 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000916:	b580      	push	{r7, lr}
 8000918:	b082      	sub	sp, #8
 800091a:	af00      	add	r7, sp, #0
 800091c:	4603      	mov	r3, r0
 800091e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff ff57 	bl	80007d8 <__NVIC_EnableIRQ>
}
 800092a:	bf00      	nop
 800092c:	3708      	adds	r7, #8
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
	...

08000934 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000934:	b480      	push	{r7}
 8000936:	b08b      	sub	sp, #44	; 0x2c
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800093e:	2300      	movs	r3, #0
 8000940:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000942:	2300      	movs	r3, #0
 8000944:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000946:	e169      	b.n	8000c1c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000948:	2201      	movs	r2, #1
 800094a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800094c:	fa02 f303 	lsl.w	r3, r2, r3
 8000950:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	69fa      	ldr	r2, [r7, #28]
 8000958:	4013      	ands	r3, r2
 800095a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800095c:	69ba      	ldr	r2, [r7, #24]
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	429a      	cmp	r2, r3
 8000962:	f040 8158 	bne.w	8000c16 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	4a9a      	ldr	r2, [pc, #616]	; (8000bd4 <HAL_GPIO_Init+0x2a0>)
 800096c:	4293      	cmp	r3, r2
 800096e:	d05e      	beq.n	8000a2e <HAL_GPIO_Init+0xfa>
 8000970:	4a98      	ldr	r2, [pc, #608]	; (8000bd4 <HAL_GPIO_Init+0x2a0>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d875      	bhi.n	8000a62 <HAL_GPIO_Init+0x12e>
 8000976:	4a98      	ldr	r2, [pc, #608]	; (8000bd8 <HAL_GPIO_Init+0x2a4>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d058      	beq.n	8000a2e <HAL_GPIO_Init+0xfa>
 800097c:	4a96      	ldr	r2, [pc, #600]	; (8000bd8 <HAL_GPIO_Init+0x2a4>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d86f      	bhi.n	8000a62 <HAL_GPIO_Init+0x12e>
 8000982:	4a96      	ldr	r2, [pc, #600]	; (8000bdc <HAL_GPIO_Init+0x2a8>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d052      	beq.n	8000a2e <HAL_GPIO_Init+0xfa>
 8000988:	4a94      	ldr	r2, [pc, #592]	; (8000bdc <HAL_GPIO_Init+0x2a8>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d869      	bhi.n	8000a62 <HAL_GPIO_Init+0x12e>
 800098e:	4a94      	ldr	r2, [pc, #592]	; (8000be0 <HAL_GPIO_Init+0x2ac>)
 8000990:	4293      	cmp	r3, r2
 8000992:	d04c      	beq.n	8000a2e <HAL_GPIO_Init+0xfa>
 8000994:	4a92      	ldr	r2, [pc, #584]	; (8000be0 <HAL_GPIO_Init+0x2ac>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d863      	bhi.n	8000a62 <HAL_GPIO_Init+0x12e>
 800099a:	4a92      	ldr	r2, [pc, #584]	; (8000be4 <HAL_GPIO_Init+0x2b0>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d046      	beq.n	8000a2e <HAL_GPIO_Init+0xfa>
 80009a0:	4a90      	ldr	r2, [pc, #576]	; (8000be4 <HAL_GPIO_Init+0x2b0>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d85d      	bhi.n	8000a62 <HAL_GPIO_Init+0x12e>
 80009a6:	2b12      	cmp	r3, #18
 80009a8:	d82a      	bhi.n	8000a00 <HAL_GPIO_Init+0xcc>
 80009aa:	2b12      	cmp	r3, #18
 80009ac:	d859      	bhi.n	8000a62 <HAL_GPIO_Init+0x12e>
 80009ae:	a201      	add	r2, pc, #4	; (adr r2, 80009b4 <HAL_GPIO_Init+0x80>)
 80009b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009b4:	08000a2f 	.word	0x08000a2f
 80009b8:	08000a09 	.word	0x08000a09
 80009bc:	08000a1b 	.word	0x08000a1b
 80009c0:	08000a5d 	.word	0x08000a5d
 80009c4:	08000a63 	.word	0x08000a63
 80009c8:	08000a63 	.word	0x08000a63
 80009cc:	08000a63 	.word	0x08000a63
 80009d0:	08000a63 	.word	0x08000a63
 80009d4:	08000a63 	.word	0x08000a63
 80009d8:	08000a63 	.word	0x08000a63
 80009dc:	08000a63 	.word	0x08000a63
 80009e0:	08000a63 	.word	0x08000a63
 80009e4:	08000a63 	.word	0x08000a63
 80009e8:	08000a63 	.word	0x08000a63
 80009ec:	08000a63 	.word	0x08000a63
 80009f0:	08000a63 	.word	0x08000a63
 80009f4:	08000a63 	.word	0x08000a63
 80009f8:	08000a11 	.word	0x08000a11
 80009fc:	08000a25 	.word	0x08000a25
 8000a00:	4a79      	ldr	r2, [pc, #484]	; (8000be8 <HAL_GPIO_Init+0x2b4>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d013      	beq.n	8000a2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a06:	e02c      	b.n	8000a62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	68db      	ldr	r3, [r3, #12]
 8000a0c:	623b      	str	r3, [r7, #32]
          break;
 8000a0e:	e029      	b.n	8000a64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	68db      	ldr	r3, [r3, #12]
 8000a14:	3304      	adds	r3, #4
 8000a16:	623b      	str	r3, [r7, #32]
          break;
 8000a18:	e024      	b.n	8000a64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	68db      	ldr	r3, [r3, #12]
 8000a1e:	3308      	adds	r3, #8
 8000a20:	623b      	str	r3, [r7, #32]
          break;
 8000a22:	e01f      	b.n	8000a64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	68db      	ldr	r3, [r3, #12]
 8000a28:	330c      	adds	r3, #12
 8000a2a:	623b      	str	r3, [r7, #32]
          break;
 8000a2c:	e01a      	b.n	8000a64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	689b      	ldr	r3, [r3, #8]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d102      	bne.n	8000a3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a36:	2304      	movs	r3, #4
 8000a38:	623b      	str	r3, [r7, #32]
          break;
 8000a3a:	e013      	b.n	8000a64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	689b      	ldr	r3, [r3, #8]
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d105      	bne.n	8000a50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a44:	2308      	movs	r3, #8
 8000a46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	69fa      	ldr	r2, [r7, #28]
 8000a4c:	611a      	str	r2, [r3, #16]
          break;
 8000a4e:	e009      	b.n	8000a64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a50:	2308      	movs	r3, #8
 8000a52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	69fa      	ldr	r2, [r7, #28]
 8000a58:	615a      	str	r2, [r3, #20]
          break;
 8000a5a:	e003      	b.n	8000a64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	623b      	str	r3, [r7, #32]
          break;
 8000a60:	e000      	b.n	8000a64 <HAL_GPIO_Init+0x130>
          break;
 8000a62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a64:	69bb      	ldr	r3, [r7, #24]
 8000a66:	2bff      	cmp	r3, #255	; 0xff
 8000a68:	d801      	bhi.n	8000a6e <HAL_GPIO_Init+0x13a>
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	e001      	b.n	8000a72 <HAL_GPIO_Init+0x13e>
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	3304      	adds	r3, #4
 8000a72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a74:	69bb      	ldr	r3, [r7, #24]
 8000a76:	2bff      	cmp	r3, #255	; 0xff
 8000a78:	d802      	bhi.n	8000a80 <HAL_GPIO_Init+0x14c>
 8000a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a7c:	009b      	lsls	r3, r3, #2
 8000a7e:	e002      	b.n	8000a86 <HAL_GPIO_Init+0x152>
 8000a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a82:	3b08      	subs	r3, #8
 8000a84:	009b      	lsls	r3, r3, #2
 8000a86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a88:	697b      	ldr	r3, [r7, #20]
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	210f      	movs	r1, #15
 8000a8e:	693b      	ldr	r3, [r7, #16]
 8000a90:	fa01 f303 	lsl.w	r3, r1, r3
 8000a94:	43db      	mvns	r3, r3
 8000a96:	401a      	ands	r2, r3
 8000a98:	6a39      	ldr	r1, [r7, #32]
 8000a9a:	693b      	ldr	r3, [r7, #16]
 8000a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa0:	431a      	orrs	r2, r3
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	f000 80b1 	beq.w	8000c16 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ab4:	4b4d      	ldr	r3, [pc, #308]	; (8000bec <HAL_GPIO_Init+0x2b8>)
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	4a4c      	ldr	r2, [pc, #304]	; (8000bec <HAL_GPIO_Init+0x2b8>)
 8000aba:	f043 0301 	orr.w	r3, r3, #1
 8000abe:	6193      	str	r3, [r2, #24]
 8000ac0:	4b4a      	ldr	r3, [pc, #296]	; (8000bec <HAL_GPIO_Init+0x2b8>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	f003 0301 	and.w	r3, r3, #1
 8000ac8:	60bb      	str	r3, [r7, #8]
 8000aca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000acc:	4a48      	ldr	r2, [pc, #288]	; (8000bf0 <HAL_GPIO_Init+0x2bc>)
 8000ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad0:	089b      	lsrs	r3, r3, #2
 8000ad2:	3302      	adds	r3, #2
 8000ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ad8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000adc:	f003 0303 	and.w	r3, r3, #3
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	220f      	movs	r2, #15
 8000ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae8:	43db      	mvns	r3, r3
 8000aea:	68fa      	ldr	r2, [r7, #12]
 8000aec:	4013      	ands	r3, r2
 8000aee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	4a40      	ldr	r2, [pc, #256]	; (8000bf4 <HAL_GPIO_Init+0x2c0>)
 8000af4:	4293      	cmp	r3, r2
 8000af6:	d013      	beq.n	8000b20 <HAL_GPIO_Init+0x1ec>
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	4a3f      	ldr	r2, [pc, #252]	; (8000bf8 <HAL_GPIO_Init+0x2c4>)
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d00d      	beq.n	8000b1c <HAL_GPIO_Init+0x1e8>
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	4a3e      	ldr	r2, [pc, #248]	; (8000bfc <HAL_GPIO_Init+0x2c8>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d007      	beq.n	8000b18 <HAL_GPIO_Init+0x1e4>
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	4a3d      	ldr	r2, [pc, #244]	; (8000c00 <HAL_GPIO_Init+0x2cc>)
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d101      	bne.n	8000b14 <HAL_GPIO_Init+0x1e0>
 8000b10:	2303      	movs	r3, #3
 8000b12:	e006      	b.n	8000b22 <HAL_GPIO_Init+0x1ee>
 8000b14:	2304      	movs	r3, #4
 8000b16:	e004      	b.n	8000b22 <HAL_GPIO_Init+0x1ee>
 8000b18:	2302      	movs	r3, #2
 8000b1a:	e002      	b.n	8000b22 <HAL_GPIO_Init+0x1ee>
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	e000      	b.n	8000b22 <HAL_GPIO_Init+0x1ee>
 8000b20:	2300      	movs	r3, #0
 8000b22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b24:	f002 0203 	and.w	r2, r2, #3
 8000b28:	0092      	lsls	r2, r2, #2
 8000b2a:	4093      	lsls	r3, r2
 8000b2c:	68fa      	ldr	r2, [r7, #12]
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b32:	492f      	ldr	r1, [pc, #188]	; (8000bf0 <HAL_GPIO_Init+0x2bc>)
 8000b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b36:	089b      	lsrs	r3, r3, #2
 8000b38:	3302      	adds	r3, #2
 8000b3a:	68fa      	ldr	r2, [r7, #12]
 8000b3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d006      	beq.n	8000b5a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b4c:	4b2d      	ldr	r3, [pc, #180]	; (8000c04 <HAL_GPIO_Init+0x2d0>)
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	492c      	ldr	r1, [pc, #176]	; (8000c04 <HAL_GPIO_Init+0x2d0>)
 8000b52:	69bb      	ldr	r3, [r7, #24]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	600b      	str	r3, [r1, #0]
 8000b58:	e006      	b.n	8000b68 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b5a:	4b2a      	ldr	r3, [pc, #168]	; (8000c04 <HAL_GPIO_Init+0x2d0>)
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	69bb      	ldr	r3, [r7, #24]
 8000b60:	43db      	mvns	r3, r3
 8000b62:	4928      	ldr	r1, [pc, #160]	; (8000c04 <HAL_GPIO_Init+0x2d0>)
 8000b64:	4013      	ands	r3, r2
 8000b66:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d006      	beq.n	8000b82 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b74:	4b23      	ldr	r3, [pc, #140]	; (8000c04 <HAL_GPIO_Init+0x2d0>)
 8000b76:	685a      	ldr	r2, [r3, #4]
 8000b78:	4922      	ldr	r1, [pc, #136]	; (8000c04 <HAL_GPIO_Init+0x2d0>)
 8000b7a:	69bb      	ldr	r3, [r7, #24]
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	604b      	str	r3, [r1, #4]
 8000b80:	e006      	b.n	8000b90 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b82:	4b20      	ldr	r3, [pc, #128]	; (8000c04 <HAL_GPIO_Init+0x2d0>)
 8000b84:	685a      	ldr	r2, [r3, #4]
 8000b86:	69bb      	ldr	r3, [r7, #24]
 8000b88:	43db      	mvns	r3, r3
 8000b8a:	491e      	ldr	r1, [pc, #120]	; (8000c04 <HAL_GPIO_Init+0x2d0>)
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d006      	beq.n	8000baa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b9c:	4b19      	ldr	r3, [pc, #100]	; (8000c04 <HAL_GPIO_Init+0x2d0>)
 8000b9e:	689a      	ldr	r2, [r3, #8]
 8000ba0:	4918      	ldr	r1, [pc, #96]	; (8000c04 <HAL_GPIO_Init+0x2d0>)
 8000ba2:	69bb      	ldr	r3, [r7, #24]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	608b      	str	r3, [r1, #8]
 8000ba8:	e006      	b.n	8000bb8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000baa:	4b16      	ldr	r3, [pc, #88]	; (8000c04 <HAL_GPIO_Init+0x2d0>)
 8000bac:	689a      	ldr	r2, [r3, #8]
 8000bae:	69bb      	ldr	r3, [r7, #24]
 8000bb0:	43db      	mvns	r3, r3
 8000bb2:	4914      	ldr	r1, [pc, #80]	; (8000c04 <HAL_GPIO_Init+0x2d0>)
 8000bb4:	4013      	ands	r3, r2
 8000bb6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d021      	beq.n	8000c08 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bc4:	4b0f      	ldr	r3, [pc, #60]	; (8000c04 <HAL_GPIO_Init+0x2d0>)
 8000bc6:	68da      	ldr	r2, [r3, #12]
 8000bc8:	490e      	ldr	r1, [pc, #56]	; (8000c04 <HAL_GPIO_Init+0x2d0>)
 8000bca:	69bb      	ldr	r3, [r7, #24]
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	60cb      	str	r3, [r1, #12]
 8000bd0:	e021      	b.n	8000c16 <HAL_GPIO_Init+0x2e2>
 8000bd2:	bf00      	nop
 8000bd4:	10320000 	.word	0x10320000
 8000bd8:	10310000 	.word	0x10310000
 8000bdc:	10220000 	.word	0x10220000
 8000be0:	10210000 	.word	0x10210000
 8000be4:	10120000 	.word	0x10120000
 8000be8:	10110000 	.word	0x10110000
 8000bec:	40021000 	.word	0x40021000
 8000bf0:	40010000 	.word	0x40010000
 8000bf4:	40010800 	.word	0x40010800
 8000bf8:	40010c00 	.word	0x40010c00
 8000bfc:	40011000 	.word	0x40011000
 8000c00:	40011400 	.word	0x40011400
 8000c04:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c08:	4b0b      	ldr	r3, [pc, #44]	; (8000c38 <HAL_GPIO_Init+0x304>)
 8000c0a:	68da      	ldr	r2, [r3, #12]
 8000c0c:	69bb      	ldr	r3, [r7, #24]
 8000c0e:	43db      	mvns	r3, r3
 8000c10:	4909      	ldr	r1, [pc, #36]	; (8000c38 <HAL_GPIO_Init+0x304>)
 8000c12:	4013      	ands	r3, r2
 8000c14:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c18:	3301      	adds	r3, #1
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c22:	fa22 f303 	lsr.w	r3, r2, r3
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	f47f ae8e 	bne.w	8000948 <HAL_GPIO_Init+0x14>
  }
}
 8000c2c:	bf00      	nop
 8000c2e:	bf00      	nop
 8000c30:	372c      	adds	r7, #44	; 0x2c
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bc80      	pop	{r7}
 8000c36:	4770      	bx	lr
 8000c38:	40010400 	.word	0x40010400

08000c3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b085      	sub	sp, #20
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	460b      	mov	r3, r1
 8000c46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	689a      	ldr	r2, [r3, #8]
 8000c4c:	887b      	ldrh	r3, [r7, #2]
 8000c4e:	4013      	ands	r3, r2
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d002      	beq.n	8000c5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000c54:	2301      	movs	r3, #1
 8000c56:	73fb      	strb	r3, [r7, #15]
 8000c58:	e001      	b.n	8000c5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	3714      	adds	r7, #20
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bc80      	pop	{r7}
 8000c68:	4770      	bx	lr

08000c6a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	b083      	sub	sp, #12
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
 8000c72:	460b      	mov	r3, r1
 8000c74:	807b      	strh	r3, [r7, #2]
 8000c76:	4613      	mov	r3, r2
 8000c78:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c7a:	787b      	ldrb	r3, [r7, #1]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d003      	beq.n	8000c88 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c80:	887a      	ldrh	r2, [r7, #2]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c86:	e003      	b.n	8000c90 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c88:	887b      	ldrh	r3, [r7, #2]
 8000c8a:	041a      	lsls	r2, r3, #16
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	611a      	str	r2, [r3, #16]
}
 8000c90:	bf00      	nop
 8000c92:	370c      	adds	r7, #12
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bc80      	pop	{r7}
 8000c98:	4770      	bx	lr

08000c9a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c9a:	b480      	push	{r7}
 8000c9c:	b085      	sub	sp, #20
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	6078      	str	r0, [r7, #4]
 8000ca2:	460b      	mov	r3, r1
 8000ca4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	68db      	ldr	r3, [r3, #12]
 8000caa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000cac:	887a      	ldrh	r2, [r7, #2]
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	041a      	lsls	r2, r3, #16
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	43d9      	mvns	r1, r3
 8000cb8:	887b      	ldrh	r3, [r7, #2]
 8000cba:	400b      	ands	r3, r1
 8000cbc:	431a      	orrs	r2, r3
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	611a      	str	r2, [r3, #16]
}
 8000cc2:	bf00      	nop
 8000cc4:	3714      	adds	r7, #20
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bc80      	pop	{r7}
 8000cca:	4770      	bx	lr

08000ccc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b086      	sub	sp, #24
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d101      	bne.n	8000cde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	e272      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	f003 0301 	and.w	r3, r3, #1
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	f000 8087 	beq.w	8000dfa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000cec:	4b92      	ldr	r3, [pc, #584]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	f003 030c 	and.w	r3, r3, #12
 8000cf4:	2b04      	cmp	r3, #4
 8000cf6:	d00c      	beq.n	8000d12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cf8:	4b8f      	ldr	r3, [pc, #572]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	f003 030c 	and.w	r3, r3, #12
 8000d00:	2b08      	cmp	r3, #8
 8000d02:	d112      	bne.n	8000d2a <HAL_RCC_OscConfig+0x5e>
 8000d04:	4b8c      	ldr	r3, [pc, #560]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d10:	d10b      	bne.n	8000d2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d12:	4b89      	ldr	r3, [pc, #548]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d06c      	beq.n	8000df8 <HAL_RCC_OscConfig+0x12c>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d168      	bne.n	8000df8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	e24c      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d32:	d106      	bne.n	8000d42 <HAL_RCC_OscConfig+0x76>
 8000d34:	4b80      	ldr	r3, [pc, #512]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a7f      	ldr	r2, [pc, #508]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d3e:	6013      	str	r3, [r2, #0]
 8000d40:	e02e      	b.n	8000da0 <HAL_RCC_OscConfig+0xd4>
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d10c      	bne.n	8000d64 <HAL_RCC_OscConfig+0x98>
 8000d4a:	4b7b      	ldr	r3, [pc, #492]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4a7a      	ldr	r2, [pc, #488]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d54:	6013      	str	r3, [r2, #0]
 8000d56:	4b78      	ldr	r3, [pc, #480]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a77      	ldr	r2, [pc, #476]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d60:	6013      	str	r3, [r2, #0]
 8000d62:	e01d      	b.n	8000da0 <HAL_RCC_OscConfig+0xd4>
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d6c:	d10c      	bne.n	8000d88 <HAL_RCC_OscConfig+0xbc>
 8000d6e:	4b72      	ldr	r3, [pc, #456]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a71      	ldr	r2, [pc, #452]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d78:	6013      	str	r3, [r2, #0]
 8000d7a:	4b6f      	ldr	r3, [pc, #444]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4a6e      	ldr	r2, [pc, #440]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d84:	6013      	str	r3, [r2, #0]
 8000d86:	e00b      	b.n	8000da0 <HAL_RCC_OscConfig+0xd4>
 8000d88:	4b6b      	ldr	r3, [pc, #428]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a6a      	ldr	r2, [pc, #424]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d92:	6013      	str	r3, [r2, #0]
 8000d94:	4b68      	ldr	r3, [pc, #416]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a67      	ldr	r2, [pc, #412]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d013      	beq.n	8000dd0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000da8:	f7ff fcda 	bl	8000760 <HAL_GetTick>
 8000dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dae:	e008      	b.n	8000dc2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000db0:	f7ff fcd6 	bl	8000760 <HAL_GetTick>
 8000db4:	4602      	mov	r2, r0
 8000db6:	693b      	ldr	r3, [r7, #16]
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	2b64      	cmp	r3, #100	; 0x64
 8000dbc:	d901      	bls.n	8000dc2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000dbe:	2303      	movs	r3, #3
 8000dc0:	e200      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dc2:	4b5d      	ldr	r3, [pc, #372]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d0f0      	beq.n	8000db0 <HAL_RCC_OscConfig+0xe4>
 8000dce:	e014      	b.n	8000dfa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dd0:	f7ff fcc6 	bl	8000760 <HAL_GetTick>
 8000dd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dd6:	e008      	b.n	8000dea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dd8:	f7ff fcc2 	bl	8000760 <HAL_GetTick>
 8000ddc:	4602      	mov	r2, r0
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	2b64      	cmp	r3, #100	; 0x64
 8000de4:	d901      	bls.n	8000dea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000de6:	2303      	movs	r3, #3
 8000de8:	e1ec      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dea:	4b53      	ldr	r3, [pc, #332]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d1f0      	bne.n	8000dd8 <HAL_RCC_OscConfig+0x10c>
 8000df6:	e000      	b.n	8000dfa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000df8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f003 0302 	and.w	r3, r3, #2
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d063      	beq.n	8000ece <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e06:	4b4c      	ldr	r3, [pc, #304]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	f003 030c 	and.w	r3, r3, #12
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d00b      	beq.n	8000e2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e12:	4b49      	ldr	r3, [pc, #292]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f003 030c 	and.w	r3, r3, #12
 8000e1a:	2b08      	cmp	r3, #8
 8000e1c:	d11c      	bne.n	8000e58 <HAL_RCC_OscConfig+0x18c>
 8000e1e:	4b46      	ldr	r3, [pc, #280]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d116      	bne.n	8000e58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e2a:	4b43      	ldr	r3, [pc, #268]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f003 0302 	and.w	r3, r3, #2
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d005      	beq.n	8000e42 <HAL_RCC_OscConfig+0x176>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	691b      	ldr	r3, [r3, #16]
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d001      	beq.n	8000e42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e1c0      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e42:	4b3d      	ldr	r3, [pc, #244]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	695b      	ldr	r3, [r3, #20]
 8000e4e:	00db      	lsls	r3, r3, #3
 8000e50:	4939      	ldr	r1, [pc, #228]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e52:	4313      	orrs	r3, r2
 8000e54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e56:	e03a      	b.n	8000ece <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	691b      	ldr	r3, [r3, #16]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d020      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e60:	4b36      	ldr	r3, [pc, #216]	; (8000f3c <HAL_RCC_OscConfig+0x270>)
 8000e62:	2201      	movs	r2, #1
 8000e64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e66:	f7ff fc7b 	bl	8000760 <HAL_GetTick>
 8000e6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e6c:	e008      	b.n	8000e80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e6e:	f7ff fc77 	bl	8000760 <HAL_GetTick>
 8000e72:	4602      	mov	r2, r0
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	1ad3      	subs	r3, r2, r3
 8000e78:	2b02      	cmp	r3, #2
 8000e7a:	d901      	bls.n	8000e80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	e1a1      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e80:	4b2d      	ldr	r3, [pc, #180]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f003 0302 	and.w	r3, r3, #2
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d0f0      	beq.n	8000e6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e8c:	4b2a      	ldr	r3, [pc, #168]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	695b      	ldr	r3, [r3, #20]
 8000e98:	00db      	lsls	r3, r3, #3
 8000e9a:	4927      	ldr	r1, [pc, #156]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	600b      	str	r3, [r1, #0]
 8000ea0:	e015      	b.n	8000ece <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ea2:	4b26      	ldr	r3, [pc, #152]	; (8000f3c <HAL_RCC_OscConfig+0x270>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea8:	f7ff fc5a 	bl	8000760 <HAL_GetTick>
 8000eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eae:	e008      	b.n	8000ec2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000eb0:	f7ff fc56 	bl	8000760 <HAL_GetTick>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	1ad3      	subs	r3, r2, r3
 8000eba:	2b02      	cmp	r3, #2
 8000ebc:	d901      	bls.n	8000ec2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	e180      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ec2:	4b1d      	ldr	r3, [pc, #116]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f003 0302 	and.w	r3, r3, #2
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d1f0      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f003 0308 	and.w	r3, r3, #8
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d03a      	beq.n	8000f50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	699b      	ldr	r3, [r3, #24]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d019      	beq.n	8000f16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ee2:	4b17      	ldr	r3, [pc, #92]	; (8000f40 <HAL_RCC_OscConfig+0x274>)
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ee8:	f7ff fc3a 	bl	8000760 <HAL_GetTick>
 8000eec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eee:	e008      	b.n	8000f02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ef0:	f7ff fc36 	bl	8000760 <HAL_GetTick>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	2b02      	cmp	r3, #2
 8000efc:	d901      	bls.n	8000f02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000efe:	2303      	movs	r3, #3
 8000f00:	e160      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f02:	4b0d      	ldr	r3, [pc, #52]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d0f0      	beq.n	8000ef0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f0e:	2001      	movs	r0, #1
 8000f10:	f000 fb08 	bl	8001524 <RCC_Delay>
 8000f14:	e01c      	b.n	8000f50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f16:	4b0a      	ldr	r3, [pc, #40]	; (8000f40 <HAL_RCC_OscConfig+0x274>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f1c:	f7ff fc20 	bl	8000760 <HAL_GetTick>
 8000f20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f22:	e00f      	b.n	8000f44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f24:	f7ff fc1c 	bl	8000760 <HAL_GetTick>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	2b02      	cmp	r3, #2
 8000f30:	d908      	bls.n	8000f44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f32:	2303      	movs	r3, #3
 8000f34:	e146      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
 8000f36:	bf00      	nop
 8000f38:	40021000 	.word	0x40021000
 8000f3c:	42420000 	.word	0x42420000
 8000f40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f44:	4b92      	ldr	r3, [pc, #584]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f48:	f003 0302 	and.w	r3, r3, #2
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d1e9      	bne.n	8000f24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f003 0304 	and.w	r3, r3, #4
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	f000 80a6 	beq.w	80010aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f62:	4b8b      	ldr	r3, [pc, #556]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000f64:	69db      	ldr	r3, [r3, #28]
 8000f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d10d      	bne.n	8000f8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f6e:	4b88      	ldr	r3, [pc, #544]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000f70:	69db      	ldr	r3, [r3, #28]
 8000f72:	4a87      	ldr	r2, [pc, #540]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000f74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f78:	61d3      	str	r3, [r2, #28]
 8000f7a:	4b85      	ldr	r3, [pc, #532]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f82:	60bb      	str	r3, [r7, #8]
 8000f84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f86:	2301      	movs	r3, #1
 8000f88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f8a:	4b82      	ldr	r3, [pc, #520]	; (8001194 <HAL_RCC_OscConfig+0x4c8>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d118      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f96:	4b7f      	ldr	r3, [pc, #508]	; (8001194 <HAL_RCC_OscConfig+0x4c8>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a7e      	ldr	r2, [pc, #504]	; (8001194 <HAL_RCC_OscConfig+0x4c8>)
 8000f9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fa2:	f7ff fbdd 	bl	8000760 <HAL_GetTick>
 8000fa6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fa8:	e008      	b.n	8000fbc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000faa:	f7ff fbd9 	bl	8000760 <HAL_GetTick>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	1ad3      	subs	r3, r2, r3
 8000fb4:	2b64      	cmp	r3, #100	; 0x64
 8000fb6:	d901      	bls.n	8000fbc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	e103      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fbc:	4b75      	ldr	r3, [pc, #468]	; (8001194 <HAL_RCC_OscConfig+0x4c8>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d0f0      	beq.n	8000faa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d106      	bne.n	8000fde <HAL_RCC_OscConfig+0x312>
 8000fd0:	4b6f      	ldr	r3, [pc, #444]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000fd2:	6a1b      	ldr	r3, [r3, #32]
 8000fd4:	4a6e      	ldr	r2, [pc, #440]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000fd6:	f043 0301 	orr.w	r3, r3, #1
 8000fda:	6213      	str	r3, [r2, #32]
 8000fdc:	e02d      	b.n	800103a <HAL_RCC_OscConfig+0x36e>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	68db      	ldr	r3, [r3, #12]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d10c      	bne.n	8001000 <HAL_RCC_OscConfig+0x334>
 8000fe6:	4b6a      	ldr	r3, [pc, #424]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000fe8:	6a1b      	ldr	r3, [r3, #32]
 8000fea:	4a69      	ldr	r2, [pc, #420]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000fec:	f023 0301 	bic.w	r3, r3, #1
 8000ff0:	6213      	str	r3, [r2, #32]
 8000ff2:	4b67      	ldr	r3, [pc, #412]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000ff4:	6a1b      	ldr	r3, [r3, #32]
 8000ff6:	4a66      	ldr	r2, [pc, #408]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000ff8:	f023 0304 	bic.w	r3, r3, #4
 8000ffc:	6213      	str	r3, [r2, #32]
 8000ffe:	e01c      	b.n	800103a <HAL_RCC_OscConfig+0x36e>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	2b05      	cmp	r3, #5
 8001006:	d10c      	bne.n	8001022 <HAL_RCC_OscConfig+0x356>
 8001008:	4b61      	ldr	r3, [pc, #388]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 800100a:	6a1b      	ldr	r3, [r3, #32]
 800100c:	4a60      	ldr	r2, [pc, #384]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 800100e:	f043 0304 	orr.w	r3, r3, #4
 8001012:	6213      	str	r3, [r2, #32]
 8001014:	4b5e      	ldr	r3, [pc, #376]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001016:	6a1b      	ldr	r3, [r3, #32]
 8001018:	4a5d      	ldr	r2, [pc, #372]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 800101a:	f043 0301 	orr.w	r3, r3, #1
 800101e:	6213      	str	r3, [r2, #32]
 8001020:	e00b      	b.n	800103a <HAL_RCC_OscConfig+0x36e>
 8001022:	4b5b      	ldr	r3, [pc, #364]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001024:	6a1b      	ldr	r3, [r3, #32]
 8001026:	4a5a      	ldr	r2, [pc, #360]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001028:	f023 0301 	bic.w	r3, r3, #1
 800102c:	6213      	str	r3, [r2, #32]
 800102e:	4b58      	ldr	r3, [pc, #352]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001030:	6a1b      	ldr	r3, [r3, #32]
 8001032:	4a57      	ldr	r2, [pc, #348]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001034:	f023 0304 	bic.w	r3, r3, #4
 8001038:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	68db      	ldr	r3, [r3, #12]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d015      	beq.n	800106e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001042:	f7ff fb8d 	bl	8000760 <HAL_GetTick>
 8001046:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001048:	e00a      	b.n	8001060 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800104a:	f7ff fb89 	bl	8000760 <HAL_GetTick>
 800104e:	4602      	mov	r2, r0
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	1ad3      	subs	r3, r2, r3
 8001054:	f241 3288 	movw	r2, #5000	; 0x1388
 8001058:	4293      	cmp	r3, r2
 800105a:	d901      	bls.n	8001060 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800105c:	2303      	movs	r3, #3
 800105e:	e0b1      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001060:	4b4b      	ldr	r3, [pc, #300]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001062:	6a1b      	ldr	r3, [r3, #32]
 8001064:	f003 0302 	and.w	r3, r3, #2
 8001068:	2b00      	cmp	r3, #0
 800106a:	d0ee      	beq.n	800104a <HAL_RCC_OscConfig+0x37e>
 800106c:	e014      	b.n	8001098 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800106e:	f7ff fb77 	bl	8000760 <HAL_GetTick>
 8001072:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001074:	e00a      	b.n	800108c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001076:	f7ff fb73 	bl	8000760 <HAL_GetTick>
 800107a:	4602      	mov	r2, r0
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	f241 3288 	movw	r2, #5000	; 0x1388
 8001084:	4293      	cmp	r3, r2
 8001086:	d901      	bls.n	800108c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001088:	2303      	movs	r3, #3
 800108a:	e09b      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800108c:	4b40      	ldr	r3, [pc, #256]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 800108e:	6a1b      	ldr	r3, [r3, #32]
 8001090:	f003 0302 	and.w	r3, r3, #2
 8001094:	2b00      	cmp	r3, #0
 8001096:	d1ee      	bne.n	8001076 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001098:	7dfb      	ldrb	r3, [r7, #23]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d105      	bne.n	80010aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800109e:	4b3c      	ldr	r3, [pc, #240]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 80010a0:	69db      	ldr	r3, [r3, #28]
 80010a2:	4a3b      	ldr	r2, [pc, #236]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 80010a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	69db      	ldr	r3, [r3, #28]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	f000 8087 	beq.w	80011c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010b4:	4b36      	ldr	r3, [pc, #216]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f003 030c 	and.w	r3, r3, #12
 80010bc:	2b08      	cmp	r3, #8
 80010be:	d061      	beq.n	8001184 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	69db      	ldr	r3, [r3, #28]
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d146      	bne.n	8001156 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010c8:	4b33      	ldr	r3, [pc, #204]	; (8001198 <HAL_RCC_OscConfig+0x4cc>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ce:	f7ff fb47 	bl	8000760 <HAL_GetTick>
 80010d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010d4:	e008      	b.n	80010e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010d6:	f7ff fb43 	bl	8000760 <HAL_GetTick>
 80010da:	4602      	mov	r2, r0
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	d901      	bls.n	80010e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80010e4:	2303      	movs	r3, #3
 80010e6:	e06d      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010e8:	4b29      	ldr	r3, [pc, #164]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d1f0      	bne.n	80010d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6a1b      	ldr	r3, [r3, #32]
 80010f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010fc:	d108      	bne.n	8001110 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80010fe:	4b24      	ldr	r3, [pc, #144]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	4921      	ldr	r1, [pc, #132]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 800110c:	4313      	orrs	r3, r2
 800110e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001110:	4b1f      	ldr	r3, [pc, #124]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6a19      	ldr	r1, [r3, #32]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001120:	430b      	orrs	r3, r1
 8001122:	491b      	ldr	r1, [pc, #108]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001124:	4313      	orrs	r3, r2
 8001126:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001128:	4b1b      	ldr	r3, [pc, #108]	; (8001198 <HAL_RCC_OscConfig+0x4cc>)
 800112a:	2201      	movs	r2, #1
 800112c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800112e:	f7ff fb17 	bl	8000760 <HAL_GetTick>
 8001132:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001134:	e008      	b.n	8001148 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001136:	f7ff fb13 	bl	8000760 <HAL_GetTick>
 800113a:	4602      	mov	r2, r0
 800113c:	693b      	ldr	r3, [r7, #16]
 800113e:	1ad3      	subs	r3, r2, r3
 8001140:	2b02      	cmp	r3, #2
 8001142:	d901      	bls.n	8001148 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001144:	2303      	movs	r3, #3
 8001146:	e03d      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001148:	4b11      	ldr	r3, [pc, #68]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d0f0      	beq.n	8001136 <HAL_RCC_OscConfig+0x46a>
 8001154:	e035      	b.n	80011c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001156:	4b10      	ldr	r3, [pc, #64]	; (8001198 <HAL_RCC_OscConfig+0x4cc>)
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800115c:	f7ff fb00 	bl	8000760 <HAL_GetTick>
 8001160:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001162:	e008      	b.n	8001176 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001164:	f7ff fafc 	bl	8000760 <HAL_GetTick>
 8001168:	4602      	mov	r2, r0
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	2b02      	cmp	r3, #2
 8001170:	d901      	bls.n	8001176 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001172:	2303      	movs	r3, #3
 8001174:	e026      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001176:	4b06      	ldr	r3, [pc, #24]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d1f0      	bne.n	8001164 <HAL_RCC_OscConfig+0x498>
 8001182:	e01e      	b.n	80011c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	69db      	ldr	r3, [r3, #28]
 8001188:	2b01      	cmp	r3, #1
 800118a:	d107      	bne.n	800119c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800118c:	2301      	movs	r3, #1
 800118e:	e019      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
 8001190:	40021000 	.word	0x40021000
 8001194:	40007000 	.word	0x40007000
 8001198:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800119c:	4b0b      	ldr	r3, [pc, #44]	; (80011cc <HAL_RCC_OscConfig+0x500>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6a1b      	ldr	r3, [r3, #32]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d106      	bne.n	80011be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d001      	beq.n	80011c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	e000      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80011c2:	2300      	movs	r3, #0
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3718      	adds	r7, #24
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40021000 	.word	0x40021000

080011d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d101      	bne.n	80011e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011e0:	2301      	movs	r3, #1
 80011e2:	e0d0      	b.n	8001386 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011e4:	4b6a      	ldr	r3, [pc, #424]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0307 	and.w	r3, r3, #7
 80011ec:	683a      	ldr	r2, [r7, #0]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d910      	bls.n	8001214 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011f2:	4b67      	ldr	r3, [pc, #412]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f023 0207 	bic.w	r2, r3, #7
 80011fa:	4965      	ldr	r1, [pc, #404]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	4313      	orrs	r3, r2
 8001200:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001202:	4b63      	ldr	r3, [pc, #396]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 0307 	and.w	r3, r3, #7
 800120a:	683a      	ldr	r2, [r7, #0]
 800120c:	429a      	cmp	r2, r3
 800120e:	d001      	beq.n	8001214 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e0b8      	b.n	8001386 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 0302 	and.w	r3, r3, #2
 800121c:	2b00      	cmp	r3, #0
 800121e:	d020      	beq.n	8001262 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0304 	and.w	r3, r3, #4
 8001228:	2b00      	cmp	r3, #0
 800122a:	d005      	beq.n	8001238 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800122c:	4b59      	ldr	r3, [pc, #356]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	4a58      	ldr	r2, [pc, #352]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 8001232:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001236:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f003 0308 	and.w	r3, r3, #8
 8001240:	2b00      	cmp	r3, #0
 8001242:	d005      	beq.n	8001250 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001244:	4b53      	ldr	r3, [pc, #332]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	4a52      	ldr	r2, [pc, #328]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 800124a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800124e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001250:	4b50      	ldr	r3, [pc, #320]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	494d      	ldr	r1, [pc, #308]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 800125e:	4313      	orrs	r3, r2
 8001260:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0301 	and.w	r3, r3, #1
 800126a:	2b00      	cmp	r3, #0
 800126c:	d040      	beq.n	80012f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d107      	bne.n	8001286 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001276:	4b47      	ldr	r3, [pc, #284]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800127e:	2b00      	cmp	r3, #0
 8001280:	d115      	bne.n	80012ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e07f      	b.n	8001386 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	2b02      	cmp	r3, #2
 800128c:	d107      	bne.n	800129e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800128e:	4b41      	ldr	r3, [pc, #260]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d109      	bne.n	80012ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e073      	b.n	8001386 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800129e:	4b3d      	ldr	r3, [pc, #244]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d101      	bne.n	80012ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e06b      	b.n	8001386 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012ae:	4b39      	ldr	r3, [pc, #228]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f023 0203 	bic.w	r2, r3, #3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	4936      	ldr	r1, [pc, #216]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 80012bc:	4313      	orrs	r3, r2
 80012be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012c0:	f7ff fa4e 	bl	8000760 <HAL_GetTick>
 80012c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012c6:	e00a      	b.n	80012de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012c8:	f7ff fa4a 	bl	8000760 <HAL_GetTick>
 80012cc:	4602      	mov	r2, r0
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d901      	bls.n	80012de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012da:	2303      	movs	r3, #3
 80012dc:	e053      	b.n	8001386 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012de:	4b2d      	ldr	r3, [pc, #180]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f003 020c 	and.w	r2, r3, #12
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d1eb      	bne.n	80012c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012f0:	4b27      	ldr	r3, [pc, #156]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0307 	and.w	r3, r3, #7
 80012f8:	683a      	ldr	r2, [r7, #0]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d210      	bcs.n	8001320 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012fe:	4b24      	ldr	r3, [pc, #144]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f023 0207 	bic.w	r2, r3, #7
 8001306:	4922      	ldr	r1, [pc, #136]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	4313      	orrs	r3, r2
 800130c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800130e:	4b20      	ldr	r3, [pc, #128]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 0307 	and.w	r3, r3, #7
 8001316:	683a      	ldr	r2, [r7, #0]
 8001318:	429a      	cmp	r2, r3
 800131a:	d001      	beq.n	8001320 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	e032      	b.n	8001386 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0304 	and.w	r3, r3, #4
 8001328:	2b00      	cmp	r3, #0
 800132a:	d008      	beq.n	800133e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800132c:	4b19      	ldr	r3, [pc, #100]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	4916      	ldr	r1, [pc, #88]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 800133a:	4313      	orrs	r3, r2
 800133c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0308 	and.w	r3, r3, #8
 8001346:	2b00      	cmp	r3, #0
 8001348:	d009      	beq.n	800135e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800134a:	4b12      	ldr	r3, [pc, #72]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	691b      	ldr	r3, [r3, #16]
 8001356:	00db      	lsls	r3, r3, #3
 8001358:	490e      	ldr	r1, [pc, #56]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 800135a:	4313      	orrs	r3, r2
 800135c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800135e:	f000 f821 	bl	80013a4 <HAL_RCC_GetSysClockFreq>
 8001362:	4602      	mov	r2, r0
 8001364:	4b0b      	ldr	r3, [pc, #44]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	091b      	lsrs	r3, r3, #4
 800136a:	f003 030f 	and.w	r3, r3, #15
 800136e:	490a      	ldr	r1, [pc, #40]	; (8001398 <HAL_RCC_ClockConfig+0x1c8>)
 8001370:	5ccb      	ldrb	r3, [r1, r3]
 8001372:	fa22 f303 	lsr.w	r3, r2, r3
 8001376:	4a09      	ldr	r2, [pc, #36]	; (800139c <HAL_RCC_ClockConfig+0x1cc>)
 8001378:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800137a:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <HAL_RCC_ClockConfig+0x1d0>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff f922 	bl	80005c8 <HAL_InitTick>

  return HAL_OK;
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40022000 	.word	0x40022000
 8001394:	40021000 	.word	0x40021000
 8001398:	08003cfc 	.word	0x08003cfc
 800139c:	20000000 	.word	0x20000000
 80013a0:	20000004 	.word	0x20000004

080013a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013a4:	b490      	push	{r4, r7}
 80013a6:	b08a      	sub	sp, #40	; 0x28
 80013a8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80013aa:	4b29      	ldr	r3, [pc, #164]	; (8001450 <HAL_RCC_GetSysClockFreq+0xac>)
 80013ac:	1d3c      	adds	r4, r7, #4
 80013ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80013b4:	f240 2301 	movw	r3, #513	; 0x201
 80013b8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61fb      	str	r3, [r7, #28]
 80013be:	2300      	movs	r3, #0
 80013c0:	61bb      	str	r3, [r7, #24]
 80013c2:	2300      	movs	r3, #0
 80013c4:	627b      	str	r3, [r7, #36]	; 0x24
 80013c6:	2300      	movs	r3, #0
 80013c8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80013ca:	2300      	movs	r3, #0
 80013cc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013ce:	4b21      	ldr	r3, [pc, #132]	; (8001454 <HAL_RCC_GetSysClockFreq+0xb0>)
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	f003 030c 	and.w	r3, r3, #12
 80013da:	2b04      	cmp	r3, #4
 80013dc:	d002      	beq.n	80013e4 <HAL_RCC_GetSysClockFreq+0x40>
 80013de:	2b08      	cmp	r3, #8
 80013e0:	d003      	beq.n	80013ea <HAL_RCC_GetSysClockFreq+0x46>
 80013e2:	e02b      	b.n	800143c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013e4:	4b1c      	ldr	r3, [pc, #112]	; (8001458 <HAL_RCC_GetSysClockFreq+0xb4>)
 80013e6:	623b      	str	r3, [r7, #32]
      break;
 80013e8:	e02b      	b.n	8001442 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	0c9b      	lsrs	r3, r3, #18
 80013ee:	f003 030f 	and.w	r3, r3, #15
 80013f2:	3328      	adds	r3, #40	; 0x28
 80013f4:	443b      	add	r3, r7
 80013f6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80013fa:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001402:	2b00      	cmp	r3, #0
 8001404:	d012      	beq.n	800142c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001406:	4b13      	ldr	r3, [pc, #76]	; (8001454 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	0c5b      	lsrs	r3, r3, #17
 800140c:	f003 0301 	and.w	r3, r3, #1
 8001410:	3328      	adds	r3, #40	; 0x28
 8001412:	443b      	add	r3, r7
 8001414:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001418:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	4a0e      	ldr	r2, [pc, #56]	; (8001458 <HAL_RCC_GetSysClockFreq+0xb4>)
 800141e:	fb03 f202 	mul.w	r2, r3, r2
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	fbb2 f3f3 	udiv	r3, r2, r3
 8001428:	627b      	str	r3, [r7, #36]	; 0x24
 800142a:	e004      	b.n	8001436 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	4a0b      	ldr	r2, [pc, #44]	; (800145c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001430:	fb02 f303 	mul.w	r3, r2, r3
 8001434:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001438:	623b      	str	r3, [r7, #32]
      break;
 800143a:	e002      	b.n	8001442 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800143c:	4b06      	ldr	r3, [pc, #24]	; (8001458 <HAL_RCC_GetSysClockFreq+0xb4>)
 800143e:	623b      	str	r3, [r7, #32]
      break;
 8001440:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001442:	6a3b      	ldr	r3, [r7, #32]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3728      	adds	r7, #40	; 0x28
 8001448:	46bd      	mov	sp, r7
 800144a:	bc90      	pop	{r4, r7}
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	08003ce4 	.word	0x08003ce4
 8001454:	40021000 	.word	0x40021000
 8001458:	007a1200 	.word	0x007a1200
 800145c:	003d0900 	.word	0x003d0900

08001460 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001464:	4b02      	ldr	r3, [pc, #8]	; (8001470 <HAL_RCC_GetHCLKFreq+0x10>)
 8001466:	681b      	ldr	r3, [r3, #0]
}
 8001468:	4618      	mov	r0, r3
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr
 8001470:	20000000 	.word	0x20000000

08001474 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001478:	f7ff fff2 	bl	8001460 <HAL_RCC_GetHCLKFreq>
 800147c:	4602      	mov	r2, r0
 800147e:	4b05      	ldr	r3, [pc, #20]	; (8001494 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	0a1b      	lsrs	r3, r3, #8
 8001484:	f003 0307 	and.w	r3, r3, #7
 8001488:	4903      	ldr	r1, [pc, #12]	; (8001498 <HAL_RCC_GetPCLK1Freq+0x24>)
 800148a:	5ccb      	ldrb	r3, [r1, r3]
 800148c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001490:	4618      	mov	r0, r3
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40021000 	.word	0x40021000
 8001498:	08003d0c 	.word	0x08003d0c

0800149c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014a0:	f7ff ffde 	bl	8001460 <HAL_RCC_GetHCLKFreq>
 80014a4:	4602      	mov	r2, r0
 80014a6:	4b05      	ldr	r3, [pc, #20]	; (80014bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	0adb      	lsrs	r3, r3, #11
 80014ac:	f003 0307 	and.w	r3, r3, #7
 80014b0:	4903      	ldr	r1, [pc, #12]	; (80014c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014b2:	5ccb      	ldrb	r3, [r1, r3]
 80014b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	40021000 	.word	0x40021000
 80014c0:	08003d0c 	.word	0x08003d0c

080014c4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	220f      	movs	r2, #15
 80014d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80014d4:	4b11      	ldr	r3, [pc, #68]	; (800151c <HAL_RCC_GetClockConfig+0x58>)
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f003 0203 	and.w	r2, r3, #3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80014e0:	4b0e      	ldr	r3, [pc, #56]	; (800151c <HAL_RCC_GetClockConfig+0x58>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80014ec:	4b0b      	ldr	r3, [pc, #44]	; (800151c <HAL_RCC_GetClockConfig+0x58>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80014f8:	4b08      	ldr	r3, [pc, #32]	; (800151c <HAL_RCC_GetClockConfig+0x58>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	08db      	lsrs	r3, r3, #3
 80014fe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001506:	4b06      	ldr	r3, [pc, #24]	; (8001520 <HAL_RCC_GetClockConfig+0x5c>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0207 	and.w	r2, r3, #7
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001512:	bf00      	nop
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	bc80      	pop	{r7}
 800151a:	4770      	bx	lr
 800151c:	40021000 	.word	0x40021000
 8001520:	40022000 	.word	0x40022000

08001524 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800152c:	4b0a      	ldr	r3, [pc, #40]	; (8001558 <RCC_Delay+0x34>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a0a      	ldr	r2, [pc, #40]	; (800155c <RCC_Delay+0x38>)
 8001532:	fba2 2303 	umull	r2, r3, r2, r3
 8001536:	0a5b      	lsrs	r3, r3, #9
 8001538:	687a      	ldr	r2, [r7, #4]
 800153a:	fb02 f303 	mul.w	r3, r2, r3
 800153e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001540:	bf00      	nop
  }
  while (Delay --);
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	1e5a      	subs	r2, r3, #1
 8001546:	60fa      	str	r2, [r7, #12]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d1f9      	bne.n	8001540 <RCC_Delay+0x1c>
}
 800154c:	bf00      	nop
 800154e:	bf00      	nop
 8001550:	3714      	adds	r7, #20
 8001552:	46bd      	mov	sp, r7
 8001554:	bc80      	pop	{r7}
 8001556:	4770      	bx	lr
 8001558:	20000000 	.word	0x20000000
 800155c:	10624dd3 	.word	0x10624dd3

08001560 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d101      	bne.n	8001572 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e041      	b.n	80015f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001578:	b2db      	uxtb	r3, r3
 800157a:	2b00      	cmp	r3, #0
 800157c:	d106      	bne.n	800158c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2200      	movs	r2, #0
 8001582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f000 f839 	bl	80015fe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2202      	movs	r2, #2
 8001590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	3304      	adds	r3, #4
 800159c:	4619      	mov	r1, r3
 800159e:	4610      	mov	r0, r2
 80015a0:	f000 f9b4 	bl	800190c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2201      	movs	r2, #1
 80015a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2201      	movs	r2, #1
 80015b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2201      	movs	r2, #1
 80015b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2201      	movs	r2, #1
 80015c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2201      	movs	r2, #1
 80015c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2201      	movs	r2, #1
 80015d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2201      	movs	r2, #1
 80015d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2201      	movs	r2, #1
 80015e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2201      	movs	r2, #1
 80015e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2201      	movs	r2, #1
 80015f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80015fe:	b480      	push	{r7}
 8001600:	b083      	sub	sp, #12
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr

08001610 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800161e:	b2db      	uxtb	r3, r3
 8001620:	2b01      	cmp	r3, #1
 8001622:	d001      	beq.n	8001628 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	e03a      	b.n	800169e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2202      	movs	r2, #2
 800162c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	68da      	ldr	r2, [r3, #12]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f042 0201 	orr.w	r2, r2, #1
 800163e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a18      	ldr	r2, [pc, #96]	; (80016a8 <HAL_TIM_Base_Start_IT+0x98>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d00e      	beq.n	8001668 <HAL_TIM_Base_Start_IT+0x58>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001652:	d009      	beq.n	8001668 <HAL_TIM_Base_Start_IT+0x58>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a14      	ldr	r2, [pc, #80]	; (80016ac <HAL_TIM_Base_Start_IT+0x9c>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d004      	beq.n	8001668 <HAL_TIM_Base_Start_IT+0x58>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a13      	ldr	r2, [pc, #76]	; (80016b0 <HAL_TIM_Base_Start_IT+0xa0>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d111      	bne.n	800168c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	f003 0307 	and.w	r3, r3, #7
 8001672:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	2b06      	cmp	r3, #6
 8001678:	d010      	beq.n	800169c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f042 0201 	orr.w	r2, r2, #1
 8001688:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800168a:	e007      	b.n	800169c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f042 0201 	orr.w	r2, r2, #1
 800169a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800169c:	2300      	movs	r3, #0
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3714      	adds	r7, #20
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bc80      	pop	{r7}
 80016a6:	4770      	bx	lr
 80016a8:	40012c00 	.word	0x40012c00
 80016ac:	40000400 	.word	0x40000400
 80016b0:	40000800 	.word	0x40000800

080016b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	f003 0302 	and.w	r3, r3, #2
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d122      	bne.n	8001710 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	f003 0302 	and.w	r3, r3, #2
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d11b      	bne.n	8001710 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f06f 0202 	mvn.w	r2, #2
 80016e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2201      	movs	r2, #1
 80016e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	699b      	ldr	r3, [r3, #24]
 80016ee:	f003 0303 	and.w	r3, r3, #3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d003      	beq.n	80016fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f000 f8ed 	bl	80018d6 <HAL_TIM_IC_CaptureCallback>
 80016fc:	e005      	b.n	800170a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f000 f8e0 	bl	80018c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f000 f8ef 	bl	80018e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2200      	movs	r2, #0
 800170e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	691b      	ldr	r3, [r3, #16]
 8001716:	f003 0304 	and.w	r3, r3, #4
 800171a:	2b04      	cmp	r3, #4
 800171c:	d122      	bne.n	8001764 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	f003 0304 	and.w	r3, r3, #4
 8001728:	2b04      	cmp	r3, #4
 800172a:	d11b      	bne.n	8001764 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f06f 0204 	mvn.w	r2, #4
 8001734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2202      	movs	r2, #2
 800173a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	699b      	ldr	r3, [r3, #24]
 8001742:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001746:	2b00      	cmp	r3, #0
 8001748:	d003      	beq.n	8001752 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f000 f8c3 	bl	80018d6 <HAL_TIM_IC_CaptureCallback>
 8001750:	e005      	b.n	800175e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f000 f8b6 	bl	80018c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f000 f8c5 	bl	80018e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2200      	movs	r2, #0
 8001762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	691b      	ldr	r3, [r3, #16]
 800176a:	f003 0308 	and.w	r3, r3, #8
 800176e:	2b08      	cmp	r3, #8
 8001770:	d122      	bne.n	80017b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	f003 0308 	and.w	r3, r3, #8
 800177c:	2b08      	cmp	r3, #8
 800177e:	d11b      	bne.n	80017b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f06f 0208 	mvn.w	r2, #8
 8001788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2204      	movs	r2, #4
 800178e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	69db      	ldr	r3, [r3, #28]
 8001796:	f003 0303 	and.w	r3, r3, #3
 800179a:	2b00      	cmp	r3, #0
 800179c:	d003      	beq.n	80017a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f000 f899 	bl	80018d6 <HAL_TIM_IC_CaptureCallback>
 80017a4:	e005      	b.n	80017b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f000 f88c 	bl	80018c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f000 f89b 	bl	80018e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	691b      	ldr	r3, [r3, #16]
 80017be:	f003 0310 	and.w	r3, r3, #16
 80017c2:	2b10      	cmp	r3, #16
 80017c4:	d122      	bne.n	800180c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	f003 0310 	and.w	r3, r3, #16
 80017d0:	2b10      	cmp	r3, #16
 80017d2:	d11b      	bne.n	800180c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f06f 0210 	mvn.w	r2, #16
 80017dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2208      	movs	r2, #8
 80017e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	69db      	ldr	r3, [r3, #28]
 80017ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d003      	beq.n	80017fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f000 f86f 	bl	80018d6 <HAL_TIM_IC_CaptureCallback>
 80017f8:	e005      	b.n	8001806 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f000 f862 	bl	80018c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f000 f871 	bl	80018e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2200      	movs	r2, #0
 800180a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	691b      	ldr	r3, [r3, #16]
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	2b01      	cmp	r3, #1
 8001818:	d10e      	bne.n	8001838 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	f003 0301 	and.w	r3, r3, #1
 8001824:	2b01      	cmp	r3, #1
 8001826:	d107      	bne.n	8001838 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f06f 0201 	mvn.w	r2, #1
 8001830:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7fe fe34 	bl	80004a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	691b      	ldr	r3, [r3, #16]
 800183e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001842:	2b80      	cmp	r3, #128	; 0x80
 8001844:	d10e      	bne.n	8001864 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001850:	2b80      	cmp	r3, #128	; 0x80
 8001852:	d107      	bne.n	8001864 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800185c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800185e:	6878      	ldr	r0, [r7, #4]
 8001860:	f000 f8bf 	bl	80019e2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	691b      	ldr	r3, [r3, #16]
 800186a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800186e:	2b40      	cmp	r3, #64	; 0x40
 8001870:	d10e      	bne.n	8001890 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800187c:	2b40      	cmp	r3, #64	; 0x40
 800187e:	d107      	bne.n	8001890 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001888:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f000 f835 	bl	80018fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	691b      	ldr	r3, [r3, #16]
 8001896:	f003 0320 	and.w	r3, r3, #32
 800189a:	2b20      	cmp	r3, #32
 800189c:	d10e      	bne.n	80018bc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	f003 0320 	and.w	r3, r3, #32
 80018a8:	2b20      	cmp	r3, #32
 80018aa:	d107      	bne.n	80018bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f06f 0220 	mvn.w	r2, #32
 80018b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f000 f88a 	bl	80019d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80018bc:	bf00      	nop
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80018cc:	bf00      	nop
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bc80      	pop	{r7}
 80018d4:	4770      	bx	lr

080018d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80018d6:	b480      	push	{r7}
 80018d8:	b083      	sub	sp, #12
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80018de:	bf00      	nop
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr

080018e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bc80      	pop	{r7}
 80018f8:	4770      	bx	lr

080018fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80018fa:	b480      	push	{r7}
 80018fc:	b083      	sub	sp, #12
 80018fe:	af00      	add	r7, sp, #0
 8001900:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001902:	bf00      	nop
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	bc80      	pop	{r7}
 800190a:	4770      	bx	lr

0800190c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800190c:	b480      	push	{r7}
 800190e:	b085      	sub	sp, #20
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4a29      	ldr	r2, [pc, #164]	; (80019c4 <TIM_Base_SetConfig+0xb8>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d00b      	beq.n	800193c <TIM_Base_SetConfig+0x30>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800192a:	d007      	beq.n	800193c <TIM_Base_SetConfig+0x30>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	4a26      	ldr	r2, [pc, #152]	; (80019c8 <TIM_Base_SetConfig+0xbc>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d003      	beq.n	800193c <TIM_Base_SetConfig+0x30>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	4a25      	ldr	r2, [pc, #148]	; (80019cc <TIM_Base_SetConfig+0xc0>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d108      	bne.n	800194e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001942:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	68fa      	ldr	r2, [r7, #12]
 800194a:	4313      	orrs	r3, r2
 800194c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a1c      	ldr	r2, [pc, #112]	; (80019c4 <TIM_Base_SetConfig+0xb8>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d00b      	beq.n	800196e <TIM_Base_SetConfig+0x62>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800195c:	d007      	beq.n	800196e <TIM_Base_SetConfig+0x62>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4a19      	ldr	r2, [pc, #100]	; (80019c8 <TIM_Base_SetConfig+0xbc>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d003      	beq.n	800196e <TIM_Base_SetConfig+0x62>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4a18      	ldr	r2, [pc, #96]	; (80019cc <TIM_Base_SetConfig+0xc0>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d108      	bne.n	8001980 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001974:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	68fa      	ldr	r2, [r7, #12]
 800197c:	4313      	orrs	r3, r2
 800197e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	695b      	ldr	r3, [r3, #20]
 800198a:	4313      	orrs	r3, r2
 800198c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	68fa      	ldr	r2, [r7, #12]
 8001992:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	689a      	ldr	r2, [r3, #8]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a07      	ldr	r2, [pc, #28]	; (80019c4 <TIM_Base_SetConfig+0xb8>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d103      	bne.n	80019b4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	691a      	ldr	r2, [r3, #16]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2201      	movs	r2, #1
 80019b8:	615a      	str	r2, [r3, #20]
}
 80019ba:	bf00      	nop
 80019bc:	3714      	adds	r7, #20
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr
 80019c4:	40012c00 	.word	0x40012c00
 80019c8:	40000400 	.word	0x40000400
 80019cc:	40000800 	.word	0x40000800

080019d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80019d8:	bf00      	nop
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	bc80      	pop	{r7}
 80019e0:	4770      	bx	lr

080019e2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80019e2:	b480      	push	{r7}
 80019e4:	b083      	sub	sp, #12
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80019ea:	bf00      	nop
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bc80      	pop	{r7}
 80019f2:	4770      	bx	lr

080019f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d101      	bne.n	8001a06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e03f      	b.n	8001a86 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d106      	bne.n	8001a20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2200      	movs	r2, #0
 8001a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f7fe fd8a 	bl	8000534 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2224      	movs	r2, #36	; 0x24
 8001a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	68da      	ldr	r2, [r3, #12]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001a36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f000 f829 	bl	8001a90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	691a      	ldr	r2, [r3, #16]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001a4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	695a      	ldr	r2, [r3, #20]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001a5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	68da      	ldr	r2, [r3, #12]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2200      	movs	r2, #0
 8001a72:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2220      	movs	r2, #32
 8001a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2220      	movs	r2, #32
 8001a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
	...

08001a90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	691b      	ldr	r3, [r3, #16]
 8001a9e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	68da      	ldr	r2, [r3, #12]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	430a      	orrs	r2, r1
 8001aac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	689a      	ldr	r2, [r3, #8]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	691b      	ldr	r3, [r3, #16]
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	695b      	ldr	r3, [r3, #20]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001aca:	f023 030c 	bic.w	r3, r3, #12
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	6812      	ldr	r2, [r2, #0]
 8001ad2:	68b9      	ldr	r1, [r7, #8]
 8001ad4:	430b      	orrs	r3, r1
 8001ad6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	695b      	ldr	r3, [r3, #20]
 8001ade:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	699a      	ldr	r2, [r3, #24]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	430a      	orrs	r2, r1
 8001aec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a2c      	ldr	r2, [pc, #176]	; (8001ba4 <UART_SetConfig+0x114>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d103      	bne.n	8001b00 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001af8:	f7ff fcd0 	bl	800149c <HAL_RCC_GetPCLK2Freq>
 8001afc:	60f8      	str	r0, [r7, #12]
 8001afe:	e002      	b.n	8001b06 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001b00:	f7ff fcb8 	bl	8001474 <HAL_RCC_GetPCLK1Freq>
 8001b04:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	4413      	add	r3, r2
 8001b0e:	009a      	lsls	r2, r3, #2
 8001b10:	441a      	add	r2, r3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1c:	4a22      	ldr	r2, [pc, #136]	; (8001ba8 <UART_SetConfig+0x118>)
 8001b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b22:	095b      	lsrs	r3, r3, #5
 8001b24:	0119      	lsls	r1, r3, #4
 8001b26:	68fa      	ldr	r2, [r7, #12]
 8001b28:	4613      	mov	r3, r2
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4413      	add	r3, r2
 8001b2e:	009a      	lsls	r2, r3, #2
 8001b30:	441a      	add	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b3c:	4b1a      	ldr	r3, [pc, #104]	; (8001ba8 <UART_SetConfig+0x118>)
 8001b3e:	fba3 0302 	umull	r0, r3, r3, r2
 8001b42:	095b      	lsrs	r3, r3, #5
 8001b44:	2064      	movs	r0, #100	; 0x64
 8001b46:	fb00 f303 	mul.w	r3, r0, r3
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	011b      	lsls	r3, r3, #4
 8001b4e:	3332      	adds	r3, #50	; 0x32
 8001b50:	4a15      	ldr	r2, [pc, #84]	; (8001ba8 <UART_SetConfig+0x118>)
 8001b52:	fba2 2303 	umull	r2, r3, r2, r3
 8001b56:	095b      	lsrs	r3, r3, #5
 8001b58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b5c:	4419      	add	r1, r3
 8001b5e:	68fa      	ldr	r2, [r7, #12]
 8001b60:	4613      	mov	r3, r2
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	4413      	add	r3, r2
 8001b66:	009a      	lsls	r2, r3, #2
 8001b68:	441a      	add	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b74:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <UART_SetConfig+0x118>)
 8001b76:	fba3 0302 	umull	r0, r3, r3, r2
 8001b7a:	095b      	lsrs	r3, r3, #5
 8001b7c:	2064      	movs	r0, #100	; 0x64
 8001b7e:	fb00 f303 	mul.w	r3, r0, r3
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	011b      	lsls	r3, r3, #4
 8001b86:	3332      	adds	r3, #50	; 0x32
 8001b88:	4a07      	ldr	r2, [pc, #28]	; (8001ba8 <UART_SetConfig+0x118>)
 8001b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b8e:	095b      	lsrs	r3, r3, #5
 8001b90:	f003 020f 	and.w	r2, r3, #15
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	440a      	add	r2, r1
 8001b9a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001b9c:	bf00      	nop
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40013800 	.word	0x40013800
 8001ba8:	51eb851f 	.word	0x51eb851f

08001bac <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001bb0:	f000 fe74 	bl	800289c <vTaskStartScheduler>
  
  return osOK;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001bba:	b480      	push	{r7}
 8001bbc:	b083      	sub	sp, #12
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	f103 0208 	add.w	r2, r3, #8
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	f04f 32ff 	mov.w	r2, #4294967295
 8001bd2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f103 0208 	add.w	r2, r3, #8
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	f103 0208 	add.w	r2, r3, #8
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2200      	movs	r2, #0
 8001bec:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001bee:	bf00      	nop
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr

08001bf8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr

08001c10 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	68fa      	ldr	r2, [r7, #12]
 8001c24:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	689a      	ldr	r2, [r3, #8]
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	683a      	ldr	r2, [r7, #0]
 8001c34:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	683a      	ldr	r2, [r7, #0]
 8001c3a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	1c5a      	adds	r2, r3, #1
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	601a      	str	r2, [r3, #0]
}
 8001c4c:	bf00      	nop
 8001c4e:	3714      	adds	r7, #20
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bc80      	pop	{r7}
 8001c54:	4770      	bx	lr

08001c56 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001c56:	b480      	push	{r7}
 8001c58:	b085      	sub	sp, #20
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
 8001c5e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c6c:	d103      	bne.n	8001c76 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	691b      	ldr	r3, [r3, #16]
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	e00c      	b.n	8001c90 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	3308      	adds	r3, #8
 8001c7a:	60fb      	str	r3, [r7, #12]
 8001c7c:	e002      	b.n	8001c84 <vListInsert+0x2e>
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	68ba      	ldr	r2, [r7, #8]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d2f6      	bcs.n	8001c7e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	685a      	ldr	r2, [r3, #4]
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	683a      	ldr	r2, [r7, #0]
 8001c9e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	683a      	ldr	r2, [r7, #0]
 8001caa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	1c5a      	adds	r2, r3, #1
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	601a      	str	r2, [r3, #0]
}
 8001cbc:	bf00      	nop
 8001cbe:	3714      	adds	r7, #20
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc80      	pop	{r7}
 8001cc4:	4770      	bx	lr

08001cc6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b085      	sub	sp, #20
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	687a      	ldr	r2, [r7, #4]
 8001cda:	6892      	ldr	r2, [r2, #8]
 8001cdc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	6852      	ldr	r2, [r2, #4]
 8001ce6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d103      	bne.n	8001cfa <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	689a      	ldr	r2, [r3, #8]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	1e5a      	subs	r2, r3, #1
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3714      	adds	r7, #20
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bc80      	pop	{r7}
 8001d16:	4770      	bx	lr

08001d18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d10a      	bne.n	8001d42 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d30:	f383 8811 	msr	BASEPRI, r3
 8001d34:	f3bf 8f6f 	isb	sy
 8001d38:	f3bf 8f4f 	dsb	sy
 8001d3c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001d3e:	bf00      	nop
 8001d40:	e7fe      	b.n	8001d40 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001d42:	f001 fce3 	bl	800370c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d4e:	68f9      	ldr	r1, [r7, #12]
 8001d50:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001d52:	fb01 f303 	mul.w	r3, r1, r3
 8001d56:	441a      	add	r2, r3
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d72:	3b01      	subs	r3, #1
 8001d74:	68f9      	ldr	r1, [r7, #12]
 8001d76:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001d78:	fb01 f303 	mul.w	r3, r1, r3
 8001d7c:	441a      	add	r2, r3
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	22ff      	movs	r2, #255	; 0xff
 8001d86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	22ff      	movs	r2, #255	; 0xff
 8001d8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d114      	bne.n	8001dc2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d01a      	beq.n	8001dd6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	3310      	adds	r3, #16
 8001da4:	4618      	mov	r0, r3
 8001da6:	f000 ffbf 	bl	8002d28 <xTaskRemoveFromEventList>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d012      	beq.n	8001dd6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001db0:	4b0c      	ldr	r3, [pc, #48]	; (8001de4 <xQueueGenericReset+0xcc>)
 8001db2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	f3bf 8f4f 	dsb	sy
 8001dbc:	f3bf 8f6f 	isb	sy
 8001dc0:	e009      	b.n	8001dd6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	3310      	adds	r3, #16
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff fef7 	bl	8001bba <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	3324      	adds	r3, #36	; 0x24
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff fef2 	bl	8001bba <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001dd6:	f001 fcc9 	bl	800376c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001dda:	2301      	movs	r3, #1
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3710      	adds	r7, #16
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	e000ed04 	.word	0xe000ed04

08001de8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b08a      	sub	sp, #40	; 0x28
 8001dec:	af02      	add	r7, sp, #8
 8001dee:	60f8      	str	r0, [r7, #12]
 8001df0:	60b9      	str	r1, [r7, #8]
 8001df2:	4613      	mov	r3, r2
 8001df4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d10a      	bne.n	8001e12 <xQueueGenericCreate+0x2a>
	__asm volatile
 8001dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e00:	f383 8811 	msr	BASEPRI, r3
 8001e04:	f3bf 8f6f 	isb	sy
 8001e08:	f3bf 8f4f 	dsb	sy
 8001e0c:	613b      	str	r3, [r7, #16]
}
 8001e0e:	bf00      	nop
 8001e10:	e7fe      	b.n	8001e10 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d102      	bne.n	8001e1e <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	61fb      	str	r3, [r7, #28]
 8001e1c:	e004      	b.n	8001e28 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	68ba      	ldr	r2, [r7, #8]
 8001e22:	fb02 f303 	mul.w	r3, r2, r3
 8001e26:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	3348      	adds	r3, #72	; 0x48
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f001 fd2f 	bl	8003890 <pvPortMalloc>
 8001e32:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d00f      	beq.n	8001e5a <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	3348      	adds	r3, #72	; 0x48
 8001e3e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	2200      	movs	r2, #0
 8001e44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001e48:	79fa      	ldrb	r2, [r7, #7]
 8001e4a:	69bb      	ldr	r3, [r7, #24]
 8001e4c:	9300      	str	r3, [sp, #0]
 8001e4e:	4613      	mov	r3, r2
 8001e50:	697a      	ldr	r2, [r7, #20]
 8001e52:	68b9      	ldr	r1, [r7, #8]
 8001e54:	68f8      	ldr	r0, [r7, #12]
 8001e56:	f000 f805 	bl	8001e64 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8001e5a:	69bb      	ldr	r3, [r7, #24]
	}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3720      	adds	r7, #32
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
 8001e70:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d103      	bne.n	8001e80 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	69ba      	ldr	r2, [r7, #24]
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	e002      	b.n	8001e86 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001e80:	69bb      	ldr	r3, [r7, #24]
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	68fa      	ldr	r2, [r7, #12]
 8001e8a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001e8c:	69bb      	ldr	r3, [r7, #24]
 8001e8e:	68ba      	ldr	r2, [r7, #8]
 8001e90:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001e92:	2101      	movs	r1, #1
 8001e94:	69b8      	ldr	r0, [r7, #24]
 8001e96:	f7ff ff3f 	bl	8001d18 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001e9a:	bf00      	nop
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b082      	sub	sp, #8
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d00e      	beq.n	8001ece <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f000 f81d 	bl	8001f08 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8001ece:	bf00      	nop
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b086      	sub	sp, #24
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	4603      	mov	r3, r0
 8001ede:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	617b      	str	r3, [r7, #20]
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	461a      	mov	r2, r3
 8001eec:	6939      	ldr	r1, [r7, #16]
 8001eee:	6978      	ldr	r0, [r7, #20]
 8001ef0:	f7ff ff7a 	bl	8001de8 <xQueueGenericCreate>
 8001ef4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8001ef6:	68f8      	ldr	r0, [r7, #12]
 8001ef8:	f7ff ffd3 	bl	8001ea2 <prvInitialiseMutex>

		return pxNewQueue;
 8001efc:	68fb      	ldr	r3, [r7, #12]
	}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3718      	adds	r7, #24
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
	...

08001f08 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b08e      	sub	sp, #56	; 0x38
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	60b9      	str	r1, [r7, #8]
 8001f12:	607a      	str	r2, [r7, #4]
 8001f14:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001f16:	2300      	movs	r3, #0
 8001f18:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d10a      	bne.n	8001f3a <xQueueGenericSend+0x32>
	__asm volatile
 8001f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f28:	f383 8811 	msr	BASEPRI, r3
 8001f2c:	f3bf 8f6f 	isb	sy
 8001f30:	f3bf 8f4f 	dsb	sy
 8001f34:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8001f36:	bf00      	nop
 8001f38:	e7fe      	b.n	8001f38 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d103      	bne.n	8001f48 <xQueueGenericSend+0x40>
 8001f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d101      	bne.n	8001f4c <xQueueGenericSend+0x44>
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e000      	b.n	8001f4e <xQueueGenericSend+0x46>
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d10a      	bne.n	8001f68 <xQueueGenericSend+0x60>
	__asm volatile
 8001f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f56:	f383 8811 	msr	BASEPRI, r3
 8001f5a:	f3bf 8f6f 	isb	sy
 8001f5e:	f3bf 8f4f 	dsb	sy
 8001f62:	627b      	str	r3, [r7, #36]	; 0x24
}
 8001f64:	bf00      	nop
 8001f66:	e7fe      	b.n	8001f66 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d103      	bne.n	8001f76 <xQueueGenericSend+0x6e>
 8001f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d101      	bne.n	8001f7a <xQueueGenericSend+0x72>
 8001f76:	2301      	movs	r3, #1
 8001f78:	e000      	b.n	8001f7c <xQueueGenericSend+0x74>
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d10a      	bne.n	8001f96 <xQueueGenericSend+0x8e>
	__asm volatile
 8001f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f84:	f383 8811 	msr	BASEPRI, r3
 8001f88:	f3bf 8f6f 	isb	sy
 8001f8c:	f3bf 8f4f 	dsb	sy
 8001f90:	623b      	str	r3, [r7, #32]
}
 8001f92:	bf00      	nop
 8001f94:	e7fe      	b.n	8001f94 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001f96:	f001 f887 	bl	80030a8 <xTaskGetSchedulerState>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d102      	bne.n	8001fa6 <xQueueGenericSend+0x9e>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d101      	bne.n	8001faa <xQueueGenericSend+0xa2>
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e000      	b.n	8001fac <xQueueGenericSend+0xa4>
 8001faa:	2300      	movs	r3, #0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d10a      	bne.n	8001fc6 <xQueueGenericSend+0xbe>
	__asm volatile
 8001fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fb4:	f383 8811 	msr	BASEPRI, r3
 8001fb8:	f3bf 8f6f 	isb	sy
 8001fbc:	f3bf 8f4f 	dsb	sy
 8001fc0:	61fb      	str	r3, [r7, #28]
}
 8001fc2:	bf00      	nop
 8001fc4:	e7fe      	b.n	8001fc4 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001fc6:	f001 fba1 	bl	800370c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d302      	bcc.n	8001fdc <xQueueGenericSend+0xd4>
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	2b02      	cmp	r3, #2
 8001fda:	d129      	bne.n	8002030 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001fdc:	683a      	ldr	r2, [r7, #0]
 8001fde:	68b9      	ldr	r1, [r7, #8]
 8001fe0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001fe2:	f000 f9b2 	bl	800234a <prvCopyDataToQueue>
 8001fe6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d010      	beq.n	8002012 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ff2:	3324      	adds	r3, #36	; 0x24
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f000 fe97 	bl	8002d28 <xTaskRemoveFromEventList>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d013      	beq.n	8002028 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002000:	4b3f      	ldr	r3, [pc, #252]	; (8002100 <xQueueGenericSend+0x1f8>)
 8002002:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	f3bf 8f4f 	dsb	sy
 800200c:	f3bf 8f6f 	isb	sy
 8002010:	e00a      	b.n	8002028 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002014:	2b00      	cmp	r3, #0
 8002016:	d007      	beq.n	8002028 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002018:	4b39      	ldr	r3, [pc, #228]	; (8002100 <xQueueGenericSend+0x1f8>)
 800201a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	f3bf 8f4f 	dsb	sy
 8002024:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002028:	f001 fba0 	bl	800376c <vPortExitCritical>
				return pdPASS;
 800202c:	2301      	movs	r3, #1
 800202e:	e063      	b.n	80020f8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d103      	bne.n	800203e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002036:	f001 fb99 	bl	800376c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800203a:	2300      	movs	r3, #0
 800203c:	e05c      	b.n	80020f8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800203e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002040:	2b00      	cmp	r3, #0
 8002042:	d106      	bne.n	8002052 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002044:	f107 0314 	add.w	r3, r7, #20
 8002048:	4618      	mov	r0, r3
 800204a:	f000 fecf 	bl	8002dec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800204e:	2301      	movs	r3, #1
 8002050:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002052:	f001 fb8b 	bl	800376c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002056:	f000 fc81 	bl	800295c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800205a:	f001 fb57 	bl	800370c <vPortEnterCritical>
 800205e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002060:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002064:	b25b      	sxtb	r3, r3
 8002066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800206a:	d103      	bne.n	8002074 <xQueueGenericSend+0x16c>
 800206c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800206e:	2200      	movs	r2, #0
 8002070:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002076:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800207a:	b25b      	sxtb	r3, r3
 800207c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002080:	d103      	bne.n	800208a <xQueueGenericSend+0x182>
 8002082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002084:	2200      	movs	r2, #0
 8002086:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800208a:	f001 fb6f 	bl	800376c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800208e:	1d3a      	adds	r2, r7, #4
 8002090:	f107 0314 	add.w	r3, r7, #20
 8002094:	4611      	mov	r1, r2
 8002096:	4618      	mov	r0, r3
 8002098:	f000 febe 	bl	8002e18 <xTaskCheckForTimeOut>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d124      	bne.n	80020ec <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80020a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80020a4:	f000 fa23 	bl	80024ee <prvIsQueueFull>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d018      	beq.n	80020e0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80020ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020b0:	3310      	adds	r3, #16
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	4611      	mov	r1, r2
 80020b6:	4618      	mov	r0, r3
 80020b8:	f000 fe12 	bl	8002ce0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80020bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80020be:	f000 f9ae 	bl	800241e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80020c2:	f000 fc59 	bl	8002978 <xTaskResumeAll>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	f47f af7c 	bne.w	8001fc6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80020ce:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <xQueueGenericSend+0x1f8>)
 80020d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	f3bf 8f4f 	dsb	sy
 80020da:	f3bf 8f6f 	isb	sy
 80020de:	e772      	b.n	8001fc6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80020e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80020e2:	f000 f99c 	bl	800241e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80020e6:	f000 fc47 	bl	8002978 <xTaskResumeAll>
 80020ea:	e76c      	b.n	8001fc6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80020ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80020ee:	f000 f996 	bl	800241e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80020f2:	f000 fc41 	bl	8002978 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80020f6:	2300      	movs	r3, #0
		}
	}
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3738      	adds	r7, #56	; 0x38
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	e000ed04 	.word	0xe000ed04

08002104 <xQueueSemaphoreTake>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b08e      	sub	sp, #56	; 0x38
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800210e:	2300      	movs	r3, #0
 8002110:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8002116:	2300      	movs	r3, #0
 8002118:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800211a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800211c:	2b00      	cmp	r3, #0
 800211e:	d10a      	bne.n	8002136 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8002120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002124:	f383 8811 	msr	BASEPRI, r3
 8002128:	f3bf 8f6f 	isb	sy
 800212c:	f3bf 8f4f 	dsb	sy
 8002130:	623b      	str	r3, [r7, #32]
}
 8002132:	bf00      	nop
 8002134:	e7fe      	b.n	8002134 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	2b00      	cmp	r3, #0
 800213c:	d00a      	beq.n	8002154 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800213e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002142:	f383 8811 	msr	BASEPRI, r3
 8002146:	f3bf 8f6f 	isb	sy
 800214a:	f3bf 8f4f 	dsb	sy
 800214e:	61fb      	str	r3, [r7, #28]
}
 8002150:	bf00      	nop
 8002152:	e7fe      	b.n	8002152 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002154:	f000 ffa8 	bl	80030a8 <xTaskGetSchedulerState>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d102      	bne.n	8002164 <xQueueSemaphoreTake+0x60>
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d101      	bne.n	8002168 <xQueueSemaphoreTake+0x64>
 8002164:	2301      	movs	r3, #1
 8002166:	e000      	b.n	800216a <xQueueSemaphoreTake+0x66>
 8002168:	2300      	movs	r3, #0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d10a      	bne.n	8002184 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800216e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002172:	f383 8811 	msr	BASEPRI, r3
 8002176:	f3bf 8f6f 	isb	sy
 800217a:	f3bf 8f4f 	dsb	sy
 800217e:	61bb      	str	r3, [r7, #24]
}
 8002180:	bf00      	nop
 8002182:	e7fe      	b.n	8002182 <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8002184:	f001 fac2 	bl	800370c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8002188:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800218a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800218c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800218e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002190:	2b00      	cmp	r3, #0
 8002192:	d024      	beq.n	80021de <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8002194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002196:	1e5a      	subs	r2, r3, #1
 8002198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800219a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800219c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d104      	bne.n	80021ae <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80021a4:	f001 f94a 	bl	800343c <pvTaskIncrementMutexHeldCount>
 80021a8:	4602      	mov	r2, r0
 80021aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ac:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80021ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021b0:	691b      	ldr	r3, [r3, #16]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d00f      	beq.n	80021d6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80021b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021b8:	3310      	adds	r3, #16
 80021ba:	4618      	mov	r0, r3
 80021bc:	f000 fdb4 	bl	8002d28 <xTaskRemoveFromEventList>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d007      	beq.n	80021d6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80021c6:	4b54      	ldr	r3, [pc, #336]	; (8002318 <xQueueSemaphoreTake+0x214>)
 80021c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021cc:	601a      	str	r2, [r3, #0]
 80021ce:	f3bf 8f4f 	dsb	sy
 80021d2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80021d6:	f001 fac9 	bl	800376c <vPortExitCritical>
				return pdPASS;
 80021da:	2301      	movs	r3, #1
 80021dc:	e097      	b.n	800230e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d111      	bne.n	8002208 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80021e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d00a      	beq.n	8002200 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80021ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021ee:	f383 8811 	msr	BASEPRI, r3
 80021f2:	f3bf 8f6f 	isb	sy
 80021f6:	f3bf 8f4f 	dsb	sy
 80021fa:	617b      	str	r3, [r7, #20]
}
 80021fc:	bf00      	nop
 80021fe:	e7fe      	b.n	80021fe <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8002200:	f001 fab4 	bl	800376c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002204:	2300      	movs	r3, #0
 8002206:	e082      	b.n	800230e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002208:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800220a:	2b00      	cmp	r3, #0
 800220c:	d106      	bne.n	800221c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800220e:	f107 030c 	add.w	r3, r7, #12
 8002212:	4618      	mov	r0, r3
 8002214:	f000 fdea 	bl	8002dec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002218:	2301      	movs	r3, #1
 800221a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800221c:	f001 faa6 	bl	800376c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002220:	f000 fb9c 	bl	800295c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002224:	f001 fa72 	bl	800370c <vPortEnterCritical>
 8002228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800222a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800222e:	b25b      	sxtb	r3, r3
 8002230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002234:	d103      	bne.n	800223e <xQueueSemaphoreTake+0x13a>
 8002236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002238:	2200      	movs	r2, #0
 800223a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800223e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002240:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002244:	b25b      	sxtb	r3, r3
 8002246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800224a:	d103      	bne.n	8002254 <xQueueSemaphoreTake+0x150>
 800224c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800224e:	2200      	movs	r2, #0
 8002250:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002254:	f001 fa8a 	bl	800376c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002258:	463a      	mov	r2, r7
 800225a:	f107 030c 	add.w	r3, r7, #12
 800225e:	4611      	mov	r1, r2
 8002260:	4618      	mov	r0, r3
 8002262:	f000 fdd9 	bl	8002e18 <xTaskCheckForTimeOut>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d132      	bne.n	80022d2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800226c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800226e:	f000 f928 	bl	80024c2 <prvIsQueueEmpty>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d026      	beq.n	80022c6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d109      	bne.n	8002294 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8002280:	f001 fa44 	bl	800370c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8002284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	4618      	mov	r0, r3
 800228a:	f000 ff2b 	bl	80030e4 <xTaskPriorityInherit>
 800228e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8002290:	f001 fa6c 	bl	800376c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002296:	3324      	adds	r3, #36	; 0x24
 8002298:	683a      	ldr	r2, [r7, #0]
 800229a:	4611      	mov	r1, r2
 800229c:	4618      	mov	r0, r3
 800229e:	f000 fd1f 	bl	8002ce0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80022a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80022a4:	f000 f8bb 	bl	800241e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80022a8:	f000 fb66 	bl	8002978 <xTaskResumeAll>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	f47f af68 	bne.w	8002184 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80022b4:	4b18      	ldr	r3, [pc, #96]	; (8002318 <xQueueSemaphoreTake+0x214>)
 80022b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	f3bf 8f4f 	dsb	sy
 80022c0:	f3bf 8f6f 	isb	sy
 80022c4:	e75e      	b.n	8002184 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80022c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80022c8:	f000 f8a9 	bl	800241e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80022cc:	f000 fb54 	bl	8002978 <xTaskResumeAll>
 80022d0:	e758      	b.n	8002184 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80022d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80022d4:	f000 f8a3 	bl	800241e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80022d8:	f000 fb4e 	bl	8002978 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80022dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80022de:	f000 f8f0 	bl	80024c2 <prvIsQueueEmpty>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	f43f af4d 	beq.w	8002184 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80022ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d00d      	beq.n	800230c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80022f0:	f001 fa0c 	bl	800370c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80022f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80022f6:	f000 f811 	bl	800231c <prvGetDisinheritPriorityAfterTimeout>
 80022fa:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 80022fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002302:	4618      	mov	r0, r3
 8002304:	f000 fffa 	bl	80032fc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8002308:	f001 fa30 	bl	800376c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800230c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800230e:	4618      	mov	r0, r3
 8002310:	3738      	adds	r7, #56	; 0x38
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	e000ed04 	.word	0xe000ed04

0800231c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800231c:	b480      	push	{r7}
 800231e:	b085      	sub	sp, #20
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002328:	2b00      	cmp	r3, #0
 800232a:	d006      	beq.n	800233a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f1c3 0307 	rsb	r3, r3, #7
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	e001      	b.n	800233e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800233a:	2300      	movs	r3, #0
 800233c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800233e:	68fb      	ldr	r3, [r7, #12]
	}
 8002340:	4618      	mov	r0, r3
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	bc80      	pop	{r7}
 8002348:	4770      	bx	lr

0800234a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800234a:	b580      	push	{r7, lr}
 800234c:	b086      	sub	sp, #24
 800234e:	af00      	add	r7, sp, #0
 8002350:	60f8      	str	r0, [r7, #12]
 8002352:	60b9      	str	r1, [r7, #8]
 8002354:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002356:	2300      	movs	r3, #0
 8002358:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800235e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002364:	2b00      	cmp	r3, #0
 8002366:	d10d      	bne.n	8002384 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d14d      	bne.n	800240c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	4618      	mov	r0, r3
 8002376:	f000 ff3b 	bl	80031f0 <xTaskPriorityDisinherit>
 800237a:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2200      	movs	r2, #0
 8002380:	605a      	str	r2, [r3, #4]
 8002382:	e043      	b.n	800240c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d119      	bne.n	80023be <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	6898      	ldr	r0, [r3, #8]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	461a      	mov	r2, r3
 8002394:	68b9      	ldr	r1, [r7, #8]
 8002396:	f001 fc77 	bl	8003c88 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	689a      	ldr	r2, [r3, #8]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a2:	441a      	add	r2, r3
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	689a      	ldr	r2, [r3, #8]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d32b      	bcc.n	800240c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	609a      	str	r2, [r3, #8]
 80023bc:	e026      	b.n	800240c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	68d8      	ldr	r0, [r3, #12]
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c6:	461a      	mov	r2, r3
 80023c8:	68b9      	ldr	r1, [r7, #8]
 80023ca:	f001 fc5d 	bl	8003c88 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	68da      	ldr	r2, [r3, #12]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d6:	425b      	negs	r3, r3
 80023d8:	441a      	add	r2, r3
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	68da      	ldr	r2, [r3, #12]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d207      	bcs.n	80023fa <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	685a      	ldr	r2, [r3, #4]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f2:	425b      	negs	r3, r3
 80023f4:	441a      	add	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d105      	bne.n	800240c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d002      	beq.n	800240c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	3b01      	subs	r3, #1
 800240a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	1c5a      	adds	r2, r3, #1
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002414:	697b      	ldr	r3, [r7, #20]
}
 8002416:	4618      	mov	r0, r3
 8002418:	3718      	adds	r7, #24
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b084      	sub	sp, #16
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002426:	f001 f971 	bl	800370c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002430:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002432:	e011      	b.n	8002458 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002438:	2b00      	cmp	r3, #0
 800243a:	d012      	beq.n	8002462 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3324      	adds	r3, #36	; 0x24
 8002440:	4618      	mov	r0, r3
 8002442:	f000 fc71 	bl	8002d28 <xTaskRemoveFromEventList>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800244c:	f000 fd46 	bl	8002edc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002450:	7bfb      	ldrb	r3, [r7, #15]
 8002452:	3b01      	subs	r3, #1
 8002454:	b2db      	uxtb	r3, r3
 8002456:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002458:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800245c:	2b00      	cmp	r3, #0
 800245e:	dce9      	bgt.n	8002434 <prvUnlockQueue+0x16>
 8002460:	e000      	b.n	8002464 <prvUnlockQueue+0x46>
					break;
 8002462:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	22ff      	movs	r2, #255	; 0xff
 8002468:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800246c:	f001 f97e 	bl	800376c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002470:	f001 f94c 	bl	800370c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800247a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800247c:	e011      	b.n	80024a2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d012      	beq.n	80024ac <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	3310      	adds	r3, #16
 800248a:	4618      	mov	r0, r3
 800248c:	f000 fc4c 	bl	8002d28 <xTaskRemoveFromEventList>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002496:	f000 fd21 	bl	8002edc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800249a:	7bbb      	ldrb	r3, [r7, #14]
 800249c:	3b01      	subs	r3, #1
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80024a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	dce9      	bgt.n	800247e <prvUnlockQueue+0x60>
 80024aa:	e000      	b.n	80024ae <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80024ac:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	22ff      	movs	r2, #255	; 0xff
 80024b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80024b6:	f001 f959 	bl	800376c <vPortExitCritical>
}
 80024ba:	bf00      	nop
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b084      	sub	sp, #16
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80024ca:	f001 f91f 	bl	800370c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d102      	bne.n	80024dc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80024d6:	2301      	movs	r3, #1
 80024d8:	60fb      	str	r3, [r7, #12]
 80024da:	e001      	b.n	80024e0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80024dc:	2300      	movs	r3, #0
 80024de:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80024e0:	f001 f944 	bl	800376c <vPortExitCritical>

	return xReturn;
 80024e4:	68fb      	ldr	r3, [r7, #12]
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b084      	sub	sp, #16
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80024f6:	f001 f909 	bl	800370c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002502:	429a      	cmp	r2, r3
 8002504:	d102      	bne.n	800250c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002506:	2301      	movs	r3, #1
 8002508:	60fb      	str	r3, [r7, #12]
 800250a:	e001      	b.n	8002510 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800250c:	2300      	movs	r3, #0
 800250e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002510:	f001 f92c 	bl	800376c <vPortExitCritical>

	return xReturn;
 8002514:	68fb      	ldr	r3, [r7, #12]
}
 8002516:	4618      	mov	r0, r3
 8002518:	3710      	adds	r7, #16
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800251e:	b580      	push	{r7, lr}
 8002520:	b08e      	sub	sp, #56	; 0x38
 8002522:	af04      	add	r7, sp, #16
 8002524:	60f8      	str	r0, [r7, #12]
 8002526:	60b9      	str	r1, [r7, #8]
 8002528:	607a      	str	r2, [r7, #4]
 800252a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800252c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10a      	bne.n	8002548 <xTaskCreateStatic+0x2a>
	__asm volatile
 8002532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002536:	f383 8811 	msr	BASEPRI, r3
 800253a:	f3bf 8f6f 	isb	sy
 800253e:	f3bf 8f4f 	dsb	sy
 8002542:	623b      	str	r3, [r7, #32]
}
 8002544:	bf00      	nop
 8002546:	e7fe      	b.n	8002546 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800254a:	2b00      	cmp	r3, #0
 800254c:	d10a      	bne.n	8002564 <xTaskCreateStatic+0x46>
	__asm volatile
 800254e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002552:	f383 8811 	msr	BASEPRI, r3
 8002556:	f3bf 8f6f 	isb	sy
 800255a:	f3bf 8f4f 	dsb	sy
 800255e:	61fb      	str	r3, [r7, #28]
}
 8002560:	bf00      	nop
 8002562:	e7fe      	b.n	8002562 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002564:	2354      	movs	r3, #84	; 0x54
 8002566:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	2b54      	cmp	r3, #84	; 0x54
 800256c:	d00a      	beq.n	8002584 <xTaskCreateStatic+0x66>
	__asm volatile
 800256e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002572:	f383 8811 	msr	BASEPRI, r3
 8002576:	f3bf 8f6f 	isb	sy
 800257a:	f3bf 8f4f 	dsb	sy
 800257e:	61bb      	str	r3, [r7, #24]
}
 8002580:	bf00      	nop
 8002582:	e7fe      	b.n	8002582 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002586:	2b00      	cmp	r3, #0
 8002588:	d01e      	beq.n	80025c8 <xTaskCreateStatic+0xaa>
 800258a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800258c:	2b00      	cmp	r3, #0
 800258e:	d01b      	beq.n	80025c8 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002592:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002596:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002598:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800259a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259c:	2202      	movs	r2, #2
 800259e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80025a2:	2300      	movs	r3, #0
 80025a4:	9303      	str	r3, [sp, #12]
 80025a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a8:	9302      	str	r3, [sp, #8]
 80025aa:	f107 0314 	add.w	r3, r7, #20
 80025ae:	9301      	str	r3, [sp, #4]
 80025b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025b2:	9300      	str	r3, [sp, #0]
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	68b9      	ldr	r1, [r7, #8]
 80025ba:	68f8      	ldr	r0, [r7, #12]
 80025bc:	f000 f850 	bl	8002660 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80025c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80025c2:	f000 f8cd 	bl	8002760 <prvAddNewTaskToReadyList>
 80025c6:	e001      	b.n	80025cc <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 80025c8:	2300      	movs	r3, #0
 80025ca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80025cc:	697b      	ldr	r3, [r7, #20]
	}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3728      	adds	r7, #40	; 0x28
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b08c      	sub	sp, #48	; 0x30
 80025da:	af04      	add	r7, sp, #16
 80025dc:	60f8      	str	r0, [r7, #12]
 80025de:	60b9      	str	r1, [r7, #8]
 80025e0:	603b      	str	r3, [r7, #0]
 80025e2:	4613      	mov	r3, r2
 80025e4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80025e6:	88fb      	ldrh	r3, [r7, #6]
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	4618      	mov	r0, r3
 80025ec:	f001 f950 	bl	8003890 <pvPortMalloc>
 80025f0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d00e      	beq.n	8002616 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80025f8:	2054      	movs	r0, #84	; 0x54
 80025fa:	f001 f949 	bl	8003890 <pvPortMalloc>
 80025fe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d003      	beq.n	800260e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	697a      	ldr	r2, [r7, #20]
 800260a:	631a      	str	r2, [r3, #48]	; 0x30
 800260c:	e005      	b.n	800261a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800260e:	6978      	ldr	r0, [r7, #20]
 8002610:	f001 fa02 	bl	8003a18 <vPortFree>
 8002614:	e001      	b.n	800261a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002616:	2300      	movs	r3, #0
 8002618:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d017      	beq.n	8002650 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	2200      	movs	r2, #0
 8002624:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002628:	88fa      	ldrh	r2, [r7, #6]
 800262a:	2300      	movs	r3, #0
 800262c:	9303      	str	r3, [sp, #12]
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	9302      	str	r3, [sp, #8]
 8002632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002634:	9301      	str	r3, [sp, #4]
 8002636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	68b9      	ldr	r1, [r7, #8]
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	f000 f80e 	bl	8002660 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002644:	69f8      	ldr	r0, [r7, #28]
 8002646:	f000 f88b 	bl	8002760 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800264a:	2301      	movs	r3, #1
 800264c:	61bb      	str	r3, [r7, #24]
 800264e:	e002      	b.n	8002656 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002650:	f04f 33ff 	mov.w	r3, #4294967295
 8002654:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002656:	69bb      	ldr	r3, [r7, #24]
	}
 8002658:	4618      	mov	r0, r3
 800265a:	3720      	adds	r7, #32
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b088      	sub	sp, #32
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
 800266c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800266e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002670:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002678:	3b01      	subs	r3, #1
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	4413      	add	r3, r2
 800267e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	f023 0307 	bic.w	r3, r3, #7
 8002686:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	f003 0307 	and.w	r3, r3, #7
 800268e:	2b00      	cmp	r3, #0
 8002690:	d00a      	beq.n	80026a8 <prvInitialiseNewTask+0x48>
	__asm volatile
 8002692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002696:	f383 8811 	msr	BASEPRI, r3
 800269a:	f3bf 8f6f 	isb	sy
 800269e:	f3bf 8f4f 	dsb	sy
 80026a2:	617b      	str	r3, [r7, #20]
}
 80026a4:	bf00      	nop
 80026a6:	e7fe      	b.n	80026a6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026a8:	2300      	movs	r3, #0
 80026aa:	61fb      	str	r3, [r7, #28]
 80026ac:	e012      	b.n	80026d4 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80026ae:	68ba      	ldr	r2, [r7, #8]
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	4413      	add	r3, r2
 80026b4:	7819      	ldrb	r1, [r3, #0]
 80026b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	4413      	add	r3, r2
 80026bc:	3334      	adds	r3, #52	; 0x34
 80026be:	460a      	mov	r2, r1
 80026c0:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80026c2:	68ba      	ldr	r2, [r7, #8]
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	4413      	add	r3, r2
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d006      	beq.n	80026dc <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	3301      	adds	r3, #1
 80026d2:	61fb      	str	r3, [r7, #28]
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	2b0f      	cmp	r3, #15
 80026d8:	d9e9      	bls.n	80026ae <prvInitialiseNewTask+0x4e>
 80026da:	e000      	b.n	80026de <prvInitialiseNewTask+0x7e>
		{
			break;
 80026dc:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80026de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80026e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026e8:	2b06      	cmp	r3, #6
 80026ea:	d901      	bls.n	80026f0 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80026ec:	2306      	movs	r3, #6
 80026ee:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80026f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026f4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80026f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026fa:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80026fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026fe:	2200      	movs	r2, #0
 8002700:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002704:	3304      	adds	r3, #4
 8002706:	4618      	mov	r0, r3
 8002708:	f7ff fa76 	bl	8001bf8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800270c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800270e:	3318      	adds	r3, #24
 8002710:	4618      	mov	r0, r3
 8002712:	f7ff fa71 	bl	8001bf8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002718:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800271a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800271c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800271e:	f1c3 0207 	rsb	r2, r3, #7
 8002722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002724:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002728:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800272a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800272c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800272e:	2200      	movs	r2, #0
 8002730:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002734:	2200      	movs	r2, #0
 8002736:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800273a:	683a      	ldr	r2, [r7, #0]
 800273c:	68f9      	ldr	r1, [r7, #12]
 800273e:	69b8      	ldr	r0, [r7, #24]
 8002740:	f000 fef6 	bl	8003530 <pxPortInitialiseStack>
 8002744:	4602      	mov	r2, r0
 8002746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002748:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800274a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800274c:	2b00      	cmp	r3, #0
 800274e:	d002      	beq.n	8002756 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002752:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002754:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002756:	bf00      	nop
 8002758:	3720      	adds	r7, #32
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
	...

08002760 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002768:	f000 ffd0 	bl	800370c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800276c:	4b2a      	ldr	r3, [pc, #168]	; (8002818 <prvAddNewTaskToReadyList+0xb8>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	3301      	adds	r3, #1
 8002772:	4a29      	ldr	r2, [pc, #164]	; (8002818 <prvAddNewTaskToReadyList+0xb8>)
 8002774:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002776:	4b29      	ldr	r3, [pc, #164]	; (800281c <prvAddNewTaskToReadyList+0xbc>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d109      	bne.n	8002792 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800277e:	4a27      	ldr	r2, [pc, #156]	; (800281c <prvAddNewTaskToReadyList+0xbc>)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002784:	4b24      	ldr	r3, [pc, #144]	; (8002818 <prvAddNewTaskToReadyList+0xb8>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2b01      	cmp	r3, #1
 800278a:	d110      	bne.n	80027ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800278c:	f000 fbca 	bl	8002f24 <prvInitialiseTaskLists>
 8002790:	e00d      	b.n	80027ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002792:	4b23      	ldr	r3, [pc, #140]	; (8002820 <prvAddNewTaskToReadyList+0xc0>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d109      	bne.n	80027ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800279a:	4b20      	ldr	r3, [pc, #128]	; (800281c <prvAddNewTaskToReadyList+0xbc>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d802      	bhi.n	80027ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80027a8:	4a1c      	ldr	r2, [pc, #112]	; (800281c <prvAddNewTaskToReadyList+0xbc>)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80027ae:	4b1d      	ldr	r3, [pc, #116]	; (8002824 <prvAddNewTaskToReadyList+0xc4>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	3301      	adds	r3, #1
 80027b4:	4a1b      	ldr	r2, [pc, #108]	; (8002824 <prvAddNewTaskToReadyList+0xc4>)
 80027b6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027bc:	2201      	movs	r2, #1
 80027be:	409a      	lsls	r2, r3
 80027c0:	4b19      	ldr	r3, [pc, #100]	; (8002828 <prvAddNewTaskToReadyList+0xc8>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	4a18      	ldr	r2, [pc, #96]	; (8002828 <prvAddNewTaskToReadyList+0xc8>)
 80027c8:	6013      	str	r3, [r2, #0]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027ce:	4613      	mov	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	4a15      	ldr	r2, [pc, #84]	; (800282c <prvAddNewTaskToReadyList+0xcc>)
 80027d8:	441a      	add	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	3304      	adds	r3, #4
 80027de:	4619      	mov	r1, r3
 80027e0:	4610      	mov	r0, r2
 80027e2:	f7ff fa15 	bl	8001c10 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80027e6:	f000 ffc1 	bl	800376c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80027ea:	4b0d      	ldr	r3, [pc, #52]	; (8002820 <prvAddNewTaskToReadyList+0xc0>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d00e      	beq.n	8002810 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80027f2:	4b0a      	ldr	r3, [pc, #40]	; (800281c <prvAddNewTaskToReadyList+0xbc>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d207      	bcs.n	8002810 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002800:	4b0b      	ldr	r3, [pc, #44]	; (8002830 <prvAddNewTaskToReadyList+0xd0>)
 8002802:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	f3bf 8f4f 	dsb	sy
 800280c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002810:	bf00      	nop
 8002812:	3708      	adds	r7, #8
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	20000414 	.word	0x20000414
 800281c:	20000314 	.word	0x20000314
 8002820:	20000420 	.word	0x20000420
 8002824:	20000430 	.word	0x20000430
 8002828:	2000041c 	.word	0x2000041c
 800282c:	20000318 	.word	0x20000318
 8002830:	e000ed04 	.word	0xe000ed04

08002834 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800283c:	2300      	movs	r3, #0
 800283e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d017      	beq.n	8002876 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002846:	4b13      	ldr	r3, [pc, #76]	; (8002894 <vTaskDelay+0x60>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d00a      	beq.n	8002864 <vTaskDelay+0x30>
	__asm volatile
 800284e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002852:	f383 8811 	msr	BASEPRI, r3
 8002856:	f3bf 8f6f 	isb	sy
 800285a:	f3bf 8f4f 	dsb	sy
 800285e:	60bb      	str	r3, [r7, #8]
}
 8002860:	bf00      	nop
 8002862:	e7fe      	b.n	8002862 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002864:	f000 f87a 	bl	800295c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002868:	2100      	movs	r1, #0
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f000 fdfa 	bl	8003464 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002870:	f000 f882 	bl	8002978 <xTaskResumeAll>
 8002874:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d107      	bne.n	800288c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800287c:	4b06      	ldr	r3, [pc, #24]	; (8002898 <vTaskDelay+0x64>)
 800287e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	f3bf 8f4f 	dsb	sy
 8002888:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800288c:	bf00      	nop
 800288e:	3710      	adds	r7, #16
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	2000043c 	.word	0x2000043c
 8002898:	e000ed04 	.word	0xe000ed04

0800289c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b08a      	sub	sp, #40	; 0x28
 80028a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80028a6:	2300      	movs	r3, #0
 80028a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80028aa:	463a      	mov	r2, r7
 80028ac:	1d39      	adds	r1, r7, #4
 80028ae:	f107 0308 	add.w	r3, r7, #8
 80028b2:	4618      	mov	r0, r3
 80028b4:	f7fd fc4c 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80028b8:	6839      	ldr	r1, [r7, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	68ba      	ldr	r2, [r7, #8]
 80028be:	9202      	str	r2, [sp, #8]
 80028c0:	9301      	str	r3, [sp, #4]
 80028c2:	2300      	movs	r3, #0
 80028c4:	9300      	str	r3, [sp, #0]
 80028c6:	2300      	movs	r3, #0
 80028c8:	460a      	mov	r2, r1
 80028ca:	491e      	ldr	r1, [pc, #120]	; (8002944 <vTaskStartScheduler+0xa8>)
 80028cc:	481e      	ldr	r0, [pc, #120]	; (8002948 <vTaskStartScheduler+0xac>)
 80028ce:	f7ff fe26 	bl	800251e <xTaskCreateStatic>
 80028d2:	4603      	mov	r3, r0
 80028d4:	4a1d      	ldr	r2, [pc, #116]	; (800294c <vTaskStartScheduler+0xb0>)
 80028d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80028d8:	4b1c      	ldr	r3, [pc, #112]	; (800294c <vTaskStartScheduler+0xb0>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d002      	beq.n	80028e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80028e0:	2301      	movs	r3, #1
 80028e2:	617b      	str	r3, [r7, #20]
 80028e4:	e001      	b.n	80028ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80028e6:	2300      	movs	r3, #0
 80028e8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d116      	bne.n	800291e <vTaskStartScheduler+0x82>
	__asm volatile
 80028f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028f4:	f383 8811 	msr	BASEPRI, r3
 80028f8:	f3bf 8f6f 	isb	sy
 80028fc:	f3bf 8f4f 	dsb	sy
 8002900:	613b      	str	r3, [r7, #16]
}
 8002902:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002904:	4b12      	ldr	r3, [pc, #72]	; (8002950 <vTaskStartScheduler+0xb4>)
 8002906:	f04f 32ff 	mov.w	r2, #4294967295
 800290a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800290c:	4b11      	ldr	r3, [pc, #68]	; (8002954 <vTaskStartScheduler+0xb8>)
 800290e:	2201      	movs	r2, #1
 8002910:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002912:	4b11      	ldr	r3, [pc, #68]	; (8002958 <vTaskStartScheduler+0xbc>)
 8002914:	2200      	movs	r2, #0
 8002916:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002918:	f000 fe86 	bl	8003628 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800291c:	e00e      	b.n	800293c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002924:	d10a      	bne.n	800293c <vTaskStartScheduler+0xa0>
	__asm volatile
 8002926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800292a:	f383 8811 	msr	BASEPRI, r3
 800292e:	f3bf 8f6f 	isb	sy
 8002932:	f3bf 8f4f 	dsb	sy
 8002936:	60fb      	str	r3, [r7, #12]
}
 8002938:	bf00      	nop
 800293a:	e7fe      	b.n	800293a <vTaskStartScheduler+0x9e>
}
 800293c:	bf00      	nop
 800293e:	3718      	adds	r7, #24
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	08003cf4 	.word	0x08003cf4
 8002948:	08002ef5 	.word	0x08002ef5
 800294c:	20000438 	.word	0x20000438
 8002950:	20000434 	.word	0x20000434
 8002954:	20000420 	.word	0x20000420
 8002958:	20000418 	.word	0x20000418

0800295c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002960:	4b04      	ldr	r3, [pc, #16]	; (8002974 <vTaskSuspendAll+0x18>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	3301      	adds	r3, #1
 8002966:	4a03      	ldr	r2, [pc, #12]	; (8002974 <vTaskSuspendAll+0x18>)
 8002968:	6013      	str	r3, [r2, #0]
}
 800296a:	bf00      	nop
 800296c:	46bd      	mov	sp, r7
 800296e:	bc80      	pop	{r7}
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	2000043c 	.word	0x2000043c

08002978 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800297e:	2300      	movs	r3, #0
 8002980:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002982:	2300      	movs	r3, #0
 8002984:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002986:	4b41      	ldr	r3, [pc, #260]	; (8002a8c <xTaskResumeAll+0x114>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d10a      	bne.n	80029a4 <xTaskResumeAll+0x2c>
	__asm volatile
 800298e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002992:	f383 8811 	msr	BASEPRI, r3
 8002996:	f3bf 8f6f 	isb	sy
 800299a:	f3bf 8f4f 	dsb	sy
 800299e:	603b      	str	r3, [r7, #0]
}
 80029a0:	bf00      	nop
 80029a2:	e7fe      	b.n	80029a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80029a4:	f000 feb2 	bl	800370c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80029a8:	4b38      	ldr	r3, [pc, #224]	; (8002a8c <xTaskResumeAll+0x114>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	3b01      	subs	r3, #1
 80029ae:	4a37      	ldr	r2, [pc, #220]	; (8002a8c <xTaskResumeAll+0x114>)
 80029b0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80029b2:	4b36      	ldr	r3, [pc, #216]	; (8002a8c <xTaskResumeAll+0x114>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d161      	bne.n	8002a7e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80029ba:	4b35      	ldr	r3, [pc, #212]	; (8002a90 <xTaskResumeAll+0x118>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d05d      	beq.n	8002a7e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029c2:	e02e      	b.n	8002a22 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80029c4:	4b33      	ldr	r3, [pc, #204]	; (8002a94 <xTaskResumeAll+0x11c>)
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	3318      	adds	r3, #24
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff f978 	bl	8001cc6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	3304      	adds	r3, #4
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff f973 	bl	8001cc6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e4:	2201      	movs	r2, #1
 80029e6:	409a      	lsls	r2, r3
 80029e8:	4b2b      	ldr	r3, [pc, #172]	; (8002a98 <xTaskResumeAll+0x120>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	4a2a      	ldr	r2, [pc, #168]	; (8002a98 <xTaskResumeAll+0x120>)
 80029f0:	6013      	str	r3, [r2, #0]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029f6:	4613      	mov	r3, r2
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	4413      	add	r3, r2
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	4a27      	ldr	r2, [pc, #156]	; (8002a9c <xTaskResumeAll+0x124>)
 8002a00:	441a      	add	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	3304      	adds	r3, #4
 8002a06:	4619      	mov	r1, r3
 8002a08:	4610      	mov	r0, r2
 8002a0a:	f7ff f901 	bl	8001c10 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a12:	4b23      	ldr	r3, [pc, #140]	; (8002aa0 <xTaskResumeAll+0x128>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d302      	bcc.n	8002a22 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8002a1c:	4b21      	ldr	r3, [pc, #132]	; (8002aa4 <xTaskResumeAll+0x12c>)
 8002a1e:	2201      	movs	r2, #1
 8002a20:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002a22:	4b1c      	ldr	r3, [pc, #112]	; (8002a94 <xTaskResumeAll+0x11c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d1cc      	bne.n	80029c4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002a30:	f000 fb16 	bl	8003060 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002a34:	4b1c      	ldr	r3, [pc, #112]	; (8002aa8 <xTaskResumeAll+0x130>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d010      	beq.n	8002a62 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002a40:	f000 f836 	bl	8002ab0 <xTaskIncrementTick>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d002      	beq.n	8002a50 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002a4a:	4b16      	ldr	r3, [pc, #88]	; (8002aa4 <xTaskResumeAll+0x12c>)
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	3b01      	subs	r3, #1
 8002a54:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1f1      	bne.n	8002a40 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8002a5c:	4b12      	ldr	r3, [pc, #72]	; (8002aa8 <xTaskResumeAll+0x130>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002a62:	4b10      	ldr	r3, [pc, #64]	; (8002aa4 <xTaskResumeAll+0x12c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d009      	beq.n	8002a7e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002a6e:	4b0f      	ldr	r3, [pc, #60]	; (8002aac <xTaskResumeAll+0x134>)
 8002a70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a74:	601a      	str	r2, [r3, #0]
 8002a76:	f3bf 8f4f 	dsb	sy
 8002a7a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002a7e:	f000 fe75 	bl	800376c <vPortExitCritical>

	return xAlreadyYielded;
 8002a82:	68bb      	ldr	r3, [r7, #8]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3710      	adds	r7, #16
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	2000043c 	.word	0x2000043c
 8002a90:	20000414 	.word	0x20000414
 8002a94:	200003d4 	.word	0x200003d4
 8002a98:	2000041c 	.word	0x2000041c
 8002a9c:	20000318 	.word	0x20000318
 8002aa0:	20000314 	.word	0x20000314
 8002aa4:	20000428 	.word	0x20000428
 8002aa8:	20000424 	.word	0x20000424
 8002aac:	e000ed04 	.word	0xe000ed04

08002ab0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b086      	sub	sp, #24
 8002ab4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002aba:	4b51      	ldr	r3, [pc, #324]	; (8002c00 <xTaskIncrementTick+0x150>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	f040 808d 	bne.w	8002bde <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002ac4:	4b4f      	ldr	r3, [pc, #316]	; (8002c04 <xTaskIncrementTick+0x154>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002acc:	4a4d      	ldr	r2, [pc, #308]	; (8002c04 <xTaskIncrementTick+0x154>)
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d120      	bne.n	8002b1a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002ad8:	4b4b      	ldr	r3, [pc, #300]	; (8002c08 <xTaskIncrementTick+0x158>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d00a      	beq.n	8002af8 <xTaskIncrementTick+0x48>
	__asm volatile
 8002ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ae6:	f383 8811 	msr	BASEPRI, r3
 8002aea:	f3bf 8f6f 	isb	sy
 8002aee:	f3bf 8f4f 	dsb	sy
 8002af2:	603b      	str	r3, [r7, #0]
}
 8002af4:	bf00      	nop
 8002af6:	e7fe      	b.n	8002af6 <xTaskIncrementTick+0x46>
 8002af8:	4b43      	ldr	r3, [pc, #268]	; (8002c08 <xTaskIncrementTick+0x158>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	60fb      	str	r3, [r7, #12]
 8002afe:	4b43      	ldr	r3, [pc, #268]	; (8002c0c <xTaskIncrementTick+0x15c>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a41      	ldr	r2, [pc, #260]	; (8002c08 <xTaskIncrementTick+0x158>)
 8002b04:	6013      	str	r3, [r2, #0]
 8002b06:	4a41      	ldr	r2, [pc, #260]	; (8002c0c <xTaskIncrementTick+0x15c>)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6013      	str	r3, [r2, #0]
 8002b0c:	4b40      	ldr	r3, [pc, #256]	; (8002c10 <xTaskIncrementTick+0x160>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	3301      	adds	r3, #1
 8002b12:	4a3f      	ldr	r2, [pc, #252]	; (8002c10 <xTaskIncrementTick+0x160>)
 8002b14:	6013      	str	r3, [r2, #0]
 8002b16:	f000 faa3 	bl	8003060 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002b1a:	4b3e      	ldr	r3, [pc, #248]	; (8002c14 <xTaskIncrementTick+0x164>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d34d      	bcc.n	8002bc0 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b24:	4b38      	ldr	r3, [pc, #224]	; (8002c08 <xTaskIncrementTick+0x158>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d101      	bne.n	8002b32 <xTaskIncrementTick+0x82>
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e000      	b.n	8002b34 <xTaskIncrementTick+0x84>
 8002b32:	2300      	movs	r3, #0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d004      	beq.n	8002b42 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b38:	4b36      	ldr	r3, [pc, #216]	; (8002c14 <xTaskIncrementTick+0x164>)
 8002b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8002b3e:	601a      	str	r2, [r3, #0]
					break;
 8002b40:	e03e      	b.n	8002bc0 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002b42:	4b31      	ldr	r3, [pc, #196]	; (8002c08 <xTaskIncrementTick+0x158>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d203      	bcs.n	8002b62 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002b5a:	4a2e      	ldr	r2, [pc, #184]	; (8002c14 <xTaskIncrementTick+0x164>)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6013      	str	r3, [r2, #0]
						break;
 8002b60:	e02e      	b.n	8002bc0 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	3304      	adds	r3, #4
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff f8ad 	bl	8001cc6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d004      	beq.n	8002b7e <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	3318      	adds	r3, #24
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff f8a4 	bl	8001cc6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b82:	2201      	movs	r2, #1
 8002b84:	409a      	lsls	r2, r3
 8002b86:	4b24      	ldr	r3, [pc, #144]	; (8002c18 <xTaskIncrementTick+0x168>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	4a22      	ldr	r2, [pc, #136]	; (8002c18 <xTaskIncrementTick+0x168>)
 8002b8e:	6013      	str	r3, [r2, #0]
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b94:	4613      	mov	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	4413      	add	r3, r2
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	4a1f      	ldr	r2, [pc, #124]	; (8002c1c <xTaskIncrementTick+0x16c>)
 8002b9e:	441a      	add	r2, r3
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	3304      	adds	r3, #4
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4610      	mov	r0, r2
 8002ba8:	f7ff f832 	bl	8001c10 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bb0:	4b1b      	ldr	r3, [pc, #108]	; (8002c20 <xTaskIncrementTick+0x170>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d3b4      	bcc.n	8002b24 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002bbe:	e7b1      	b.n	8002b24 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002bc0:	4b17      	ldr	r3, [pc, #92]	; (8002c20 <xTaskIncrementTick+0x170>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bc6:	4915      	ldr	r1, [pc, #84]	; (8002c1c <xTaskIncrementTick+0x16c>)
 8002bc8:	4613      	mov	r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	4413      	add	r3, r2
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	440b      	add	r3, r1
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d907      	bls.n	8002be8 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	617b      	str	r3, [r7, #20]
 8002bdc:	e004      	b.n	8002be8 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002bde:	4b11      	ldr	r3, [pc, #68]	; (8002c24 <xTaskIncrementTick+0x174>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	3301      	adds	r3, #1
 8002be4:	4a0f      	ldr	r2, [pc, #60]	; (8002c24 <xTaskIncrementTick+0x174>)
 8002be6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002be8:	4b0f      	ldr	r3, [pc, #60]	; (8002c28 <xTaskIncrementTick+0x178>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002bf4:	697b      	ldr	r3, [r7, #20]
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3718      	adds	r7, #24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	2000043c 	.word	0x2000043c
 8002c04:	20000418 	.word	0x20000418
 8002c08:	200003cc 	.word	0x200003cc
 8002c0c:	200003d0 	.word	0x200003d0
 8002c10:	2000042c 	.word	0x2000042c
 8002c14:	20000434 	.word	0x20000434
 8002c18:	2000041c 	.word	0x2000041c
 8002c1c:	20000318 	.word	0x20000318
 8002c20:	20000314 	.word	0x20000314
 8002c24:	20000424 	.word	0x20000424
 8002c28:	20000428 	.word	0x20000428

08002c2c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b087      	sub	sp, #28
 8002c30:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002c32:	4b26      	ldr	r3, [pc, #152]	; (8002ccc <vTaskSwitchContext+0xa0>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d003      	beq.n	8002c42 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002c3a:	4b25      	ldr	r3, [pc, #148]	; (8002cd0 <vTaskSwitchContext+0xa4>)
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002c40:	e03f      	b.n	8002cc2 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8002c42:	4b23      	ldr	r3, [pc, #140]	; (8002cd0 <vTaskSwitchContext+0xa4>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002c48:	4b22      	ldr	r3, [pc, #136]	; (8002cd4 <vTaskSwitchContext+0xa8>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	fab3 f383 	clz	r3, r3
 8002c54:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002c56:	7afb      	ldrb	r3, [r7, #11]
 8002c58:	f1c3 031f 	rsb	r3, r3, #31
 8002c5c:	617b      	str	r3, [r7, #20]
 8002c5e:	491e      	ldr	r1, [pc, #120]	; (8002cd8 <vTaskSwitchContext+0xac>)
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	4613      	mov	r3, r2
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	4413      	add	r3, r2
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	440b      	add	r3, r1
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d10a      	bne.n	8002c88 <vTaskSwitchContext+0x5c>
	__asm volatile
 8002c72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c76:	f383 8811 	msr	BASEPRI, r3
 8002c7a:	f3bf 8f6f 	isb	sy
 8002c7e:	f3bf 8f4f 	dsb	sy
 8002c82:	607b      	str	r3, [r7, #4]
}
 8002c84:	bf00      	nop
 8002c86:	e7fe      	b.n	8002c86 <vTaskSwitchContext+0x5a>
 8002c88:	697a      	ldr	r2, [r7, #20]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	4413      	add	r3, r2
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	4a11      	ldr	r2, [pc, #68]	; (8002cd8 <vTaskSwitchContext+0xac>)
 8002c94:	4413      	add	r3, r2
 8002c96:	613b      	str	r3, [r7, #16]
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	685a      	ldr	r2, [r3, #4]
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	605a      	str	r2, [r3, #4]
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	3308      	adds	r3, #8
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d104      	bne.n	8002cb8 <vTaskSwitchContext+0x8c>
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	685a      	ldr	r2, [r3, #4]
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	605a      	str	r2, [r3, #4]
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	4a07      	ldr	r2, [pc, #28]	; (8002cdc <vTaskSwitchContext+0xb0>)
 8002cc0:	6013      	str	r3, [r2, #0]
}
 8002cc2:	bf00      	nop
 8002cc4:	371c      	adds	r7, #28
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bc80      	pop	{r7}
 8002cca:	4770      	bx	lr
 8002ccc:	2000043c 	.word	0x2000043c
 8002cd0:	20000428 	.word	0x20000428
 8002cd4:	2000041c 	.word	0x2000041c
 8002cd8:	20000318 	.word	0x20000318
 8002cdc:	20000314 	.word	0x20000314

08002ce0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d10a      	bne.n	8002d06 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8002cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cf4:	f383 8811 	msr	BASEPRI, r3
 8002cf8:	f3bf 8f6f 	isb	sy
 8002cfc:	f3bf 8f4f 	dsb	sy
 8002d00:	60fb      	str	r3, [r7, #12]
}
 8002d02:	bf00      	nop
 8002d04:	e7fe      	b.n	8002d04 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002d06:	4b07      	ldr	r3, [pc, #28]	; (8002d24 <vTaskPlaceOnEventList+0x44>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	3318      	adds	r3, #24
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f7fe ffa1 	bl	8001c56 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002d14:	2101      	movs	r1, #1
 8002d16:	6838      	ldr	r0, [r7, #0]
 8002d18:	f000 fba4 	bl	8003464 <prvAddCurrentTaskToDelayedList>
}
 8002d1c:	bf00      	nop
 8002d1e:	3710      	adds	r7, #16
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	20000314 	.word	0x20000314

08002d28 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b086      	sub	sp, #24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d10a      	bne.n	8002d54 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8002d3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d42:	f383 8811 	msr	BASEPRI, r3
 8002d46:	f3bf 8f6f 	isb	sy
 8002d4a:	f3bf 8f4f 	dsb	sy
 8002d4e:	60fb      	str	r3, [r7, #12]
}
 8002d50:	bf00      	nop
 8002d52:	e7fe      	b.n	8002d52 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	3318      	adds	r3, #24
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7fe ffb4 	bl	8001cc6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002d5e:	4b1d      	ldr	r3, [pc, #116]	; (8002dd4 <xTaskRemoveFromEventList+0xac>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d11c      	bne.n	8002da0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	3304      	adds	r3, #4
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7fe ffab 	bl	8001cc6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d74:	2201      	movs	r2, #1
 8002d76:	409a      	lsls	r2, r3
 8002d78:	4b17      	ldr	r3, [pc, #92]	; (8002dd8 <xTaskRemoveFromEventList+0xb0>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	4a16      	ldr	r2, [pc, #88]	; (8002dd8 <xTaskRemoveFromEventList+0xb0>)
 8002d80:	6013      	str	r3, [r2, #0]
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d86:	4613      	mov	r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	4413      	add	r3, r2
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	4a13      	ldr	r2, [pc, #76]	; (8002ddc <xTaskRemoveFromEventList+0xb4>)
 8002d90:	441a      	add	r2, r3
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	3304      	adds	r3, #4
 8002d96:	4619      	mov	r1, r3
 8002d98:	4610      	mov	r0, r2
 8002d9a:	f7fe ff39 	bl	8001c10 <vListInsertEnd>
 8002d9e:	e005      	b.n	8002dac <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	3318      	adds	r3, #24
 8002da4:	4619      	mov	r1, r3
 8002da6:	480e      	ldr	r0, [pc, #56]	; (8002de0 <xTaskRemoveFromEventList+0xb8>)
 8002da8:	f7fe ff32 	bl	8001c10 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002db0:	4b0c      	ldr	r3, [pc, #48]	; (8002de4 <xTaskRemoveFromEventList+0xbc>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d905      	bls.n	8002dc6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002dbe:	4b0a      	ldr	r3, [pc, #40]	; (8002de8 <xTaskRemoveFromEventList+0xc0>)
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	601a      	str	r2, [r3, #0]
 8002dc4:	e001      	b.n	8002dca <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8002dca:	697b      	ldr	r3, [r7, #20]
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3718      	adds	r7, #24
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	2000043c 	.word	0x2000043c
 8002dd8:	2000041c 	.word	0x2000041c
 8002ddc:	20000318 	.word	0x20000318
 8002de0:	200003d4 	.word	0x200003d4
 8002de4:	20000314 	.word	0x20000314
 8002de8:	20000428 	.word	0x20000428

08002dec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002df4:	4b06      	ldr	r3, [pc, #24]	; (8002e10 <vTaskInternalSetTimeOutState+0x24>)
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002dfc:	4b05      	ldr	r3, [pc, #20]	; (8002e14 <vTaskInternalSetTimeOutState+0x28>)
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	605a      	str	r2, [r3, #4]
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bc80      	pop	{r7}
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop
 8002e10:	2000042c 	.word	0x2000042c
 8002e14:	20000418 	.word	0x20000418

08002e18 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b088      	sub	sp, #32
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d10a      	bne.n	8002e3e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8002e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e2c:	f383 8811 	msr	BASEPRI, r3
 8002e30:	f3bf 8f6f 	isb	sy
 8002e34:	f3bf 8f4f 	dsb	sy
 8002e38:	613b      	str	r3, [r7, #16]
}
 8002e3a:	bf00      	nop
 8002e3c:	e7fe      	b.n	8002e3c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d10a      	bne.n	8002e5a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8002e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e48:	f383 8811 	msr	BASEPRI, r3
 8002e4c:	f3bf 8f6f 	isb	sy
 8002e50:	f3bf 8f4f 	dsb	sy
 8002e54:	60fb      	str	r3, [r7, #12]
}
 8002e56:	bf00      	nop
 8002e58:	e7fe      	b.n	8002e58 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8002e5a:	f000 fc57 	bl	800370c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002e5e:	4b1d      	ldr	r3, [pc, #116]	; (8002ed4 <xTaskCheckForTimeOut+0xbc>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e76:	d102      	bne.n	8002e7e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	61fb      	str	r3, [r7, #28]
 8002e7c:	e023      	b.n	8002ec6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	4b15      	ldr	r3, [pc, #84]	; (8002ed8 <xTaskCheckForTimeOut+0xc0>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d007      	beq.n	8002e9a <xTaskCheckForTimeOut+0x82>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d302      	bcc.n	8002e9a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002e94:	2301      	movs	r3, #1
 8002e96:	61fb      	str	r3, [r7, #28]
 8002e98:	e015      	b.n	8002ec6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d20b      	bcs.n	8002ebc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	1ad2      	subs	r2, r2, r3
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f7ff ff9b 	bl	8002dec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	61fb      	str	r3, [r7, #28]
 8002eba:	e004      	b.n	8002ec6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002ec6:	f000 fc51 	bl	800376c <vPortExitCritical>

	return xReturn;
 8002eca:	69fb      	ldr	r3, [r7, #28]
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3720      	adds	r7, #32
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	20000418 	.word	0x20000418
 8002ed8:	2000042c 	.word	0x2000042c

08002edc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002ee0:	4b03      	ldr	r3, [pc, #12]	; (8002ef0 <vTaskMissedYield+0x14>)
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	601a      	str	r2, [r3, #0]
}
 8002ee6:	bf00      	nop
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bc80      	pop	{r7}
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	20000428 	.word	0x20000428

08002ef4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002efc:	f000 f852 	bl	8002fa4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002f00:	4b06      	ldr	r3, [pc, #24]	; (8002f1c <prvIdleTask+0x28>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d9f9      	bls.n	8002efc <prvIdleTask+0x8>
			{
				taskYIELD();
 8002f08:	4b05      	ldr	r3, [pc, #20]	; (8002f20 <prvIdleTask+0x2c>)
 8002f0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	f3bf 8f4f 	dsb	sy
 8002f14:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002f18:	e7f0      	b.n	8002efc <prvIdleTask+0x8>
 8002f1a:	bf00      	nop
 8002f1c:	20000318 	.word	0x20000318
 8002f20:	e000ed04 	.word	0xe000ed04

08002f24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	607b      	str	r3, [r7, #4]
 8002f2e:	e00c      	b.n	8002f4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	4613      	mov	r3, r2
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	4413      	add	r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	4a12      	ldr	r2, [pc, #72]	; (8002f84 <prvInitialiseTaskLists+0x60>)
 8002f3c:	4413      	add	r3, r2
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7fe fe3b 	bl	8001bba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	3301      	adds	r3, #1
 8002f48:	607b      	str	r3, [r7, #4]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2b06      	cmp	r3, #6
 8002f4e:	d9ef      	bls.n	8002f30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002f50:	480d      	ldr	r0, [pc, #52]	; (8002f88 <prvInitialiseTaskLists+0x64>)
 8002f52:	f7fe fe32 	bl	8001bba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002f56:	480d      	ldr	r0, [pc, #52]	; (8002f8c <prvInitialiseTaskLists+0x68>)
 8002f58:	f7fe fe2f 	bl	8001bba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002f5c:	480c      	ldr	r0, [pc, #48]	; (8002f90 <prvInitialiseTaskLists+0x6c>)
 8002f5e:	f7fe fe2c 	bl	8001bba <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002f62:	480c      	ldr	r0, [pc, #48]	; (8002f94 <prvInitialiseTaskLists+0x70>)
 8002f64:	f7fe fe29 	bl	8001bba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002f68:	480b      	ldr	r0, [pc, #44]	; (8002f98 <prvInitialiseTaskLists+0x74>)
 8002f6a:	f7fe fe26 	bl	8001bba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002f6e:	4b0b      	ldr	r3, [pc, #44]	; (8002f9c <prvInitialiseTaskLists+0x78>)
 8002f70:	4a05      	ldr	r2, [pc, #20]	; (8002f88 <prvInitialiseTaskLists+0x64>)
 8002f72:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002f74:	4b0a      	ldr	r3, [pc, #40]	; (8002fa0 <prvInitialiseTaskLists+0x7c>)
 8002f76:	4a05      	ldr	r2, [pc, #20]	; (8002f8c <prvInitialiseTaskLists+0x68>)
 8002f78:	601a      	str	r2, [r3, #0]
}
 8002f7a:	bf00      	nop
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	20000318 	.word	0x20000318
 8002f88:	200003a4 	.word	0x200003a4
 8002f8c:	200003b8 	.word	0x200003b8
 8002f90:	200003d4 	.word	0x200003d4
 8002f94:	200003e8 	.word	0x200003e8
 8002f98:	20000400 	.word	0x20000400
 8002f9c:	200003cc 	.word	0x200003cc
 8002fa0:	200003d0 	.word	0x200003d0

08002fa4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002faa:	e019      	b.n	8002fe0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002fac:	f000 fbae 	bl	800370c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002fb0:	4b10      	ldr	r3, [pc, #64]	; (8002ff4 <prvCheckTasksWaitingTermination+0x50>)
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	3304      	adds	r3, #4
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7fe fe82 	bl	8001cc6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002fc2:	4b0d      	ldr	r3, [pc, #52]	; (8002ff8 <prvCheckTasksWaitingTermination+0x54>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	4a0b      	ldr	r2, [pc, #44]	; (8002ff8 <prvCheckTasksWaitingTermination+0x54>)
 8002fca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002fcc:	4b0b      	ldr	r3, [pc, #44]	; (8002ffc <prvCheckTasksWaitingTermination+0x58>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	4a0a      	ldr	r2, [pc, #40]	; (8002ffc <prvCheckTasksWaitingTermination+0x58>)
 8002fd4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002fd6:	f000 fbc9 	bl	800376c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 f810 	bl	8003000 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002fe0:	4b06      	ldr	r3, [pc, #24]	; (8002ffc <prvCheckTasksWaitingTermination+0x58>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d1e1      	bne.n	8002fac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002fe8:	bf00      	nop
 8002fea:	bf00      	nop
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	200003e8 	.word	0x200003e8
 8002ff8:	20000414 	.word	0x20000414
 8002ffc:	200003fc 	.word	0x200003fc

08003000 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003000:	b580      	push	{r7, lr}
 8003002:	b084      	sub	sp, #16
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800300e:	2b00      	cmp	r3, #0
 8003010:	d108      	bne.n	8003024 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003016:	4618      	mov	r0, r3
 8003018:	f000 fcfe 	bl	8003a18 <vPortFree>
				vPortFree( pxTCB );
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f000 fcfb 	bl	8003a18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003022:	e018      	b.n	8003056 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800302a:	2b01      	cmp	r3, #1
 800302c:	d103      	bne.n	8003036 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 fcf2 	bl	8003a18 <vPortFree>
	}
 8003034:	e00f      	b.n	8003056 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800303c:	2b02      	cmp	r3, #2
 800303e:	d00a      	beq.n	8003056 <prvDeleteTCB+0x56>
	__asm volatile
 8003040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003044:	f383 8811 	msr	BASEPRI, r3
 8003048:	f3bf 8f6f 	isb	sy
 800304c:	f3bf 8f4f 	dsb	sy
 8003050:	60fb      	str	r3, [r7, #12]
}
 8003052:	bf00      	nop
 8003054:	e7fe      	b.n	8003054 <prvDeleteTCB+0x54>
	}
 8003056:	bf00      	nop
 8003058:	3710      	adds	r7, #16
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
	...

08003060 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003066:	4b0e      	ldr	r3, [pc, #56]	; (80030a0 <prvResetNextTaskUnblockTime+0x40>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d101      	bne.n	8003074 <prvResetNextTaskUnblockTime+0x14>
 8003070:	2301      	movs	r3, #1
 8003072:	e000      	b.n	8003076 <prvResetNextTaskUnblockTime+0x16>
 8003074:	2300      	movs	r3, #0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d004      	beq.n	8003084 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800307a:	4b0a      	ldr	r3, [pc, #40]	; (80030a4 <prvResetNextTaskUnblockTime+0x44>)
 800307c:	f04f 32ff 	mov.w	r2, #4294967295
 8003080:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003082:	e008      	b.n	8003096 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003084:	4b06      	ldr	r3, [pc, #24]	; (80030a0 <prvResetNextTaskUnblockTime+0x40>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	4a04      	ldr	r2, [pc, #16]	; (80030a4 <prvResetNextTaskUnblockTime+0x44>)
 8003094:	6013      	str	r3, [r2, #0]
}
 8003096:	bf00      	nop
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	bc80      	pop	{r7}
 800309e:	4770      	bx	lr
 80030a0:	200003cc 	.word	0x200003cc
 80030a4:	20000434 	.word	0x20000434

080030a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80030ae:	4b0b      	ldr	r3, [pc, #44]	; (80030dc <xTaskGetSchedulerState+0x34>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d102      	bne.n	80030bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80030b6:	2301      	movs	r3, #1
 80030b8:	607b      	str	r3, [r7, #4]
 80030ba:	e008      	b.n	80030ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80030bc:	4b08      	ldr	r3, [pc, #32]	; (80030e0 <xTaskGetSchedulerState+0x38>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d102      	bne.n	80030ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80030c4:	2302      	movs	r3, #2
 80030c6:	607b      	str	r3, [r7, #4]
 80030c8:	e001      	b.n	80030ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80030ca:	2300      	movs	r3, #0
 80030cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80030ce:	687b      	ldr	r3, [r7, #4]
	}
 80030d0:	4618      	mov	r0, r3
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bc80      	pop	{r7}
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	20000420 	.word	0x20000420
 80030e0:	2000043c 	.word	0x2000043c

080030e4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80030f0:	2300      	movs	r3, #0
 80030f2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d06e      	beq.n	80031d8 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030fe:	4b39      	ldr	r3, [pc, #228]	; (80031e4 <xTaskPriorityInherit+0x100>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003104:	429a      	cmp	r2, r3
 8003106:	d25e      	bcs.n	80031c6 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	699b      	ldr	r3, [r3, #24]
 800310c:	2b00      	cmp	r3, #0
 800310e:	db06      	blt.n	800311e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003110:	4b34      	ldr	r3, [pc, #208]	; (80031e4 <xTaskPriorityInherit+0x100>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003116:	f1c3 0207 	rsb	r2, r3, #7
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	6959      	ldr	r1, [r3, #20]
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003126:	4613      	mov	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4413      	add	r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	4a2e      	ldr	r2, [pc, #184]	; (80031e8 <xTaskPriorityInherit+0x104>)
 8003130:	4413      	add	r3, r2
 8003132:	4299      	cmp	r1, r3
 8003134:	d101      	bne.n	800313a <xTaskPriorityInherit+0x56>
 8003136:	2301      	movs	r3, #1
 8003138:	e000      	b.n	800313c <xTaskPriorityInherit+0x58>
 800313a:	2300      	movs	r3, #0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d03a      	beq.n	80031b6 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	3304      	adds	r3, #4
 8003144:	4618      	mov	r0, r3
 8003146:	f7fe fdbe 	bl	8001cc6 <uxListRemove>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d115      	bne.n	800317c <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003154:	4924      	ldr	r1, [pc, #144]	; (80031e8 <xTaskPriorityInherit+0x104>)
 8003156:	4613      	mov	r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	4413      	add	r3, r2
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	440b      	add	r3, r1
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d10a      	bne.n	800317c <xTaskPriorityInherit+0x98>
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800316a:	2201      	movs	r2, #1
 800316c:	fa02 f303 	lsl.w	r3, r2, r3
 8003170:	43da      	mvns	r2, r3
 8003172:	4b1e      	ldr	r3, [pc, #120]	; (80031ec <xTaskPriorityInherit+0x108>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4013      	ands	r3, r2
 8003178:	4a1c      	ldr	r2, [pc, #112]	; (80031ec <xTaskPriorityInherit+0x108>)
 800317a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800317c:	4b19      	ldr	r3, [pc, #100]	; (80031e4 <xTaskPriorityInherit+0x100>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800318a:	2201      	movs	r2, #1
 800318c:	409a      	lsls	r2, r3
 800318e:	4b17      	ldr	r3, [pc, #92]	; (80031ec <xTaskPriorityInherit+0x108>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4313      	orrs	r3, r2
 8003194:	4a15      	ldr	r2, [pc, #84]	; (80031ec <xTaskPriorityInherit+0x108>)
 8003196:	6013      	str	r3, [r2, #0]
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800319c:	4613      	mov	r3, r2
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	4413      	add	r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	4a10      	ldr	r2, [pc, #64]	; (80031e8 <xTaskPriorityInherit+0x104>)
 80031a6:	441a      	add	r2, r3
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	3304      	adds	r3, #4
 80031ac:	4619      	mov	r1, r3
 80031ae:	4610      	mov	r0, r2
 80031b0:	f7fe fd2e 	bl	8001c10 <vListInsertEnd>
 80031b4:	e004      	b.n	80031c0 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80031b6:	4b0b      	ldr	r3, [pc, #44]	; (80031e4 <xTaskPriorityInherit+0x100>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80031c0:	2301      	movs	r3, #1
 80031c2:	60fb      	str	r3, [r7, #12]
 80031c4:	e008      	b.n	80031d8 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031ca:	4b06      	ldr	r3, [pc, #24]	; (80031e4 <xTaskPriorityInherit+0x100>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d201      	bcs.n	80031d8 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80031d4:	2301      	movs	r3, #1
 80031d6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80031d8:	68fb      	ldr	r3, [r7, #12]
	}
 80031da:	4618      	mov	r0, r3
 80031dc:	3710      	adds	r7, #16
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	20000314 	.word	0x20000314
 80031e8:	20000318 	.word	0x20000318
 80031ec:	2000041c 	.word	0x2000041c

080031f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b086      	sub	sp, #24
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80031fc:	2300      	movs	r3, #0
 80031fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d06e      	beq.n	80032e4 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003206:	4b3a      	ldr	r3, [pc, #232]	; (80032f0 <xTaskPriorityDisinherit+0x100>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	693a      	ldr	r2, [r7, #16]
 800320c:	429a      	cmp	r2, r3
 800320e:	d00a      	beq.n	8003226 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003214:	f383 8811 	msr	BASEPRI, r3
 8003218:	f3bf 8f6f 	isb	sy
 800321c:	f3bf 8f4f 	dsb	sy
 8003220:	60fb      	str	r3, [r7, #12]
}
 8003222:	bf00      	nop
 8003224:	e7fe      	b.n	8003224 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800322a:	2b00      	cmp	r3, #0
 800322c:	d10a      	bne.n	8003244 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800322e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003232:	f383 8811 	msr	BASEPRI, r3
 8003236:	f3bf 8f6f 	isb	sy
 800323a:	f3bf 8f4f 	dsb	sy
 800323e:	60bb      	str	r3, [r7, #8]
}
 8003240:	bf00      	nop
 8003242:	e7fe      	b.n	8003242 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003248:	1e5a      	subs	r2, r3, #1
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003256:	429a      	cmp	r2, r3
 8003258:	d044      	beq.n	80032e4 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800325e:	2b00      	cmp	r3, #0
 8003260:	d140      	bne.n	80032e4 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	3304      	adds	r3, #4
 8003266:	4618      	mov	r0, r3
 8003268:	f7fe fd2d 	bl	8001cc6 <uxListRemove>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d115      	bne.n	800329e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003276:	491f      	ldr	r1, [pc, #124]	; (80032f4 <xTaskPriorityDisinherit+0x104>)
 8003278:	4613      	mov	r3, r2
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	4413      	add	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	440b      	add	r3, r1
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d10a      	bne.n	800329e <xTaskPriorityDisinherit+0xae>
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800328c:	2201      	movs	r2, #1
 800328e:	fa02 f303 	lsl.w	r3, r2, r3
 8003292:	43da      	mvns	r2, r3
 8003294:	4b18      	ldr	r3, [pc, #96]	; (80032f8 <xTaskPriorityDisinherit+0x108>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4013      	ands	r3, r2
 800329a:	4a17      	ldr	r2, [pc, #92]	; (80032f8 <xTaskPriorityDisinherit+0x108>)
 800329c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032aa:	f1c3 0207 	rsb	r2, r3, #7
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b6:	2201      	movs	r2, #1
 80032b8:	409a      	lsls	r2, r3
 80032ba:	4b0f      	ldr	r3, [pc, #60]	; (80032f8 <xTaskPriorityDisinherit+0x108>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4313      	orrs	r3, r2
 80032c0:	4a0d      	ldr	r2, [pc, #52]	; (80032f8 <xTaskPriorityDisinherit+0x108>)
 80032c2:	6013      	str	r3, [r2, #0]
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032c8:	4613      	mov	r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	4413      	add	r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	4a08      	ldr	r2, [pc, #32]	; (80032f4 <xTaskPriorityDisinherit+0x104>)
 80032d2:	441a      	add	r2, r3
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	3304      	adds	r3, #4
 80032d8:	4619      	mov	r1, r3
 80032da:	4610      	mov	r0, r2
 80032dc:	f7fe fc98 	bl	8001c10 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80032e0:	2301      	movs	r3, #1
 80032e2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80032e4:	697b      	ldr	r3, [r7, #20]
	}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3718      	adds	r7, #24
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	20000314 	.word	0x20000314
 80032f4:	20000318 	.word	0x20000318
 80032f8:	2000041c 	.word	0x2000041c

080032fc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b088      	sub	sp, #32
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800330a:	2301      	movs	r3, #1
 800330c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2b00      	cmp	r3, #0
 8003312:	f000 8088 	beq.w	8003426 <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800331a:	2b00      	cmp	r3, #0
 800331c:	d10a      	bne.n	8003334 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800331e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003322:	f383 8811 	msr	BASEPRI, r3
 8003326:	f3bf 8f6f 	isb	sy
 800332a:	f3bf 8f4f 	dsb	sy
 800332e:	60fb      	str	r3, [r7, #12]
}
 8003330:	bf00      	nop
 8003332:	e7fe      	b.n	8003332 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	429a      	cmp	r2, r3
 800333c:	d902      	bls.n	8003344 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	61fb      	str	r3, [r7, #28]
 8003342:	e002      	b.n	800334a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003348:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800334e:	69fa      	ldr	r2, [r7, #28]
 8003350:	429a      	cmp	r2, r3
 8003352:	d068      	beq.n	8003426 <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003358:	697a      	ldr	r2, [r7, #20]
 800335a:	429a      	cmp	r2, r3
 800335c:	d163      	bne.n	8003426 <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800335e:	4b34      	ldr	r3, [pc, #208]	; (8003430 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	69ba      	ldr	r2, [r7, #24]
 8003364:	429a      	cmp	r2, r3
 8003366:	d10a      	bne.n	800337e <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 8003368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800336c:	f383 8811 	msr	BASEPRI, r3
 8003370:	f3bf 8f6f 	isb	sy
 8003374:	f3bf 8f4f 	dsb	sy
 8003378:	60bb      	str	r3, [r7, #8]
}
 800337a:	bf00      	nop
 800337c:	e7fe      	b.n	800337c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003382:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	69fa      	ldr	r2, [r7, #28]
 8003388:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	699b      	ldr	r3, [r3, #24]
 800338e:	2b00      	cmp	r3, #0
 8003390:	db04      	blt.n	800339c <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	f1c3 0207 	rsb	r2, r3, #7
 8003398:	69bb      	ldr	r3, [r7, #24]
 800339a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	6959      	ldr	r1, [r3, #20]
 80033a0:	693a      	ldr	r2, [r7, #16]
 80033a2:	4613      	mov	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	4a22      	ldr	r2, [pc, #136]	; (8003434 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80033ac:	4413      	add	r3, r2
 80033ae:	4299      	cmp	r1, r3
 80033b0:	d101      	bne.n	80033b6 <vTaskPriorityDisinheritAfterTimeout+0xba>
 80033b2:	2301      	movs	r3, #1
 80033b4:	e000      	b.n	80033b8 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 80033b6:	2300      	movs	r3, #0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d034      	beq.n	8003426 <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	3304      	adds	r3, #4
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7fe fc80 	bl	8001cc6 <uxListRemove>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d115      	bne.n	80033f8 <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033d0:	4918      	ldr	r1, [pc, #96]	; (8003434 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80033d2:	4613      	mov	r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	4413      	add	r3, r2
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	440b      	add	r3, r1
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d10a      	bne.n	80033f8 <vTaskPriorityDisinheritAfterTimeout+0xfc>
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e6:	2201      	movs	r2, #1
 80033e8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ec:	43da      	mvns	r2, r3
 80033ee:	4b12      	ldr	r3, [pc, #72]	; (8003438 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4013      	ands	r3, r2
 80033f4:	4a10      	ldr	r2, [pc, #64]	; (8003438 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80033f6:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033fc:	2201      	movs	r2, #1
 80033fe:	409a      	lsls	r2, r3
 8003400:	4b0d      	ldr	r3, [pc, #52]	; (8003438 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4313      	orrs	r3, r2
 8003406:	4a0c      	ldr	r2, [pc, #48]	; (8003438 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8003408:	6013      	str	r3, [r2, #0]
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800340e:	4613      	mov	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	4413      	add	r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	4a07      	ldr	r2, [pc, #28]	; (8003434 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8003418:	441a      	add	r2, r3
 800341a:	69bb      	ldr	r3, [r7, #24]
 800341c:	3304      	adds	r3, #4
 800341e:	4619      	mov	r1, r3
 8003420:	4610      	mov	r0, r2
 8003422:	f7fe fbf5 	bl	8001c10 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003426:	bf00      	nop
 8003428:	3720      	adds	r7, #32
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	20000314 	.word	0x20000314
 8003434:	20000318 	.word	0x20000318
 8003438:	2000041c 	.word	0x2000041c

0800343c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800343c:	b480      	push	{r7}
 800343e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8003440:	4b07      	ldr	r3, [pc, #28]	; (8003460 <pvTaskIncrementMutexHeldCount+0x24>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d004      	beq.n	8003452 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8003448:	4b05      	ldr	r3, [pc, #20]	; (8003460 <pvTaskIncrementMutexHeldCount+0x24>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800344e:	3201      	adds	r2, #1
 8003450:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8003452:	4b03      	ldr	r3, [pc, #12]	; (8003460 <pvTaskIncrementMutexHeldCount+0x24>)
 8003454:	681b      	ldr	r3, [r3, #0]
	}
 8003456:	4618      	mov	r0, r3
 8003458:	46bd      	mov	sp, r7
 800345a:	bc80      	pop	{r7}
 800345c:	4770      	bx	lr
 800345e:	bf00      	nop
 8003460:	20000314 	.word	0x20000314

08003464 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800346e:	4b29      	ldr	r3, [pc, #164]	; (8003514 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003474:	4b28      	ldr	r3, [pc, #160]	; (8003518 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	3304      	adds	r3, #4
 800347a:	4618      	mov	r0, r3
 800347c:	f7fe fc23 	bl	8001cc6 <uxListRemove>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d10b      	bne.n	800349e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003486:	4b24      	ldr	r3, [pc, #144]	; (8003518 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800348c:	2201      	movs	r2, #1
 800348e:	fa02 f303 	lsl.w	r3, r2, r3
 8003492:	43da      	mvns	r2, r3
 8003494:	4b21      	ldr	r3, [pc, #132]	; (800351c <prvAddCurrentTaskToDelayedList+0xb8>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4013      	ands	r3, r2
 800349a:	4a20      	ldr	r2, [pc, #128]	; (800351c <prvAddCurrentTaskToDelayedList+0xb8>)
 800349c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034a4:	d10a      	bne.n	80034bc <prvAddCurrentTaskToDelayedList+0x58>
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d007      	beq.n	80034bc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80034ac:	4b1a      	ldr	r3, [pc, #104]	; (8003518 <prvAddCurrentTaskToDelayedList+0xb4>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	3304      	adds	r3, #4
 80034b2:	4619      	mov	r1, r3
 80034b4:	481a      	ldr	r0, [pc, #104]	; (8003520 <prvAddCurrentTaskToDelayedList+0xbc>)
 80034b6:	f7fe fbab 	bl	8001c10 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80034ba:	e026      	b.n	800350a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80034bc:	68fa      	ldr	r2, [r7, #12]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4413      	add	r3, r2
 80034c2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80034c4:	4b14      	ldr	r3, [pc, #80]	; (8003518 <prvAddCurrentTaskToDelayedList+0xb4>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68ba      	ldr	r2, [r7, #8]
 80034ca:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80034cc:	68ba      	ldr	r2, [r7, #8]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d209      	bcs.n	80034e8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80034d4:	4b13      	ldr	r3, [pc, #76]	; (8003524 <prvAddCurrentTaskToDelayedList+0xc0>)
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	4b0f      	ldr	r3, [pc, #60]	; (8003518 <prvAddCurrentTaskToDelayedList+0xb4>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	3304      	adds	r3, #4
 80034de:	4619      	mov	r1, r3
 80034e0:	4610      	mov	r0, r2
 80034e2:	f7fe fbb8 	bl	8001c56 <vListInsert>
}
 80034e6:	e010      	b.n	800350a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80034e8:	4b0f      	ldr	r3, [pc, #60]	; (8003528 <prvAddCurrentTaskToDelayedList+0xc4>)
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	4b0a      	ldr	r3, [pc, #40]	; (8003518 <prvAddCurrentTaskToDelayedList+0xb4>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	3304      	adds	r3, #4
 80034f2:	4619      	mov	r1, r3
 80034f4:	4610      	mov	r0, r2
 80034f6:	f7fe fbae 	bl	8001c56 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80034fa:	4b0c      	ldr	r3, [pc, #48]	; (800352c <prvAddCurrentTaskToDelayedList+0xc8>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68ba      	ldr	r2, [r7, #8]
 8003500:	429a      	cmp	r2, r3
 8003502:	d202      	bcs.n	800350a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003504:	4a09      	ldr	r2, [pc, #36]	; (800352c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	6013      	str	r3, [r2, #0]
}
 800350a:	bf00      	nop
 800350c:	3710      	adds	r7, #16
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	20000418 	.word	0x20000418
 8003518:	20000314 	.word	0x20000314
 800351c:	2000041c 	.word	0x2000041c
 8003520:	20000400 	.word	0x20000400
 8003524:	200003d0 	.word	0x200003d0
 8003528:	200003cc 	.word	0x200003cc
 800352c:	20000434 	.word	0x20000434

08003530 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003530:	b480      	push	{r7}
 8003532:	b085      	sub	sp, #20
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	3b04      	subs	r3, #4
 8003540:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003548:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	3b04      	subs	r3, #4
 800354e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	f023 0201 	bic.w	r2, r3, #1
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	3b04      	subs	r3, #4
 800355e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003560:	4a08      	ldr	r2, [pc, #32]	; (8003584 <pxPortInitialiseStack+0x54>)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	3b14      	subs	r3, #20
 800356a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	3b20      	subs	r3, #32
 8003576:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003578:	68fb      	ldr	r3, [r7, #12]
}
 800357a:	4618      	mov	r0, r3
 800357c:	3714      	adds	r7, #20
 800357e:	46bd      	mov	sp, r7
 8003580:	bc80      	pop	{r7}
 8003582:	4770      	bx	lr
 8003584:	08003589 	.word	0x08003589

08003588 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003588:	b480      	push	{r7}
 800358a:	b085      	sub	sp, #20
 800358c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800358e:	2300      	movs	r3, #0
 8003590:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003592:	4b12      	ldr	r3, [pc, #72]	; (80035dc <prvTaskExitError+0x54>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800359a:	d00a      	beq.n	80035b2 <prvTaskExitError+0x2a>
	__asm volatile
 800359c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035a0:	f383 8811 	msr	BASEPRI, r3
 80035a4:	f3bf 8f6f 	isb	sy
 80035a8:	f3bf 8f4f 	dsb	sy
 80035ac:	60fb      	str	r3, [r7, #12]
}
 80035ae:	bf00      	nop
 80035b0:	e7fe      	b.n	80035b0 <prvTaskExitError+0x28>
	__asm volatile
 80035b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035b6:	f383 8811 	msr	BASEPRI, r3
 80035ba:	f3bf 8f6f 	isb	sy
 80035be:	f3bf 8f4f 	dsb	sy
 80035c2:	60bb      	str	r3, [r7, #8]
}
 80035c4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80035c6:	bf00      	nop
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d0fc      	beq.n	80035c8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80035ce:	bf00      	nop
 80035d0:	bf00      	nop
 80035d2:	3714      	adds	r7, #20
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bc80      	pop	{r7}
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	2000000c 	.word	0x2000000c

080035e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80035e0:	4b07      	ldr	r3, [pc, #28]	; (8003600 <pxCurrentTCBConst2>)
 80035e2:	6819      	ldr	r1, [r3, #0]
 80035e4:	6808      	ldr	r0, [r1, #0]
 80035e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80035ea:	f380 8809 	msr	PSP, r0
 80035ee:	f3bf 8f6f 	isb	sy
 80035f2:	f04f 0000 	mov.w	r0, #0
 80035f6:	f380 8811 	msr	BASEPRI, r0
 80035fa:	f04e 0e0d 	orr.w	lr, lr, #13
 80035fe:	4770      	bx	lr

08003600 <pxCurrentTCBConst2>:
 8003600:	20000314 	.word	0x20000314
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003604:	bf00      	nop
 8003606:	bf00      	nop

08003608 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003608:	4806      	ldr	r0, [pc, #24]	; (8003624 <prvPortStartFirstTask+0x1c>)
 800360a:	6800      	ldr	r0, [r0, #0]
 800360c:	6800      	ldr	r0, [r0, #0]
 800360e:	f380 8808 	msr	MSP, r0
 8003612:	b662      	cpsie	i
 8003614:	b661      	cpsie	f
 8003616:	f3bf 8f4f 	dsb	sy
 800361a:	f3bf 8f6f 	isb	sy
 800361e:	df00      	svc	0
 8003620:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003622:	bf00      	nop
 8003624:	e000ed08 	.word	0xe000ed08

08003628 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800362e:	4b32      	ldr	r3, [pc, #200]	; (80036f8 <xPortStartScheduler+0xd0>)
 8003630:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	b2db      	uxtb	r3, r3
 8003638:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	22ff      	movs	r2, #255	; 0xff
 800363e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	b2db      	uxtb	r3, r3
 8003646:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003648:	78fb      	ldrb	r3, [r7, #3]
 800364a:	b2db      	uxtb	r3, r3
 800364c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003650:	b2da      	uxtb	r2, r3
 8003652:	4b2a      	ldr	r3, [pc, #168]	; (80036fc <xPortStartScheduler+0xd4>)
 8003654:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003656:	4b2a      	ldr	r3, [pc, #168]	; (8003700 <xPortStartScheduler+0xd8>)
 8003658:	2207      	movs	r2, #7
 800365a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800365c:	e009      	b.n	8003672 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800365e:	4b28      	ldr	r3, [pc, #160]	; (8003700 <xPortStartScheduler+0xd8>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	3b01      	subs	r3, #1
 8003664:	4a26      	ldr	r2, [pc, #152]	; (8003700 <xPortStartScheduler+0xd8>)
 8003666:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003668:	78fb      	ldrb	r3, [r7, #3]
 800366a:	b2db      	uxtb	r3, r3
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	b2db      	uxtb	r3, r3
 8003670:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003672:	78fb      	ldrb	r3, [r7, #3]
 8003674:	b2db      	uxtb	r3, r3
 8003676:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800367a:	2b80      	cmp	r3, #128	; 0x80
 800367c:	d0ef      	beq.n	800365e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800367e:	4b20      	ldr	r3, [pc, #128]	; (8003700 <xPortStartScheduler+0xd8>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f1c3 0307 	rsb	r3, r3, #7
 8003686:	2b04      	cmp	r3, #4
 8003688:	d00a      	beq.n	80036a0 <xPortStartScheduler+0x78>
	__asm volatile
 800368a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800368e:	f383 8811 	msr	BASEPRI, r3
 8003692:	f3bf 8f6f 	isb	sy
 8003696:	f3bf 8f4f 	dsb	sy
 800369a:	60bb      	str	r3, [r7, #8]
}
 800369c:	bf00      	nop
 800369e:	e7fe      	b.n	800369e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80036a0:	4b17      	ldr	r3, [pc, #92]	; (8003700 <xPortStartScheduler+0xd8>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	021b      	lsls	r3, r3, #8
 80036a6:	4a16      	ldr	r2, [pc, #88]	; (8003700 <xPortStartScheduler+0xd8>)
 80036a8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80036aa:	4b15      	ldr	r3, [pc, #84]	; (8003700 <xPortStartScheduler+0xd8>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80036b2:	4a13      	ldr	r2, [pc, #76]	; (8003700 <xPortStartScheduler+0xd8>)
 80036b4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	b2da      	uxtb	r2, r3
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80036be:	4b11      	ldr	r3, [pc, #68]	; (8003704 <xPortStartScheduler+0xdc>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a10      	ldr	r2, [pc, #64]	; (8003704 <xPortStartScheduler+0xdc>)
 80036c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80036ca:	4b0e      	ldr	r3, [pc, #56]	; (8003704 <xPortStartScheduler+0xdc>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a0d      	ldr	r2, [pc, #52]	; (8003704 <xPortStartScheduler+0xdc>)
 80036d0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80036d4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80036d6:	f000 f8b9 	bl	800384c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80036da:	4b0b      	ldr	r3, [pc, #44]	; (8003708 <xPortStartScheduler+0xe0>)
 80036dc:	2200      	movs	r2, #0
 80036de:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80036e0:	f7ff ff92 	bl	8003608 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80036e4:	f7ff faa2 	bl	8002c2c <vTaskSwitchContext>
	prvTaskExitError();
 80036e8:	f7ff ff4e 	bl	8003588 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3710      	adds	r7, #16
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	e000e400 	.word	0xe000e400
 80036fc:	20000440 	.word	0x20000440
 8003700:	20000444 	.word	0x20000444
 8003704:	e000ed20 	.word	0xe000ed20
 8003708:	2000000c 	.word	0x2000000c

0800370c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
	__asm volatile
 8003712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003716:	f383 8811 	msr	BASEPRI, r3
 800371a:	f3bf 8f6f 	isb	sy
 800371e:	f3bf 8f4f 	dsb	sy
 8003722:	607b      	str	r3, [r7, #4]
}
 8003724:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003726:	4b0f      	ldr	r3, [pc, #60]	; (8003764 <vPortEnterCritical+0x58>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	3301      	adds	r3, #1
 800372c:	4a0d      	ldr	r2, [pc, #52]	; (8003764 <vPortEnterCritical+0x58>)
 800372e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003730:	4b0c      	ldr	r3, [pc, #48]	; (8003764 <vPortEnterCritical+0x58>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2b01      	cmp	r3, #1
 8003736:	d10f      	bne.n	8003758 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003738:	4b0b      	ldr	r3, [pc, #44]	; (8003768 <vPortEnterCritical+0x5c>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00a      	beq.n	8003758 <vPortEnterCritical+0x4c>
	__asm volatile
 8003742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003746:	f383 8811 	msr	BASEPRI, r3
 800374a:	f3bf 8f6f 	isb	sy
 800374e:	f3bf 8f4f 	dsb	sy
 8003752:	603b      	str	r3, [r7, #0]
}
 8003754:	bf00      	nop
 8003756:	e7fe      	b.n	8003756 <vPortEnterCritical+0x4a>
	}
}
 8003758:	bf00      	nop
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	bc80      	pop	{r7}
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	2000000c 	.word	0x2000000c
 8003768:	e000ed04 	.word	0xe000ed04

0800376c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003772:	4b11      	ldr	r3, [pc, #68]	; (80037b8 <vPortExitCritical+0x4c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10a      	bne.n	8003790 <vPortExitCritical+0x24>
	__asm volatile
 800377a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800377e:	f383 8811 	msr	BASEPRI, r3
 8003782:	f3bf 8f6f 	isb	sy
 8003786:	f3bf 8f4f 	dsb	sy
 800378a:	607b      	str	r3, [r7, #4]
}
 800378c:	bf00      	nop
 800378e:	e7fe      	b.n	800378e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003790:	4b09      	ldr	r3, [pc, #36]	; (80037b8 <vPortExitCritical+0x4c>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	3b01      	subs	r3, #1
 8003796:	4a08      	ldr	r2, [pc, #32]	; (80037b8 <vPortExitCritical+0x4c>)
 8003798:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800379a:	4b07      	ldr	r3, [pc, #28]	; (80037b8 <vPortExitCritical+0x4c>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d105      	bne.n	80037ae <vPortExitCritical+0x42>
 80037a2:	2300      	movs	r3, #0
 80037a4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80037ac:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80037ae:	bf00      	nop
 80037b0:	370c      	adds	r7, #12
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bc80      	pop	{r7}
 80037b6:	4770      	bx	lr
 80037b8:	2000000c 	.word	0x2000000c
 80037bc:	00000000 	.word	0x00000000

080037c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80037c0:	f3ef 8009 	mrs	r0, PSP
 80037c4:	f3bf 8f6f 	isb	sy
 80037c8:	4b0d      	ldr	r3, [pc, #52]	; (8003800 <pxCurrentTCBConst>)
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80037d0:	6010      	str	r0, [r2, #0]
 80037d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80037d6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80037da:	f380 8811 	msr	BASEPRI, r0
 80037de:	f7ff fa25 	bl	8002c2c <vTaskSwitchContext>
 80037e2:	f04f 0000 	mov.w	r0, #0
 80037e6:	f380 8811 	msr	BASEPRI, r0
 80037ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80037ee:	6819      	ldr	r1, [r3, #0]
 80037f0:	6808      	ldr	r0, [r1, #0]
 80037f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80037f6:	f380 8809 	msr	PSP, r0
 80037fa:	f3bf 8f6f 	isb	sy
 80037fe:	4770      	bx	lr

08003800 <pxCurrentTCBConst>:
 8003800:	20000314 	.word	0x20000314
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003804:	bf00      	nop
 8003806:	bf00      	nop

08003808 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
	__asm volatile
 800380e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003812:	f383 8811 	msr	BASEPRI, r3
 8003816:	f3bf 8f6f 	isb	sy
 800381a:	f3bf 8f4f 	dsb	sy
 800381e:	607b      	str	r3, [r7, #4]
}
 8003820:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003822:	f7ff f945 	bl	8002ab0 <xTaskIncrementTick>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d003      	beq.n	8003834 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800382c:	4b06      	ldr	r3, [pc, #24]	; (8003848 <SysTick_Handler+0x40>)
 800382e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003832:	601a      	str	r2, [r3, #0]
 8003834:	2300      	movs	r3, #0
 8003836:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	f383 8811 	msr	BASEPRI, r3
}
 800383e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003840:	bf00      	nop
 8003842:	3708      	adds	r7, #8
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	e000ed04 	.word	0xe000ed04

0800384c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003850:	4b0a      	ldr	r3, [pc, #40]	; (800387c <vPortSetupTimerInterrupt+0x30>)
 8003852:	2200      	movs	r2, #0
 8003854:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003856:	4b0a      	ldr	r3, [pc, #40]	; (8003880 <vPortSetupTimerInterrupt+0x34>)
 8003858:	2200      	movs	r2, #0
 800385a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800385c:	4b09      	ldr	r3, [pc, #36]	; (8003884 <vPortSetupTimerInterrupt+0x38>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a09      	ldr	r2, [pc, #36]	; (8003888 <vPortSetupTimerInterrupt+0x3c>)
 8003862:	fba2 2303 	umull	r2, r3, r2, r3
 8003866:	099b      	lsrs	r3, r3, #6
 8003868:	4a08      	ldr	r2, [pc, #32]	; (800388c <vPortSetupTimerInterrupt+0x40>)
 800386a:	3b01      	subs	r3, #1
 800386c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800386e:	4b03      	ldr	r3, [pc, #12]	; (800387c <vPortSetupTimerInterrupt+0x30>)
 8003870:	2207      	movs	r2, #7
 8003872:	601a      	str	r2, [r3, #0]
}
 8003874:	bf00      	nop
 8003876:	46bd      	mov	sp, r7
 8003878:	bc80      	pop	{r7}
 800387a:	4770      	bx	lr
 800387c:	e000e010 	.word	0xe000e010
 8003880:	e000e018 	.word	0xe000e018
 8003884:	20000000 	.word	0x20000000
 8003888:	10624dd3 	.word	0x10624dd3
 800388c:	e000e014 	.word	0xe000e014

08003890 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b08a      	sub	sp, #40	; 0x28
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003898:	2300      	movs	r3, #0
 800389a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800389c:	f7ff f85e 	bl	800295c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80038a0:	4b58      	ldr	r3, [pc, #352]	; (8003a04 <pvPortMalloc+0x174>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d101      	bne.n	80038ac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80038a8:	f000 f910 	bl	8003acc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80038ac:	4b56      	ldr	r3, [pc, #344]	; (8003a08 <pvPortMalloc+0x178>)
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4013      	ands	r3, r2
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	f040 808e 	bne.w	80039d6 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d01d      	beq.n	80038fc <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80038c0:	2208      	movs	r2, #8
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4413      	add	r3, r2
 80038c6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	f003 0307 	and.w	r3, r3, #7
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d014      	beq.n	80038fc <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f023 0307 	bic.w	r3, r3, #7
 80038d8:	3308      	adds	r3, #8
 80038da:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f003 0307 	and.w	r3, r3, #7
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d00a      	beq.n	80038fc <pvPortMalloc+0x6c>
	__asm volatile
 80038e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ea:	f383 8811 	msr	BASEPRI, r3
 80038ee:	f3bf 8f6f 	isb	sy
 80038f2:	f3bf 8f4f 	dsb	sy
 80038f6:	617b      	str	r3, [r7, #20]
}
 80038f8:	bf00      	nop
 80038fa:	e7fe      	b.n	80038fa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d069      	beq.n	80039d6 <pvPortMalloc+0x146>
 8003902:	4b42      	ldr	r3, [pc, #264]	; (8003a0c <pvPortMalloc+0x17c>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	687a      	ldr	r2, [r7, #4]
 8003908:	429a      	cmp	r2, r3
 800390a:	d864      	bhi.n	80039d6 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800390c:	4b40      	ldr	r3, [pc, #256]	; (8003a10 <pvPortMalloc+0x180>)
 800390e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003910:	4b3f      	ldr	r3, [pc, #252]	; (8003a10 <pvPortMalloc+0x180>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003916:	e004      	b.n	8003922 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800391c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	687a      	ldr	r2, [r7, #4]
 8003928:	429a      	cmp	r2, r3
 800392a:	d903      	bls.n	8003934 <pvPortMalloc+0xa4>
 800392c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d1f1      	bne.n	8003918 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003934:	4b33      	ldr	r3, [pc, #204]	; (8003a04 <pvPortMalloc+0x174>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800393a:	429a      	cmp	r2, r3
 800393c:	d04b      	beq.n	80039d6 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800393e:	6a3b      	ldr	r3, [r7, #32]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2208      	movs	r2, #8
 8003944:	4413      	add	r3, r2
 8003946:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	6a3b      	ldr	r3, [r7, #32]
 800394e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003952:	685a      	ldr	r2, [r3, #4]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	1ad2      	subs	r2, r2, r3
 8003958:	2308      	movs	r3, #8
 800395a:	005b      	lsls	r3, r3, #1
 800395c:	429a      	cmp	r2, r3
 800395e:	d91f      	bls.n	80039a0 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003960:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4413      	add	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	f003 0307 	and.w	r3, r3, #7
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00a      	beq.n	8003988 <pvPortMalloc+0xf8>
	__asm volatile
 8003972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003976:	f383 8811 	msr	BASEPRI, r3
 800397a:	f3bf 8f6f 	isb	sy
 800397e:	f3bf 8f4f 	dsb	sy
 8003982:	613b      	str	r3, [r7, #16]
}
 8003984:	bf00      	nop
 8003986:	e7fe      	b.n	8003986 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800398a:	685a      	ldr	r2, [r3, #4]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	1ad2      	subs	r2, r2, r3
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800399a:	69b8      	ldr	r0, [r7, #24]
 800399c:	f000 f8f8 	bl	8003b90 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80039a0:	4b1a      	ldr	r3, [pc, #104]	; (8003a0c <pvPortMalloc+0x17c>)
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	4a18      	ldr	r2, [pc, #96]	; (8003a0c <pvPortMalloc+0x17c>)
 80039ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80039ae:	4b17      	ldr	r3, [pc, #92]	; (8003a0c <pvPortMalloc+0x17c>)
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	4b18      	ldr	r3, [pc, #96]	; (8003a14 <pvPortMalloc+0x184>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d203      	bcs.n	80039c2 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80039ba:	4b14      	ldr	r3, [pc, #80]	; (8003a0c <pvPortMalloc+0x17c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a15      	ldr	r2, [pc, #84]	; (8003a14 <pvPortMalloc+0x184>)
 80039c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80039c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	4b10      	ldr	r3, [pc, #64]	; (8003a08 <pvPortMalloc+0x178>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	431a      	orrs	r2, r3
 80039cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80039d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d2:	2200      	movs	r2, #0
 80039d4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80039d6:	f7fe ffcf 	bl	8002978 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	f003 0307 	and.w	r3, r3, #7
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d00a      	beq.n	80039fa <pvPortMalloc+0x16a>
	__asm volatile
 80039e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039e8:	f383 8811 	msr	BASEPRI, r3
 80039ec:	f3bf 8f6f 	isb	sy
 80039f0:	f3bf 8f4f 	dsb	sy
 80039f4:	60fb      	str	r3, [r7, #12]
}
 80039f6:	bf00      	nop
 80039f8:	e7fe      	b.n	80039f8 <pvPortMalloc+0x168>
	return pvReturn;
 80039fa:	69fb      	ldr	r3, [r7, #28]
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3728      	adds	r7, #40	; 0x28
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	20001050 	.word	0x20001050
 8003a08:	2000105c 	.word	0x2000105c
 8003a0c:	20001054 	.word	0x20001054
 8003a10:	20001048 	.word	0x20001048
 8003a14:	20001058 	.word	0x20001058

08003a18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b086      	sub	sp, #24
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d048      	beq.n	8003abc <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003a2a:	2308      	movs	r3, #8
 8003a2c:	425b      	negs	r3, r3
 8003a2e:	697a      	ldr	r2, [r7, #20]
 8003a30:	4413      	add	r3, r2
 8003a32:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	685a      	ldr	r2, [r3, #4]
 8003a3c:	4b21      	ldr	r3, [pc, #132]	; (8003ac4 <vPortFree+0xac>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4013      	ands	r3, r2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d10a      	bne.n	8003a5c <vPortFree+0x44>
	__asm volatile
 8003a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a4a:	f383 8811 	msr	BASEPRI, r3
 8003a4e:	f3bf 8f6f 	isb	sy
 8003a52:	f3bf 8f4f 	dsb	sy
 8003a56:	60fb      	str	r3, [r7, #12]
}
 8003a58:	bf00      	nop
 8003a5a:	e7fe      	b.n	8003a5a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d00a      	beq.n	8003a7a <vPortFree+0x62>
	__asm volatile
 8003a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a68:	f383 8811 	msr	BASEPRI, r3
 8003a6c:	f3bf 8f6f 	isb	sy
 8003a70:	f3bf 8f4f 	dsb	sy
 8003a74:	60bb      	str	r3, [r7, #8]
}
 8003a76:	bf00      	nop
 8003a78:	e7fe      	b.n	8003a78 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	685a      	ldr	r2, [r3, #4]
 8003a7e:	4b11      	ldr	r3, [pc, #68]	; (8003ac4 <vPortFree+0xac>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4013      	ands	r3, r2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d019      	beq.n	8003abc <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d115      	bne.n	8003abc <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	685a      	ldr	r2, [r3, #4]
 8003a94:	4b0b      	ldr	r3, [pc, #44]	; (8003ac4 <vPortFree+0xac>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	43db      	mvns	r3, r3
 8003a9a:	401a      	ands	r2, r3
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003aa0:	f7fe ff5c 	bl	800295c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	685a      	ldr	r2, [r3, #4]
 8003aa8:	4b07      	ldr	r3, [pc, #28]	; (8003ac8 <vPortFree+0xb0>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4413      	add	r3, r2
 8003aae:	4a06      	ldr	r2, [pc, #24]	; (8003ac8 <vPortFree+0xb0>)
 8003ab0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003ab2:	6938      	ldr	r0, [r7, #16]
 8003ab4:	f000 f86c 	bl	8003b90 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003ab8:	f7fe ff5e 	bl	8002978 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003abc:	bf00      	nop
 8003abe:	3718      	adds	r7, #24
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	2000105c 	.word	0x2000105c
 8003ac8:	20001054 	.word	0x20001054

08003acc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003acc:	b480      	push	{r7}
 8003ace:	b085      	sub	sp, #20
 8003ad0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003ad2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003ad6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003ad8:	4b27      	ldr	r3, [pc, #156]	; (8003b78 <prvHeapInit+0xac>)
 8003ada:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f003 0307 	and.w	r3, r3, #7
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00c      	beq.n	8003b00 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	3307      	adds	r3, #7
 8003aea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f023 0307 	bic.w	r3, r3, #7
 8003af2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003af4:	68ba      	ldr	r2, [r7, #8]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	4a1f      	ldr	r2, [pc, #124]	; (8003b78 <prvHeapInit+0xac>)
 8003afc:	4413      	add	r3, r2
 8003afe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003b04:	4a1d      	ldr	r2, [pc, #116]	; (8003b7c <prvHeapInit+0xb0>)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003b0a:	4b1c      	ldr	r3, [pc, #112]	; (8003b7c <prvHeapInit+0xb0>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	68ba      	ldr	r2, [r7, #8]
 8003b14:	4413      	add	r3, r2
 8003b16:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003b18:	2208      	movs	r2, #8
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	1a9b      	subs	r3, r3, r2
 8003b1e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f023 0307 	bic.w	r3, r3, #7
 8003b26:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	4a15      	ldr	r2, [pc, #84]	; (8003b80 <prvHeapInit+0xb4>)
 8003b2c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003b2e:	4b14      	ldr	r3, [pc, #80]	; (8003b80 <prvHeapInit+0xb4>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2200      	movs	r2, #0
 8003b34:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003b36:	4b12      	ldr	r3, [pc, #72]	; (8003b80 <prvHeapInit+0xb4>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	68fa      	ldr	r2, [r7, #12]
 8003b46:	1ad2      	subs	r2, r2, r3
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003b4c:	4b0c      	ldr	r3, [pc, #48]	; (8003b80 <prvHeapInit+0xb4>)
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	4a0a      	ldr	r2, [pc, #40]	; (8003b84 <prvHeapInit+0xb8>)
 8003b5a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	4a09      	ldr	r2, [pc, #36]	; (8003b88 <prvHeapInit+0xbc>)
 8003b62:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003b64:	4b09      	ldr	r3, [pc, #36]	; (8003b8c <prvHeapInit+0xc0>)
 8003b66:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003b6a:	601a      	str	r2, [r3, #0]
}
 8003b6c:	bf00      	nop
 8003b6e:	3714      	adds	r7, #20
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bc80      	pop	{r7}
 8003b74:	4770      	bx	lr
 8003b76:	bf00      	nop
 8003b78:	20000448 	.word	0x20000448
 8003b7c:	20001048 	.word	0x20001048
 8003b80:	20001050 	.word	0x20001050
 8003b84:	20001058 	.word	0x20001058
 8003b88:	20001054 	.word	0x20001054
 8003b8c:	2000105c 	.word	0x2000105c

08003b90 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003b90:	b480      	push	{r7}
 8003b92:	b085      	sub	sp, #20
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003b98:	4b27      	ldr	r3, [pc, #156]	; (8003c38 <prvInsertBlockIntoFreeList+0xa8>)
 8003b9a:	60fb      	str	r3, [r7, #12]
 8003b9c:	e002      	b.n	8003ba4 <prvInsertBlockIntoFreeList+0x14>
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	60fb      	str	r3, [r7, #12]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d8f7      	bhi.n	8003b9e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	68ba      	ldr	r2, [r7, #8]
 8003bb8:	4413      	add	r3, r2
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d108      	bne.n	8003bd2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	685a      	ldr	r2, [r3, #4]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	441a      	add	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	68ba      	ldr	r2, [r7, #8]
 8003bdc:	441a      	add	r2, r3
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d118      	bne.n	8003c18 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	4b14      	ldr	r3, [pc, #80]	; (8003c3c <prvInsertBlockIntoFreeList+0xac>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d00d      	beq.n	8003c0e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685a      	ldr	r2, [r3, #4]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	441a      	add	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	601a      	str	r2, [r3, #0]
 8003c0c:	e008      	b.n	8003c20 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003c0e:	4b0b      	ldr	r3, [pc, #44]	; (8003c3c <prvInsertBlockIntoFreeList+0xac>)
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	601a      	str	r2, [r3, #0]
 8003c16:	e003      	b.n	8003c20 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d002      	beq.n	8003c2e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003c2e:	bf00      	nop
 8003c30:	3714      	adds	r7, #20
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bc80      	pop	{r7}
 8003c36:	4770      	bx	lr
 8003c38:	20001048 	.word	0x20001048
 8003c3c:	20001050 	.word	0x20001050

08003c40 <__libc_init_array>:
 8003c40:	b570      	push	{r4, r5, r6, lr}
 8003c42:	2600      	movs	r6, #0
 8003c44:	4d0c      	ldr	r5, [pc, #48]	; (8003c78 <__libc_init_array+0x38>)
 8003c46:	4c0d      	ldr	r4, [pc, #52]	; (8003c7c <__libc_init_array+0x3c>)
 8003c48:	1b64      	subs	r4, r4, r5
 8003c4a:	10a4      	asrs	r4, r4, #2
 8003c4c:	42a6      	cmp	r6, r4
 8003c4e:	d109      	bne.n	8003c64 <__libc_init_array+0x24>
 8003c50:	f000 f830 	bl	8003cb4 <_init>
 8003c54:	2600      	movs	r6, #0
 8003c56:	4d0a      	ldr	r5, [pc, #40]	; (8003c80 <__libc_init_array+0x40>)
 8003c58:	4c0a      	ldr	r4, [pc, #40]	; (8003c84 <__libc_init_array+0x44>)
 8003c5a:	1b64      	subs	r4, r4, r5
 8003c5c:	10a4      	asrs	r4, r4, #2
 8003c5e:	42a6      	cmp	r6, r4
 8003c60:	d105      	bne.n	8003c6e <__libc_init_array+0x2e>
 8003c62:	bd70      	pop	{r4, r5, r6, pc}
 8003c64:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c68:	4798      	blx	r3
 8003c6a:	3601      	adds	r6, #1
 8003c6c:	e7ee      	b.n	8003c4c <__libc_init_array+0xc>
 8003c6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c72:	4798      	blx	r3
 8003c74:	3601      	adds	r6, #1
 8003c76:	e7f2      	b.n	8003c5e <__libc_init_array+0x1e>
 8003c78:	08003d14 	.word	0x08003d14
 8003c7c:	08003d14 	.word	0x08003d14
 8003c80:	08003d14 	.word	0x08003d14
 8003c84:	08003d18 	.word	0x08003d18

08003c88 <memcpy>:
 8003c88:	440a      	add	r2, r1
 8003c8a:	4291      	cmp	r1, r2
 8003c8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c90:	d100      	bne.n	8003c94 <memcpy+0xc>
 8003c92:	4770      	bx	lr
 8003c94:	b510      	push	{r4, lr}
 8003c96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c9a:	4291      	cmp	r1, r2
 8003c9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ca0:	d1f9      	bne.n	8003c96 <memcpy+0xe>
 8003ca2:	bd10      	pop	{r4, pc}

08003ca4 <memset>:
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	4402      	add	r2, r0
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d100      	bne.n	8003cae <memset+0xa>
 8003cac:	4770      	bx	lr
 8003cae:	f803 1b01 	strb.w	r1, [r3], #1
 8003cb2:	e7f9      	b.n	8003ca8 <memset+0x4>

08003cb4 <_init>:
 8003cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cb6:	bf00      	nop
 8003cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cba:	bc08      	pop	{r3}
 8003cbc:	469e      	mov	lr, r3
 8003cbe:	4770      	bx	lr

08003cc0 <_fini>:
 8003cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cc2:	bf00      	nop
 8003cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cc6:	bc08      	pop	{r3}
 8003cc8:	469e      	mov	lr, r3
 8003cca:	4770      	bx	lr
