# control-flow-analyzer

[control-flow-analyzer](https://github.com/PyHDI/Pyverilog)
