#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564669535c80 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x56466959a000_0 .var "clk", 0 0;
S_0x5646695493a0 .scope module, "top_module" "cpu" 2 5, 3 3 0, S_0x564669535c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
L_0x5646695aab40 .functor OR 1, v0x564669584c00_0, v0x564669584f90_0, C4<0>, C4<0>;
v0x5646695972e0_0 .net "alu_1_EX", 31 0, v0x5646695926b0_0;  1 drivers
v0x5646695973c0_0 .net "alu_1_ID", 31 0, L_0x5646695ae240;  1 drivers
v0x564669597480_0 .net "alu_1_sel", 1 0, v0x564669581810_0;  1 drivers
v0x564669597520_0 .net "alu_2_EX", 31 0, v0x5646695928b0_0;  1 drivers
v0x5646695975e0_0 .net "alu_2_ID", 31 0, L_0x5646695adea0;  1 drivers
v0x5646695976f0_0 .net "alu_2_sel", 1 0, v0x5646695818f0_0;  1 drivers
v0x5646695977b0_0 .net "alu_MEM", 31 0, v0x5646695942d0_0;  1 drivers
v0x564669597870_0 .net "alu_op_EX", 3 0, v0x564669592b20_0;  1 drivers
v0x564669597930_0 .net "alu_op_ID", 3 0, v0x564669584b00_0;  1 drivers
v0x5646695979f0_0 .net "alu_out_EX", 31 0, v0x56466957dcf0_0;  1 drivers
v0x564669597ab0_0 .net "alu_out_MEM", 31 0, L_0x5646695b0580;  1 drivers
v0x564669597b70_0 .net "alu_out_WB", 31 0, v0x564669595560_0;  1 drivers
v0x564669597c30_0 .net "branch_offset", 31 0, L_0x5646695abf80;  1 drivers
v0x564669597d40_0 .net "branch_taken", 0 0, v0x564669584c00_0;  1 drivers
v0x564669597e70_0 .net "clk", 0 0, v0x56466959a000_0;  1 drivers
v0x564669597f10_0 .net "instruction", 31 0, L_0x5646695ab6e0;  1 drivers
v0x564669597fd0_0 .net "instruction_out", 31 0, v0x56466957d120_0;  1 drivers
v0x5646695981a0_0 .net "jump_taken", 0 0, v0x564669584f90_0;  1 drivers
v0x564669598240_0 .net "jump_target", 31 0, L_0x5646695abe50;  1 drivers
v0x564669598350_0 .net "mem_out_MEM", 31 0, L_0x5646695b1020;  1 drivers
v0x564669598410_0 .net "mem_out_WB", 31 0, v0x564669595940_0;  1 drivers
v0x5646695984d0_0 .net "mem_r_EX", 0 0, v0x564669592ed0_0;  1 drivers
v0x564669598570_0 .net "mem_r_ID", 0 0, v0x564669585030_0;  1 drivers
v0x564669598610_0 .net "mem_r_MEM", 0 0, v0x564669594630_0;  1 drivers
v0x564669598700_0 .net "mem_r_WB", 0 0, v0x564669595760_0;  1 drivers
v0x5646695987a0_0 .net "mem_w_EX", 0 0, v0x564669593010_0;  1 drivers
v0x564669598890_0 .net "mem_w_ID", 0 0, v0x5646695850f0_0;  1 drivers
v0x564669598930_0 .net "mem_w_MEM", 0 0, v0x5646695947c0_0;  1 drivers
v0x5646695989d0_0 .net "reg_dest_EX", 4 0, v0x5646695931c0_0;  1 drivers
v0x564669598a90_0 .net "reg_dest_ID", 4 0, L_0x5646695ac370;  1 drivers
v0x564669598b50_0 .net "reg_dest_MEM", 4 0, v0x564669594950_0;  1 drivers
v0x564669598c10_0 .net "reg_dest_WB", 4 0, v0x564669595b30_0;  1 drivers
v0x564669598d60_0 .net "reg_rs_EX", 4 0, v0x564669593390_0;  1 drivers
v0x564669599030_0 .net "reg_rs_ID", 4 0, L_0x5646695aec50;  1 drivers
v0x564669599180_0 .net "reg_rt_EX", 4 0, v0x5646695934f0_0;  1 drivers
v0x564669599240_0 .net "reg_rt_ID", 4 0, L_0x5646695ae7f0;  1 drivers
L_0x7f596b3b7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564669599390_0 .net "rst", 0 0, L_0x7f596b3b7018;  1 drivers
v0x564669599430_0 .net "st_MEM", 31 0, v0x564669594b50_0;  1 drivers
v0x5646695994f0_0 .net "st_data_EX", 31 0, v0x564669593800_0;  1 drivers
v0x5646695995b0_0 .net "st_data_ID", 31 0, L_0x5646695acf30;  1 drivers
v0x564669599670_0 .net "st_data_out_EX", 31 0, L_0x5646695b00f0;  1 drivers
v0x564669599730_0 .net "st_data_sel", 1 0, v0x564669581e40_0;  1 drivers
v0x5646695997f0_0 .net "stall", 0 0, L_0x5646695af3d0;  1 drivers
v0x564669599890_0 .net "tem_EX", 0 0, v0x5646695939e0_0;  1 drivers
v0x564669599930_0 .net "tem_ID", 0 0, v0x564669585560_0;  1 drivers
v0x5646695999d0_0 .net "tem_MEM", 0 0, v0x564669594d00_0;  1 drivers
v0x564669599b00_0 .net "tem_WB", 0 0, v0x564669595d30_0;  1 drivers
v0x564669599ba0_0 .net "wb_data", 31 0, L_0x5646695b1460;  1 drivers
v0x564669599c60_0 .net "wb_en_EX", 0 0, v0x564669593b90_0;  1 drivers
v0x564669599d50_0 .net "wb_en_ID", 0 0, v0x564669585600_0;  1 drivers
v0x564669599df0_0 .net "wb_en_MEM", 0 0, v0x564669594e90_0;  1 drivers
v0x564669599e90_0 .net "wb_en_WB", 0 0, v0x564669595e90_0;  1 drivers
S_0x56466954af40 .scope module, "IFID" "IF_to_ID" 3 55, 4 3 0, S_0x5646695493a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "flush"
    .port_info 3 /INPUT 1 "freeze"
    .port_info 4 /INPUT 32 "PC_in"
    .port_info 5 /INPUT 32 "instruction_in"
    .port_info 6 /OUTPUT 32 "PC_out"
    .port_info 7 /OUTPUT 32 "instruction_out"
o0x7f596b400018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5646695694b0_0 .net "PC_in", 31 0, o0x7f596b400018;  0 drivers
v0x564669560fb0_0 .var "PC_out", 31 0;
v0x56466954dc20_0 .net "clk", 0 0, v0x56466959a000_0;  alias, 1 drivers
v0x5646695670e0_0 .net "flush", 0 0, L_0x5646695aab40;  1 drivers
v0x564669521410_0 .net "freeze", 0 0, L_0x5646695af3d0;  alias, 1 drivers
v0x56466957d040_0 .net "instruction_in", 31 0, L_0x5646695ab6e0;  alias, 1 drivers
v0x56466957d120_0 .var "instruction_out", 31 0;
v0x56466957d200_0 .net "rst", 0 0, L_0x7f596b3b7018;  alias, 1 drivers
E_0x5646694b5570 .event posedge, v0x56466954dc20_0;
S_0x56466957d410 .scope module, "ex" "EX_stage" 3 132, 5 3 0, S_0x5646695493a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "alu_op"
    .port_info 3 /INPUT 32 "alu_1_data"
    .port_info 4 /INPUT 32 "alu_1_MEM"
    .port_info 5 /INPUT 32 "alu_1_WB"
    .port_info 6 /INPUT 2 "alu_1_sel"
    .port_info 7 /INPUT 32 "alu_2_data"
    .port_info 8 /INPUT 32 "alu_2_MEM"
    .port_info 9 /INPUT 32 "alu_2_WB"
    .port_info 10 /INPUT 2 "alu_2_sel"
    .port_info 11 /INPUT 32 "st_data"
    .port_info 12 /INPUT 32 "st_data_MEM"
    .port_info 13 /INPUT 32 "st_data_WB"
    .port_info 14 /INPUT 2 "st_data_sel"
    .port_info 15 /OUTPUT 32 "alu_out"
    .port_info 16 /OUTPUT 32 "st_data_out"
v0x564669580050_0 .net "alu_1", 31 0, L_0x5646695af7d0;  1 drivers
v0x564669580130_0 .net "alu_1_MEM", 31 0, v0x5646695942d0_0;  alias, 1 drivers
v0x5646695801f0_0 .net "alu_1_WB", 31 0, L_0x5646695b1460;  alias, 1 drivers
v0x564669580290_0 .net "alu_1_data", 31 0, v0x5646695926b0_0;  alias, 1 drivers
v0x564669580350_0 .net "alu_1_sel", 1 0, v0x564669581810_0;  alias, 1 drivers
v0x564669580440_0 .net "alu_2", 31 0, L_0x5646695afc60;  1 drivers
v0x564669580530_0 .net "alu_2_MEM", 31 0, v0x5646695942d0_0;  alias, 1 drivers
v0x564669580680_0 .net "alu_2_WB", 31 0, L_0x5646695b1460;  alias, 1 drivers
v0x5646695807d0_0 .net "alu_2_data", 31 0, v0x5646695928b0_0;  alias, 1 drivers
v0x564669580920_0 .net "alu_2_sel", 1 0, v0x5646695818f0_0;  alias, 1 drivers
v0x5646695809c0_0 .net "alu_op", 3 0, v0x564669592b20_0;  alias, 1 drivers
v0x564669580a60_0 .net "alu_out", 31 0, v0x56466957dcf0_0;  alias, 1 drivers
v0x564669580b30_0 .net "clk", 0 0, v0x56466959a000_0;  alias, 1 drivers
o0x7f596b400be8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x564669580c00_0 .net "reg_dest", 4 0, o0x7f596b400be8;  0 drivers
o0x7f596b400c18 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x564669580ca0_0 .net "reg_rs", 4 0, o0x7f596b400c18;  0 drivers
o0x7f596b400c48 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x564669580d80_0 .net "reg_rt", 4 0, o0x7f596b400c48;  0 drivers
v0x564669580e60_0 .net "rst", 0 0, L_0x7f596b3b7018;  alias, 1 drivers
v0x564669580f30_0 .net "st_data", 31 0, v0x564669593800_0;  alias, 1 drivers
v0x564669581000_0 .net "st_data_MEM", 31 0, v0x5646695942d0_0;  alias, 1 drivers
v0x5646695810a0_0 .net "st_data_WB", 31 0, L_0x5646695b1460;  alias, 1 drivers
v0x564669581160_0 .net "st_data_out", 31 0, L_0x5646695b00f0;  alias, 1 drivers
v0x564669581250_0 .net "st_data_sel", 1 0, v0x564669581e40_0;  alias, 1 drivers
E_0x5646694b56b0 .event edge, v0x56466957fed0_0;
E_0x5646694b57f0 .event edge, v0x56466957f2c0_0;
E_0x5646694b6000 .event edge, v0x56466957e7f0_0;
S_0x56466957d7b0 .scope module, "a" "alu" 5 70, 6 3 0, S_0x56466957d410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1"
    .port_info 1 /INPUT 32 "data2"
    .port_info 2 /INPUT 4 "alu_op"
    .port_info 3 /OUTPUT 32 "result"
v0x56466957da50_0 .net "alu_op", 3 0, v0x564669592b20_0;  alias, 1 drivers
v0x56466957db50_0 .net "data1", 31 0, L_0x5646695af7d0;  alias, 1 drivers
v0x56466957dc30_0 .net "data2", 31 0, L_0x5646695afc60;  alias, 1 drivers
v0x56466957dcf0_0 .var "result", 31 0;
E_0x5646694b5cb0 .event edge, v0x56466957da50_0, v0x56466957db50_0, v0x56466957dc30_0;
S_0x56466957de50 .scope module, "alu_1_src" "data_mux_3" 5 46, 7 25 0, S_0x56466957d410;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f596b3b7b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56466957e040_0 .net/2u *"_s0", 1 0, L_0x7f596b3b7b10;  1 drivers
v0x56466957e120_0 .net *"_s2", 0 0, L_0x5646695af4c0;  1 drivers
L_0x7f596b3b7b58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56466957e1e0_0 .net/2u *"_s4", 1 0, L_0x7f596b3b7b58;  1 drivers
v0x56466957e2a0_0 .net *"_s6", 0 0, L_0x5646695af5f0;  1 drivers
v0x56466957e360_0 .net *"_s8", 31 0, L_0x5646695af6e0;  1 drivers
v0x56466957e490_0 .net "in1", 31 0, v0x5646695926b0_0;  alias, 1 drivers
v0x56466957e570_0 .net "in2", 31 0, v0x5646695942d0_0;  alias, 1 drivers
v0x56466957e650_0 .net "in3", 31 0, L_0x5646695b1460;  alias, 1 drivers
v0x56466957e730_0 .net "out", 31 0, L_0x5646695af7d0;  alias, 1 drivers
v0x56466957e7f0_0 .net "sel", 1 0, v0x564669581810_0;  alias, 1 drivers
L_0x5646695af4c0 .cmp/eq 2, v0x564669581810_0, L_0x7f596b3b7b10;
L_0x5646695af5f0 .cmp/eq 2, v0x564669581810_0, L_0x7f596b3b7b58;
L_0x5646695af6e0 .functor MUXZ 32, L_0x5646695b1460, v0x5646695942d0_0, L_0x5646695af5f0, C4<>;
L_0x5646695af7d0 .functor MUXZ 32, L_0x5646695af6e0, v0x5646695926b0_0, L_0x5646695af4c0, C4<>;
S_0x56466957e950 .scope module, "alu_2_src" "data_mux_3" 5 54, 7 25 0, S_0x56466957d410;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f596b3b7ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56466957eb00_0 .net/2u *"_s0", 1 0, L_0x7f596b3b7ba0;  1 drivers
v0x56466957ebe0_0 .net *"_s2", 0 0, L_0x5646695af9a0;  1 drivers
L_0x7f596b3b7be8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56466957eca0_0 .net/2u *"_s4", 1 0, L_0x7f596b3b7be8;  1 drivers
v0x56466957ed90_0 .net *"_s6", 0 0, L_0x5646695afad0;  1 drivers
v0x56466957ee50_0 .net *"_s8", 31 0, L_0x5646695afb70;  1 drivers
v0x56466957ef80_0 .net "in1", 31 0, v0x5646695928b0_0;  alias, 1 drivers
v0x56466957f060_0 .net "in2", 31 0, v0x5646695942d0_0;  alias, 1 drivers
v0x56466957f120_0 .net "in3", 31 0, L_0x5646695b1460;  alias, 1 drivers
v0x56466957f1f0_0 .net "out", 31 0, L_0x5646695afc60;  alias, 1 drivers
v0x56466957f2c0_0 .net "sel", 1 0, v0x5646695818f0_0;  alias, 1 drivers
L_0x5646695af9a0 .cmp/eq 2, v0x5646695818f0_0, L_0x7f596b3b7ba0;
L_0x5646695afad0 .cmp/eq 2, v0x5646695818f0_0, L_0x7f596b3b7be8;
L_0x5646695afb70 .functor MUXZ 32, L_0x5646695b1460, v0x5646695942d0_0, L_0x5646695afad0, C4<>;
L_0x5646695afc60 .functor MUXZ 32, L_0x5646695afb70, v0x5646695928b0_0, L_0x5646695af9a0, C4<>;
S_0x56466957f450 .scope module, "st_d" "data_mux_3" 5 62, 7 25 0, S_0x56466957d410;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f596b3b7c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56466957f650_0 .net/2u *"_s0", 1 0, L_0x7f596b3b7c30;  1 drivers
v0x56466957f750_0 .net *"_s2", 0 0, L_0x5646695afe30;  1 drivers
L_0x7f596b3b7c78 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56466957f810_0 .net/2u *"_s4", 1 0, L_0x7f596b3b7c78;  1 drivers
v0x56466957f900_0 .net *"_s6", 0 0, L_0x5646695aff60;  1 drivers
v0x56466957f9c0_0 .net *"_s8", 31 0, L_0x5646695b0000;  1 drivers
v0x56466957faf0_0 .net "in1", 31 0, v0x564669593800_0;  alias, 1 drivers
v0x56466957fbd0_0 .net "in2", 31 0, v0x5646695942d0_0;  alias, 1 drivers
v0x56466957fce0_0 .net "in3", 31 0, L_0x5646695b1460;  alias, 1 drivers
v0x56466957fdf0_0 .net "out", 31 0, L_0x5646695b00f0;  alias, 1 drivers
v0x56466957fed0_0 .net "sel", 1 0, v0x564669581e40_0;  alias, 1 drivers
L_0x5646695afe30 .cmp/eq 2, v0x564669581e40_0, L_0x7f596b3b7c30;
L_0x5646695aff60 .cmp/eq 2, v0x564669581e40_0, L_0x7f596b3b7c78;
L_0x5646695b0000 .functor MUXZ 32, L_0x5646695b1460, v0x5646695942d0_0, L_0x5646695aff60, C4<>;
L_0x5646695b00f0 .functor MUXZ 32, L_0x5646695b0000, v0x564669593800_0, L_0x5646695afe30, C4<>;
S_0x564669581520 .scope module, "f" "forward" 3 156, 8 3 0, S_0x5646695493a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_en_MEM"
    .port_info 1 /INPUT 1 "wb_en_WB"
    .port_info 2 /INPUT 5 "reg_rs"
    .port_info 3 /INPUT 5 "reg_rt"
    .port_info 4 /INPUT 5 "reg_dest"
    .port_info 5 /INPUT 5 "reg_dest_MEM"
    .port_info 6 /INPUT 5 "reg_dest_WB"
    .port_info 7 /OUTPUT 2 "alu_1_sel"
    .port_info 8 /OUTPUT 2 "alu_2_sel"
    .port_info 9 /OUTPUT 2 "st_data_sel"
v0x564669581810_0 .var "alu_1_sel", 1 0;
v0x5646695818f0_0 .var "alu_2_sel", 1 0;
v0x5646695819b0_0 .net "reg_dest", 4 0, v0x5646695931c0_0;  alias, 1 drivers
v0x564669581a70_0 .net "reg_dest_MEM", 4 0, v0x564669594950_0;  alias, 1 drivers
v0x564669581b50_0 .net "reg_dest_WB", 4 0, v0x564669595b30_0;  alias, 1 drivers
v0x564669581c80_0 .net "reg_rs", 4 0, v0x564669593390_0;  alias, 1 drivers
v0x564669581d60_0 .net "reg_rt", 4 0, v0x5646695934f0_0;  alias, 1 drivers
v0x564669581e40_0 .var "st_data_sel", 1 0;
v0x564669581f50_0 .net "wb_en_MEM", 0 0, v0x564669594e90_0;  alias, 1 drivers
v0x564669582010_0 .net "wb_en_WB", 0 0, v0x564669595e90_0;  alias, 1 drivers
E_0x56466956bd70/0 .event edge, v0x564669581a70_0, v0x564669581c80_0, v0x564669581f50_0, v0x564669581b50_0;
E_0x56466956bd70/1 .event edge, v0x564669582010_0, v0x564669581d60_0, v0x5646695819b0_0;
E_0x56466956bd70 .event/or E_0x56466956bd70/0, E_0x56466956bd70/1;
S_0x564669582210 .scope module, "h" "load_stall" 3 123, 9 3 0, S_0x5646695493a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "mem_r_EX"
    .port_info 1 /INPUT 5 "reg_dest_EX"
    .port_info 2 /INPUT 5 "reg_rt_ID"
    .port_info 3 /INPUT 5 "reg_rs_ID"
    .port_info 4 /OUTPUT 1 "stall"
L_0x5646695af030 .functor OR 1, L_0x5646695aeef0, L_0x5646695aef90, C4<0>, C4<0>;
L_0x5646695af140 .functor AND 1, v0x564669592ed0_0, L_0x5646695af030, C4<1>, C4<1>;
v0x564669582410_0 .net *"_s0", 0 0, L_0x5646695aeef0;  1 drivers
L_0x7f596b3b7ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5646695824f0_0 .net/2s *"_s10", 1 0, L_0x7f596b3b7ac8;  1 drivers
v0x5646695825d0_0 .net *"_s12", 1 0, L_0x5646695af240;  1 drivers
v0x564669582690_0 .net *"_s2", 0 0, L_0x5646695aef90;  1 drivers
v0x564669582750_0 .net *"_s4", 0 0, L_0x5646695af030;  1 drivers
v0x564669582860_0 .net *"_s6", 0 0, L_0x5646695af140;  1 drivers
L_0x7f596b3b7a80 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564669582920_0 .net/2s *"_s8", 1 0, L_0x7f596b3b7a80;  1 drivers
v0x564669582a00_0 .net "mem_r_EX", 0 0, v0x564669592ed0_0;  alias, 1 drivers
v0x564669582ac0_0 .net "reg_dest_EX", 4 0, v0x5646695931c0_0;  alias, 1 drivers
v0x564669582c10_0 .net "reg_rs_ID", 4 0, L_0x5646695aec50;  alias, 1 drivers
v0x564669582cd0_0 .net "reg_rt_ID", 4 0, L_0x5646695ae7f0;  alias, 1 drivers
v0x564669582db0_0 .net "stall", 0 0, L_0x5646695af3d0;  alias, 1 drivers
L_0x5646695aeef0 .cmp/eq 5, v0x5646695931c0_0, L_0x5646695ae7f0;
L_0x5646695aef90 .cmp/eq 5, v0x5646695931c0_0, L_0x5646695aec50;
L_0x5646695af240 .functor MUXZ 2, L_0x7f596b3b7ac8, L_0x7f596b3b7a80, L_0x5646695af140, C4<>;
L_0x5646695af3d0 .part L_0x5646695af240, 0, 1;
S_0x564669582f00 .scope module, "id_stage" "ID_stage" 3 67, 10 24 0, S_0x5646695493a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "instruction"
    .port_info 3 /INPUT 1 "stall"
    .port_info 4 /INPUT 5 "wb_dest"
    .port_info 5 /INPUT 1 "wb_en"
    .port_info 6 /INPUT 32 "wb_data"
    .port_info 7 /OUTPUT 1 "mem_w"
    .port_info 8 /OUTPUT 1 "mem_r"
    .port_info 9 /OUTPUT 4 "alu_op"
    .port_info 10 /OUTPUT 1 "forward_wb_en"
    .port_info 11 /OUTPUT 1 "branch_taken"
    .port_info 12 /OUTPUT 1 "jump_taken"
    .port_info 13 /OUTPUT 5 "reg_rs"
    .port_info 14 /OUTPUT 5 "reg_rt"
    .port_info 15 /OUTPUT 5 "reg_dest"
    .port_info 16 /OUTPUT 32 "alu_1_data"
    .port_info 17 /OUTPUT 32 "alu_2_data"
    .port_info 18 /OUTPUT 32 "st_data"
    .port_info 19 /OUTPUT 32 "branch_offset"
    .port_info 20 /OUTPUT 32 "jump_address"
    .port_info 21 /OUTPUT 1 "terminate"
L_0x5646695abf80 .functor BUFZ 32, L_0x5646695ad710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5646695acf30 .functor BUFZ 32, L_0x5646695acaf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564669589fd0_0 .net *"_s5", 25 0, L_0x5646695abdb0;  1 drivers
L_0x7f596b3b7408 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x56466958a0b0_0 .net *"_s9", 5 0, L_0x7f596b3b7408;  1 drivers
v0x56466958a190_0 .net "alu_1_data", 31 0, L_0x5646695ae240;  alias, 1 drivers
v0x56466958a290_0 .net "alu_2_data", 31 0, L_0x5646695adea0;  alias, 1 drivers
v0x56466958a360_0 .net "alu_op", 3 0, v0x564669584b00_0;  alias, 1 drivers
v0x56466958a450_0 .net "branch_offset", 31 0, L_0x5646695abf80;  alias, 1 drivers
v0x56466958a510_0 .net "branch_taken", 0 0, v0x564669584c00_0;  alias, 1 drivers
v0x56466958a5e0_0 .net "clk", 0 0, v0x56466959a000_0;  alias, 1 drivers
v0x56466958a680_0 .net "forward_wb_en", 0 0, v0x564669585600_0;  alias, 1 drivers
v0x56466958a7e0_0 .net "instruction", 31 0, v0x56466957d120_0;  alias, 1 drivers
v0x56466958a8b0_0 .net "is_immd", 0 0, v0x564669584ea0_0;  1 drivers
v0x56466958a9e0_0 .net "jump_address", 31 0, L_0x5646695abe50;  alias, 1 drivers
v0x56466958aa80_0 .net "jump_taken", 0 0, v0x564669584f90_0;  alias, 1 drivers
v0x56466958ab50_0 .net "mem_r", 0 0, v0x564669585030_0;  alias, 1 drivers
v0x56466958ac20_0 .net "mem_w", 0 0, v0x5646695850f0_0;  alias, 1 drivers
v0x56466958acf0_0 .net "only_shamt", 0 0, v0x5646695851b0_0;  1 drivers
v0x56466958ad90_0 .net "reg_dest", 4 0, L_0x5646695ac370;  alias, 1 drivers
v0x56466958af70_0 .net "reg_rs", 4 0, L_0x5646695aec50;  alias, 1 drivers
v0x56466958b010_0 .net "reg_rt", 4 0, L_0x5646695ae7f0;  alias, 1 drivers
v0x56466958b0b0_0 .net "regd1", 31 0, L_0x5646695ac810;  1 drivers
v0x56466958b150_0 .net "regd2", 31 0, L_0x5646695acaf0;  1 drivers
v0x56466958b210_0 .net "rst", 0 0, L_0x7f596b3b7018;  alias, 1 drivers
v0x56466958b2b0_0 .net "signed_immd", 31 0, L_0x5646695ad710;  1 drivers
v0x56466958b3c0_0 .net "st_data", 31 0, L_0x5646695acf30;  alias, 1 drivers
v0x56466958b4a0_0 .net "stall", 0 0, L_0x5646695af3d0;  alias, 1 drivers
v0x56466958b540_0 .net "terminate", 0 0, v0x564669585560_0;  alias, 1 drivers
v0x56466958b5e0_0 .net "unsigned_immd", 31 0, L_0x5646695ada60;  1 drivers
v0x56466958b6d0_0 .net "wb_data", 31 0, L_0x5646695b1460;  alias, 1 drivers
v0x56466958b790_0 .net "wb_dest", 4 0, v0x564669595b30_0;  alias, 1 drivers
v0x56466958b8a0_0 .net "wb_en", 0 0, v0x564669595e90_0;  alias, 1 drivers
L_0x5646695abbe0 .part v0x56466957d120_0, 26, 6;
L_0x5646695abc80 .part v0x56466957d120_0, 0, 6;
L_0x5646695abdb0 .part v0x56466957d120_0, 0, 26;
L_0x5646695abe50 .concat [ 26 6 0 0], L_0x5646695abdb0, L_0x7f596b3b7408;
L_0x5646695ac410 .part v0x56466957d120_0, 11, 5;
L_0x5646695ac500 .part v0x56466957d120_0, 16, 5;
L_0x5646695acbf0 .part v0x56466957d120_0, 21, 5;
L_0x5646695acdf0 .part v0x56466957d120_0, 16, 5;
L_0x5646695ad890 .part v0x56466957d120_0, 0, 16;
L_0x5646695adb70 .part v0x56466957d120_0, 6, 5;
L_0x5646695ae8e0 .part v0x56466957d120_0, 16, 5;
L_0x5646695aed40 .part v0x56466957d120_0, 21, 5;
S_0x5646695832f0 .scope module, "alu1_select" "data_mux" 10 115, 7 14 0, S_0x564669582f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
v0x564669583550_0 .net *"_s0", 31 0, L_0x5646695adfd0;  1 drivers
L_0x7f596b3b7840 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564669583650_0 .net *"_s3", 30 0, L_0x7f596b3b7840;  1 drivers
L_0x7f596b3b7888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564669583730_0 .net/2u *"_s4", 31 0, L_0x7f596b3b7888;  1 drivers
v0x5646695837f0_0 .net *"_s6", 0 0, L_0x5646695ae100;  1 drivers
v0x5646695838b0_0 .net "in1", 31 0, L_0x5646695ac810;  alias, 1 drivers
v0x5646695839e0_0 .net "in2", 31 0, L_0x5646695ada60;  alias, 1 drivers
v0x564669583ac0_0 .net "out", 31 0, L_0x5646695ae240;  alias, 1 drivers
v0x564669583ba0_0 .net "sel", 0 0, v0x5646695851b0_0;  alias, 1 drivers
L_0x5646695adfd0 .concat [ 1 31 0 0], v0x5646695851b0_0, L_0x7f596b3b7840;
L_0x5646695ae100 .cmp/eq 32, L_0x5646695adfd0, L_0x7f596b3b7888;
L_0x5646695ae240 .functor MUXZ 32, L_0x5646695ada60, L_0x5646695ac810, L_0x5646695ae100, C4<>;
S_0x564669583ce0 .scope module, "alu2_select" "data_mux" 10 108, 7 14 0, S_0x564669582f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
v0x564669583f40_0 .net *"_s0", 31 0, L_0x5646695adcc0;  1 drivers
L_0x7f596b3b77b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564669584020_0 .net *"_s3", 30 0, L_0x7f596b3b77b0;  1 drivers
L_0x7f596b3b77f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564669584100_0 .net/2u *"_s4", 31 0, L_0x7f596b3b77f8;  1 drivers
v0x5646695841f0_0 .net *"_s6", 0 0, L_0x5646695add60;  1 drivers
v0x5646695842b0_0 .net "in1", 31 0, L_0x5646695acaf0;  alias, 1 drivers
v0x5646695843e0_0 .net "in2", 31 0, L_0x5646695ad710;  alias, 1 drivers
v0x5646695844c0_0 .net "out", 31 0, L_0x5646695adea0;  alias, 1 drivers
v0x5646695845a0_0 .net "sel", 0 0, v0x564669584ea0_0;  alias, 1 drivers
L_0x5646695adcc0 .concat [ 1 31 0 0], v0x564669584ea0_0, L_0x7f596b3b77b0;
L_0x5646695add60 .cmp/eq 32, L_0x5646695adcc0, L_0x7f596b3b77f8;
L_0x5646695adea0 .functor MUXZ 32, L_0x5646695ad710, L_0x5646695acaf0, L_0x5646695add60, C4<>;
S_0x5646695846e0 .scope module, "ctl" "control" 10 49, 11 3 0, S_0x564669582f00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "harzard"
    .port_info 3 /INPUT 32 "reg_rs_d"
    .port_info 4 /INPUT 32 "reg_rt_d"
    .port_info 5 /OUTPUT 1 "is_immd"
    .port_info 6 /OUTPUT 1 "only_shamt"
    .port_info 7 /OUTPUT 1 "mem_w"
    .port_info 8 /OUTPUT 1 "mem_r"
    .port_info 9 /OUTPUT 4 "alu_op"
    .port_info 10 /OUTPUT 1 "wb_en"
    .port_info 11 /OUTPUT 1 "branch_taken"
    .port_info 12 /OUTPUT 1 "jump_taken"
    .port_info 13 /OUTPUT 1 "terminate"
v0x564669584b00_0 .var "alu_op", 3 0;
v0x564669584c00_0 .var "branch_taken", 0 0;
v0x564669584cc0_0 .net "funct", 5 0, L_0x5646695abc80;  1 drivers
v0x564669584db0_0 .net "harzard", 0 0, L_0x5646695af3d0;  alias, 1 drivers
v0x564669584ea0_0 .var "is_immd", 0 0;
v0x564669584f90_0 .var "jump_taken", 0 0;
v0x564669585030_0 .var "mem_r", 0 0;
v0x5646695850f0_0 .var "mem_w", 0 0;
v0x5646695851b0_0 .var "only_shamt", 0 0;
v0x5646695852e0_0 .net "op", 5 0, L_0x5646695abbe0;  1 drivers
v0x5646695853a0_0 .net "reg_rs_d", 31 0, L_0x5646695ac810;  alias, 1 drivers
v0x564669585490_0 .net "reg_rt_d", 31 0, L_0x5646695acaf0;  alias, 1 drivers
v0x564669585560_0 .var "terminate", 0 0;
v0x564669585600_0 .var "wb_en", 0 0;
E_0x564669584a90/0 .event edge, v0x564669521410_0, v0x5646695852e0_0, v0x564669584cc0_0, v0x5646695838b0_0;
E_0x564669584a90/1 .event edge, v0x5646695842b0_0;
E_0x564669584a90 .event/or E_0x564669584a90/0, E_0x564669584a90/1;
S_0x564669585900 .scope module, "dest_sel" "reg_mux" 10 71, 7 3 0, S_0x564669582f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 5 "in2"
    .port_info 3 /OUTPUT 5 "out"
v0x564669585b20_0 .net *"_s0", 31 0, L_0x5646695ac080;  1 drivers
L_0x7f596b3b7450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564669585c20_0 .net *"_s3", 30 0, L_0x7f596b3b7450;  1 drivers
L_0x7f596b3b7498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564669585d00_0 .net/2u *"_s4", 31 0, L_0x7f596b3b7498;  1 drivers
v0x564669585df0_0 .net *"_s6", 0 0, L_0x5646695ac230;  1 drivers
v0x564669585eb0_0 .net "in1", 4 0, L_0x5646695ac410;  1 drivers
v0x564669585fe0_0 .net "in2", 4 0, L_0x5646695ac500;  1 drivers
v0x5646695860c0_0 .net "out", 4 0, L_0x5646695ac370;  alias, 1 drivers
v0x5646695861a0_0 .net "sel", 0 0, v0x564669584ea0_0;  alias, 1 drivers
L_0x5646695ac080 .concat [ 1 31 0 0], v0x564669584ea0_0, L_0x7f596b3b7450;
L_0x5646695ac230 .cmp/eq 32, L_0x5646695ac080, L_0x7f596b3b7498;
L_0x5646695ac370 .functor MUXZ 5, L_0x5646695ac500, L_0x5646695ac410, L_0x5646695ac230, C4<>;
S_0x564669586310 .scope module, "regf" "register_file" 10 81, 12 3 0, S_0x564669582f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "write_en"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 5 "reg1"
    .port_info 6 /INPUT 5 "reg2"
    .port_info 7 /OUTPUT 32 "regd1"
    .port_info 8 /OUTPUT 32 "regd2"
L_0x5646695ac810 .functor BUFZ 32, L_0x5646695ac630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5646695acaf0 .functor BUFZ 32, L_0x5646695ac910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564669586600 .array "REG_FILE", 31 0, 31 0;
v0x5646695866e0_0 .net *"_s0", 31 0, L_0x5646695ac630;  1 drivers
v0x5646695867c0_0 .net *"_s10", 6 0, L_0x5646695ac9b0;  1 drivers
L_0x7f596b3b7528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564669586880_0 .net *"_s13", 1 0, L_0x7f596b3b7528;  1 drivers
v0x564669586960_0 .net *"_s2", 6 0, L_0x5646695ac6d0;  1 drivers
L_0x7f596b3b74e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564669586a90_0 .net *"_s5", 1 0, L_0x7f596b3b74e0;  1 drivers
v0x564669586b70_0 .net *"_s8", 31 0, L_0x5646695ac910;  1 drivers
v0x564669586c50_0 .net "clk", 0 0, v0x56466959a000_0;  alias, 1 drivers
v0x564669586d40_0 .var/i "i", 31 0;
v0x564669586eb0_0 .net "reg1", 4 0, L_0x5646695acbf0;  1 drivers
v0x564669586f90_0 .net "reg2", 4 0, L_0x5646695acdf0;  1 drivers
v0x564669587070_0 .net "regd1", 31 0, L_0x5646695ac810;  alias, 1 drivers
v0x564669587130_0 .net "regd2", 31 0, L_0x5646695acaf0;  alias, 1 drivers
v0x564669587240_0 .net "rst", 0 0, L_0x7f596b3b7018;  alias, 1 drivers
v0x564669587330_0 .net "write_data", 31 0, L_0x5646695b1460;  alias, 1 drivers
v0x5646695873f0_0 .net "write_en", 0 0, v0x564669595e90_0;  alias, 1 drivers
v0x564669587490_0 .net "write_reg", 4 0, v0x564669595b30_0;  alias, 1 drivers
E_0x564669586580 .event negedge, v0x56466954dc20_0;
L_0x5646695ac630 .array/port v0x564669586600, L_0x5646695ac6d0;
L_0x5646695ac6d0 .concat [ 5 2 0 0], L_0x5646695acbf0, L_0x7f596b3b74e0;
L_0x5646695ac910 .array/port v0x564669586600, L_0x5646695ac9b0;
L_0x5646695ac9b0 .concat [ 5 2 0 0], L_0x5646695acdf0, L_0x7f596b3b7528;
S_0x564669587680 .scope module, "rs_sel" "reg_mux" 10 130, 7 3 0, S_0x564669582f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 5 "in2"
    .port_info 3 /OUTPUT 5 "out"
v0x564669587870_0 .net *"_s0", 31 0, L_0x5646695aea20;  1 drivers
L_0x7f596b3b79a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564669587970_0 .net *"_s3", 30 0, L_0x7f596b3b79a8;  1 drivers
L_0x7f596b3b79f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564669587a50_0 .net/2u *"_s4", 31 0, L_0x7f596b3b79f0;  1 drivers
v0x564669587b10_0 .net *"_s6", 0 0, L_0x5646695aeb10;  1 drivers
v0x564669587bd0_0 .net "in1", 4 0, L_0x5646695aed40;  1 drivers
L_0x7f596b3b7a38 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x564669587d00_0 .net "in2", 4 0, L_0x7f596b3b7a38;  1 drivers
v0x564669587de0_0 .net "out", 4 0, L_0x5646695aec50;  alias, 1 drivers
v0x564669587ea0_0 .net "sel", 0 0, v0x5646695851b0_0;  alias, 1 drivers
L_0x5646695aea20 .concat [ 1 31 0 0], v0x5646695851b0_0, L_0x7f596b3b79a8;
L_0x5646695aeb10 .cmp/eq 32, L_0x5646695aea20, L_0x7f596b3b79f0;
L_0x5646695aec50 .functor MUXZ 5, L_0x7f596b3b7a38, L_0x5646695aed40, L_0x5646695aeb10, C4<>;
S_0x564669587ff0 .scope module, "rt_sel" "reg_mux" 10 123, 7 3 0, S_0x564669582f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 5 "in2"
    .port_info 3 /OUTPUT 5 "out"
v0x564669588230_0 .net *"_s0", 31 0, L_0x5646695ae400;  1 drivers
L_0x7f596b3b78d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564669588330_0 .net *"_s3", 30 0, L_0x7f596b3b78d0;  1 drivers
L_0x7f596b3b7918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564669588410_0 .net/2u *"_s4", 31 0, L_0x7f596b3b7918;  1 drivers
v0x5646695884d0_0 .net *"_s6", 0 0, L_0x5646695ae6b0;  1 drivers
v0x564669588590_0 .net "in1", 4 0, L_0x5646695ae8e0;  1 drivers
L_0x7f596b3b7960 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5646695886c0_0 .net "in2", 4 0, L_0x7f596b3b7960;  1 drivers
v0x5646695887a0_0 .net "out", 4 0, L_0x5646695ae7f0;  alias, 1 drivers
v0x564669588860_0 .net "sel", 0 0, v0x564669584ea0_0;  alias, 1 drivers
L_0x5646695ae400 .concat [ 1 31 0 0], v0x564669584ea0_0, L_0x7f596b3b78d0;
L_0x5646695ae6b0 .cmp/eq 32, L_0x5646695ae400, L_0x7f596b3b7918;
L_0x5646695ae7f0 .functor MUXZ 5, L_0x7f596b3b7960, L_0x5646695ae8e0, L_0x5646695ae6b0, C4<>;
S_0x564669588960 .scope module, "s_ext" "sign_extend" 10 97, 10 5 0, S_0x564669582f00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immd"
    .port_info 1 /OUTPUT 32 "signed_immd"
L_0x7f596b3b7600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x5646695ad400 .functor OR 32, L_0x7f596b3b7600, L_0x5646695ad2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f596b3b7690 .functor BUFT 1, C4<11111111111111110000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x5646695ad600 .functor OR 32, L_0x7f596b3b7690, L_0x5646695ad510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564669588b90_0 .net *"_s1", 0 0, L_0x5646695acfa0;  1 drivers
v0x564669588c90_0 .net/2u *"_s10", 31 0, L_0x7f596b3b7600;  1 drivers
v0x564669588d70_0 .net *"_s12", 31 0, L_0x5646695ad2c0;  1 drivers
L_0x7f596b3b7648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564669588e30_0 .net *"_s15", 15 0, L_0x7f596b3b7648;  1 drivers
v0x564669588f10_0 .net *"_s16", 31 0, L_0x5646695ad400;  1 drivers
v0x564669589040_0 .net/2u *"_s18", 31 0, L_0x7f596b3b7690;  1 drivers
v0x564669589120_0 .net *"_s2", 31 0, L_0x5646695ad040;  1 drivers
v0x564669589200_0 .net *"_s20", 31 0, L_0x5646695ad510;  1 drivers
L_0x7f596b3b76d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5646695892e0_0 .net *"_s23", 15 0, L_0x7f596b3b76d8;  1 drivers
v0x5646695893c0_0 .net *"_s24", 31 0, L_0x5646695ad600;  1 drivers
L_0x7f596b3b7570 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5646695894a0_0 .net *"_s5", 30 0, L_0x7f596b3b7570;  1 drivers
L_0x7f596b3b75b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564669589580_0 .net/2u *"_s6", 31 0, L_0x7f596b3b75b8;  1 drivers
v0x564669589660_0 .net *"_s8", 0 0, L_0x5646695ad180;  1 drivers
v0x564669589720_0 .net "immd", 15 0, L_0x5646695ad890;  1 drivers
v0x564669589800_0 .net "signed_immd", 31 0, L_0x5646695ad710;  alias, 1 drivers
L_0x5646695acfa0 .part L_0x5646695ad890, 15, 1;
L_0x5646695ad040 .concat [ 1 31 0 0], L_0x5646695acfa0, L_0x7f596b3b7570;
L_0x5646695ad180 .cmp/eq 32, L_0x5646695ad040, L_0x7f596b3b75b8;
L_0x5646695ad2c0 .concat [ 16 16 0 0], L_0x5646695ad890, L_0x7f596b3b7648;
L_0x5646695ad510 .concat [ 16 16 0 0], L_0x5646695ad890, L_0x7f596b3b76d8;
L_0x5646695ad710 .functor MUXZ 32, L_0x5646695ad600, L_0x5646695ad400, L_0x5646695ad180, C4<>;
S_0x564669589900 .scope module, "u_ext" "unsign_extend" 10 102, 10 15 0, S_0x564669582f00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "immd"
    .port_info 1 /OUTPUT 32 "unsigned_immd"
L_0x7f596b3b7720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x5646695ada60 .functor OR 32, L_0x7f596b3b7720, L_0x5646695ad9c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564669589b50_0 .net/2u *"_s0", 31 0, L_0x7f596b3b7720;  1 drivers
v0x564669589c50_0 .net *"_s2", 31 0, L_0x5646695ad9c0;  1 drivers
L_0x7f596b3b7768 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564669589d30_0 .net *"_s5", 26 0, L_0x7f596b3b7768;  1 drivers
v0x564669589df0_0 .net "immd", 4 0, L_0x5646695adb70;  1 drivers
v0x564669589ed0_0 .net "unsigned_immd", 31 0, L_0x5646695ada60;  alias, 1 drivers
L_0x5646695ad9c0 .concat [ 5 27 0 0], L_0x5646695adb70, L_0x7f596b3b7768;
S_0x56466958bc50 .scope module, "if_stage" "IF_stage" 3 42, 13 33 0, S_0x5646695493a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "branch_taken"
    .port_info 3 /INPUT 1 "jump_taken"
    .port_info 4 /INPUT 32 "branch_offset"
    .port_info 5 /INPUT 1 "stall"
    .port_info 6 /INPUT 32 "new_addr"
    .port_info 7 /OUTPUT 32 "PC"
    .port_info 8 /OUTPUT 32 "instruction"
L_0x5646695aa6f0 .functor NOT 1, L_0x5646695af3d0, C4<0>, C4<0>, C4<0>;
v0x56466958f200_0 .net "PC", 31 0, v0x56466958efb0_0;  1 drivers
v0x56466958f2e0_0 .net *"_s2", 29 0, L_0x56466959a0a0;  1 drivers
L_0x7f596b3b7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56466958f3c0_0 .net *"_s4", 1 0, L_0x7f596b3b7060;  1 drivers
v0x56466958f480_0 .net "add_input", 31 0, L_0x5646695aa4c0;  1 drivers
v0x56466958f590_0 .net "add_result", 31 0, L_0x5646695aa650;  1 drivers
v0x56466958f6a0_0 .net "branch_offset", 31 0, L_0x5646695abf80;  alias, 1 drivers
v0x56466958f740_0 .net "branch_taken", 0 0, v0x564669584c00_0;  alias, 1 drivers
v0x56466958f7e0_0 .net "clk", 0 0, v0x56466959a000_0;  alias, 1 drivers
v0x56466958f880_0 .net "instruction", 31 0, L_0x5646695ab6e0;  alias, 1 drivers
v0x56466958f9b0_0 .net "jump_taken", 0 0, v0x564669584f90_0;  alias, 1 drivers
v0x56466958faa0_0 .net "new_addr", 31 0, L_0x5646695abe50;  alias, 1 drivers
v0x56466958fb60_0 .net "offset_times_4", 31 0, L_0x56466959a140;  1 drivers
v0x56466958fc00_0 .net "rst", 0 0, L_0x7f596b3b7018;  alias, 1 drivers
v0x56466958fca0_0 .net "stall", 0 0, L_0x5646695af3d0;  alias, 1 drivers
E_0x56466958be70 .event edge, v0x564669584c00_0;
L_0x56466959a0a0 .part L_0x5646695abf80, 0, 30;
L_0x56466959a140 .concat [ 2 30 0 0], L_0x7f596b3b7060, L_0x56466959a0a0;
L_0x5646695aa8d0 .functor MUXZ 32, L_0x5646695aa650, L_0x5646695abe50, v0x564669584f90_0, C4<>;
S_0x56466958bef0 .scope module, "add_pc" "adder" 13 62, 13 3 0, S_0x56466958bc50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
v0x56466958c150_0 .net "a", 31 0, L_0x5646695aa4c0;  alias, 1 drivers
v0x56466958c250_0 .net "b", 31 0, v0x56466958efb0_0;  alias, 1 drivers
v0x56466958c330_0 .net "out", 31 0, L_0x5646695aa650;  alias, 1 drivers
L_0x5646695aa650 .arith/sum 32, L_0x5646695aa4c0, v0x56466958efb0_0;
S_0x56466958c470 .scope module, "insRAM" "InstructionRAM" 13 76, 14 4 0, S_0x56466958bc50;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "mem_out"
L_0x5646695ab6e0 .functor OR 32, L_0x5646695ab400, L_0x5646695abaa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56466958c770 .array "RAM", 511 0, 31 0;
L_0x7f596b3b7180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56466958c850_0 .net/2u *"_s0", 31 0, L_0x7f596b3b7180;  1 drivers
L_0x7f596b3b7210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56466958c930_0 .net/2u *"_s10", 31 0, L_0x7f596b3b7210;  1 drivers
v0x56466958c9f0_0 .net *"_s12", 31 0, L_0x5646695aaca0;  1 drivers
L_0x7f596b3b7258 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x56466958cad0_0 .net/2u *"_s14", 31 0, L_0x7f596b3b7258;  1 drivers
L_0x7f596b3b72a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56466958cc00_0 .net/2u *"_s18", 31 0, L_0x7f596b3b72a0;  1 drivers
v0x56466958cce0_0 .net *"_s2", 31 0, L_0x5646695aaa00;  1 drivers
L_0x7f596b3b72e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56466958cdc0_0 .net/2u *"_s20", 31 0, L_0x7f596b3b72e8;  1 drivers
v0x56466958cea0_0 .net *"_s22", 31 0, L_0x5646695aaf10;  1 drivers
v0x56466958cf80_0 .net *"_s24", 31 0, L_0x5646695ab040;  1 drivers
L_0x7f596b3b7330 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x56466958d060_0 .net/2u *"_s26", 31 0, L_0x7f596b3b7330;  1 drivers
v0x56466958d140_0 .net *"_s30", 31 0, L_0x5646695ab310;  1 drivers
v0x56466958d220_0 .net *"_s32", 31 0, L_0x5646695ab400;  1 drivers
v0x56466958d300_0 .net *"_s34", 31 0, L_0x5646695ab5a0;  1 drivers
v0x56466958d3e0_0 .net *"_s36", 32 0, L_0x5646695ab640;  1 drivers
L_0x7f596b3b7378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56466958d4c0_0 .net *"_s39", 0 0, L_0x7f596b3b7378;  1 drivers
v0x56466958d5a0_0 .net *"_s4", 31 0, L_0x5646695aaaa0;  1 drivers
L_0x7f596b3b73c0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56466958d790_0 .net/2u *"_s40", 32 0, L_0x7f596b3b73c0;  1 drivers
v0x56466958d870_0 .net *"_s42", 32 0, L_0x5646695ab750;  1 drivers
v0x56466958d950_0 .net *"_s44", 31 0, L_0x5646695ab8e0;  1 drivers
v0x56466958da30_0 .net *"_s46", 31 0, L_0x5646695abaa0;  1 drivers
L_0x7f596b3b71c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56466958db10_0 .net/2u *"_s6", 31 0, L_0x7f596b3b71c8;  1 drivers
v0x56466958dbf0_0 .net "address", 31 0, v0x56466958efb0_0;  alias, 1 drivers
v0x56466958dcb0_0 .net "address_four", 31 0, L_0x5646695aabb0;  1 drivers
v0x56466958dd70_0 .var/i "i", 31 0;
v0x56466958de50_0 .net "mem_out", 31 0, L_0x5646695ab6e0;  alias, 1 drivers
v0x56466958df10_0 .net "rst", 0 0, L_0x7f596b3b7018;  alias, 1 drivers
v0x56466958dfb0_0 .net "word_offset1", 31 0, L_0x5646695aae20;  1 drivers
v0x56466958e070_0 .net "word_offset2", 31 0, L_0x5646695ab180;  1 drivers
E_0x56466958c690 .event edge, v0x56466957d200_0;
E_0x56466958c710 .event edge, v0x56466958c250_0;
L_0x5646695aaa00 .arith/mod 32, v0x56466958efb0_0, L_0x7f596b3b7180;
L_0x5646695aaaa0 .arith/sub 32, v0x56466958efb0_0, L_0x5646695aaa00;
L_0x5646695aabb0 .arith/div 32, L_0x5646695aaaa0, L_0x7f596b3b71c8;
L_0x5646695aaca0 .arith/mod 32, v0x56466958efb0_0, L_0x7f596b3b7210;
L_0x5646695aae20 .arith/mult 32, L_0x5646695aaca0, L_0x7f596b3b7258;
L_0x5646695aaf10 .arith/mod 32, v0x56466958efb0_0, L_0x7f596b3b72e8;
L_0x5646695ab040 .arith/sub 32, L_0x7f596b3b72a0, L_0x5646695aaf10;
L_0x5646695ab180 .arith/mult 32, L_0x5646695ab040, L_0x7f596b3b7330;
L_0x5646695ab310 .array/port v0x56466958c770, L_0x5646695aabb0;
L_0x5646695ab400 .shift/l 32, L_0x5646695ab310, L_0x5646695aae20;
L_0x5646695ab5a0 .array/port v0x56466958c770, L_0x5646695ab750;
L_0x5646695ab640 .concat [ 32 1 0 0], L_0x5646695aabb0, L_0x7f596b3b7378;
L_0x5646695ab750 .arith/sum 33, L_0x5646695ab640, L_0x7f596b3b73c0;
L_0x5646695ab8e0 .shift/l 32, L_0x5646695ab5a0, L_0x5646695ab180;
L_0x5646695abaa0 .shift/r 32, L_0x5646695ab8e0, L_0x5646695ab180;
S_0x56466958e1d0 .scope module, "is_branch" "data_mux" 13 55, 7 14 0, S_0x56466958bc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
v0x56466958e3c0_0 .net *"_s0", 31 0, L_0x56466959a280;  1 drivers
L_0x7f596b3b70a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56466958e480_0 .net *"_s3", 30 0, L_0x7f596b3b70a8;  1 drivers
L_0x7f596b3b70f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56466958e560_0 .net/2u *"_s4", 31 0, L_0x7f596b3b70f0;  1 drivers
v0x56466958e650_0 .net *"_s6", 0 0, L_0x5646695aa380;  1 drivers
L_0x7f596b3b7138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56466958e710_0 .net "in1", 31 0, L_0x7f596b3b7138;  1 drivers
v0x56466958e7f0_0 .net "in2", 31 0, L_0x56466959a140;  alias, 1 drivers
v0x56466958e8d0_0 .net "out", 31 0, L_0x5646695aa4c0;  alias, 1 drivers
v0x56466958e990_0 .net "sel", 0 0, v0x564669584c00_0;  alias, 1 drivers
L_0x56466959a280 .concat [ 1 31 0 0], v0x564669584c00_0, L_0x7f596b3b70a8;
L_0x5646695aa380 .cmp/eq 32, L_0x56466959a280, L_0x7f596b3b70f0;
L_0x5646695aa4c0 .functor MUXZ 32, L_0x56466959a140, L_0x7f596b3b7138, L_0x5646695aa380, C4<>;
S_0x56466958eae0 .scope module, "pc_reg" "register" 13 68, 13 13 0, S_0x56466958bc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 32 "out"
v0x56466958ecb0_0 .net "clk", 0 0, v0x56466959a000_0;  alias, 1 drivers
v0x56466958ee00_0 .net "en", 0 0, L_0x5646695aa6f0;  1 drivers
v0x56466958eec0_0 .net "in", 31 0, L_0x5646695aa8d0;  1 drivers
v0x56466958efb0_0 .var "out", 31 0;
v0x56466958f070_0 .net "rst", 0 0, L_0x7f596b3b7018;  alias, 1 drivers
S_0x56466958fed0 .scope module, "mem" "MEM_stage" 3 193, 15 3 0, S_0x5646695493a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "mem_w"
    .port_info 3 /INPUT 32 "alu_result"
    .port_info 4 /INPUT 32 "st_data"
    .port_info 5 /INPUT 1 "terminate"
    .port_info 6 /OUTPUT 32 "mem_out"
    .port_info 7 /OUTPUT 32 "alu_out"
L_0x5646695b0580 .functor BUFZ 32, v0x5646695942d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564669591bf0_0 .net "alu_out", 31 0, L_0x5646695b0580;  alias, 1 drivers
v0x564669591cf0_0 .net "alu_result", 31 0, v0x5646695942d0_0;  alias, 1 drivers
v0x564669591db0_0 .net "clk", 0 0, v0x56466959a000_0;  alias, 1 drivers
v0x564669591e50_0 .net "mem_out", 31 0, L_0x5646695b1020;  alias, 1 drivers
v0x564669591f20_0 .net "mem_w", 0 0, v0x5646695947c0_0;  alias, 1 drivers
v0x564669591fc0_0 .net "rst", 0 0, L_0x7f596b3b7018;  alias, 1 drivers
v0x564669592170_0 .net "st_data", 31 0, v0x564669594b50_0;  alias, 1 drivers
v0x564669592240_0 .net "terminate", 0 0, v0x564669594d00_0;  alias, 1 drivers
S_0x5646695900a0 .scope module, "m" "MainMemory" 15 14, 16 3 0, S_0x56466958fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "mem_w"
    .port_info 3 /INPUT 1 "terminate"
    .port_info 4 /INPUT 32 "address"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /OUTPUT 32 "data_out"
v0x564669590400 .array "DATA_RAM", 2047 0, 7 0;
v0x5646695904e0_0 .net *"_s0", 7 0, L_0x5646695b0300;  1 drivers
v0x5646695905c0_0 .net *"_s10", 32 0, L_0x5646695b04e0;  1 drivers
v0x564669590680_0 .net *"_s12", 7 0, L_0x5646695b06e0;  1 drivers
v0x564669590760_0 .net *"_s14", 32 0, L_0x5646695b0780;  1 drivers
L_0x7f596b3b7d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564669590890_0 .net *"_s17", 0 0, L_0x7f596b3b7d50;  1 drivers
L_0x7f596b3b7d98 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x564669590970_0 .net/2u *"_s18", 32 0, L_0x7f596b3b7d98;  1 drivers
v0x564669590a50_0 .net *"_s2", 7 0, L_0x5646695b03a0;  1 drivers
v0x564669590b30_0 .net *"_s20", 32 0, L_0x5646695b08b0;  1 drivers
v0x564669590ca0_0 .net *"_s22", 7 0, L_0x5646695b0a40;  1 drivers
v0x564669590d80_0 .net *"_s24", 32 0, L_0x5646695b0b30;  1 drivers
L_0x7f596b3b7de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564669590e60_0 .net *"_s27", 0 0, L_0x7f596b3b7de0;  1 drivers
L_0x7f596b3b7e28 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x564669590f40_0 .net/2u *"_s28", 32 0, L_0x7f596b3b7e28;  1 drivers
v0x564669591020_0 .net *"_s30", 32 0, L_0x5646695b0e30;  1 drivers
v0x564669591100_0 .net *"_s4", 32 0, L_0x5646695b0440;  1 drivers
L_0x7f596b3b7cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5646695911e0_0 .net *"_s7", 0 0, L_0x7f596b3b7cc0;  1 drivers
L_0x7f596b3b7d08 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5646695912c0_0 .net/2u *"_s8", 32 0, L_0x7f596b3b7d08;  1 drivers
v0x5646695914b0_0 .net "address", 31 0, v0x5646695942d0_0;  alias, 1 drivers
v0x564669591570_0 .net "clk", 0 0, v0x56466959a000_0;  alias, 1 drivers
v0x564669591610_0 .net "data_out", 31 0, L_0x5646695b1020;  alias, 1 drivers
v0x5646695916f0_0 .var/i "i", 31 0;
v0x5646695917d0_0 .net "mem_w", 0 0, v0x5646695947c0_0;  alias, 1 drivers
v0x564669591890_0 .net "rst", 0 0, L_0x7f596b3b7018;  alias, 1 drivers
v0x564669591930_0 .net "terminate", 0 0, v0x564669594d00_0;  alias, 1 drivers
v0x5646695919f0_0 .net "write_data", 31 0, v0x564669594b50_0;  alias, 1 drivers
E_0x564669590380 .event edge, v0x564669591930_0;
L_0x5646695b0300 .array/port v0x564669590400, v0x5646695942d0_0;
L_0x5646695b03a0 .array/port v0x564669590400, L_0x5646695b04e0;
L_0x5646695b0440 .concat [ 32 1 0 0], v0x5646695942d0_0, L_0x7f596b3b7cc0;
L_0x5646695b04e0 .arith/sum 33, L_0x5646695b0440, L_0x7f596b3b7d08;
L_0x5646695b06e0 .array/port v0x564669590400, L_0x5646695b08b0;
L_0x5646695b0780 .concat [ 32 1 0 0], v0x5646695942d0_0, L_0x7f596b3b7d50;
L_0x5646695b08b0 .arith/sum 33, L_0x5646695b0780, L_0x7f596b3b7d98;
L_0x5646695b0a40 .array/port v0x564669590400, L_0x5646695b0e30;
L_0x5646695b0b30 .concat [ 32 1 0 0], v0x5646695942d0_0, L_0x7f596b3b7de0;
L_0x5646695b0e30 .arith/sum 33, L_0x5646695b0b30, L_0x7f596b3b7e28;
L_0x5646695b1020 .concat [ 8 8 8 8], L_0x5646695b0a40, L_0x5646695b06e0, L_0x5646695b03a0, L_0x5646695b0300;
S_0x564669592400 .scope module, "pip_reg2" "ID_to_EX" 3 94, 17 3 0, S_0x5646695493a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "mem_w_in"
    .port_info 3 /INPUT 1 "mem_r_in"
    .port_info 4 /INPUT 1 "wb_en_in"
    .port_info 5 /INPUT 4 "alu_op_in"
    .port_info 6 /INPUT 5 "reg_rs_in"
    .port_info 7 /INPUT 5 "reg_rt_in"
    .port_info 8 /INPUT 5 "reg_dest_in"
    .port_info 9 /INPUT 32 "alu_1_data_in"
    .port_info 10 /INPUT 32 "alu_2_data_in"
    .port_info 11 /INPUT 32 "st_data_in"
    .port_info 12 /INPUT 1 "terminate_in"
    .port_info 13 /OUTPUT 1 "mem_w_out"
    .port_info 14 /OUTPUT 1 "mem_r_out"
    .port_info 15 /OUTPUT 1 "wb_en_out"
    .port_info 16 /OUTPUT 4 "alu_op_out"
    .port_info 17 /OUTPUT 5 "reg_rs_out"
    .port_info 18 /OUTPUT 5 "reg_rt_out"
    .port_info 19 /OUTPUT 5 "reg_dest_out"
    .port_info 20 /OUTPUT 32 "alu_1_data_out"
    .port_info 21 /OUTPUT 32 "alu_2_data_out"
    .port_info 22 /OUTPUT 32 "st_data_out"
    .port_info 23 /OUTPUT 1 "terminate_out"
v0x564669592580_0 .net "alu_1_data_in", 31 0, L_0x5646695ae240;  alias, 1 drivers
v0x5646695926b0_0 .var "alu_1_data_out", 31 0;
v0x5646695927c0_0 .net "alu_2_data_in", 31 0, L_0x5646695adea0;  alias, 1 drivers
v0x5646695928b0_0 .var "alu_2_data_out", 31 0;
v0x5646695929c0_0 .net "alu_op_in", 3 0, v0x564669584b00_0;  alias, 1 drivers
v0x564669592b20_0 .var "alu_op_out", 3 0;
v0x564669592c30_0 .net "clk", 0 0, v0x56466959a000_0;  alias, 1 drivers
v0x564669592de0_0 .net "mem_r_in", 0 0, v0x564669585030_0;  alias, 1 drivers
v0x564669592ed0_0 .var "mem_r_out", 0 0;
v0x564669592f70_0 .net "mem_w_in", 0 0, v0x5646695850f0_0;  alias, 1 drivers
v0x564669593010_0 .var "mem_w_out", 0 0;
v0x5646695930b0_0 .net "reg_dest_in", 4 0, L_0x5646695ac370;  alias, 1 drivers
v0x5646695931c0_0 .var "reg_dest_out", 4 0;
v0x5646695932d0_0 .net "reg_rs_in", 4 0, L_0x5646695aec50;  alias, 1 drivers
v0x564669593390_0 .var "reg_rs_out", 4 0;
v0x564669593450_0 .net "reg_rt_in", 4 0, L_0x5646695ae7f0;  alias, 1 drivers
v0x5646695934f0_0 .var "reg_rt_out", 4 0;
v0x5646695936c0_0 .net "rst", 0 0, L_0x7f596b3b7018;  alias, 1 drivers
v0x564669593760_0 .net "st_data_in", 31 0, L_0x5646695acf30;  alias, 1 drivers
v0x564669593800_0 .var "st_data_out", 31 0;
v0x5646695938f0_0 .net "terminate_in", 0 0, v0x564669585560_0;  alias, 1 drivers
v0x5646695939e0_0 .var "terminate_out", 0 0;
v0x564669593aa0_0 .net "wb_en_in", 0 0, v0x564669585600_0;  alias, 1 drivers
v0x564669593b90_0 .var "wb_en_out", 0 0;
S_0x564669594020 .scope module, "pip_reg3" "EX_to_MEM" 3 171, 18 3 0, S_0x5646695493a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "alu_in"
    .port_info 3 /INPUT 32 "st_data_in"
    .port_info 4 /INPUT 1 "mem_w_in"
    .port_info 5 /INPUT 1 "mem_r_in"
    .port_info 6 /INPUT 1 "wb_en_in"
    .port_info 7 /INPUT 5 "reg_dest_in"
    .port_info 8 /INPUT 1 "terminate_in"
    .port_info 9 /OUTPUT 1 "mem_w_out"
    .port_info 10 /OUTPUT 1 "mem_r_out"
    .port_info 11 /OUTPUT 1 "wb_en_out"
    .port_info 12 /OUTPUT 5 "reg_dest_out"
    .port_info 13 /OUTPUT 32 "alu_out"
    .port_info 14 /OUTPUT 32 "st_data_out"
    .port_info 15 /OUTPUT 1 "terminate_out"
v0x5646695941f0_0 .net "alu_in", 31 0, v0x56466957dcf0_0;  alias, 1 drivers
v0x5646695942d0_0 .var "alu_out", 31 0;
v0x5646695944a0_0 .net "clk", 0 0, v0x56466959a000_0;  alias, 1 drivers
v0x564669594540_0 .net "mem_r_in", 0 0, v0x564669592ed0_0;  alias, 1 drivers
v0x564669594630_0 .var "mem_r_out", 0 0;
v0x564669594720_0 .net "mem_w_in", 0 0, v0x564669593010_0;  alias, 1 drivers
v0x5646695947c0_0 .var "mem_w_out", 0 0;
v0x5646695948b0_0 .net "reg_dest_in", 4 0, v0x5646695931c0_0;  alias, 1 drivers
v0x564669594950_0 .var "reg_dest_out", 4 0;
v0x564669594a10_0 .net "rst", 0 0, L_0x7f596b3b7018;  alias, 1 drivers
v0x564669594ab0_0 .net "st_data_in", 31 0, L_0x5646695b00f0;  alias, 1 drivers
v0x564669594b50_0 .var "st_data_out", 31 0;
v0x564669594c60_0 .net "terminate_in", 0 0, v0x5646695939e0_0;  alias, 1 drivers
v0x564669594d00_0 .var "terminate_out", 0 0;
v0x564669594df0_0 .net "wb_en_in", 0 0, v0x564669593b90_0;  alias, 1 drivers
v0x564669594e90_0 .var "wb_en_out", 0 0;
S_0x5646695950d0 .scope module, "pip_reg4" "MEM_to_WB" 3 206, 19 3 0, S_0x5646695493a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wb_in"
    .port_info 3 /INPUT 1 "mem_r_in"
    .port_info 4 /INPUT 32 "mem_result_in"
    .port_info 5 /INPUT 32 "alu_result_in"
    .port_info 6 /INPUT 5 "reg_dest_in"
    .port_info 7 /INPUT 1 "terminate_in"
    .port_info 8 /OUTPUT 1 "wb_out"
    .port_info 9 /OUTPUT 1 "mem_r_out"
    .port_info 10 /OUTPUT 32 "mem_result_out"
    .port_info 11 /OUTPUT 32 "alu_result_out"
    .port_info 12 /OUTPUT 5 "reg_dest_out"
    .port_info 13 /OUTPUT 1 "terminate_out"
v0x564669595480_0 .net "alu_result_in", 31 0, L_0x5646695b0580;  alias, 1 drivers
v0x564669595560_0 .var "alu_result_out", 31 0;
v0x564669595620_0 .net "clk", 0 0, v0x56466959a000_0;  alias, 1 drivers
v0x5646695956c0_0 .net "mem_r_in", 0 0, v0x564669594630_0;  alias, 1 drivers
v0x564669595760_0 .var "mem_r_out", 0 0;
v0x564669595850_0 .net "mem_result_in", 31 0, L_0x5646695b1020;  alias, 1 drivers
v0x564669595940_0 .var "mem_result_out", 31 0;
v0x564669595a20_0 .net "reg_dest_in", 4 0, v0x564669594950_0;  alias, 1 drivers
v0x564669595b30_0 .var "reg_dest_out", 4 0;
v0x564669595bf0_0 .net "rst", 0 0, L_0x7f596b3b7018;  alias, 1 drivers
v0x564669595c90_0 .net "terminate_in", 0 0, v0x564669594d00_0;  alias, 1 drivers
v0x564669595d30_0 .var "terminate_out", 0 0;
v0x564669595df0_0 .net "wb_in", 0 0, v0x564669594e90_0;  alias, 1 drivers
v0x564669595e90_0 .var "wb_out", 0 0;
S_0x564669596170 .scope module, "wb" "WB_stage" 3 224, 20 3 0, S_0x5646695493a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_r"
    .port_info 1 /INPUT 32 "mem_result"
    .port_info 2 /INPUT 32 "alu_result"
    .port_info 3 /INPUT 1 "terminate"
    .port_info 4 /OUTPUT 32 "wb_data"
v0x564669596da0_0 .net "alu_result", 31 0, v0x564669595560_0;  alias, 1 drivers
v0x564669596ed0_0 .net "mem_r", 0 0, v0x564669595760_0;  alias, 1 drivers
v0x564669596fe0_0 .net "mem_result", 31 0, v0x564669595940_0;  alias, 1 drivers
v0x5646695970d0_0 .net "terminate", 0 0, v0x564669595d30_0;  alias, 1 drivers
v0x564669597170_0 .net "wb_data", 31 0, L_0x5646695b1460;  alias, 1 drivers
E_0x564669590290 .event edge, v0x564669595d30_0;
S_0x564669596380 .scope module, "wb_data_sel" "data_mux" 20 13, 7 14 0, S_0x564669596170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
v0x5646695965e0_0 .net *"_s0", 31 0, L_0x5646695b11f0;  1 drivers
L_0x7f596b3b7e70 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5646695966e0_0 .net *"_s3", 30 0, L_0x7f596b3b7e70;  1 drivers
L_0x7f596b3b7eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5646695967c0_0 .net/2u *"_s4", 31 0, L_0x7f596b3b7eb8;  1 drivers
v0x564669596880_0 .net *"_s6", 0 0, L_0x5646695b1320;  1 drivers
v0x564669596940_0 .net "in1", 31 0, v0x564669595560_0;  alias, 1 drivers
v0x564669596a50_0 .net "in2", 31 0, v0x564669595940_0;  alias, 1 drivers
v0x564669596af0_0 .net "out", 31 0, L_0x5646695b1460;  alias, 1 drivers
v0x564669596ca0_0 .net "sel", 0 0, v0x564669595760_0;  alias, 1 drivers
L_0x5646695b11f0 .concat [ 1 31 0 0], v0x564669595760_0, L_0x7f596b3b7e70;
L_0x5646695b1320 .cmp/eq 32, L_0x5646695b11f0, L_0x7f596b3b7eb8;
L_0x5646695b1460 .functor MUXZ 32, v0x564669595940_0, v0x564669595560_0, L_0x5646695b1320, C4<>;
    .scope S_0x56466958eae0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56466958efb0_0, 0;
    %end;
    .thread T_0;
    .scope S_0x56466958eae0;
T_1 ;
    %wait E_0x5646694b5570;
    %load/vec4 v0x56466958f070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56466958efb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56466958ee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x56466958eec0_0;
    %assign/vec4 v0x56466958efb0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56466958c470;
T_2 ;
    %vpi_call 14 23 "$readmemb", "machine_code5.txt", v0x56466958c770 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x56466958c470;
T_3 ;
    %wait E_0x56466958c710;
    %vpi_call 14 27 "$display", "address:PC:%b", v0x56466958dbf0_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56466958c470;
T_4 ;
    %wait E_0x56466958c690;
    %load/vec4 v0x56466958df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56466958dd70_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x56466958dd70_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x56466958dd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56466958c770, 0, 4;
    %load/vec4 v0x56466958dd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56466958dd70_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56466958bc50;
T_5 ;
    %vpi_call 13 47 "$display", "init if" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x56466958bc50;
T_6 ;
    %wait E_0x56466958be70;
    %load/vec4 v0x56466958f740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 13 52 "$display", "---branch: offset:%h", v0x56466958f6a0_0 {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56466954af40;
T_7 ;
    %vpi_call 4 12 "$display", "init if-to-id" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x56466954af40;
T_8 ;
    %vpi_call 4 17 "$display", "init ift0id" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56466957d120_0, 0;
    %end;
    .thread T_8;
    .scope S_0x56466954af40;
T_9 ;
    %wait E_0x5646694b5570;
    %load/vec4 v0x56466957d200_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564669560fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56466957d120_0, 0;
    %vpi_call 4 25 "$display", "rst" {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x564669521410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5646695670e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564669560fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56466957d120_0, 0;
    %vpi_call 4 31 "$display", "flush" {0 0 0};
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5646695694b0_0;
    %assign/vec4 v0x564669560fb0_0, 0;
    %load/vec4 v0x56466957d040_0;
    %assign/vec4 v0x56466957d120_0, 0;
    %vpi_call 4 35 "$display", "ins!:%b", v0x56466957d040_0 {0 0 0};
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %vpi_call 4 38 "$display", "freeze:%b", v0x564669521410_0 {0 0 0};
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5646695846e0;
T_10 ;
    %vpi_call 11 15 "$display", "init control" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %split/vec4 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669585560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669584f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5646695851b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669584c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669585600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669585030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5646695850f0_0, 0;
    %assign/vec4 v0x564669584ea0_0, 0;
    %end;
    .thread T_10;
    .scope S_0x5646695846e0;
T_11 ;
    %wait E_0x564669584a90;
    %load/vec4 v0x564669584db0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 12;
    %split/vec4 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669585560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669584f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5646695851b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669584c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669585600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669585030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5646695850f0_0, 0;
    %assign/vec4 v0x564669584ea0_0, 0;
    %load/vec4 v0x5646695852e0_0;
    %pushi/vec4 63, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564669584cc0_0;
    %pushi/vec4 63, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585560_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564669585560_0, 0;
T_11.3 ;
    %load/vec4 v0x5646695852e0_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %jmp T_11.15;
T_11.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669584ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5646695850f0_0, 0;
    %jmp T_11.15;
T_11.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669584ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585030_0, 0;
    %jmp T_11.15;
T_11.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669584ea0_0, 0;
    %jmp T_11.15;
T_11.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669584ea0_0, 0;
    %jmp T_11.15;
T_11.8 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669584ea0_0, 0;
    %jmp T_11.15;
T_11.9 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669584ea0_0, 0;
    %jmp T_11.15;
T_11.10 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669584ea0_0, 0;
    %jmp T_11.15;
T_11.11 ;
    %load/vec4 v0x5646695853a0_0;
    %load/vec4 v0x564669585490_0;
    %cmp/e;
    %jmp/0xz  T_11.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669584c00_0, 0;
    %jmp T_11.17;
T_11.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564669584c00_0, 0;
T_11.17 ;
    %jmp T_11.15;
T_11.12 ;
    %load/vec4 v0x5646695853a0_0;
    %load/vec4 v0x564669585490_0;
    %cmp/e;
    %jmp/0xz  T_11.18, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564669584c00_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669584c00_0, 0;
T_11.19 ;
    %jmp T_11.15;
T_11.13 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669584f90_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v0x564669584cc0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_11.25, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.26, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_11.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_11.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_11.33, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_11.34, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.35, 6;
    %pushi/vec4 0, 0, 12;
    %split/vec4 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669585560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669584f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5646695851b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669584c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669585600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669585030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5646695850f0_0, 0;
    %assign/vec4 v0x564669584ea0_0, 0;
    %jmp T_11.37;
T_11.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %jmp T_11.37;
T_11.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %jmp T_11.37;
T_11.22 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %jmp T_11.37;
T_11.23 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %jmp T_11.37;
T_11.24 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %jmp T_11.37;
T_11.25 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %jmp T_11.37;
T_11.26 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %jmp T_11.37;
T_11.27 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %jmp T_11.37;
T_11.28 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5646695851b0_0, 0;
    %jmp T_11.37;
T_11.29 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %jmp T_11.37;
T_11.30 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5646695851b0_0, 0;
    %jmp T_11.37;
T_11.31 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %jmp T_11.37;
T_11.32 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5646695851b0_0, 0;
    %jmp T_11.37;
T_11.33 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %jmp T_11.37;
T_11.34 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669584f90_0, 0;
    %jmp T_11.37;
T_11.35 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x564669584b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564669585600_0, 0;
    %jmp T_11.37;
T_11.37 ;
    %pop/vec4 1;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %assign/vec4 v0x564669585600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5646695850f0_0, 0;
    %assign/vec4 v0x564669584b00_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x564669586310;
T_12 ;
    %vpi_call 12 18 "$monitor", "%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:", &A<v0x564669586600, 0>, &A<v0x564669586600, 1>, &A<v0x564669586600, 2>, &A<v0x564669586600, 3>, &A<v0x564669586600, 4>, &A<v0x564669586600, 5>, &A<v0x564669586600, 6>, &A<v0x564669586600, 7>, &A<v0x564669586600, 8>, &A<v0x564669586600, 9>, &A<v0x564669586600, 10>, &A<v0x564669586600, 11>, &A<v0x564669586600, 12>, &A<v0x564669586600, 13>, &A<v0x564669586600, 14>, &A<v0x564669586600, 15>, &A<v0x564669586600, 16>, &A<v0x564669586600, 17>, &A<v0x564669586600, 18>, &A<v0x564669586600, 19>, &A<v0x564669586600, 20>, &A<v0x564669586600, 21>, &A<v0x564669586600, 22>, &A<v0x564669586600, 23>, &A<v0x564669586600, 24>, &A<v0x564669586600, 25>, &A<v0x564669586600, 26>, &A<v0x564669586600, 27>, &A<v0x564669586600, 28>, &A<v0x564669586600, 29>, &A<v0x564669586600, 30>, &A<v0x564669586600, 31> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564669586d40_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x564669586d40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x564669586d40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564669586600, 0, 4;
    %load/vec4 v0x564669586d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564669586d40_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x564669586310;
T_13 ;
    %wait E_0x564669586580;
    %load/vec4 v0x5646695873f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x564669587330_0;
    %load/vec4 v0x564669587490_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564669586600, 0, 4;
T_13.0 ;
    %load/vec4 v0x564669587240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564669586d40_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x564669586d40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x564669586d40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564669586600, 0, 4;
    %load/vec4 v0x564669586d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564669586d40_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x564669582f00;
T_14 ;
    %vpi_call 10 46 "$display", "init ID" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x564669592400;
T_15 ;
    %vpi_call 17 27 "$display", "init idtoex" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5646695939e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669593b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669592ed0_0, 0;
    %assign/vec4 v0x564669593010_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564669592b20_0, 0;
    %pushi/vec4 0, 0, 15;
    %split/vec4 5;
    %assign/vec4 v0x5646695931c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x5646695934f0_0, 0;
    %assign/vec4 v0x564669593390_0, 0;
    %pushi/vec4 0, 0, 96;
    %split/vec4 32;
    %assign/vec4 v0x564669593800_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x5646695928b0_0, 0;
    %assign/vec4 v0x5646695926b0_0, 0;
    %end;
    .thread T_15;
    .scope S_0x564669592400;
T_16 ;
    %wait E_0x5646694b5570;
    %load/vec4 v0x5646695936c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5646695939e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669593b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669592ed0_0, 0;
    %assign/vec4 v0x564669593010_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564669592b20_0, 0;
    %pushi/vec4 0, 0, 15;
    %split/vec4 5;
    %assign/vec4 v0x5646695931c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x5646695934f0_0, 0;
    %assign/vec4 v0x564669593390_0, 0;
    %pushi/vec4 0, 0, 96;
    %split/vec4 32;
    %assign/vec4 v0x564669593800_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x5646695928b0_0, 0;
    %assign/vec4 v0x5646695926b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x564669592f70_0;
    %assign/vec4 v0x564669593010_0, 0;
    %load/vec4 v0x564669592de0_0;
    %assign/vec4 v0x564669592ed0_0, 0;
    %load/vec4 v0x564669593aa0_0;
    %assign/vec4 v0x564669593b90_0, 0;
    %load/vec4 v0x5646695929c0_0;
    %assign/vec4 v0x564669592b20_0, 0;
    %load/vec4 v0x5646695932d0_0;
    %assign/vec4 v0x564669593390_0, 0;
    %load/vec4 v0x564669593450_0;
    %assign/vec4 v0x5646695934f0_0, 0;
    %load/vec4 v0x5646695930b0_0;
    %assign/vec4 v0x5646695931c0_0, 0;
    %load/vec4 v0x564669592580_0;
    %assign/vec4 v0x5646695926b0_0, 0;
    %load/vec4 v0x5646695927c0_0;
    %assign/vec4 v0x5646695928b0_0, 0;
    %load/vec4 v0x564669593760_0;
    %assign/vec4 v0x564669593800_0, 0;
    %load/vec4 v0x5646695938f0_0;
    %assign/vec4 v0x5646695939e0_0, 0;
    %vpi_call 17 52 "$display", "ID to Ex part" {0 0 0};
    %vpi_call 17 53 "$display", "mem_w:%b, mem_r:%b, reg_rs:%d, reg_rt: %d, reg_rd:%d, wb_en:%b, alu_op:%d, alu_1_data:%b, alu_2_data:%b", v0x564669592f70_0, v0x564669592de0_0, v0x5646695932d0_0, v0x564669593450_0, v0x5646695930b0_0, v0x564669593aa0_0, v0x5646695929c0_0, v0x564669592580_0, v0x5646695927c0_0 {0 0 0};
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x564669582210;
T_17 ;
    %vpi_call 9 8 "$display", "init loadstall" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x56466957d7b0;
T_18 ;
    %wait E_0x5646694b5cb0;
    %load/vec4 v0x56466957da50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56466957dcf0_0, 0;
    %jmp T_18.14;
T_18.0 ;
    %load/vec4 v0x56466957db50_0;
    %load/vec4 v0x56466957dc30_0;
    %add;
    %assign/vec4 v0x56466957dcf0_0, 0;
    %jmp T_18.14;
T_18.1 ;
    %load/vec4 v0x56466957db50_0;
    %load/vec4 v0x56466957dc30_0;
    %add;
    %assign/vec4 v0x56466957dcf0_0, 0;
    %jmp T_18.14;
T_18.2 ;
    %load/vec4 v0x56466957db50_0;
    %load/vec4 v0x56466957dc30_0;
    %and;
    %assign/vec4 v0x56466957dcf0_0, 0;
    %jmp T_18.14;
T_18.3 ;
    %load/vec4 v0x56466957db50_0;
    %load/vec4 v0x56466957dc30_0;
    %or;
    %assign/vec4 v0x56466957dcf0_0, 0;
    %jmp T_18.14;
T_18.4 ;
    %load/vec4 v0x56466957db50_0;
    %load/vec4 v0x56466957dc30_0;
    %xor;
    %assign/vec4 v0x56466957dcf0_0, 0;
    %jmp T_18.14;
T_18.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56466957dcf0_0, 0;
    %jmp T_18.14;
T_18.6 ;
    %load/vec4 v0x56466957db50_0;
    %load/vec4 v0x56466957dc30_0;
    %sub;
    %assign/vec4 v0x56466957dcf0_0, 0;
    %jmp T_18.14;
T_18.7 ;
    %load/vec4 v0x56466957db50_0;
    %load/vec4 v0x56466957dc30_0;
    %sub;
    %assign/vec4 v0x56466957dcf0_0, 0;
    %jmp T_18.14;
T_18.8 ;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x56466957db50_0;
    %load/vec4 v0x56466957dc30_0;
    %or;
    %xor;
    %assign/vec4 v0x56466957dcf0_0, 0;
    %jmp T_18.14;
T_18.9 ;
    %load/vec4 v0x56466957dc30_0;
    %ix/getv 4, v0x56466957db50_0;
    %shiftl 4;
    %assign/vec4 v0x56466957dcf0_0, 0;
    %jmp T_18.14;
T_18.10 ;
    %load/vec4 v0x56466957dc30_0;
    %ix/getv 4, v0x56466957db50_0;
    %shiftr 4;
    %assign/vec4 v0x56466957dcf0_0, 0;
    %jmp T_18.14;
T_18.11 ;
    %load/vec4 v0x56466957dc30_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_18.15, 8;
    %load/vec4 v0x56466957dc30_0;
    %ix/getv 4, v0x56466957db50_0;
    %shiftr 4;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x56466957db50_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %jmp/1 T_18.16, 8;
T_18.15 ; End of true expr.
    %load/vec4 v0x56466957dc30_0;
    %ix/getv 4, v0x56466957db50_0;
    %shiftr 4;
    %jmp/0 T_18.16, 8;
 ; End of false expr.
    %blend;
T_18.16;
    %assign/vec4 v0x56466957dcf0_0, 0;
    %jmp T_18.14;
T_18.12 ;
    %load/vec4 v0x56466957db50_0;
    %load/vec4 v0x56466957dc30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x56466957dcf0_0, 0;
    %jmp T_18.14;
T_18.14 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x56466957d410;
T_19 ;
    %vpi_call 5 25 "$display", "init EX" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x56466957d410;
T_20 ;
    %wait E_0x5646694b6000;
    %load/vec4 v0x564669580350_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_20.0, 4;
    %vpi_call 5 29 "$display", "1: forward: default." {0 0 0};
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x564669580350_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_20.2, 4;
    %vpi_call 5 30 "$display", "1; forward: MEM: %b", v0x564669580130_0 {0 0 0};
    %jmp T_20.3;
T_20.2 ;
    %vpi_call 5 31 "$display", "1; forward: WB: %b", v0x5646695801f0_0 {0 0 0};
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x56466957d410;
T_21 ;
    %wait E_0x5646694b57f0;
    %load/vec4 v0x564669580920_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 5 35 "$display", "2; forward: default." {0 0 0};
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x564669580920_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.2, 4;
    %vpi_call 5 36 "$display", "2; forward: MEM: %b", v0x564669580530_0 {0 0 0};
    %jmp T_21.3;
T_21.2 ;
    %vpi_call 5 37 "$display", "2; forward: WB: %b", v0x564669580680_0 {0 0 0};
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x56466957d410;
T_22 ;
    %wait E_0x5646694b56b0;
    %load/vec4 v0x564669581250_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.0, 4;
    %vpi_call 5 41 "$display", "3; forward: default." {0 0 0};
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x564669581250_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.2, 4;
    %vpi_call 5 42 "$display", "3; forward: MEM: %b", v0x564669581000_0 {0 0 0};
    %jmp T_22.3;
T_22.2 ;
    %vpi_call 5 43 "$display", "3; forward: WB: %b", v0x5646695810a0_0 {0 0 0};
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x564669581520;
T_23 ;
    %vpi_call 8 17 "$display", "init forward" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %split/vec4 2;
    %assign/vec4 v0x564669581e40_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x5646695818f0_0, 0;
    %assign/vec4 v0x564669581810_0, 0;
    %end;
    .thread T_23;
    .scope S_0x564669581520;
T_24 ;
    %wait E_0x56466956bd70;
    %load/vec4 v0x564669581a70_0;
    %load/vec4 v0x564669581c80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564669581c80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x564669581f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x564669581810_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564669581810_0, 0;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x564669581b50_0;
    %load/vec4 v0x564669581c80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564669581c80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x564669582010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x564669581810_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564669581810_0, 0;
T_24.7 ;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564669581810_0, 0;
T_24.5 ;
T_24.1 ;
    %load/vec4 v0x564669581a70_0;
    %load/vec4 v0x564669581d60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564669581d60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0x564669581f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5646695818f0_0, 0;
    %jmp T_24.11;
T_24.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5646695818f0_0, 0;
T_24.11 ;
    %jmp T_24.9;
T_24.8 ;
    %load/vec4 v0x564669581b50_0;
    %load/vec4 v0x564669581d60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564669581d60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v0x564669582010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5646695818f0_0, 0;
    %jmp T_24.15;
T_24.14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5646695818f0_0, 0;
T_24.15 ;
    %jmp T_24.13;
T_24.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5646695818f0_0, 0;
T_24.13 ;
T_24.9 ;
    %load/vec4 v0x564669581a70_0;
    %load/vec4 v0x5646695819b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5646695819b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v0x564669581f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x564669581e40_0, 0;
    %jmp T_24.19;
T_24.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564669581e40_0, 0;
T_24.19 ;
    %jmp T_24.17;
T_24.16 ;
    %load/vec4 v0x564669581b50_0;
    %load/vec4 v0x5646695819b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5646695819b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.20, 8;
    %load/vec4 v0x564669582010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x564669581e40_0, 0;
    %jmp T_24.23;
T_24.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564669581e40_0, 0;
T_24.23 ;
    %jmp T_24.21;
T_24.20 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564669581e40_0, 0;
T_24.21 ;
T_24.17 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x564669594020;
T_25 ;
    %vpi_call 18 23 "$display", "init extomem" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x564669594d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669594e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669594630_0, 0;
    %assign/vec4 v0x5646695947c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564669594950_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0x564669594b50_0, 0;
    %assign/vec4 v0x5646695942d0_0, 0;
    %end;
    .thread T_25;
    .scope S_0x564669594020;
T_26 ;
    %wait E_0x5646694b5570;
    %load/vec4 v0x564669594a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x564669594d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669594e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669594630_0, 0;
    %assign/vec4 v0x5646695947c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564669594950_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0x564669594b50_0, 0;
    %assign/vec4 v0x5646695942d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x564669594720_0;
    %assign/vec4 v0x5646695947c0_0, 0;
    %load/vec4 v0x564669594540_0;
    %assign/vec4 v0x564669594630_0, 0;
    %load/vec4 v0x564669594df0_0;
    %assign/vec4 v0x564669594e90_0, 0;
    %load/vec4 v0x5646695948b0_0;
    %assign/vec4 v0x564669594950_0, 0;
    %load/vec4 v0x5646695941f0_0;
    %assign/vec4 v0x5646695942d0_0, 0;
    %load/vec4 v0x564669594ab0_0;
    %assign/vec4 v0x564669594b50_0, 0;
    %load/vec4 v0x564669594c60_0;
    %assign/vec4 v0x564669594d00_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5646695900a0;
T_27 ;
    %vpi_call 16 19 "$display", "init dataMEM" {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x5646695900a0;
T_28 ;
    %wait E_0x5646694b5570;
    %load/vec4 v0x564669591890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5646695916f0_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x5646695916f0_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5646695916f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564669590400, 0, 4;
    %load/vec4 v0x5646695916f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5646695916f0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5646695917d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %vpi_call 16 27 "$display", "Memory writing: address:%b data:%h", v0x5646695914b0_0, v0x5646695919f0_0 {0 0 0};
    %load/vec4 v0x5646695919f0_0;
    %split/vec4 8;
    %load/vec4 v0x5646695914b0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564669590400, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5646695914b0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564669590400, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x5646695914b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564669590400, 0, 4;
    %ix/getv 3, v0x5646695914b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564669590400, 0, 4;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5646695900a0;
T_29 ;
    %wait E_0x564669590380;
    %load/vec4 v0x564669591930_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %vpi_call 16 34 "$writememh", "memfile.s", v0x564669590400 {0 0 0};
T_29.0 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x56466958fed0;
T_30 ;
    %vpi_call 15 12 "$display", "init mem" {0 0 0};
    %end;
    .thread T_30;
    .scope S_0x5646695950d0;
T_31 ;
    %vpi_call 19 25 "$display", "init memtowb" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x564669595d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669595760_0, 0;
    %assign/vec4 v0x564669595e90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564669595b30_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0x564669595560_0, 0;
    %assign/vec4 v0x564669595940_0, 0;
    %end;
    .thread T_31;
    .scope S_0x5646695950d0;
T_32 ;
    %wait E_0x5646694b5570;
    %load/vec4 v0x564669595bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x564669595d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x564669595760_0, 0;
    %assign/vec4 v0x564669595e90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564669595b30_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0x564669595560_0, 0;
    %assign/vec4 v0x564669595940_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x564669595df0_0;
    %assign/vec4 v0x564669595e90_0, 0;
    %load/vec4 v0x5646695956c0_0;
    %assign/vec4 v0x564669595760_0, 0;
    %load/vec4 v0x564669595850_0;
    %assign/vec4 v0x564669595940_0, 0;
    %load/vec4 v0x564669595480_0;
    %assign/vec4 v0x564669595560_0, 0;
    %load/vec4 v0x564669595a20_0;
    %assign/vec4 v0x564669595b30_0, 0;
    %load/vec4 v0x564669595c90_0;
    %assign/vec4 v0x564669595d30_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x564669596170;
T_33 ;
    %vpi_call 20 11 "$display", "init wb" {0 0 0};
    %end;
    .thread T_33;
    .scope S_0x564669596170;
T_34 ;
    %wait E_0x564669590290;
    %load/vec4 v0x5646695970d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %vpi_call 20 22 "$display", "finished" {0 0 0};
    %vpi_call 20 23 "$finish" {0 0 0};
T_34.0 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x564669535c80;
T_35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56466959a000_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_35.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_35.1, 5;
    %jmp/1 T_35.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 500000, 0;
    %load/vec4 v0x56466959a000_0;
    %inv;
    %store/vec4 v0x56466959a000_0, 0, 1;
    %jmp T_35.0;
T_35.1 ;
    %pop/vec4 1;
    %end;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "./main.v";
    "./cpu.v";
    "./IF_to_ID.v";
    "./EX_stage.v";
    "./alu.v";
    "./mux.v";
    "./forward.v";
    "./load_stall.v";
    "./ID_stage.v";
    "./control.v";
    "./register_file.v";
    "./IF_stage.v";
    "./InstructionRAM.v";
    "./MEM_stage.v";
    "./dataMEM.v";
    "./ID_to_EX.v";
    "./EX_to_MEM.v";
    "./MEM_to_WB.v";
    "./WB_stage.v";
