Generating HDL for page 17.11.06.1 EDIT TRANSLATOR at 10/6/2020 8:07:57 PM
Note: DOT Function at 3E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Removed 2 outputs from Gate at 2A to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 2D to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 3I to ignored block(s) or identical signal names
Generating Statement for block at 3A with output pin(s) of OUT_3A_C
	and inputs of MS_BLANK,MS_CONTROL_ZERO
	and logic function of NAND
Generating Statement for block at 2A with output pin(s) of OUT_2A_R
	and inputs of MS_BLANK
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_C
	and inputs of MS_CONTROL_ZERO
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_R
	and inputs of MS_COMMA
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_E
	and inputs of MS_COMMA,MS_CONTROL_ZERO,MS_BLANK
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_C
	and inputs of MS_COMMA,MS_CONTROL_ZERO,MS_BLANK
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_C
	and inputs of MS_CONTROL_ZERO,MS_DECIMAL
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_K
	and inputs of MS_DECIMAL,MS_NU_8_OR_9_CHAR
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_P
	and inputs of MS_NUMERIC_1_THRU_7,MS_MINUS_SIGN
	and logic function of NAND
Generating Statement for block at 1G with output pin(s) of OUT_1G_K
	and inputs of OUT_3H_G
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_G, OUT_3H_G
	and inputs of MS_NUMERIC_1_THRU_7,MS_NU_8_OR_9_CHAR
	and logic function of NAND
Generating Statement for block at 3I with output pin(s) of OUT_3I_B
	and inputs of MS_DECIMAL
	and logic function of NOT
Generating Statement for block at 3E with output pin(s) of OUT_DOT_3E
	and inputs of OUT_3E_C,OUT_3F_K,OUT_3G_P
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_BLANK_OR_ZERO
	from gate output OUT_3A_C
Generating output sheet edge signal assignment to 
	signal PS_BLANK
	from gate output OUT_2A_R
Generating output sheet edge signal assignment to 
	signal PS_CONTROL_ZERO
	from gate output OUT_2B_C
Generating output sheet edge signal assignment to 
	signal PS_COMMA
	from gate output OUT_2C_R
Generating output sheet edge signal assignment to 
	signal PS_BLANK_0_OR_COMMA
	from gate output OUT_2D_E
Generating output sheet edge signal assignment to 
	signal PS_0_OR_DECIMAL
	from gate output OUT_2E_C
Generating output sheet edge signal assignment to 
	signal MS_SIG_DIGIT
	from gate output OUT_1G_K
Generating output sheet edge signal assignment to 
	signal PS_SIG_DIGIT
	from gate output OUT_3H_G
Generating output sheet edge signal assignment to 
	signal PS_DECIMAL
	from gate output OUT_3I_B
Generating output sheet edge signal assignment to 
	signal PS_BLK_0_PUNCT_OR_SIG_DIGIT
	from gate output OUT_DOT_3E
