#Q2
跑模擬請進到stratus資料夾

Run SystemC-based simulation  

make sim_B

Run HLS synthesis and Verilog simulation

make sim_V_BASIC
