// Seed: 512232929
module module_0 (
    input logic id_0,
    output id_1,
    output wor id_2
);
  logic id_3, id_4;
  assign id_3 = 1;
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9;
  logic id_10;
  initial id_7 = id_3;
  logic id_11 = 1;
  type_26(
      id_1, (1 - 1), 1, id_0
  );
  logic id_12;
  wor   id_13;
  logic id_14;
  assign id_13[1] = id_12;
  always @(1'b0 or posedge id_11) begin
    if (1) id_12 = 1'b0 - 1;
    else id_5 = 1;
  end
  initial id_2 = id_13;
  type_30(
      1, id_8
  );
  logic id_15 = id_15;
endmodule
