// Seed: 2239086899
module module_0 #(
    parameter id_3 = 32'd55
) (
    output supply1 id_0,
    input  supply1 id_1
);
  wire _id_3;
  assign module_1.id_4 = 0;
  parameter [id_3 : -1] id_4 = -1 - 1;
  logic id_5;
  wire  id_6;
  wire  id_7;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    input wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    output wor id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wor id_9,
    output tri id_10,
    input supply1 id_11
);
  real id_13;
  module_0 modCall_1 (
      id_7,
      id_5
  );
  id_14 :
  assert property (@(posedge 1 or id_5 or id_2) -1) id_0 <= id_13;
endmodule
