INFO-FLOW: Workspace C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll opened at Sat May 15 17:28:31 -0700 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.118 sec.
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.177 sec.
Command     ap_source done; 0.177 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.638 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.795 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.106 sec.
Execute   set_part xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   source ./imageprosseing/compressionunroll/directives.tcl 
Execute     set_directive_unroll compressf/row 
INFO-FLOW: Setting directive 'UNROLL' 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'imageprosseing/imgpro.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling imageprosseing/imgpro.c as C
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted imageprosseing/imgpro.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/hell/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "imageprosseing/imgpro.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/hell/Vivado/2019.1/common/technology/autopilot" -I "D:/hell/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pp.0.c" 
INFO-FLOW: exec D:/hell/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/hell/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E imageprosseing/imgpro.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/hell/Vivado/2019.1/common/technology/autopilot -I D:/hell/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pp.0.c
Command       clang done; 2.382 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pp.0.c std=gnu89 
INFO-FLOW: exec D:/hell/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.596 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/hell/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/hell/Vivado/2019.1/common/technology/autopilot" -I "D:/hell/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pp.0.c"  -o "C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/hell/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/hell/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/hell/Vivado/2019.1/common/technology/autopilot -I D:/hell/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pp.0.c -o C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/useless.bc
Command       clang done; 2.05 sec.
INFO-FLOW: Done: GCC PP time: 5 seconds per iteration
INFO-FLOW: Setting directive 'UNROLL' 
Execute       source D:/hell/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/hell/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/hell/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'UNROLL' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pp.0.c std=gnu89 -directive=C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/hell/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.103 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pp.0.c std=gnu89 -directive=C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/hell/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.288 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/hell/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/xilinx-dataflow-lawyer.imgpro.pp.0.c.diag.yml C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/xilinx-dataflow-lawyer.imgpro.pp.0.c.out.log 2> C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/xilinx-dataflow-lawyer.imgpro.pp.0.c.err.log 
Command       ap_eval done; 0.392 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/hell/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/tidy-3.1.imgpro.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/tidy-3.1.imgpro.pp.0.c.out.log 2> C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/tidy-3.1.imgpro.pp.0.c.err.log 
Command         ap_eval done; 0.211 sec.
Execute         source D:/hell/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/hell/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/hell/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/xilinx-legacy-rewriter.imgpro.pp.0.c.out.log 2> C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/xilinx-legacy-rewriter.imgpro.pp.0.c.err.log 
Command         ap_eval done; 0.333 sec.
Command       tidy_31 done; 0.677 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/hell/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.103 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/hell/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/hell/Vivado/2019.1/common/technology/autopilot" -I "D:/hell/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.bc" 
INFO-FLOW: exec D:/hell/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/hell/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/hell/Vivado/2019.1/common/technology/autopilot -I D:/hell/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.bc
Command       clang done; 1.689 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/imgpro.g.bc -hls-opt -except-internalize compressf -LD:/hell/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.g 
Command       llvm-ld done; 12.159 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 175.191 ; gain = 84.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 175.191 ; gain = 84.977
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.pp.bc -o C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.pp.0.bc -disable-opt -LD:/hell/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.956 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top compressf -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.g.0.bc -o C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 175.191 ; gain = 84.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.g.1.bc -o C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.g.2.prechk.bc -o C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 175.191 ; gain = 84.977
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.g.1.bc to C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.o.1.bc -o C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [HLS 200-489] Unrolling loop 'row' (imageprosseing/imgpro.c:229) in function 'compressf' completely with a factor of 625.
Command         transform done; 35.039 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.o.1.tmp.bc -o C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 38.1 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:37 . Memory (MB): peak = 257.238 ; gain = 167.023
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.o.2.bc -o C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO-FLOW: Workspace C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll opened at Sat May 15 17:51:57 -0700 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.163 sec.
Command     ap_source done; 0.163 sec.
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.542 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.716 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.938 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted C:/Users/raoja/Desktop/uni/520/imageprosseing/testyy.c 
Execute     is_xip C:/Users/raoja/Desktop/uni/520/imageprosseing/testyy.c 
Execute     is_encrypted C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.h 
Execute     is_xip C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.h 
Execute     is_encrypted C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.c 
Execute     is_xip C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.c 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.379 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 25.576 sec.
Command ap_source done; 26.548 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll opened at Sat May 15 18:00:06 -0700 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.139 sec.
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.211 sec.
Command     ap_source done; 0.212 sec.
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.696 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.87 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.165 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/raoja/Desktop/uni/520/imageprosseing/testyy.c 
Execute     is_xip C:/Users/raoja/Desktop/uni/520/imageprosseing/testyy.c 
Execute     is_encrypted C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.h 
Execute     is_xip C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.h 
Execute     is_encrypted C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.c 
Execute     is_xip C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.c 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Workspace C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll opened at Sat May 15 18:00:21 -0700 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.139 sec.
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.212 sec.
Command     ap_source done; 0.213 sec.
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.695 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.874 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.143 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/raoja/Desktop/uni/520/imageprosseing/testyy.c 
Execute     is_xip C:/Users/raoja/Desktop/uni/520/imageprosseing/testyy.c 
Execute     is_encrypted C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.h 
Execute     is_xip C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.h 
Execute     is_encrypted C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.c 
Execute     is_xip C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.c 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.708 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 12.142 sec.
Command ap_source done; 13.303 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll opened at Sat May 15 18:01:45 -0700 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.136 sec.
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.203 sec.
Command     ap_source done; 0.203 sec.
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.693 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.859 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.125 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/raoja/Desktop/uni/520/imageprosseing/testyy.c 
Execute     is_xip C:/Users/raoja/Desktop/uni/520/imageprosseing/testyy.c 
Execute     is_encrypted C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.h 
Execute     is_xip C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.h 
Execute     is_encrypted C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.c 
Execute     is_xip C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.c 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.481 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.521 sec.
Command ap_source done; 11.665 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/raoja/Desktop/uni/520/imageprosseing/compressionunroll opened at Sat May 15 18:10:52 -0700 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.133 sec.
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.197 sec.
Command     ap_source done; 0.198 sec.
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.681 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/hell/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/hell/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/hell/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/hell/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.86 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.125 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/raoja/Desktop/uni/520/imageprosseing/testyy.c 
Execute     is_xip C:/Users/raoja/Desktop/uni/520/imageprosseing/testyy.c 
Execute     is_encrypted C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.h 
Execute     is_xip C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.h 
Execute     is_encrypted C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.c 
Execute     is_xip C:/Users/raoja/Desktop/uni/520/imageprosseing/imgpro.c 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.215 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.876 sec.
Command ap_source done; 11.027 sec.
Execute cleanup_all 
