
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    EE139PC18
Date:        Thu Mar 01 23:30:02 2018
Version:     L-2016.09M-2

Arguments:   -product synplify_pro PID_controller_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "PID_controller_syn.tcl"
New HDL Analyst: enabled
log file: "C:\PID Project\PID_Controller\synthesis\PID_controller.srr"
Running: synthesis in foreground

Running PID_controller_syn|synthesis

Running: compile (Compile) on PID_controller_syn|synthesis
# Thu Mar 01 23:31:47 2018

Running: compile_flow (Compile Process) on PID_controller_syn|synthesis
# Thu Mar 01 23:31:47 2018

Running: compiler (Compile Input) on PID_controller_syn|synthesis
# Thu Mar 01 23:31:47 2018

compiler completed
# Thu Mar 01 23:31:47 2018

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on PID_controller_syn|synthesis
# Thu Mar 01 23:31:47 2018
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on PID_controller_syn|synthesis

Running: premap (Pre-mapping) on PID_controller_syn|synthesis
# Thu Mar 01 23:31:48 2018
premap exited with errors
Job failed on: PID_controller_syn|synthesis

Job: "premap" terminated with error status: 2
See log file: "C:\PID Project\PID_Controller\synthesis\synlog\PID_controller_premap.srr"
# Thu Mar 01 23:31:48 2018

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile on PID_controller_syn|synthesis
Complete: Logic Synthesis on PID_controller_syn|synthesis
exit status=2
License checkin: synplifypro_actel
