// Seed: 125355287
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output tri id_2,
    input wor id_3,
    input supply1 id_4,
    output tri0 id_5,
    input uwire id_6,
    output wire id_7,
    output wor id_8,
    input wor id_9,
    output tri1 id_10
);
  wire id_12;
  wire id_13, id_14;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    output tri id_2,
    output wor id_3,
    input tri1 id_4,
    input supply1 id_5
);
  module_0(
      id_1, id_5, id_2, id_1, id_1, id_3, id_4, id_3, id_2, id_5, id_3
  );
endmodule
