
DAC triangular.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000019b4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08001a74  08001a74  00002a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a90  08001a90  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001a90  08001a90  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001a90  08001a90  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a90  08001a90  00002a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001a94  08001a94  00002a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001a98  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  2000000c  08001aa4  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000007c  08001aa4  0000307c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000079a9  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016ed  00000000  00000000  0000a9dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008f8  00000000  00000000  0000c0d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006c1  00000000  00000000  0000c9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000134c0  00000000  00000000  0000d089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009e82  00000000  00000000  00020549  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000786a2  00000000  00000000  0002a3cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a2a6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f5c  00000000  00000000  000a2ab0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  000a4a0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001a5c 	.word	0x08001a5c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001a5c 	.word	0x08001a5c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 f9a6 	bl	8000574 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f816 	bl	8000258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f8d6 	bl	80003dc <MX_GPIO_Init>
  MX_DAC_Init();
 8000230:	f000 f862 	bl	80002f8 <MX_DAC_Init>
  MX_TIM6_Init();
 8000234:	f000 f898 	bl	8000368 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim6);
 8000238:	4b05      	ldr	r3, [pc, #20]	@ (8000250 <main+0x30>)
 800023a:	0018      	movs	r0, r3
 800023c:	f001 faec 	bl	8001818 <HAL_TIM_Base_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <main+0x34>)
 8000242:	2100      	movs	r1, #0
 8000244:	0018      	movs	r0, r3
 8000246:	f000 fb5a 	bl	80008fe <HAL_DAC_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800024a:	46c0      	nop			@ (mov r8, r8)
 800024c:	e7fd      	b.n	800024a <main+0x2a>
 800024e:	46c0      	nop			@ (mov r8, r8)
 8000250:	20000038 	.word	0x20000038
 8000254:	20000028 	.word	0x20000028

08000258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b590      	push	{r4, r7, lr}
 800025a:	b095      	sub	sp, #84	@ 0x54
 800025c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025e:	2418      	movs	r4, #24
 8000260:	193b      	adds	r3, r7, r4
 8000262:	0018      	movs	r0, r3
 8000264:	2338      	movs	r3, #56	@ 0x38
 8000266:	001a      	movs	r2, r3
 8000268:	2100      	movs	r1, #0
 800026a:	f001 fbcb 	bl	8001a04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026e:	1d3b      	adds	r3, r7, #4
 8000270:	0018      	movs	r0, r3
 8000272:	2314      	movs	r3, #20
 8000274:	001a      	movs	r2, r3
 8000276:	2100      	movs	r1, #0
 8000278:	f001 fbc4 	bl	8001a04 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800027c:	4b1c      	ldr	r3, [pc, #112]	@ (80002f0 <SystemClock_Config+0x98>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	4a1c      	ldr	r2, [pc, #112]	@ (80002f4 <SystemClock_Config+0x9c>)
 8000282:	401a      	ands	r2, r3
 8000284:	4b1a      	ldr	r3, [pc, #104]	@ (80002f0 <SystemClock_Config+0x98>)
 8000286:	2180      	movs	r1, #128	@ 0x80
 8000288:	0109      	lsls	r1, r1, #4
 800028a:	430a      	orrs	r2, r1
 800028c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800028e:	0021      	movs	r1, r4
 8000290:	187b      	adds	r3, r7, r1
 8000292:	2202      	movs	r2, #2
 8000294:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000296:	187b      	adds	r3, r7, r1
 8000298:	2201      	movs	r2, #1
 800029a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800029c:	187b      	adds	r3, r7, r1
 800029e:	2210      	movs	r2, #16
 80002a0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002a2:	187b      	adds	r3, r7, r1
 80002a4:	2200      	movs	r2, #0
 80002a6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002a8:	187b      	adds	r3, r7, r1
 80002aa:	0018      	movs	r0, r3
 80002ac:	f000 fce2 	bl	8000c74 <HAL_RCC_OscConfig>
 80002b0:	1e03      	subs	r3, r0, #0
 80002b2:	d001      	beq.n	80002b8 <SystemClock_Config+0x60>
  {
    Error_Handler();
 80002b4:	f000 f8a8 	bl	8000408 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002b8:	1d3b      	adds	r3, r7, #4
 80002ba:	220f      	movs	r2, #15
 80002bc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002be:	1d3b      	adds	r3, r7, #4
 80002c0:	2201      	movs	r2, #1
 80002c2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	2200      	movs	r2, #0
 80002c8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	2200      	movs	r2, #0
 80002ce:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d0:	1d3b      	adds	r3, r7, #4
 80002d2:	2200      	movs	r2, #0
 80002d4:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002d6:	1d3b      	adds	r3, r7, #4
 80002d8:	2100      	movs	r1, #0
 80002da:	0018      	movs	r0, r3
 80002dc:	f001 f88e 	bl	80013fc <HAL_RCC_ClockConfig>
 80002e0:	1e03      	subs	r3, r0, #0
 80002e2:	d001      	beq.n	80002e8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80002e4:	f000 f890 	bl	8000408 <Error_Handler>
  }
}
 80002e8:	46c0      	nop			@ (mov r8, r8)
 80002ea:	46bd      	mov	sp, r7
 80002ec:	b015      	add	sp, #84	@ 0x54
 80002ee:	bd90      	pop	{r4, r7, pc}
 80002f0:	40007000 	.word	0x40007000
 80002f4:	ffffe7ff 	.word	0xffffe7ff

080002f8 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b082      	sub	sp, #8
 80002fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80002fe:	003b      	movs	r3, r7
 8000300:	0018      	movs	r0, r3
 8000302:	2308      	movs	r3, #8
 8000304:	001a      	movs	r2, r3
 8000306:	2100      	movs	r1, #0
 8000308:	f001 fb7c 	bl	8001a04 <memset>

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800030c:	4b14      	ldr	r3, [pc, #80]	@ (8000360 <MX_DAC_Init+0x68>)
 800030e:	4a15      	ldr	r2, [pc, #84]	@ (8000364 <MX_DAC_Init+0x6c>)
 8000310:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000312:	4b13      	ldr	r3, [pc, #76]	@ (8000360 <MX_DAC_Init+0x68>)
 8000314:	0018      	movs	r0, r3
 8000316:	f000 fa51 	bl	80007bc <HAL_DAC_Init>
 800031a:	1e03      	subs	r3, r0, #0
 800031c:	d001      	beq.n	8000322 <MX_DAC_Init+0x2a>
  {
    Error_Handler();
 800031e:	f000 f873 	bl	8000408 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8000322:	003b      	movs	r3, r7
 8000324:	2204      	movs	r2, #4
 8000326:	601a      	str	r2, [r3, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000328:	003b      	movs	r3, r7
 800032a:	2200      	movs	r2, #0
 800032c:	605a      	str	r2, [r3, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800032e:	0039      	movs	r1, r7
 8000330:	4b0b      	ldr	r3, [pc, #44]	@ (8000360 <MX_DAC_Init+0x68>)
 8000332:	2200      	movs	r2, #0
 8000334:	0018      	movs	r0, r3
 8000336:	f000 fa65 	bl	8000804 <HAL_DAC_ConfigChannel>
 800033a:	1e03      	subs	r3, r0, #0
 800033c:	d001      	beq.n	8000342 <MX_DAC_Init+0x4a>
  {
    Error_Handler();
 800033e:	f000 f863 	bl	8000408 <Error_Handler>
  }

  /** Configure Triangle wave generation on DAC OUT1
  */
  if (HAL_DACEx_TriangleWaveGenerate(&hdac, DAC_CHANNEL_1, DAC_TRIANGLEAMPLITUDE_4095) != HAL_OK)
 8000342:	23b0      	movs	r3, #176	@ 0xb0
 8000344:	011a      	lsls	r2, r3, #4
 8000346:	4b06      	ldr	r3, [pc, #24]	@ (8000360 <MX_DAC_Init+0x68>)
 8000348:	2100      	movs	r1, #0
 800034a:	0018      	movs	r0, r3
 800034c:	f000 faa6 	bl	800089c <HAL_DACEx_TriangleWaveGenerate>
 8000350:	1e03      	subs	r3, r0, #0
 8000352:	d001      	beq.n	8000358 <MX_DAC_Init+0x60>
  {
    Error_Handler();
 8000354:	f000 f858 	bl	8000408 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000358:	46c0      	nop			@ (mov r8, r8)
 800035a:	46bd      	mov	sp, r7
 800035c:	b002      	add	sp, #8
 800035e:	bd80      	pop	{r7, pc}
 8000360:	20000028 	.word	0x20000028
 8000364:	40007400 	.word	0x40007400

08000368 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b082      	sub	sp, #8
 800036c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800036e:	003b      	movs	r3, r7
 8000370:	0018      	movs	r0, r3
 8000372:	2308      	movs	r3, #8
 8000374:	001a      	movs	r2, r3
 8000376:	2100      	movs	r1, #0
 8000378:	f001 fb44 	bl	8001a04 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800037c:	4b15      	ldr	r3, [pc, #84]	@ (80003d4 <MX_TIM6_Init+0x6c>)
 800037e:	4a16      	ldr	r2, [pc, #88]	@ (80003d8 <MX_TIM6_Init+0x70>)
 8000380:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16-1;
 8000382:	4b14      	ldr	r3, [pc, #80]	@ (80003d4 <MX_TIM6_Init+0x6c>)
 8000384:	220f      	movs	r2, #15
 8000386:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000388:	4b12      	ldr	r3, [pc, #72]	@ (80003d4 <MX_TIM6_Init+0x6c>)
 800038a:	2200      	movs	r2, #0
 800038c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100-1;
 800038e:	4b11      	ldr	r3, [pc, #68]	@ (80003d4 <MX_TIM6_Init+0x6c>)
 8000390:	2263      	movs	r2, #99	@ 0x63
 8000392:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000394:	4b0f      	ldr	r3, [pc, #60]	@ (80003d4 <MX_TIM6_Init+0x6c>)
 8000396:	2200      	movs	r2, #0
 8000398:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800039a:	4b0e      	ldr	r3, [pc, #56]	@ (80003d4 <MX_TIM6_Init+0x6c>)
 800039c:	0018      	movs	r0, r3
 800039e:	f001 f9fb 	bl	8001798 <HAL_TIM_Base_Init>
 80003a2:	1e03      	subs	r3, r0, #0
 80003a4:	d001      	beq.n	80003aa <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80003a6:	f000 f82f 	bl	8000408 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80003aa:	003b      	movs	r3, r7
 80003ac:	2220      	movs	r2, #32
 80003ae:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003b0:	003b      	movs	r3, r7
 80003b2:	2200      	movs	r2, #0
 80003b4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80003b6:	003a      	movs	r2, r7
 80003b8:	4b06      	ldr	r3, [pc, #24]	@ (80003d4 <MX_TIM6_Init+0x6c>)
 80003ba:	0011      	movs	r1, r2
 80003bc:	0018      	movs	r0, r3
 80003be:	f001 fac9 	bl	8001954 <HAL_TIMEx_MasterConfigSynchronization>
 80003c2:	1e03      	subs	r3, r0, #0
 80003c4:	d001      	beq.n	80003ca <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 80003c6:	f000 f81f 	bl	8000408 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80003ca:	46c0      	nop			@ (mov r8, r8)
 80003cc:	46bd      	mov	sp, r7
 80003ce:	b002      	add	sp, #8
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	46c0      	nop			@ (mov r8, r8)
 80003d4:	20000038 	.word	0x20000038
 80003d8:	40001000 	.word	0x40001000

080003dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b082      	sub	sp, #8
 80003e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e2:	4b08      	ldr	r3, [pc, #32]	@ (8000404 <MX_GPIO_Init+0x28>)
 80003e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80003e6:	4b07      	ldr	r3, [pc, #28]	@ (8000404 <MX_GPIO_Init+0x28>)
 80003e8:	2101      	movs	r1, #1
 80003ea:	430a      	orrs	r2, r1
 80003ec:	62da      	str	r2, [r3, #44]	@ 0x2c
 80003ee:	4b05      	ldr	r3, [pc, #20]	@ (8000404 <MX_GPIO_Init+0x28>)
 80003f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80003f2:	2201      	movs	r2, #1
 80003f4:	4013      	ands	r3, r2
 80003f6:	607b      	str	r3, [r7, #4]
 80003f8:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003fa:	46c0      	nop			@ (mov r8, r8)
 80003fc:	46bd      	mov	sp, r7
 80003fe:	b002      	add	sp, #8
 8000400:	bd80      	pop	{r7, pc}
 8000402:	46c0      	nop			@ (mov r8, r8)
 8000404:	40021000 	.word	0x40021000

08000408 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800040c:	b672      	cpsid	i
}
 800040e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000410:	46c0      	nop			@ (mov r8, r8)
 8000412:	e7fd      	b.n	8000410 <Error_Handler+0x8>

08000414 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000418:	4b07      	ldr	r3, [pc, #28]	@ (8000438 <HAL_MspInit+0x24>)
 800041a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800041c:	4b06      	ldr	r3, [pc, #24]	@ (8000438 <HAL_MspInit+0x24>)
 800041e:	2101      	movs	r1, #1
 8000420:	430a      	orrs	r2, r1
 8000422:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000424:	4b04      	ldr	r3, [pc, #16]	@ (8000438 <HAL_MspInit+0x24>)
 8000426:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000428:	4b03      	ldr	r3, [pc, #12]	@ (8000438 <HAL_MspInit+0x24>)
 800042a:	2180      	movs	r1, #128	@ 0x80
 800042c:	0549      	lsls	r1, r1, #21
 800042e:	430a      	orrs	r2, r1
 8000430:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000432:	46c0      	nop			@ (mov r8, r8)
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}
 8000438:	40021000 	.word	0x40021000

0800043c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800043c:	b590      	push	{r4, r7, lr}
 800043e:	b089      	sub	sp, #36	@ 0x24
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000444:	240c      	movs	r4, #12
 8000446:	193b      	adds	r3, r7, r4
 8000448:	0018      	movs	r0, r3
 800044a:	2314      	movs	r3, #20
 800044c:	001a      	movs	r2, r3
 800044e:	2100      	movs	r1, #0
 8000450:	f001 fad8 	bl	8001a04 <memset>
  if(hdac->Instance==DAC)
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a14      	ldr	r2, [pc, #80]	@ (80004ac <HAL_DAC_MspInit+0x70>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d122      	bne.n	80004a4 <HAL_DAC_MspInit+0x68>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800045e:	4b14      	ldr	r3, [pc, #80]	@ (80004b0 <HAL_DAC_MspInit+0x74>)
 8000460:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000462:	4b13      	ldr	r3, [pc, #76]	@ (80004b0 <HAL_DAC_MspInit+0x74>)
 8000464:	2180      	movs	r1, #128	@ 0x80
 8000466:	0589      	lsls	r1, r1, #22
 8000468:	430a      	orrs	r2, r1
 800046a:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800046c:	4b10      	ldr	r3, [pc, #64]	@ (80004b0 <HAL_DAC_MspInit+0x74>)
 800046e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000470:	4b0f      	ldr	r3, [pc, #60]	@ (80004b0 <HAL_DAC_MspInit+0x74>)
 8000472:	2101      	movs	r1, #1
 8000474:	430a      	orrs	r2, r1
 8000476:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000478:	4b0d      	ldr	r3, [pc, #52]	@ (80004b0 <HAL_DAC_MspInit+0x74>)
 800047a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800047c:	2201      	movs	r2, #1
 800047e:	4013      	ands	r3, r2
 8000480:	60bb      	str	r3, [r7, #8]
 8000482:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000484:	193b      	adds	r3, r7, r4
 8000486:	2210      	movs	r2, #16
 8000488:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800048a:	193b      	adds	r3, r7, r4
 800048c:	2203      	movs	r2, #3
 800048e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000490:	193b      	adds	r3, r7, r4
 8000492:	2200      	movs	r2, #0
 8000494:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000496:	193a      	adds	r2, r7, r4
 8000498:	23a0      	movs	r3, #160	@ 0xa0
 800049a:	05db      	lsls	r3, r3, #23
 800049c:	0011      	movs	r1, r2
 800049e:	0018      	movs	r0, r3
 80004a0:	f000 fa72 	bl	8000988 <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 80004a4:	46c0      	nop			@ (mov r8, r8)
 80004a6:	46bd      	mov	sp, r7
 80004a8:	b009      	add	sp, #36	@ 0x24
 80004aa:	bd90      	pop	{r4, r7, pc}
 80004ac:	40007400 	.word	0x40007400
 80004b0:	40021000 	.word	0x40021000

080004b4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a06      	ldr	r2, [pc, #24]	@ (80004dc <HAL_TIM_Base_MspInit+0x28>)
 80004c2:	4293      	cmp	r3, r2
 80004c4:	d105      	bne.n	80004d2 <HAL_TIM_Base_MspInit+0x1e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80004c6:	4b06      	ldr	r3, [pc, #24]	@ (80004e0 <HAL_TIM_Base_MspInit+0x2c>)
 80004c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80004ca:	4b05      	ldr	r3, [pc, #20]	@ (80004e0 <HAL_TIM_Base_MspInit+0x2c>)
 80004cc:	2110      	movs	r1, #16
 80004ce:	430a      	orrs	r2, r1
 80004d0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 80004d2:	46c0      	nop			@ (mov r8, r8)
 80004d4:	46bd      	mov	sp, r7
 80004d6:	b002      	add	sp, #8
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	46c0      	nop			@ (mov r8, r8)
 80004dc:	40001000 	.word	0x40001000
 80004e0:	40021000 	.word	0x40021000

080004e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004e8:	46c0      	nop			@ (mov r8, r8)
 80004ea:	e7fd      	b.n	80004e8 <NMI_Handler+0x4>

080004ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004f0:	46c0      	nop			@ (mov r8, r8)
 80004f2:	e7fd      	b.n	80004f0 <HardFault_Handler+0x4>

080004f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80004f8:	46c0      	nop			@ (mov r8, r8)
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}

080004fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004fe:	b580      	push	{r7, lr}
 8000500:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000502:	46c0      	nop			@ (mov r8, r8)
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}

08000508 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800050c:	f000 f886 	bl	800061c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000510:	46c0      	nop			@ (mov r8, r8)
 8000512:	46bd      	mov	sp, r7
 8000514:	bd80      	pop	{r7, pc}

08000516 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000516:	b580      	push	{r7, lr}
 8000518:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800051a:	46c0      	nop			@ (mov r8, r8)
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}

08000520 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000520:	480d      	ldr	r0, [pc, #52]	@ (8000558 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000522:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000524:	f7ff fff7 	bl	8000516 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000528:	480c      	ldr	r0, [pc, #48]	@ (800055c <LoopForever+0x6>)
  ldr r1, =_edata
 800052a:	490d      	ldr	r1, [pc, #52]	@ (8000560 <LoopForever+0xa>)
  ldr r2, =_sidata
 800052c:	4a0d      	ldr	r2, [pc, #52]	@ (8000564 <LoopForever+0xe>)
  movs r3, #0
 800052e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000530:	e002      	b.n	8000538 <LoopCopyDataInit>

08000532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000536:	3304      	adds	r3, #4

08000538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800053a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800053c:	d3f9      	bcc.n	8000532 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800053e:	4a0a      	ldr	r2, [pc, #40]	@ (8000568 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000540:	4c0a      	ldr	r4, [pc, #40]	@ (800056c <LoopForever+0x16>)
  movs r3, #0
 8000542:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000544:	e001      	b.n	800054a <LoopFillZerobss>

08000546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000548:	3204      	adds	r2, #4

0800054a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800054a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800054c:	d3fb      	bcc.n	8000546 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800054e:	f001 fa61 	bl	8001a14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000552:	f7ff fe65 	bl	8000220 <main>

08000556 <LoopForever>:

LoopForever:
    b LoopForever
 8000556:	e7fe      	b.n	8000556 <LoopForever>
  ldr   r0, =_estack
 8000558:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800055c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000560:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000564:	08001a98 	.word	0x08001a98
  ldr r2, =_sbss
 8000568:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800056c:	2000007c 	.word	0x2000007c

08000570 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000570:	e7fe      	b.n	8000570 <ADC1_COMP_IRQHandler>
	...

08000574 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800057a:	1dfb      	adds	r3, r7, #7
 800057c:	2200      	movs	r2, #0
 800057e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000580:	4b0b      	ldr	r3, [pc, #44]	@ (80005b0 <HAL_Init+0x3c>)
 8000582:	681a      	ldr	r2, [r3, #0]
 8000584:	4b0a      	ldr	r3, [pc, #40]	@ (80005b0 <HAL_Init+0x3c>)
 8000586:	2140      	movs	r1, #64	@ 0x40
 8000588:	430a      	orrs	r2, r1
 800058a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800058c:	2000      	movs	r0, #0
 800058e:	f000 f811 	bl	80005b4 <HAL_InitTick>
 8000592:	1e03      	subs	r3, r0, #0
 8000594:	d003      	beq.n	800059e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000596:	1dfb      	adds	r3, r7, #7
 8000598:	2201      	movs	r2, #1
 800059a:	701a      	strb	r2, [r3, #0]
 800059c:	e001      	b.n	80005a2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800059e:	f7ff ff39 	bl	8000414 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005a2:	1dfb      	adds	r3, r7, #7
 80005a4:	781b      	ldrb	r3, [r3, #0]
}
 80005a6:	0018      	movs	r0, r3
 80005a8:	46bd      	mov	sp, r7
 80005aa:	b002      	add	sp, #8
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	40022000 	.word	0x40022000

080005b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005b4:	b590      	push	{r4, r7, lr}
 80005b6:	b083      	sub	sp, #12
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005bc:	4b14      	ldr	r3, [pc, #80]	@ (8000610 <HAL_InitTick+0x5c>)
 80005be:	681c      	ldr	r4, [r3, #0]
 80005c0:	4b14      	ldr	r3, [pc, #80]	@ (8000614 <HAL_InitTick+0x60>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	0019      	movs	r1, r3
 80005c6:	23fa      	movs	r3, #250	@ 0xfa
 80005c8:	0098      	lsls	r0, r3, #2
 80005ca:	f7ff fd9d 	bl	8000108 <__udivsi3>
 80005ce:	0003      	movs	r3, r0
 80005d0:	0019      	movs	r1, r3
 80005d2:	0020      	movs	r0, r4
 80005d4:	f7ff fd98 	bl	8000108 <__udivsi3>
 80005d8:	0003      	movs	r3, r0
 80005da:	0018      	movs	r0, r3
 80005dc:	f000 f8e1 	bl	80007a2 <HAL_SYSTICK_Config>
 80005e0:	1e03      	subs	r3, r0, #0
 80005e2:	d001      	beq.n	80005e8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80005e4:	2301      	movs	r3, #1
 80005e6:	e00f      	b.n	8000608 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	2b03      	cmp	r3, #3
 80005ec:	d80b      	bhi.n	8000606 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005ee:	6879      	ldr	r1, [r7, #4]
 80005f0:	2301      	movs	r3, #1
 80005f2:	425b      	negs	r3, r3
 80005f4:	2200      	movs	r2, #0
 80005f6:	0018      	movs	r0, r3
 80005f8:	f000 f8be 	bl	8000778 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005fc:	4b06      	ldr	r3, [pc, #24]	@ (8000618 <HAL_InitTick+0x64>)
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000602:	2300      	movs	r3, #0
 8000604:	e000      	b.n	8000608 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000606:	2301      	movs	r3, #1
}
 8000608:	0018      	movs	r0, r3
 800060a:	46bd      	mov	sp, r7
 800060c:	b003      	add	sp, #12
 800060e:	bd90      	pop	{r4, r7, pc}
 8000610:	20000000 	.word	0x20000000
 8000614:	20000008 	.word	0x20000008
 8000618:	20000004 	.word	0x20000004

0800061c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000620:	4b05      	ldr	r3, [pc, #20]	@ (8000638 <HAL_IncTick+0x1c>)
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	001a      	movs	r2, r3
 8000626:	4b05      	ldr	r3, [pc, #20]	@ (800063c <HAL_IncTick+0x20>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	18d2      	adds	r2, r2, r3
 800062c:	4b03      	ldr	r3, [pc, #12]	@ (800063c <HAL_IncTick+0x20>)
 800062e:	601a      	str	r2, [r3, #0]
}
 8000630:	46c0      	nop			@ (mov r8, r8)
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	46c0      	nop			@ (mov r8, r8)
 8000638:	20000008 	.word	0x20000008
 800063c:	20000078 	.word	0x20000078

08000640 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  return uwTick;
 8000644:	4b02      	ldr	r3, [pc, #8]	@ (8000650 <HAL_GetTick+0x10>)
 8000646:	681b      	ldr	r3, [r3, #0]
}
 8000648:	0018      	movs	r0, r3
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	46c0      	nop			@ (mov r8, r8)
 8000650:	20000078 	.word	0x20000078

08000654 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000654:	b590      	push	{r4, r7, lr}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	0002      	movs	r2, r0
 800065c:	6039      	str	r1, [r7, #0]
 800065e:	1dfb      	adds	r3, r7, #7
 8000660:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000662:	1dfb      	adds	r3, r7, #7
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	2b7f      	cmp	r3, #127	@ 0x7f
 8000668:	d828      	bhi.n	80006bc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800066a:	4a2f      	ldr	r2, [pc, #188]	@ (8000728 <__NVIC_SetPriority+0xd4>)
 800066c:	1dfb      	adds	r3, r7, #7
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	b25b      	sxtb	r3, r3
 8000672:	089b      	lsrs	r3, r3, #2
 8000674:	33c0      	adds	r3, #192	@ 0xc0
 8000676:	009b      	lsls	r3, r3, #2
 8000678:	589b      	ldr	r3, [r3, r2]
 800067a:	1dfa      	adds	r2, r7, #7
 800067c:	7812      	ldrb	r2, [r2, #0]
 800067e:	0011      	movs	r1, r2
 8000680:	2203      	movs	r2, #3
 8000682:	400a      	ands	r2, r1
 8000684:	00d2      	lsls	r2, r2, #3
 8000686:	21ff      	movs	r1, #255	@ 0xff
 8000688:	4091      	lsls	r1, r2
 800068a:	000a      	movs	r2, r1
 800068c:	43d2      	mvns	r2, r2
 800068e:	401a      	ands	r2, r3
 8000690:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	019b      	lsls	r3, r3, #6
 8000696:	22ff      	movs	r2, #255	@ 0xff
 8000698:	401a      	ands	r2, r3
 800069a:	1dfb      	adds	r3, r7, #7
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	0018      	movs	r0, r3
 80006a0:	2303      	movs	r3, #3
 80006a2:	4003      	ands	r3, r0
 80006a4:	00db      	lsls	r3, r3, #3
 80006a6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006a8:	481f      	ldr	r0, [pc, #124]	@ (8000728 <__NVIC_SetPriority+0xd4>)
 80006aa:	1dfb      	adds	r3, r7, #7
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	b25b      	sxtb	r3, r3
 80006b0:	089b      	lsrs	r3, r3, #2
 80006b2:	430a      	orrs	r2, r1
 80006b4:	33c0      	adds	r3, #192	@ 0xc0
 80006b6:	009b      	lsls	r3, r3, #2
 80006b8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80006ba:	e031      	b.n	8000720 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006bc:	4a1b      	ldr	r2, [pc, #108]	@ (800072c <__NVIC_SetPriority+0xd8>)
 80006be:	1dfb      	adds	r3, r7, #7
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	0019      	movs	r1, r3
 80006c4:	230f      	movs	r3, #15
 80006c6:	400b      	ands	r3, r1
 80006c8:	3b08      	subs	r3, #8
 80006ca:	089b      	lsrs	r3, r3, #2
 80006cc:	3306      	adds	r3, #6
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	18d3      	adds	r3, r2, r3
 80006d2:	3304      	adds	r3, #4
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	1dfa      	adds	r2, r7, #7
 80006d8:	7812      	ldrb	r2, [r2, #0]
 80006da:	0011      	movs	r1, r2
 80006dc:	2203      	movs	r2, #3
 80006de:	400a      	ands	r2, r1
 80006e0:	00d2      	lsls	r2, r2, #3
 80006e2:	21ff      	movs	r1, #255	@ 0xff
 80006e4:	4091      	lsls	r1, r2
 80006e6:	000a      	movs	r2, r1
 80006e8:	43d2      	mvns	r2, r2
 80006ea:	401a      	ands	r2, r3
 80006ec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	019b      	lsls	r3, r3, #6
 80006f2:	22ff      	movs	r2, #255	@ 0xff
 80006f4:	401a      	ands	r2, r3
 80006f6:	1dfb      	adds	r3, r7, #7
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	0018      	movs	r0, r3
 80006fc:	2303      	movs	r3, #3
 80006fe:	4003      	ands	r3, r0
 8000700:	00db      	lsls	r3, r3, #3
 8000702:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000704:	4809      	ldr	r0, [pc, #36]	@ (800072c <__NVIC_SetPriority+0xd8>)
 8000706:	1dfb      	adds	r3, r7, #7
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	001c      	movs	r4, r3
 800070c:	230f      	movs	r3, #15
 800070e:	4023      	ands	r3, r4
 8000710:	3b08      	subs	r3, #8
 8000712:	089b      	lsrs	r3, r3, #2
 8000714:	430a      	orrs	r2, r1
 8000716:	3306      	adds	r3, #6
 8000718:	009b      	lsls	r3, r3, #2
 800071a:	18c3      	adds	r3, r0, r3
 800071c:	3304      	adds	r3, #4
 800071e:	601a      	str	r2, [r3, #0]
}
 8000720:	46c0      	nop			@ (mov r8, r8)
 8000722:	46bd      	mov	sp, r7
 8000724:	b003      	add	sp, #12
 8000726:	bd90      	pop	{r4, r7, pc}
 8000728:	e000e100 	.word	0xe000e100
 800072c:	e000ed00 	.word	0xe000ed00

08000730 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	1e5a      	subs	r2, r3, #1
 800073c:	2380      	movs	r3, #128	@ 0x80
 800073e:	045b      	lsls	r3, r3, #17
 8000740:	429a      	cmp	r2, r3
 8000742:	d301      	bcc.n	8000748 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000744:	2301      	movs	r3, #1
 8000746:	e010      	b.n	800076a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000748:	4b0a      	ldr	r3, [pc, #40]	@ (8000774 <SysTick_Config+0x44>)
 800074a:	687a      	ldr	r2, [r7, #4]
 800074c:	3a01      	subs	r2, #1
 800074e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000750:	2301      	movs	r3, #1
 8000752:	425b      	negs	r3, r3
 8000754:	2103      	movs	r1, #3
 8000756:	0018      	movs	r0, r3
 8000758:	f7ff ff7c 	bl	8000654 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800075c:	4b05      	ldr	r3, [pc, #20]	@ (8000774 <SysTick_Config+0x44>)
 800075e:	2200      	movs	r2, #0
 8000760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000762:	4b04      	ldr	r3, [pc, #16]	@ (8000774 <SysTick_Config+0x44>)
 8000764:	2207      	movs	r2, #7
 8000766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000768:	2300      	movs	r3, #0
}
 800076a:	0018      	movs	r0, r3
 800076c:	46bd      	mov	sp, r7
 800076e:	b002      	add	sp, #8
 8000770:	bd80      	pop	{r7, pc}
 8000772:	46c0      	nop			@ (mov r8, r8)
 8000774:	e000e010 	.word	0xe000e010

08000778 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	60b9      	str	r1, [r7, #8]
 8000780:	607a      	str	r2, [r7, #4]
 8000782:	210f      	movs	r1, #15
 8000784:	187b      	adds	r3, r7, r1
 8000786:	1c02      	adds	r2, r0, #0
 8000788:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800078a:	68ba      	ldr	r2, [r7, #8]
 800078c:	187b      	adds	r3, r7, r1
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	b25b      	sxtb	r3, r3
 8000792:	0011      	movs	r1, r2
 8000794:	0018      	movs	r0, r3
 8000796:	f7ff ff5d 	bl	8000654 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 800079a:	46c0      	nop			@ (mov r8, r8)
 800079c:	46bd      	mov	sp, r7
 800079e:	b004      	add	sp, #16
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b082      	sub	sp, #8
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	0018      	movs	r0, r3
 80007ae:	f7ff ffbf 	bl	8000730 <SysTick_Config>
 80007b2:	0003      	movs	r3, r0
}
 80007b4:	0018      	movs	r0, r3
 80007b6:	46bd      	mov	sp, r7
 80007b8:	b002      	add	sp, #8
 80007ba:	bd80      	pop	{r7, pc}

080007bc <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d101      	bne.n	80007ce <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80007ca:	2301      	movs	r3, #1
 80007cc:	e015      	b.n	80007fa <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	791b      	ldrb	r3, [r3, #4]
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d106      	bne.n	80007e6 <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2200      	movs	r2, #0
 80007dc:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	0018      	movs	r0, r3
 80007e2:	f7ff fe2b 	bl	800043c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	2202      	movs	r2, #2
 80007ea:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	2200      	movs	r2, #0
 80007f0:	60da      	str	r2, [r3, #12]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	2201      	movs	r2, #1
 80007f6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80007f8:	2300      	movs	r3, #0
}
 80007fa:	0018      	movs	r0, r3
 80007fc:	46bd      	mov	sp, r7
 80007fe:	b002      	add	sp, #8
 8000800:	bd80      	pop	{r7, pc}
	...

08000804 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (STM32L07x/STM32L08x only)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b086      	sub	sp, #24
 8000808:	af00      	add	r7, sp, #0
 800080a:	60f8      	str	r0, [r7, #12]
 800080c:	60b9      	str	r1, [r7, #8]
 800080e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8000810:	2300      	movs	r3, #0
 8000812:	617b      	str	r3, [r7, #20]
 8000814:	2300      	movs	r3, #0
 8000816:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	795b      	ldrb	r3, [r3, #5]
 800081c:	2b01      	cmp	r3, #1
 800081e:	d101      	bne.n	8000824 <HAL_DAC_ConfigChannel+0x20>
 8000820:	2302      	movs	r3, #2
 8000822:	e035      	b.n	8000890 <HAL_DAC_ConfigChannel+0x8c>
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	2201      	movs	r2, #1
 8000828:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	2202      	movs	r2, #2
 800082e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8000838:	4a17      	ldr	r2, [pc, #92]	@ (8000898 <HAL_DAC_ConfigChannel+0x94>)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	409a      	lsls	r2, r3
 800083e:	0013      	movs	r3, r2
 8000840:	43da      	mvns	r2, r3
 8000842:	697b      	ldr	r3, [r7, #20]
 8000844:	4013      	ands	r3, r2
 8000846:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	681a      	ldr	r2, [r3, #0]
 800084c:	68bb      	ldr	r3, [r7, #8]
 800084e:	685b      	ldr	r3, [r3, #4]
 8000850:	4313      	orrs	r3, r2
 8000852:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8000854:	693a      	ldr	r2, [r7, #16]
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	409a      	lsls	r2, r3
 800085a:	0013      	movs	r3, r2
 800085c:	697a      	ldr	r2, [r7, #20]
 800085e:	4313      	orrs	r3, r2
 8000860:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	697a      	ldr	r2, [r7, #20]
 8000868:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	21c0      	movs	r1, #192	@ 0xc0
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	4099      	lsls	r1, r3
 8000876:	000b      	movs	r3, r1
 8000878:	43d9      	mvns	r1, r3
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	400a      	ands	r2, r1
 8000880:	601a      	str	r2, [r3, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	2201      	movs	r2, #1
 8000886:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	2200      	movs	r2, #0
 800088c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800088e:	2300      	movs	r3, #0
}
 8000890:	0018      	movs	r0, r3
 8000892:	46bd      	mov	sp, r7
 8000894:	b006      	add	sp, #24
 8000896:	bd80      	pop	{r7, pc}
 8000898:	00000ffe 	.word	0x00000ffe

0800089c <HAL_DACEx_TriangleWaveGenerate>:
  *            @arg DAC_TRIANGLEAMPLITUDE_2047: Select max triangle amplitude of 2047
  *            @arg DAC_TRIANGLEAMPLITUDE_4095: Select max triangle amplitude of 4095
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_TriangleWaveGenerate(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Amplitude)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	60f8      	str	r0, [r7, #12]
 80008a4:	60b9      	str	r1, [r7, #8]
 80008a6:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(Amplitude));

  /* Process locked */
  __HAL_LOCK(hdac);
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	795b      	ldrb	r3, [r3, #5]
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d101      	bne.n	80008b4 <HAL_DACEx_TriangleWaveGenerate+0x18>
 80008b0:	2302      	movs	r3, #2
 80008b2:	e020      	b.n	80008f6 <HAL_DACEx_TriangleWaveGenerate+0x5a>
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	2201      	movs	r2, #1
 80008b8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	2202      	movs	r2, #2
 80008be:	711a      	strb	r2, [r3, #4]

  /* Enable the triangle wave generation for the selected DAC channel */
  MODIFY_REG(hdac->Instance->CR, ((DAC_CR_WAVE1)|(DAC_CR_MAMP1))<<Channel, (DAC_CR_WAVE1_1 | Amplitude) << Channel);
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	22fc      	movs	r2, #252	@ 0xfc
 80008c8:	0111      	lsls	r1, r2, #4
 80008ca:	68ba      	ldr	r2, [r7, #8]
 80008cc:	4091      	lsls	r1, r2
 80008ce:	000a      	movs	r2, r1
 80008d0:	43d2      	mvns	r2, r2
 80008d2:	401a      	ands	r2, r3
 80008d4:	0011      	movs	r1, r2
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	2280      	movs	r2, #128	@ 0x80
 80008da:	431a      	orrs	r2, r3
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	409a      	lsls	r2, r3
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	430a      	orrs	r2, r1
 80008e6:	601a      	str	r2, [r3, #0]
 

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	2201      	movs	r2, #1
 80008ec:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	2200      	movs	r2, #0
 80008f2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80008f4:	2300      	movs	r3, #0
}
 80008f6:	0018      	movs	r0, r3
 80008f8:	46bd      	mov	sp, r7
 80008fa:	b004      	add	sp, #16
 80008fc:	bd80      	pop	{r7, pc}

080008fe <HAL_DAC_Start>:
  *          This parameter can be one of the following values:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 80008fe:	b580      	push	{r7, lr}
 8000900:	b084      	sub	sp, #16
 8000902:	af00      	add	r7, sp, #0
 8000904:	6078      	str	r0, [r7, #4]
 8000906:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8000908:	2300      	movs	r3, #0
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	2300      	movs	r3, #0
 800090e:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	795b      	ldrb	r3, [r3, #5]
 8000914:	2b01      	cmp	r3, #1
 8000916:	d101      	bne.n	800091c <HAL_DAC_Start+0x1e>
 8000918:	2302      	movs	r3, #2
 800091a:	e030      	b.n	800097e <HAL_DAC_Start+0x80>
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	2201      	movs	r2, #1
 8000920:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	2202      	movs	r2, #2
 8000926:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	6819      	ldr	r1, [r3, #0]
 800092e:	2201      	movs	r2, #1
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	409a      	lsls	r2, r3
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	430a      	orrs	r2, r1
 800093a:	601a      	str	r2, [r3, #0]

  tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	2204      	movs	r2, #4
 8000944:	4013      	ands	r3, r2
 8000946:	60fb      	str	r3, [r7, #12]
  tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	2238      	movs	r2, #56	@ 0x38
 8000950:	4013      	ands	r3, r2
 8000952:	60bb      	str	r3, [r7, #8]
  /* Check if software trigger enabled */
  if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	2b04      	cmp	r3, #4
 8000958:	d10a      	bne.n	8000970 <HAL_DAC_Start+0x72>
 800095a:	68bb      	ldr	r3, [r7, #8]
 800095c:	2b38      	cmp	r3, #56	@ 0x38
 800095e:	d107      	bne.n	8000970 <HAL_DAC_Start+0x72>
  {
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	685a      	ldr	r2, [r3, #4]
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	2101      	movs	r1, #1
 800096c:	430a      	orrs	r2, r1
 800096e:	605a      	str	r2, [r3, #4]
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	2201      	movs	r2, #1
 8000974:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	2200      	movs	r2, #0
 800097a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800097c:	2300      	movs	r3, #0
}
 800097e:	0018      	movs	r0, r3
 8000980:	46bd      	mov	sp, r7
 8000982:	b004      	add	sp, #16
 8000984:	bd80      	pop	{r7, pc}
	...

08000988 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b086      	sub	sp, #24
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
 8000990:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000992:	2300      	movs	r3, #0
 8000994:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000996:	2300      	movs	r3, #0
 8000998:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800099a:	2300      	movs	r3, #0
 800099c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800099e:	e14f      	b.n	8000c40 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	2101      	movs	r1, #1
 80009a6:	697a      	ldr	r2, [r7, #20]
 80009a8:	4091      	lsls	r1, r2
 80009aa:	000a      	movs	r2, r1
 80009ac:	4013      	ands	r3, r2
 80009ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d100      	bne.n	80009b8 <HAL_GPIO_Init+0x30>
 80009b6:	e140      	b.n	8000c3a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	685b      	ldr	r3, [r3, #4]
 80009bc:	2203      	movs	r2, #3
 80009be:	4013      	ands	r3, r2
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d005      	beq.n	80009d0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	2203      	movs	r2, #3
 80009ca:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80009cc:	2b02      	cmp	r3, #2
 80009ce:	d130      	bne.n	8000a32 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	689b      	ldr	r3, [r3, #8]
 80009d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	005b      	lsls	r3, r3, #1
 80009da:	2203      	movs	r2, #3
 80009dc:	409a      	lsls	r2, r3
 80009de:	0013      	movs	r3, r2
 80009e0:	43da      	mvns	r2, r3
 80009e2:	693b      	ldr	r3, [r7, #16]
 80009e4:	4013      	ands	r3, r2
 80009e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	68da      	ldr	r2, [r3, #12]
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	005b      	lsls	r3, r3, #1
 80009f0:	409a      	lsls	r2, r3
 80009f2:	0013      	movs	r3, r2
 80009f4:	693a      	ldr	r2, [r7, #16]
 80009f6:	4313      	orrs	r3, r2
 80009f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	693a      	ldr	r2, [r7, #16]
 80009fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a06:	2201      	movs	r2, #1
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	409a      	lsls	r2, r3
 8000a0c:	0013      	movs	r3, r2
 8000a0e:	43da      	mvns	r2, r3
 8000a10:	693b      	ldr	r3, [r7, #16]
 8000a12:	4013      	ands	r3, r2
 8000a14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	685b      	ldr	r3, [r3, #4]
 8000a1a:	091b      	lsrs	r3, r3, #4
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	401a      	ands	r2, r3
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	409a      	lsls	r2, r3
 8000a24:	0013      	movs	r3, r2
 8000a26:	693a      	ldr	r2, [r7, #16]
 8000a28:	4313      	orrs	r3, r2
 8000a2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	693a      	ldr	r2, [r7, #16]
 8000a30:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	685b      	ldr	r3, [r3, #4]
 8000a36:	2203      	movs	r2, #3
 8000a38:	4013      	ands	r3, r2
 8000a3a:	2b03      	cmp	r3, #3
 8000a3c:	d017      	beq.n	8000a6e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	68db      	ldr	r3, [r3, #12]
 8000a42:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	005b      	lsls	r3, r3, #1
 8000a48:	2203      	movs	r2, #3
 8000a4a:	409a      	lsls	r2, r3
 8000a4c:	0013      	movs	r3, r2
 8000a4e:	43da      	mvns	r2, r3
 8000a50:	693b      	ldr	r3, [r7, #16]
 8000a52:	4013      	ands	r3, r2
 8000a54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	689a      	ldr	r2, [r3, #8]
 8000a5a:	697b      	ldr	r3, [r7, #20]
 8000a5c:	005b      	lsls	r3, r3, #1
 8000a5e:	409a      	lsls	r2, r3
 8000a60:	0013      	movs	r3, r2
 8000a62:	693a      	ldr	r2, [r7, #16]
 8000a64:	4313      	orrs	r3, r2
 8000a66:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	693a      	ldr	r2, [r7, #16]
 8000a6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	2203      	movs	r2, #3
 8000a74:	4013      	ands	r3, r2
 8000a76:	2b02      	cmp	r3, #2
 8000a78:	d123      	bne.n	8000ac2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	08da      	lsrs	r2, r3, #3
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	3208      	adds	r2, #8
 8000a82:	0092      	lsls	r2, r2, #2
 8000a84:	58d3      	ldr	r3, [r2, r3]
 8000a86:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000a88:	697b      	ldr	r3, [r7, #20]
 8000a8a:	2207      	movs	r2, #7
 8000a8c:	4013      	ands	r3, r2
 8000a8e:	009b      	lsls	r3, r3, #2
 8000a90:	220f      	movs	r2, #15
 8000a92:	409a      	lsls	r2, r3
 8000a94:	0013      	movs	r3, r2
 8000a96:	43da      	mvns	r2, r3
 8000a98:	693b      	ldr	r3, [r7, #16]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	691a      	ldr	r2, [r3, #16]
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	2107      	movs	r1, #7
 8000aa6:	400b      	ands	r3, r1
 8000aa8:	009b      	lsls	r3, r3, #2
 8000aaa:	409a      	lsls	r2, r3
 8000aac:	0013      	movs	r3, r2
 8000aae:	693a      	ldr	r2, [r7, #16]
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	08da      	lsrs	r2, r3, #3
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	3208      	adds	r2, #8
 8000abc:	0092      	lsls	r2, r2, #2
 8000abe:	6939      	ldr	r1, [r7, #16]
 8000ac0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	005b      	lsls	r3, r3, #1
 8000acc:	2203      	movs	r2, #3
 8000ace:	409a      	lsls	r2, r3
 8000ad0:	0013      	movs	r3, r2
 8000ad2:	43da      	mvns	r2, r3
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	4013      	ands	r3, r2
 8000ad8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	2203      	movs	r2, #3
 8000ae0:	401a      	ands	r2, r3
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	005b      	lsls	r3, r3, #1
 8000ae6:	409a      	lsls	r2, r3
 8000ae8:	0013      	movs	r3, r2
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	693a      	ldr	r2, [r7, #16]
 8000af4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	685a      	ldr	r2, [r3, #4]
 8000afa:	23c0      	movs	r3, #192	@ 0xc0
 8000afc:	029b      	lsls	r3, r3, #10
 8000afe:	4013      	ands	r3, r2
 8000b00:	d100      	bne.n	8000b04 <HAL_GPIO_Init+0x17c>
 8000b02:	e09a      	b.n	8000c3a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b04:	4b54      	ldr	r3, [pc, #336]	@ (8000c58 <HAL_GPIO_Init+0x2d0>)
 8000b06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b08:	4b53      	ldr	r3, [pc, #332]	@ (8000c58 <HAL_GPIO_Init+0x2d0>)
 8000b0a:	2101      	movs	r1, #1
 8000b0c:	430a      	orrs	r2, r1
 8000b0e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000b10:	4a52      	ldr	r2, [pc, #328]	@ (8000c5c <HAL_GPIO_Init+0x2d4>)
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	089b      	lsrs	r3, r3, #2
 8000b16:	3302      	adds	r3, #2
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	589b      	ldr	r3, [r3, r2]
 8000b1c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	2203      	movs	r2, #3
 8000b22:	4013      	ands	r3, r2
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	220f      	movs	r2, #15
 8000b28:	409a      	lsls	r2, r3
 8000b2a:	0013      	movs	r3, r2
 8000b2c:	43da      	mvns	r2, r3
 8000b2e:	693b      	ldr	r3, [r7, #16]
 8000b30:	4013      	ands	r3, r2
 8000b32:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000b34:	687a      	ldr	r2, [r7, #4]
 8000b36:	23a0      	movs	r3, #160	@ 0xa0
 8000b38:	05db      	lsls	r3, r3, #23
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	d019      	beq.n	8000b72 <HAL_GPIO_Init+0x1ea>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4a47      	ldr	r2, [pc, #284]	@ (8000c60 <HAL_GPIO_Init+0x2d8>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d013      	beq.n	8000b6e <HAL_GPIO_Init+0x1e6>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a46      	ldr	r2, [pc, #280]	@ (8000c64 <HAL_GPIO_Init+0x2dc>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d00d      	beq.n	8000b6a <HAL_GPIO_Init+0x1e2>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4a45      	ldr	r2, [pc, #276]	@ (8000c68 <HAL_GPIO_Init+0x2e0>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d007      	beq.n	8000b66 <HAL_GPIO_Init+0x1de>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	4a44      	ldr	r2, [pc, #272]	@ (8000c6c <HAL_GPIO_Init+0x2e4>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d101      	bne.n	8000b62 <HAL_GPIO_Init+0x1da>
 8000b5e:	2305      	movs	r3, #5
 8000b60:	e008      	b.n	8000b74 <HAL_GPIO_Init+0x1ec>
 8000b62:	2306      	movs	r3, #6
 8000b64:	e006      	b.n	8000b74 <HAL_GPIO_Init+0x1ec>
 8000b66:	2303      	movs	r3, #3
 8000b68:	e004      	b.n	8000b74 <HAL_GPIO_Init+0x1ec>
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	e002      	b.n	8000b74 <HAL_GPIO_Init+0x1ec>
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e000      	b.n	8000b74 <HAL_GPIO_Init+0x1ec>
 8000b72:	2300      	movs	r3, #0
 8000b74:	697a      	ldr	r2, [r7, #20]
 8000b76:	2103      	movs	r1, #3
 8000b78:	400a      	ands	r2, r1
 8000b7a:	0092      	lsls	r2, r2, #2
 8000b7c:	4093      	lsls	r3, r2
 8000b7e:	693a      	ldr	r2, [r7, #16]
 8000b80:	4313      	orrs	r3, r2
 8000b82:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000b84:	4935      	ldr	r1, [pc, #212]	@ (8000c5c <HAL_GPIO_Init+0x2d4>)
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	089b      	lsrs	r3, r3, #2
 8000b8a:	3302      	adds	r3, #2
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b92:	4b37      	ldr	r3, [pc, #220]	@ (8000c70 <HAL_GPIO_Init+0x2e8>)
 8000b94:	689b      	ldr	r3, [r3, #8]
 8000b96:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	43da      	mvns	r2, r3
 8000b9c:	693b      	ldr	r3, [r7, #16]
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	685a      	ldr	r2, [r3, #4]
 8000ba6:	2380      	movs	r3, #128	@ 0x80
 8000ba8:	035b      	lsls	r3, r3, #13
 8000baa:	4013      	ands	r3, r2
 8000bac:	d003      	beq.n	8000bb6 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	4313      	orrs	r3, r2
 8000bb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000bb6:	4b2e      	ldr	r3, [pc, #184]	@ (8000c70 <HAL_GPIO_Init+0x2e8>)
 8000bb8:	693a      	ldr	r2, [r7, #16]
 8000bba:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000bbc:	4b2c      	ldr	r3, [pc, #176]	@ (8000c70 <HAL_GPIO_Init+0x2e8>)
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	43da      	mvns	r2, r3
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	4013      	ands	r3, r2
 8000bca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	685a      	ldr	r2, [r3, #4]
 8000bd0:	2380      	movs	r3, #128	@ 0x80
 8000bd2:	039b      	lsls	r3, r3, #14
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	d003      	beq.n	8000be0 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8000bd8:	693a      	ldr	r2, [r7, #16]
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000be0:	4b23      	ldr	r3, [pc, #140]	@ (8000c70 <HAL_GPIO_Init+0x2e8>)
 8000be2:	693a      	ldr	r2, [r7, #16]
 8000be4:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000be6:	4b22      	ldr	r3, [pc, #136]	@ (8000c70 <HAL_GPIO_Init+0x2e8>)
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	43da      	mvns	r2, r3
 8000bf0:	693b      	ldr	r3, [r7, #16]
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	685a      	ldr	r2, [r3, #4]
 8000bfa:	2380      	movs	r3, #128	@ 0x80
 8000bfc:	029b      	lsls	r3, r3, #10
 8000bfe:	4013      	ands	r3, r2
 8000c00:	d003      	beq.n	8000c0a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000c02:	693a      	ldr	r2, [r7, #16]
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	4313      	orrs	r3, r2
 8000c08:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c0a:	4b19      	ldr	r3, [pc, #100]	@ (8000c70 <HAL_GPIO_Init+0x2e8>)
 8000c0c:	693a      	ldr	r2, [r7, #16]
 8000c0e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c10:	4b17      	ldr	r3, [pc, #92]	@ (8000c70 <HAL_GPIO_Init+0x2e8>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	43da      	mvns	r2, r3
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	685a      	ldr	r2, [r3, #4]
 8000c24:	2380      	movs	r3, #128	@ 0x80
 8000c26:	025b      	lsls	r3, r3, #9
 8000c28:	4013      	ands	r3, r2
 8000c2a:	d003      	beq.n	8000c34 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000c2c:	693a      	ldr	r2, [r7, #16]
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	4313      	orrs	r3, r2
 8000c32:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c34:	4b0e      	ldr	r3, [pc, #56]	@ (8000c70 <HAL_GPIO_Init+0x2e8>)
 8000c36:	693a      	ldr	r2, [r7, #16]
 8000c38:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	681a      	ldr	r2, [r3, #0]
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	40da      	lsrs	r2, r3
 8000c48:	1e13      	subs	r3, r2, #0
 8000c4a:	d000      	beq.n	8000c4e <HAL_GPIO_Init+0x2c6>
 8000c4c:	e6a8      	b.n	80009a0 <HAL_GPIO_Init+0x18>
  }
}
 8000c4e:	46c0      	nop			@ (mov r8, r8)
 8000c50:	46c0      	nop			@ (mov r8, r8)
 8000c52:	46bd      	mov	sp, r7
 8000c54:	b006      	add	sp, #24
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	40021000 	.word	0x40021000
 8000c5c:	40010000 	.word	0x40010000
 8000c60:	50000400 	.word	0x50000400
 8000c64:	50000800 	.word	0x50000800
 8000c68:	50000c00 	.word	0x50000c00
 8000c6c:	50001c00 	.word	0x50001c00
 8000c70:	40010400 	.word	0x40010400

08000c74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c74:	b5b0      	push	{r4, r5, r7, lr}
 8000c76:	b08a      	sub	sp, #40	@ 0x28
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d102      	bne.n	8000c88 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
 8000c84:	f000 fbaf 	bl	80013e6 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c88:	4bcf      	ldr	r3, [pc, #828]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	220c      	movs	r2, #12
 8000c8e:	4013      	ands	r3, r2
 8000c90:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c92:	4bcd      	ldr	r3, [pc, #820]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000c94:	68da      	ldr	r2, [r3, #12]
 8000c96:	2380      	movs	r3, #128	@ 0x80
 8000c98:	025b      	lsls	r3, r3, #9
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	d100      	bne.n	8000caa <HAL_RCC_OscConfig+0x36>
 8000ca8:	e07e      	b.n	8000da8 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000caa:	6a3b      	ldr	r3, [r7, #32]
 8000cac:	2b08      	cmp	r3, #8
 8000cae:	d007      	beq.n	8000cc0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000cb0:	6a3b      	ldr	r3, [r7, #32]
 8000cb2:	2b0c      	cmp	r3, #12
 8000cb4:	d112      	bne.n	8000cdc <HAL_RCC_OscConfig+0x68>
 8000cb6:	69fa      	ldr	r2, [r7, #28]
 8000cb8:	2380      	movs	r3, #128	@ 0x80
 8000cba:	025b      	lsls	r3, r3, #9
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d10d      	bne.n	8000cdc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cc0:	4bc1      	ldr	r3, [pc, #772]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000cc2:	681a      	ldr	r2, [r3, #0]
 8000cc4:	2380      	movs	r3, #128	@ 0x80
 8000cc6:	029b      	lsls	r3, r3, #10
 8000cc8:	4013      	ands	r3, r2
 8000cca:	d100      	bne.n	8000cce <HAL_RCC_OscConfig+0x5a>
 8000ccc:	e06b      	b.n	8000da6 <HAL_RCC_OscConfig+0x132>
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d167      	bne.n	8000da6 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	f000 fb85 	bl	80013e6 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	685a      	ldr	r2, [r3, #4]
 8000ce0:	2380      	movs	r3, #128	@ 0x80
 8000ce2:	025b      	lsls	r3, r3, #9
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d107      	bne.n	8000cf8 <HAL_RCC_OscConfig+0x84>
 8000ce8:	4bb7      	ldr	r3, [pc, #732]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	4bb6      	ldr	r3, [pc, #728]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000cee:	2180      	movs	r1, #128	@ 0x80
 8000cf0:	0249      	lsls	r1, r1, #9
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	e027      	b.n	8000d48 <HAL_RCC_OscConfig+0xd4>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	685a      	ldr	r2, [r3, #4]
 8000cfc:	23a0      	movs	r3, #160	@ 0xa0
 8000cfe:	02db      	lsls	r3, r3, #11
 8000d00:	429a      	cmp	r2, r3
 8000d02:	d10e      	bne.n	8000d22 <HAL_RCC_OscConfig+0xae>
 8000d04:	4bb0      	ldr	r3, [pc, #704]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000d06:	681a      	ldr	r2, [r3, #0]
 8000d08:	4baf      	ldr	r3, [pc, #700]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000d0a:	2180      	movs	r1, #128	@ 0x80
 8000d0c:	02c9      	lsls	r1, r1, #11
 8000d0e:	430a      	orrs	r2, r1
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	4bad      	ldr	r3, [pc, #692]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	4bac      	ldr	r3, [pc, #688]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000d18:	2180      	movs	r1, #128	@ 0x80
 8000d1a:	0249      	lsls	r1, r1, #9
 8000d1c:	430a      	orrs	r2, r1
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	e012      	b.n	8000d48 <HAL_RCC_OscConfig+0xd4>
 8000d22:	4ba9      	ldr	r3, [pc, #676]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	4ba8      	ldr	r3, [pc, #672]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000d28:	49a8      	ldr	r1, [pc, #672]	@ (8000fcc <HAL_RCC_OscConfig+0x358>)
 8000d2a:	400a      	ands	r2, r1
 8000d2c:	601a      	str	r2, [r3, #0]
 8000d2e:	4ba6      	ldr	r3, [pc, #664]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	2380      	movs	r3, #128	@ 0x80
 8000d34:	025b      	lsls	r3, r3, #9
 8000d36:	4013      	ands	r3, r2
 8000d38:	60fb      	str	r3, [r7, #12]
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	4ba2      	ldr	r3, [pc, #648]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	4ba1      	ldr	r3, [pc, #644]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000d42:	49a3      	ldr	r1, [pc, #652]	@ (8000fd0 <HAL_RCC_OscConfig+0x35c>)
 8000d44:	400a      	ands	r2, r1
 8000d46:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d015      	beq.n	8000d7c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d50:	f7ff fc76 	bl	8000640 <HAL_GetTick>
 8000d54:	0003      	movs	r3, r0
 8000d56:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000d58:	e009      	b.n	8000d6e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d5a:	f7ff fc71 	bl	8000640 <HAL_GetTick>
 8000d5e:	0002      	movs	r2, r0
 8000d60:	69bb      	ldr	r3, [r7, #24]
 8000d62:	1ad3      	subs	r3, r2, r3
 8000d64:	2b64      	cmp	r3, #100	@ 0x64
 8000d66:	d902      	bls.n	8000d6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	f000 fb3c 	bl	80013e6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000d6e:	4b96      	ldr	r3, [pc, #600]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	2380      	movs	r3, #128	@ 0x80
 8000d74:	029b      	lsls	r3, r3, #10
 8000d76:	4013      	ands	r3, r2
 8000d78:	d0ef      	beq.n	8000d5a <HAL_RCC_OscConfig+0xe6>
 8000d7a:	e015      	b.n	8000da8 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d7c:	f7ff fc60 	bl	8000640 <HAL_GetTick>
 8000d80:	0003      	movs	r3, r0
 8000d82:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000d84:	e008      	b.n	8000d98 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d86:	f7ff fc5b 	bl	8000640 <HAL_GetTick>
 8000d8a:	0002      	movs	r2, r0
 8000d8c:	69bb      	ldr	r3, [r7, #24]
 8000d8e:	1ad3      	subs	r3, r2, r3
 8000d90:	2b64      	cmp	r3, #100	@ 0x64
 8000d92:	d901      	bls.n	8000d98 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000d94:	2303      	movs	r3, #3
 8000d96:	e326      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000d98:	4b8b      	ldr	r3, [pc, #556]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	2380      	movs	r3, #128	@ 0x80
 8000d9e:	029b      	lsls	r3, r3, #10
 8000da0:	4013      	ands	r3, r2
 8000da2:	d1f0      	bne.n	8000d86 <HAL_RCC_OscConfig+0x112>
 8000da4:	e000      	b.n	8000da8 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000da6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2202      	movs	r2, #2
 8000dae:	4013      	ands	r3, r2
 8000db0:	d100      	bne.n	8000db4 <HAL_RCC_OscConfig+0x140>
 8000db2:	e08b      	b.n	8000ecc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000dba:	6a3b      	ldr	r3, [r7, #32]
 8000dbc:	2b04      	cmp	r3, #4
 8000dbe:	d005      	beq.n	8000dcc <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000dc0:	6a3b      	ldr	r3, [r7, #32]
 8000dc2:	2b0c      	cmp	r3, #12
 8000dc4:	d13e      	bne.n	8000e44 <HAL_RCC_OscConfig+0x1d0>
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d13b      	bne.n	8000e44 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000dcc:	4b7e      	ldr	r3, [pc, #504]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2204      	movs	r2, #4
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	d004      	beq.n	8000de0 <HAL_RCC_OscConfig+0x16c>
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d101      	bne.n	8000de0 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	e302      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000de0:	4b79      	ldr	r3, [pc, #484]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	4a7b      	ldr	r2, [pc, #492]	@ (8000fd4 <HAL_RCC_OscConfig+0x360>)
 8000de6:	4013      	ands	r3, r2
 8000de8:	0019      	movs	r1, r3
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	691b      	ldr	r3, [r3, #16]
 8000dee:	021a      	lsls	r2, r3, #8
 8000df0:	4b75      	ldr	r3, [pc, #468]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000df2:	430a      	orrs	r2, r1
 8000df4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000df6:	4b74      	ldr	r3, [pc, #464]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	2209      	movs	r2, #9
 8000dfc:	4393      	bics	r3, r2
 8000dfe:	0019      	movs	r1, r3
 8000e00:	4b71      	ldr	r3, [pc, #452]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000e02:	697a      	ldr	r2, [r7, #20]
 8000e04:	430a      	orrs	r2, r1
 8000e06:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000e08:	f000 fc40 	bl	800168c <HAL_RCC_GetSysClockFreq>
 8000e0c:	0001      	movs	r1, r0
 8000e0e:	4b6e      	ldr	r3, [pc, #440]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000e10:	68db      	ldr	r3, [r3, #12]
 8000e12:	091b      	lsrs	r3, r3, #4
 8000e14:	220f      	movs	r2, #15
 8000e16:	4013      	ands	r3, r2
 8000e18:	4a6f      	ldr	r2, [pc, #444]	@ (8000fd8 <HAL_RCC_OscConfig+0x364>)
 8000e1a:	5cd3      	ldrb	r3, [r2, r3]
 8000e1c:	000a      	movs	r2, r1
 8000e1e:	40da      	lsrs	r2, r3
 8000e20:	4b6e      	ldr	r3, [pc, #440]	@ (8000fdc <HAL_RCC_OscConfig+0x368>)
 8000e22:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8000e24:	4b6e      	ldr	r3, [pc, #440]	@ (8000fe0 <HAL_RCC_OscConfig+0x36c>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2513      	movs	r5, #19
 8000e2a:	197c      	adds	r4, r7, r5
 8000e2c:	0018      	movs	r0, r3
 8000e2e:	f7ff fbc1 	bl	80005b4 <HAL_InitTick>
 8000e32:	0003      	movs	r3, r0
 8000e34:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8000e36:	197b      	adds	r3, r7, r5
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d046      	beq.n	8000ecc <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8000e3e:	197b      	adds	r3, r7, r5
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	e2d0      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d027      	beq.n	8000e9a <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000e4a:	4b5f      	ldr	r3, [pc, #380]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	2209      	movs	r2, #9
 8000e50:	4393      	bics	r3, r2
 8000e52:	0019      	movs	r1, r3
 8000e54:	4b5c      	ldr	r3, [pc, #368]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000e56:	697a      	ldr	r2, [r7, #20]
 8000e58:	430a      	orrs	r2, r1
 8000e5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e5c:	f7ff fbf0 	bl	8000640 <HAL_GetTick>
 8000e60:	0003      	movs	r3, r0
 8000e62:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000e64:	e008      	b.n	8000e78 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e66:	f7ff fbeb 	bl	8000640 <HAL_GetTick>
 8000e6a:	0002      	movs	r2, r0
 8000e6c:	69bb      	ldr	r3, [r7, #24]
 8000e6e:	1ad3      	subs	r3, r2, r3
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d901      	bls.n	8000e78 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8000e74:	2303      	movs	r3, #3
 8000e76:	e2b6      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000e78:	4b53      	ldr	r3, [pc, #332]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2204      	movs	r2, #4
 8000e7e:	4013      	ands	r3, r2
 8000e80:	d0f1      	beq.n	8000e66 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e82:	4b51      	ldr	r3, [pc, #324]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	4a53      	ldr	r2, [pc, #332]	@ (8000fd4 <HAL_RCC_OscConfig+0x360>)
 8000e88:	4013      	ands	r3, r2
 8000e8a:	0019      	movs	r1, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	691b      	ldr	r3, [r3, #16]
 8000e90:	021a      	lsls	r2, r3, #8
 8000e92:	4b4d      	ldr	r3, [pc, #308]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000e94:	430a      	orrs	r2, r1
 8000e96:	605a      	str	r2, [r3, #4]
 8000e98:	e018      	b.n	8000ecc <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e9a:	4b4b      	ldr	r3, [pc, #300]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	4b4a      	ldr	r3, [pc, #296]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000ea0:	2101      	movs	r1, #1
 8000ea2:	438a      	bics	r2, r1
 8000ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea6:	f7ff fbcb 	bl	8000640 <HAL_GetTick>
 8000eaa:	0003      	movs	r3, r0
 8000eac:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000eae:	e008      	b.n	8000ec2 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000eb0:	f7ff fbc6 	bl	8000640 <HAL_GetTick>
 8000eb4:	0002      	movs	r2, r0
 8000eb6:	69bb      	ldr	r3, [r7, #24]
 8000eb8:	1ad3      	subs	r3, r2, r3
 8000eba:	2b02      	cmp	r3, #2
 8000ebc:	d901      	bls.n	8000ec2 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	e291      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000ec2:	4b41      	ldr	r3, [pc, #260]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2204      	movs	r2, #4
 8000ec8:	4013      	ands	r3, r2
 8000eca:	d1f1      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2210      	movs	r2, #16
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	d100      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x264>
 8000ed6:	e0a1      	b.n	800101c <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000ed8:	6a3b      	ldr	r3, [r7, #32]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d140      	bne.n	8000f60 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ede:	4b3a      	ldr	r3, [pc, #232]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	2380      	movs	r3, #128	@ 0x80
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	d005      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x282>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	69db      	ldr	r3, [r3, #28]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d101      	bne.n	8000ef6 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e277      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ef6:	4b34      	ldr	r3, [pc, #208]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	4a3a      	ldr	r2, [pc, #232]	@ (8000fe4 <HAL_RCC_OscConfig+0x370>)
 8000efc:	4013      	ands	r3, r2
 8000efe:	0019      	movs	r1, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f04:	4b30      	ldr	r3, [pc, #192]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000f06:	430a      	orrs	r2, r1
 8000f08:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f0a:	4b2f      	ldr	r3, [pc, #188]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	021b      	lsls	r3, r3, #8
 8000f10:	0a19      	lsrs	r1, r3, #8
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6a1b      	ldr	r3, [r3, #32]
 8000f16:	061a      	lsls	r2, r3, #24
 8000f18:	4b2b      	ldr	r3, [pc, #172]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000f1a:	430a      	orrs	r2, r1
 8000f1c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f22:	0b5b      	lsrs	r3, r3, #13
 8000f24:	3301      	adds	r3, #1
 8000f26:	2280      	movs	r2, #128	@ 0x80
 8000f28:	0212      	lsls	r2, r2, #8
 8000f2a:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000f2c:	4b26      	ldr	r3, [pc, #152]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	091b      	lsrs	r3, r3, #4
 8000f32:	210f      	movs	r1, #15
 8000f34:	400b      	ands	r3, r1
 8000f36:	4928      	ldr	r1, [pc, #160]	@ (8000fd8 <HAL_RCC_OscConfig+0x364>)
 8000f38:	5ccb      	ldrb	r3, [r1, r3]
 8000f3a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000f3c:	4b27      	ldr	r3, [pc, #156]	@ (8000fdc <HAL_RCC_OscConfig+0x368>)
 8000f3e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8000f40:	4b27      	ldr	r3, [pc, #156]	@ (8000fe0 <HAL_RCC_OscConfig+0x36c>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2513      	movs	r5, #19
 8000f46:	197c      	adds	r4, r7, r5
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f7ff fb33 	bl	80005b4 <HAL_InitTick>
 8000f4e:	0003      	movs	r3, r0
 8000f50:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8000f52:	197b      	adds	r3, r7, r5
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d060      	beq.n	800101c <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8000f5a:	197b      	adds	r3, r7, r5
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	e242      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	69db      	ldr	r3, [r3, #28]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d03f      	beq.n	8000fe8 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000f68:	4b17      	ldr	r3, [pc, #92]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	4b16      	ldr	r3, [pc, #88]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000f6e:	2180      	movs	r1, #128	@ 0x80
 8000f70:	0049      	lsls	r1, r1, #1
 8000f72:	430a      	orrs	r2, r1
 8000f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f76:	f7ff fb63 	bl	8000640 <HAL_GetTick>
 8000f7a:	0003      	movs	r3, r0
 8000f7c:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000f7e:	e008      	b.n	8000f92 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f80:	f7ff fb5e 	bl	8000640 <HAL_GetTick>
 8000f84:	0002      	movs	r2, r0
 8000f86:	69bb      	ldr	r3, [r7, #24]
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d901      	bls.n	8000f92 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8000f8e:	2303      	movs	r3, #3
 8000f90:	e229      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000f92:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	2380      	movs	r3, #128	@ 0x80
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	d0f0      	beq.n	8000f80 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	4a10      	ldr	r2, [pc, #64]	@ (8000fe4 <HAL_RCC_OscConfig+0x370>)
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	0019      	movs	r1, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fac:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000fae:	430a      	orrs	r2, r1
 8000fb0:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000fb2:	4b05      	ldr	r3, [pc, #20]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	021b      	lsls	r3, r3, #8
 8000fb8:	0a19      	lsrs	r1, r3, #8
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6a1b      	ldr	r3, [r3, #32]
 8000fbe:	061a      	lsls	r2, r3, #24
 8000fc0:	4b01      	ldr	r3, [pc, #4]	@ (8000fc8 <HAL_RCC_OscConfig+0x354>)
 8000fc2:	430a      	orrs	r2, r1
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	e029      	b.n	800101c <HAL_RCC_OscConfig+0x3a8>
 8000fc8:	40021000 	.word	0x40021000
 8000fcc:	fffeffff 	.word	0xfffeffff
 8000fd0:	fffbffff 	.word	0xfffbffff
 8000fd4:	ffffe0ff 	.word	0xffffe0ff
 8000fd8:	08001a74 	.word	0x08001a74
 8000fdc:	20000000 	.word	0x20000000
 8000fe0:	20000004 	.word	0x20000004
 8000fe4:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000fe8:	4bbd      	ldr	r3, [pc, #756]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	4bbc      	ldr	r3, [pc, #752]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8000fee:	49bd      	ldr	r1, [pc, #756]	@ (80012e4 <HAL_RCC_OscConfig+0x670>)
 8000ff0:	400a      	ands	r2, r1
 8000ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ff4:	f7ff fb24 	bl	8000640 <HAL_GetTick>
 8000ff8:	0003      	movs	r3, r0
 8000ffa:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000ffc:	e008      	b.n	8001010 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ffe:	f7ff fb1f 	bl	8000640 <HAL_GetTick>
 8001002:	0002      	movs	r2, r0
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	1ad3      	subs	r3, r2, r3
 8001008:	2b02      	cmp	r3, #2
 800100a:	d901      	bls.n	8001010 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 800100c:	2303      	movs	r3, #3
 800100e:	e1ea      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001010:	4bb3      	ldr	r3, [pc, #716]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	2380      	movs	r3, #128	@ 0x80
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	4013      	ands	r3, r2
 800101a:	d1f0      	bne.n	8000ffe <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2208      	movs	r2, #8
 8001022:	4013      	ands	r3, r2
 8001024:	d036      	beq.n	8001094 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	695b      	ldr	r3, [r3, #20]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d019      	beq.n	8001062 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800102e:	4bac      	ldr	r3, [pc, #688]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001030:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001032:	4bab      	ldr	r3, [pc, #684]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001034:	2101      	movs	r1, #1
 8001036:	430a      	orrs	r2, r1
 8001038:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800103a:	f7ff fb01 	bl	8000640 <HAL_GetTick>
 800103e:	0003      	movs	r3, r0
 8001040:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001042:	e008      	b.n	8001056 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001044:	f7ff fafc 	bl	8000640 <HAL_GetTick>
 8001048:	0002      	movs	r2, r0
 800104a:	69bb      	ldr	r3, [r7, #24]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	2b02      	cmp	r3, #2
 8001050:	d901      	bls.n	8001056 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001052:	2303      	movs	r3, #3
 8001054:	e1c7      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001056:	4ba2      	ldr	r3, [pc, #648]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001058:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800105a:	2202      	movs	r2, #2
 800105c:	4013      	ands	r3, r2
 800105e:	d0f1      	beq.n	8001044 <HAL_RCC_OscConfig+0x3d0>
 8001060:	e018      	b.n	8001094 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001062:	4b9f      	ldr	r3, [pc, #636]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001064:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001066:	4b9e      	ldr	r3, [pc, #632]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001068:	2101      	movs	r1, #1
 800106a:	438a      	bics	r2, r1
 800106c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800106e:	f7ff fae7 	bl	8000640 <HAL_GetTick>
 8001072:	0003      	movs	r3, r0
 8001074:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001076:	e008      	b.n	800108a <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001078:	f7ff fae2 	bl	8000640 <HAL_GetTick>
 800107c:	0002      	movs	r2, r0
 800107e:	69bb      	ldr	r3, [r7, #24]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b02      	cmp	r3, #2
 8001084:	d901      	bls.n	800108a <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001086:	2303      	movs	r3, #3
 8001088:	e1ad      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800108a:	4b95      	ldr	r3, [pc, #596]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 800108c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800108e:	2202      	movs	r2, #2
 8001090:	4013      	ands	r3, r2
 8001092:	d1f1      	bne.n	8001078 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2204      	movs	r2, #4
 800109a:	4013      	ands	r3, r2
 800109c:	d100      	bne.n	80010a0 <HAL_RCC_OscConfig+0x42c>
 800109e:	e0ae      	b.n	80011fe <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010a0:	2027      	movs	r0, #39	@ 0x27
 80010a2:	183b      	adds	r3, r7, r0
 80010a4:	2200      	movs	r2, #0
 80010a6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010a8:	4b8d      	ldr	r3, [pc, #564]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 80010aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80010ac:	2380      	movs	r3, #128	@ 0x80
 80010ae:	055b      	lsls	r3, r3, #21
 80010b0:	4013      	ands	r3, r2
 80010b2:	d109      	bne.n	80010c8 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010b4:	4b8a      	ldr	r3, [pc, #552]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 80010b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80010b8:	4b89      	ldr	r3, [pc, #548]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 80010ba:	2180      	movs	r1, #128	@ 0x80
 80010bc:	0549      	lsls	r1, r1, #21
 80010be:	430a      	orrs	r2, r1
 80010c0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80010c2:	183b      	adds	r3, r7, r0
 80010c4:	2201      	movs	r2, #1
 80010c6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010c8:	4b87      	ldr	r3, [pc, #540]	@ (80012e8 <HAL_RCC_OscConfig+0x674>)
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	2380      	movs	r3, #128	@ 0x80
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	4013      	ands	r3, r2
 80010d2:	d11a      	bne.n	800110a <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010d4:	4b84      	ldr	r3, [pc, #528]	@ (80012e8 <HAL_RCC_OscConfig+0x674>)
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	4b83      	ldr	r3, [pc, #524]	@ (80012e8 <HAL_RCC_OscConfig+0x674>)
 80010da:	2180      	movs	r1, #128	@ 0x80
 80010dc:	0049      	lsls	r1, r1, #1
 80010de:	430a      	orrs	r2, r1
 80010e0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010e2:	f7ff faad 	bl	8000640 <HAL_GetTick>
 80010e6:	0003      	movs	r3, r0
 80010e8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010ea:	e008      	b.n	80010fe <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010ec:	f7ff faa8 	bl	8000640 <HAL_GetTick>
 80010f0:	0002      	movs	r2, r0
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	2b64      	cmp	r3, #100	@ 0x64
 80010f8:	d901      	bls.n	80010fe <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80010fa:	2303      	movs	r3, #3
 80010fc:	e173      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010fe:	4b7a      	ldr	r3, [pc, #488]	@ (80012e8 <HAL_RCC_OscConfig+0x674>)
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	2380      	movs	r3, #128	@ 0x80
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	4013      	ands	r3, r2
 8001108:	d0f0      	beq.n	80010ec <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	689a      	ldr	r2, [r3, #8]
 800110e:	2380      	movs	r3, #128	@ 0x80
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	429a      	cmp	r2, r3
 8001114:	d107      	bne.n	8001126 <HAL_RCC_OscConfig+0x4b2>
 8001116:	4b72      	ldr	r3, [pc, #456]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001118:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800111a:	4b71      	ldr	r3, [pc, #452]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 800111c:	2180      	movs	r1, #128	@ 0x80
 800111e:	0049      	lsls	r1, r1, #1
 8001120:	430a      	orrs	r2, r1
 8001122:	651a      	str	r2, [r3, #80]	@ 0x50
 8001124:	e031      	b.n	800118a <HAL_RCC_OscConfig+0x516>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d10c      	bne.n	8001148 <HAL_RCC_OscConfig+0x4d4>
 800112e:	4b6c      	ldr	r3, [pc, #432]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001130:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001132:	4b6b      	ldr	r3, [pc, #428]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001134:	496b      	ldr	r1, [pc, #428]	@ (80012e4 <HAL_RCC_OscConfig+0x670>)
 8001136:	400a      	ands	r2, r1
 8001138:	651a      	str	r2, [r3, #80]	@ 0x50
 800113a:	4b69      	ldr	r3, [pc, #420]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 800113c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800113e:	4b68      	ldr	r3, [pc, #416]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001140:	496a      	ldr	r1, [pc, #424]	@ (80012ec <HAL_RCC_OscConfig+0x678>)
 8001142:	400a      	ands	r2, r1
 8001144:	651a      	str	r2, [r3, #80]	@ 0x50
 8001146:	e020      	b.n	800118a <HAL_RCC_OscConfig+0x516>
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	689a      	ldr	r2, [r3, #8]
 800114c:	23a0      	movs	r3, #160	@ 0xa0
 800114e:	00db      	lsls	r3, r3, #3
 8001150:	429a      	cmp	r2, r3
 8001152:	d10e      	bne.n	8001172 <HAL_RCC_OscConfig+0x4fe>
 8001154:	4b62      	ldr	r3, [pc, #392]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001156:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001158:	4b61      	ldr	r3, [pc, #388]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 800115a:	2180      	movs	r1, #128	@ 0x80
 800115c:	00c9      	lsls	r1, r1, #3
 800115e:	430a      	orrs	r2, r1
 8001160:	651a      	str	r2, [r3, #80]	@ 0x50
 8001162:	4b5f      	ldr	r3, [pc, #380]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001164:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001166:	4b5e      	ldr	r3, [pc, #376]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001168:	2180      	movs	r1, #128	@ 0x80
 800116a:	0049      	lsls	r1, r1, #1
 800116c:	430a      	orrs	r2, r1
 800116e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001170:	e00b      	b.n	800118a <HAL_RCC_OscConfig+0x516>
 8001172:	4b5b      	ldr	r3, [pc, #364]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001174:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001176:	4b5a      	ldr	r3, [pc, #360]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001178:	495a      	ldr	r1, [pc, #360]	@ (80012e4 <HAL_RCC_OscConfig+0x670>)
 800117a:	400a      	ands	r2, r1
 800117c:	651a      	str	r2, [r3, #80]	@ 0x50
 800117e:	4b58      	ldr	r3, [pc, #352]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001180:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001182:	4b57      	ldr	r3, [pc, #348]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001184:	4959      	ldr	r1, [pc, #356]	@ (80012ec <HAL_RCC_OscConfig+0x678>)
 8001186:	400a      	ands	r2, r1
 8001188:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d015      	beq.n	80011be <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001192:	f7ff fa55 	bl	8000640 <HAL_GetTick>
 8001196:	0003      	movs	r3, r0
 8001198:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800119a:	e009      	b.n	80011b0 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800119c:	f7ff fa50 	bl	8000640 <HAL_GetTick>
 80011a0:	0002      	movs	r2, r0
 80011a2:	69bb      	ldr	r3, [r7, #24]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	4a52      	ldr	r2, [pc, #328]	@ (80012f0 <HAL_RCC_OscConfig+0x67c>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d901      	bls.n	80011b0 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 80011ac:	2303      	movs	r3, #3
 80011ae:	e11a      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80011b0:	4b4b      	ldr	r3, [pc, #300]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 80011b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80011b4:	2380      	movs	r3, #128	@ 0x80
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	4013      	ands	r3, r2
 80011ba:	d0ef      	beq.n	800119c <HAL_RCC_OscConfig+0x528>
 80011bc:	e014      	b.n	80011e8 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011be:	f7ff fa3f 	bl	8000640 <HAL_GetTick>
 80011c2:	0003      	movs	r3, r0
 80011c4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80011c6:	e009      	b.n	80011dc <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011c8:	f7ff fa3a 	bl	8000640 <HAL_GetTick>
 80011cc:	0002      	movs	r2, r0
 80011ce:	69bb      	ldr	r3, [r7, #24]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	4a47      	ldr	r2, [pc, #284]	@ (80012f0 <HAL_RCC_OscConfig+0x67c>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d901      	bls.n	80011dc <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80011d8:	2303      	movs	r3, #3
 80011da:	e104      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80011dc:	4b40      	ldr	r3, [pc, #256]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 80011de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80011e0:	2380      	movs	r3, #128	@ 0x80
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	4013      	ands	r3, r2
 80011e6:	d1ef      	bne.n	80011c8 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80011e8:	2327      	movs	r3, #39	@ 0x27
 80011ea:	18fb      	adds	r3, r7, r3
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d105      	bne.n	80011fe <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011f2:	4b3b      	ldr	r3, [pc, #236]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 80011f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80011f6:	4b3a      	ldr	r3, [pc, #232]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 80011f8:	493e      	ldr	r1, [pc, #248]	@ (80012f4 <HAL_RCC_OscConfig+0x680>)
 80011fa:	400a      	ands	r2, r1
 80011fc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2220      	movs	r2, #32
 8001204:	4013      	ands	r3, r2
 8001206:	d049      	beq.n	800129c <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d026      	beq.n	800125e <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001210:	4b33      	ldr	r3, [pc, #204]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001212:	689a      	ldr	r2, [r3, #8]
 8001214:	4b32      	ldr	r3, [pc, #200]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001216:	2101      	movs	r1, #1
 8001218:	430a      	orrs	r2, r1
 800121a:	609a      	str	r2, [r3, #8]
 800121c:	4b30      	ldr	r3, [pc, #192]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 800121e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001220:	4b2f      	ldr	r3, [pc, #188]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001222:	2101      	movs	r1, #1
 8001224:	430a      	orrs	r2, r1
 8001226:	635a      	str	r2, [r3, #52]	@ 0x34
 8001228:	4b33      	ldr	r3, [pc, #204]	@ (80012f8 <HAL_RCC_OscConfig+0x684>)
 800122a:	6a1a      	ldr	r2, [r3, #32]
 800122c:	4b32      	ldr	r3, [pc, #200]	@ (80012f8 <HAL_RCC_OscConfig+0x684>)
 800122e:	2180      	movs	r1, #128	@ 0x80
 8001230:	0189      	lsls	r1, r1, #6
 8001232:	430a      	orrs	r2, r1
 8001234:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001236:	f7ff fa03 	bl	8000640 <HAL_GetTick>
 800123a:	0003      	movs	r3, r0
 800123c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800123e:	e008      	b.n	8001252 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001240:	f7ff f9fe 	bl	8000640 <HAL_GetTick>
 8001244:	0002      	movs	r2, r0
 8001246:	69bb      	ldr	r3, [r7, #24]
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	2b02      	cmp	r3, #2
 800124c:	d901      	bls.n	8001252 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 800124e:	2303      	movs	r3, #3
 8001250:	e0c9      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001252:	4b23      	ldr	r3, [pc, #140]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	2202      	movs	r2, #2
 8001258:	4013      	ands	r3, r2
 800125a:	d0f1      	beq.n	8001240 <HAL_RCC_OscConfig+0x5cc>
 800125c:	e01e      	b.n	800129c <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800125e:	4b20      	ldr	r3, [pc, #128]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001260:	689a      	ldr	r2, [r3, #8]
 8001262:	4b1f      	ldr	r3, [pc, #124]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001264:	2101      	movs	r1, #1
 8001266:	438a      	bics	r2, r1
 8001268:	609a      	str	r2, [r3, #8]
 800126a:	4b23      	ldr	r3, [pc, #140]	@ (80012f8 <HAL_RCC_OscConfig+0x684>)
 800126c:	6a1a      	ldr	r2, [r3, #32]
 800126e:	4b22      	ldr	r3, [pc, #136]	@ (80012f8 <HAL_RCC_OscConfig+0x684>)
 8001270:	4922      	ldr	r1, [pc, #136]	@ (80012fc <HAL_RCC_OscConfig+0x688>)
 8001272:	400a      	ands	r2, r1
 8001274:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001276:	f7ff f9e3 	bl	8000640 <HAL_GetTick>
 800127a:	0003      	movs	r3, r0
 800127c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800127e:	e008      	b.n	8001292 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001280:	f7ff f9de 	bl	8000640 <HAL_GetTick>
 8001284:	0002      	movs	r2, r0
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	2b02      	cmp	r3, #2
 800128c:	d901      	bls.n	8001292 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 800128e:	2303      	movs	r3, #3
 8001290:	e0a9      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001292:	4b13      	ldr	r3, [pc, #76]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	2202      	movs	r2, #2
 8001298:	4013      	ands	r3, r2
 800129a:	d1f1      	bne.n	8001280 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d100      	bne.n	80012a6 <HAL_RCC_OscConfig+0x632>
 80012a4:	e09e      	b.n	80013e4 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012a6:	6a3b      	ldr	r3, [r7, #32]
 80012a8:	2b0c      	cmp	r3, #12
 80012aa:	d100      	bne.n	80012ae <HAL_RCC_OscConfig+0x63a>
 80012ac:	e077      	b.n	800139e <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	d158      	bne.n	8001368 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012b6:	4b0a      	ldr	r3, [pc, #40]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4b09      	ldr	r3, [pc, #36]	@ (80012e0 <HAL_RCC_OscConfig+0x66c>)
 80012bc:	4910      	ldr	r1, [pc, #64]	@ (8001300 <HAL_RCC_OscConfig+0x68c>)
 80012be:	400a      	ands	r2, r1
 80012c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c2:	f7ff f9bd 	bl	8000640 <HAL_GetTick>
 80012c6:	0003      	movs	r3, r0
 80012c8:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80012ca:	e01b      	b.n	8001304 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012cc:	f7ff f9b8 	bl	8000640 <HAL_GetTick>
 80012d0:	0002      	movs	r2, r0
 80012d2:	69bb      	ldr	r3, [r7, #24]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	2b02      	cmp	r3, #2
 80012d8:	d914      	bls.n	8001304 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 80012da:	2303      	movs	r3, #3
 80012dc:	e083      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
 80012de:	46c0      	nop			@ (mov r8, r8)
 80012e0:	40021000 	.word	0x40021000
 80012e4:	fffffeff 	.word	0xfffffeff
 80012e8:	40007000 	.word	0x40007000
 80012ec:	fffffbff 	.word	0xfffffbff
 80012f0:	00001388 	.word	0x00001388
 80012f4:	efffffff 	.word	0xefffffff
 80012f8:	40010000 	.word	0x40010000
 80012fc:	ffffdfff 	.word	0xffffdfff
 8001300:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001304:	4b3a      	ldr	r3, [pc, #232]	@ (80013f0 <HAL_RCC_OscConfig+0x77c>)
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	2380      	movs	r3, #128	@ 0x80
 800130a:	049b      	lsls	r3, r3, #18
 800130c:	4013      	ands	r3, r2
 800130e:	d1dd      	bne.n	80012cc <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001310:	4b37      	ldr	r3, [pc, #220]	@ (80013f0 <HAL_RCC_OscConfig+0x77c>)
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	4a37      	ldr	r2, [pc, #220]	@ (80013f4 <HAL_RCC_OscConfig+0x780>)
 8001316:	4013      	ands	r3, r2
 8001318:	0019      	movs	r1, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	431a      	orrs	r2, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001328:	431a      	orrs	r2, r3
 800132a:	4b31      	ldr	r3, [pc, #196]	@ (80013f0 <HAL_RCC_OscConfig+0x77c>)
 800132c:	430a      	orrs	r2, r1
 800132e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001330:	4b2f      	ldr	r3, [pc, #188]	@ (80013f0 <HAL_RCC_OscConfig+0x77c>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	4b2e      	ldr	r3, [pc, #184]	@ (80013f0 <HAL_RCC_OscConfig+0x77c>)
 8001336:	2180      	movs	r1, #128	@ 0x80
 8001338:	0449      	lsls	r1, r1, #17
 800133a:	430a      	orrs	r2, r1
 800133c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133e:	f7ff f97f 	bl	8000640 <HAL_GetTick>
 8001342:	0003      	movs	r3, r0
 8001344:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001346:	e008      	b.n	800135a <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001348:	f7ff f97a 	bl	8000640 <HAL_GetTick>
 800134c:	0002      	movs	r2, r0
 800134e:	69bb      	ldr	r3, [r7, #24]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	2b02      	cmp	r3, #2
 8001354:	d901      	bls.n	800135a <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8001356:	2303      	movs	r3, #3
 8001358:	e045      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800135a:	4b25      	ldr	r3, [pc, #148]	@ (80013f0 <HAL_RCC_OscConfig+0x77c>)
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	2380      	movs	r3, #128	@ 0x80
 8001360:	049b      	lsls	r3, r3, #18
 8001362:	4013      	ands	r3, r2
 8001364:	d0f0      	beq.n	8001348 <HAL_RCC_OscConfig+0x6d4>
 8001366:	e03d      	b.n	80013e4 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001368:	4b21      	ldr	r3, [pc, #132]	@ (80013f0 <HAL_RCC_OscConfig+0x77c>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	4b20      	ldr	r3, [pc, #128]	@ (80013f0 <HAL_RCC_OscConfig+0x77c>)
 800136e:	4922      	ldr	r1, [pc, #136]	@ (80013f8 <HAL_RCC_OscConfig+0x784>)
 8001370:	400a      	ands	r2, r1
 8001372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001374:	f7ff f964 	bl	8000640 <HAL_GetTick>
 8001378:	0003      	movs	r3, r0
 800137a:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800137c:	e008      	b.n	8001390 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800137e:	f7ff f95f 	bl	8000640 <HAL_GetTick>
 8001382:	0002      	movs	r2, r0
 8001384:	69bb      	ldr	r3, [r7, #24]
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	2b02      	cmp	r3, #2
 800138a:	d901      	bls.n	8001390 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 800138c:	2303      	movs	r3, #3
 800138e:	e02a      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001390:	4b17      	ldr	r3, [pc, #92]	@ (80013f0 <HAL_RCC_OscConfig+0x77c>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	2380      	movs	r3, #128	@ 0x80
 8001396:	049b      	lsls	r3, r3, #18
 8001398:	4013      	ands	r3, r2
 800139a:	d1f0      	bne.n	800137e <HAL_RCC_OscConfig+0x70a>
 800139c:	e022      	b.n	80013e4 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d101      	bne.n	80013aa <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e01d      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80013aa:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <HAL_RCC_OscConfig+0x77c>)
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013b0:	69fa      	ldr	r2, [r7, #28]
 80013b2:	2380      	movs	r3, #128	@ 0x80
 80013b4:	025b      	lsls	r3, r3, #9
 80013b6:	401a      	ands	r2, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013bc:	429a      	cmp	r2, r3
 80013be:	d10f      	bne.n	80013e0 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80013c0:	69fa      	ldr	r2, [r7, #28]
 80013c2:	23f0      	movs	r3, #240	@ 0xf0
 80013c4:	039b      	lsls	r3, r3, #14
 80013c6:	401a      	ands	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d107      	bne.n	80013e0 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80013d0:	69fa      	ldr	r2, [r7, #28]
 80013d2:	23c0      	movs	r3, #192	@ 0xc0
 80013d4:	041b      	lsls	r3, r3, #16
 80013d6:	401a      	ands	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80013dc:	429a      	cmp	r2, r3
 80013de:	d001      	beq.n	80013e4 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 80013e0:	2301      	movs	r3, #1
 80013e2:	e000      	b.n	80013e6 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 80013e4:	2300      	movs	r3, #0
}
 80013e6:	0018      	movs	r0, r3
 80013e8:	46bd      	mov	sp, r7
 80013ea:	b00a      	add	sp, #40	@ 0x28
 80013ec:	bdb0      	pop	{r4, r5, r7, pc}
 80013ee:	46c0      	nop			@ (mov r8, r8)
 80013f0:	40021000 	.word	0x40021000
 80013f4:	ff02ffff 	.word	0xff02ffff
 80013f8:	feffffff 	.word	0xfeffffff

080013fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013fc:	b5b0      	push	{r4, r5, r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d101      	bne.n	8001410 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e128      	b.n	8001662 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001410:	4b96      	ldr	r3, [pc, #600]	@ (800166c <HAL_RCC_ClockConfig+0x270>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2201      	movs	r2, #1
 8001416:	4013      	ands	r3, r2
 8001418:	683a      	ldr	r2, [r7, #0]
 800141a:	429a      	cmp	r2, r3
 800141c:	d91e      	bls.n	800145c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800141e:	4b93      	ldr	r3, [pc, #588]	@ (800166c <HAL_RCC_ClockConfig+0x270>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	2201      	movs	r2, #1
 8001424:	4393      	bics	r3, r2
 8001426:	0019      	movs	r1, r3
 8001428:	4b90      	ldr	r3, [pc, #576]	@ (800166c <HAL_RCC_ClockConfig+0x270>)
 800142a:	683a      	ldr	r2, [r7, #0]
 800142c:	430a      	orrs	r2, r1
 800142e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001430:	f7ff f906 	bl	8000640 <HAL_GetTick>
 8001434:	0003      	movs	r3, r0
 8001436:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001438:	e009      	b.n	800144e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800143a:	f7ff f901 	bl	8000640 <HAL_GetTick>
 800143e:	0002      	movs	r2, r0
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	4a8a      	ldr	r2, [pc, #552]	@ (8001670 <HAL_RCC_ClockConfig+0x274>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d901      	bls.n	800144e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e109      	b.n	8001662 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800144e:	4b87      	ldr	r3, [pc, #540]	@ (800166c <HAL_RCC_ClockConfig+0x270>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2201      	movs	r2, #1
 8001454:	4013      	ands	r3, r2
 8001456:	683a      	ldr	r2, [r7, #0]
 8001458:	429a      	cmp	r2, r3
 800145a:	d1ee      	bne.n	800143a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2202      	movs	r2, #2
 8001462:	4013      	ands	r3, r2
 8001464:	d009      	beq.n	800147a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001466:	4b83      	ldr	r3, [pc, #524]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 8001468:	68db      	ldr	r3, [r3, #12]
 800146a:	22f0      	movs	r2, #240	@ 0xf0
 800146c:	4393      	bics	r3, r2
 800146e:	0019      	movs	r1, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689a      	ldr	r2, [r3, #8]
 8001474:	4b7f      	ldr	r3, [pc, #508]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 8001476:	430a      	orrs	r2, r1
 8001478:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2201      	movs	r2, #1
 8001480:	4013      	ands	r3, r2
 8001482:	d100      	bne.n	8001486 <HAL_RCC_ClockConfig+0x8a>
 8001484:	e089      	b.n	800159a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	2b02      	cmp	r3, #2
 800148c:	d107      	bne.n	800149e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800148e:	4b79      	ldr	r3, [pc, #484]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	2380      	movs	r3, #128	@ 0x80
 8001494:	029b      	lsls	r3, r3, #10
 8001496:	4013      	ands	r3, r2
 8001498:	d120      	bne.n	80014dc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	e0e1      	b.n	8001662 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	2b03      	cmp	r3, #3
 80014a4:	d107      	bne.n	80014b6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80014a6:	4b73      	ldr	r3, [pc, #460]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	2380      	movs	r3, #128	@ 0x80
 80014ac:	049b      	lsls	r3, r3, #18
 80014ae:	4013      	ands	r3, r2
 80014b0:	d114      	bne.n	80014dc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e0d5      	b.n	8001662 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d106      	bne.n	80014cc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80014be:	4b6d      	ldr	r3, [pc, #436]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	2204      	movs	r2, #4
 80014c4:	4013      	ands	r3, r2
 80014c6:	d109      	bne.n	80014dc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	e0ca      	b.n	8001662 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80014cc:	4b69      	ldr	r3, [pc, #420]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	2380      	movs	r3, #128	@ 0x80
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	4013      	ands	r3, r2
 80014d6:	d101      	bne.n	80014dc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	e0c2      	b.n	8001662 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014dc:	4b65      	ldr	r3, [pc, #404]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	2203      	movs	r2, #3
 80014e2:	4393      	bics	r3, r2
 80014e4:	0019      	movs	r1, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685a      	ldr	r2, [r3, #4]
 80014ea:	4b62      	ldr	r3, [pc, #392]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 80014ec:	430a      	orrs	r2, r1
 80014ee:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014f0:	f7ff f8a6 	bl	8000640 <HAL_GetTick>
 80014f4:	0003      	movs	r3, r0
 80014f6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d111      	bne.n	8001524 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001500:	e009      	b.n	8001516 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001502:	f7ff f89d 	bl	8000640 <HAL_GetTick>
 8001506:	0002      	movs	r2, r0
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	4a58      	ldr	r2, [pc, #352]	@ (8001670 <HAL_RCC_ClockConfig+0x274>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d901      	bls.n	8001516 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e0a5      	b.n	8001662 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001516:	4b57      	ldr	r3, [pc, #348]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	220c      	movs	r2, #12
 800151c:	4013      	ands	r3, r2
 800151e:	2b08      	cmp	r3, #8
 8001520:	d1ef      	bne.n	8001502 <HAL_RCC_ClockConfig+0x106>
 8001522:	e03a      	b.n	800159a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	2b03      	cmp	r3, #3
 800152a:	d111      	bne.n	8001550 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800152c:	e009      	b.n	8001542 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800152e:	f7ff f887 	bl	8000640 <HAL_GetTick>
 8001532:	0002      	movs	r2, r0
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	4a4d      	ldr	r2, [pc, #308]	@ (8001670 <HAL_RCC_ClockConfig+0x274>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d901      	bls.n	8001542 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800153e:	2303      	movs	r3, #3
 8001540:	e08f      	b.n	8001662 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001542:	4b4c      	ldr	r3, [pc, #304]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	220c      	movs	r2, #12
 8001548:	4013      	ands	r3, r2
 800154a:	2b0c      	cmp	r3, #12
 800154c:	d1ef      	bne.n	800152e <HAL_RCC_ClockConfig+0x132>
 800154e:	e024      	b.n	800159a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	2b01      	cmp	r3, #1
 8001556:	d11b      	bne.n	8001590 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001558:	e009      	b.n	800156e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800155a:	f7ff f871 	bl	8000640 <HAL_GetTick>
 800155e:	0002      	movs	r2, r0
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	4a42      	ldr	r2, [pc, #264]	@ (8001670 <HAL_RCC_ClockConfig+0x274>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d901      	bls.n	800156e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e079      	b.n	8001662 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800156e:	4b41      	ldr	r3, [pc, #260]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 8001570:	68db      	ldr	r3, [r3, #12]
 8001572:	220c      	movs	r2, #12
 8001574:	4013      	ands	r3, r2
 8001576:	2b04      	cmp	r3, #4
 8001578:	d1ef      	bne.n	800155a <HAL_RCC_ClockConfig+0x15e>
 800157a:	e00e      	b.n	800159a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800157c:	f7ff f860 	bl	8000640 <HAL_GetTick>
 8001580:	0002      	movs	r2, r0
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	4a3a      	ldr	r2, [pc, #232]	@ (8001670 <HAL_RCC_ClockConfig+0x274>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d901      	bls.n	8001590 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800158c:	2303      	movs	r3, #3
 800158e:	e068      	b.n	8001662 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001590:	4b38      	ldr	r3, [pc, #224]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	220c      	movs	r2, #12
 8001596:	4013      	ands	r3, r2
 8001598:	d1f0      	bne.n	800157c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800159a:	4b34      	ldr	r3, [pc, #208]	@ (800166c <HAL_RCC_ClockConfig+0x270>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	2201      	movs	r2, #1
 80015a0:	4013      	ands	r3, r2
 80015a2:	683a      	ldr	r2, [r7, #0]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d21e      	bcs.n	80015e6 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015a8:	4b30      	ldr	r3, [pc, #192]	@ (800166c <HAL_RCC_ClockConfig+0x270>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2201      	movs	r2, #1
 80015ae:	4393      	bics	r3, r2
 80015b0:	0019      	movs	r1, r3
 80015b2:	4b2e      	ldr	r3, [pc, #184]	@ (800166c <HAL_RCC_ClockConfig+0x270>)
 80015b4:	683a      	ldr	r2, [r7, #0]
 80015b6:	430a      	orrs	r2, r1
 80015b8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80015ba:	f7ff f841 	bl	8000640 <HAL_GetTick>
 80015be:	0003      	movs	r3, r0
 80015c0:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015c2:	e009      	b.n	80015d8 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015c4:	f7ff f83c 	bl	8000640 <HAL_GetTick>
 80015c8:	0002      	movs	r2, r0
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	4a28      	ldr	r2, [pc, #160]	@ (8001670 <HAL_RCC_ClockConfig+0x274>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d901      	bls.n	80015d8 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e044      	b.n	8001662 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015d8:	4b24      	ldr	r3, [pc, #144]	@ (800166c <HAL_RCC_ClockConfig+0x270>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2201      	movs	r2, #1
 80015de:	4013      	ands	r3, r2
 80015e0:	683a      	ldr	r2, [r7, #0]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d1ee      	bne.n	80015c4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	2204      	movs	r2, #4
 80015ec:	4013      	ands	r3, r2
 80015ee:	d009      	beq.n	8001604 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015f0:	4b20      	ldr	r3, [pc, #128]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	4a20      	ldr	r2, [pc, #128]	@ (8001678 <HAL_RCC_ClockConfig+0x27c>)
 80015f6:	4013      	ands	r3, r2
 80015f8:	0019      	movs	r1, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	68da      	ldr	r2, [r3, #12]
 80015fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 8001600:	430a      	orrs	r2, r1
 8001602:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2208      	movs	r2, #8
 800160a:	4013      	ands	r3, r2
 800160c:	d00a      	beq.n	8001624 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800160e:	4b19      	ldr	r3, [pc, #100]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	4a1a      	ldr	r2, [pc, #104]	@ (800167c <HAL_RCC_ClockConfig+0x280>)
 8001614:	4013      	ands	r3, r2
 8001616:	0019      	movs	r1, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	691b      	ldr	r3, [r3, #16]
 800161c:	00da      	lsls	r2, r3, #3
 800161e:	4b15      	ldr	r3, [pc, #84]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 8001620:	430a      	orrs	r2, r1
 8001622:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001624:	f000 f832 	bl	800168c <HAL_RCC_GetSysClockFreq>
 8001628:	0001      	movs	r1, r0
 800162a:	4b12      	ldr	r3, [pc, #72]	@ (8001674 <HAL_RCC_ClockConfig+0x278>)
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	091b      	lsrs	r3, r3, #4
 8001630:	220f      	movs	r2, #15
 8001632:	4013      	ands	r3, r2
 8001634:	4a12      	ldr	r2, [pc, #72]	@ (8001680 <HAL_RCC_ClockConfig+0x284>)
 8001636:	5cd3      	ldrb	r3, [r2, r3]
 8001638:	000a      	movs	r2, r1
 800163a:	40da      	lsrs	r2, r3
 800163c:	4b11      	ldr	r3, [pc, #68]	@ (8001684 <HAL_RCC_ClockConfig+0x288>)
 800163e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001640:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <HAL_RCC_ClockConfig+0x28c>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	250b      	movs	r5, #11
 8001646:	197c      	adds	r4, r7, r5
 8001648:	0018      	movs	r0, r3
 800164a:	f7fe ffb3 	bl	80005b4 <HAL_InitTick>
 800164e:	0003      	movs	r3, r0
 8001650:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001652:	197b      	adds	r3, r7, r5
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d002      	beq.n	8001660 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800165a:	197b      	adds	r3, r7, r5
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	e000      	b.n	8001662 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001660:	2300      	movs	r3, #0
}
 8001662:	0018      	movs	r0, r3
 8001664:	46bd      	mov	sp, r7
 8001666:	b004      	add	sp, #16
 8001668:	bdb0      	pop	{r4, r5, r7, pc}
 800166a:	46c0      	nop			@ (mov r8, r8)
 800166c:	40022000 	.word	0x40022000
 8001670:	00001388 	.word	0x00001388
 8001674:	40021000 	.word	0x40021000
 8001678:	fffff8ff 	.word	0xfffff8ff
 800167c:	ffffc7ff 	.word	0xffffc7ff
 8001680:	08001a74 	.word	0x08001a74
 8001684:	20000000 	.word	0x20000000
 8001688:	20000004 	.word	0x20000004

0800168c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001692:	4b3c      	ldr	r3, [pc, #240]	@ (8001784 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	220c      	movs	r2, #12
 800169c:	4013      	ands	r3, r2
 800169e:	2b0c      	cmp	r3, #12
 80016a0:	d013      	beq.n	80016ca <HAL_RCC_GetSysClockFreq+0x3e>
 80016a2:	d85c      	bhi.n	800175e <HAL_RCC_GetSysClockFreq+0xd2>
 80016a4:	2b04      	cmp	r3, #4
 80016a6:	d002      	beq.n	80016ae <HAL_RCC_GetSysClockFreq+0x22>
 80016a8:	2b08      	cmp	r3, #8
 80016aa:	d00b      	beq.n	80016c4 <HAL_RCC_GetSysClockFreq+0x38>
 80016ac:	e057      	b.n	800175e <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80016ae:	4b35      	ldr	r3, [pc, #212]	@ (8001784 <HAL_RCC_GetSysClockFreq+0xf8>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2210      	movs	r2, #16
 80016b4:	4013      	ands	r3, r2
 80016b6:	d002      	beq.n	80016be <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80016b8:	4b33      	ldr	r3, [pc, #204]	@ (8001788 <HAL_RCC_GetSysClockFreq+0xfc>)
 80016ba:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80016bc:	e05d      	b.n	800177a <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80016be:	4b33      	ldr	r3, [pc, #204]	@ (800178c <HAL_RCC_GetSysClockFreq+0x100>)
 80016c0:	613b      	str	r3, [r7, #16]
      break;
 80016c2:	e05a      	b.n	800177a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80016c4:	4b32      	ldr	r3, [pc, #200]	@ (8001790 <HAL_RCC_GetSysClockFreq+0x104>)
 80016c6:	613b      	str	r3, [r7, #16]
      break;
 80016c8:	e057      	b.n	800177a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	0c9b      	lsrs	r3, r3, #18
 80016ce:	220f      	movs	r2, #15
 80016d0:	4013      	ands	r3, r2
 80016d2:	4a30      	ldr	r2, [pc, #192]	@ (8001794 <HAL_RCC_GetSysClockFreq+0x108>)
 80016d4:	5cd3      	ldrb	r3, [r2, r3]
 80016d6:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	0d9b      	lsrs	r3, r3, #22
 80016dc:	2203      	movs	r2, #3
 80016de:	4013      	ands	r3, r2
 80016e0:	3301      	adds	r3, #1
 80016e2:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016e4:	4b27      	ldr	r3, [pc, #156]	@ (8001784 <HAL_RCC_GetSysClockFreq+0xf8>)
 80016e6:	68da      	ldr	r2, [r3, #12]
 80016e8:	2380      	movs	r3, #128	@ 0x80
 80016ea:	025b      	lsls	r3, r3, #9
 80016ec:	4013      	ands	r3, r2
 80016ee:	d00f      	beq.n	8001710 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80016f0:	68b9      	ldr	r1, [r7, #8]
 80016f2:	000a      	movs	r2, r1
 80016f4:	0152      	lsls	r2, r2, #5
 80016f6:	1a52      	subs	r2, r2, r1
 80016f8:	0193      	lsls	r3, r2, #6
 80016fa:	1a9b      	subs	r3, r3, r2
 80016fc:	00db      	lsls	r3, r3, #3
 80016fe:	185b      	adds	r3, r3, r1
 8001700:	025b      	lsls	r3, r3, #9
 8001702:	6879      	ldr	r1, [r7, #4]
 8001704:	0018      	movs	r0, r3
 8001706:	f7fe fcff 	bl	8000108 <__udivsi3>
 800170a:	0003      	movs	r3, r0
 800170c:	617b      	str	r3, [r7, #20]
 800170e:	e023      	b.n	8001758 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001710:	4b1c      	ldr	r3, [pc, #112]	@ (8001784 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2210      	movs	r2, #16
 8001716:	4013      	ands	r3, r2
 8001718:	d00f      	beq.n	800173a <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 800171a:	68b9      	ldr	r1, [r7, #8]
 800171c:	000a      	movs	r2, r1
 800171e:	0152      	lsls	r2, r2, #5
 8001720:	1a52      	subs	r2, r2, r1
 8001722:	0193      	lsls	r3, r2, #6
 8001724:	1a9b      	subs	r3, r3, r2
 8001726:	00db      	lsls	r3, r3, #3
 8001728:	185b      	adds	r3, r3, r1
 800172a:	021b      	lsls	r3, r3, #8
 800172c:	6879      	ldr	r1, [r7, #4]
 800172e:	0018      	movs	r0, r3
 8001730:	f7fe fcea 	bl	8000108 <__udivsi3>
 8001734:	0003      	movs	r3, r0
 8001736:	617b      	str	r3, [r7, #20]
 8001738:	e00e      	b.n	8001758 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 800173a:	68b9      	ldr	r1, [r7, #8]
 800173c:	000a      	movs	r2, r1
 800173e:	0152      	lsls	r2, r2, #5
 8001740:	1a52      	subs	r2, r2, r1
 8001742:	0193      	lsls	r3, r2, #6
 8001744:	1a9b      	subs	r3, r3, r2
 8001746:	00db      	lsls	r3, r3, #3
 8001748:	185b      	adds	r3, r3, r1
 800174a:	029b      	lsls	r3, r3, #10
 800174c:	6879      	ldr	r1, [r7, #4]
 800174e:	0018      	movs	r0, r3
 8001750:	f7fe fcda 	bl	8000108 <__udivsi3>
 8001754:	0003      	movs	r3, r0
 8001756:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	613b      	str	r3, [r7, #16]
      break;
 800175c:	e00d      	b.n	800177a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800175e:	4b09      	ldr	r3, [pc, #36]	@ (8001784 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	0b5b      	lsrs	r3, r3, #13
 8001764:	2207      	movs	r2, #7
 8001766:	4013      	ands	r3, r2
 8001768:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	3301      	adds	r3, #1
 800176e:	2280      	movs	r2, #128	@ 0x80
 8001770:	0212      	lsls	r2, r2, #8
 8001772:	409a      	lsls	r2, r3
 8001774:	0013      	movs	r3, r2
 8001776:	613b      	str	r3, [r7, #16]
      break;
 8001778:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800177a:	693b      	ldr	r3, [r7, #16]
}
 800177c:	0018      	movs	r0, r3
 800177e:	46bd      	mov	sp, r7
 8001780:	b006      	add	sp, #24
 8001782:	bd80      	pop	{r7, pc}
 8001784:	40021000 	.word	0x40021000
 8001788:	003d0900 	.word	0x003d0900
 800178c:	00f42400 	.word	0x00f42400
 8001790:	007a1200 	.word	0x007a1200
 8001794:	08001a84 	.word	0x08001a84

08001798 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d101      	bne.n	80017aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e032      	b.n	8001810 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2239      	movs	r2, #57	@ 0x39
 80017ae:	5c9b      	ldrb	r3, [r3, r2]
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d107      	bne.n	80017c6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2238      	movs	r2, #56	@ 0x38
 80017ba:	2100      	movs	r1, #0
 80017bc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	0018      	movs	r0, r3
 80017c2:	f7fe fe77 	bl	80004b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2239      	movs	r2, #57	@ 0x39
 80017ca:	2102      	movs	r1, #2
 80017cc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	3304      	adds	r3, #4
 80017d6:	0019      	movs	r1, r3
 80017d8:	0010      	movs	r0, r2
 80017da:	f000 f861 	bl	80018a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	223e      	movs	r2, #62	@ 0x3e
 80017e2:	2101      	movs	r1, #1
 80017e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	223a      	movs	r2, #58	@ 0x3a
 80017ea:	2101      	movs	r1, #1
 80017ec:	5499      	strb	r1, [r3, r2]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	223b      	movs	r2, #59	@ 0x3b
 80017f2:	2101      	movs	r1, #1
 80017f4:	5499      	strb	r1, [r3, r2]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	223c      	movs	r2, #60	@ 0x3c
 80017fa:	2101      	movs	r1, #1
 80017fc:	5499      	strb	r1, [r3, r2]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	223d      	movs	r2, #61	@ 0x3d
 8001802:	2101      	movs	r1, #1
 8001804:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2239      	movs	r2, #57	@ 0x39
 800180a:	2101      	movs	r1, #1
 800180c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800180e:	2300      	movs	r3, #0
}
 8001810:	0018      	movs	r0, r3
 8001812:	46bd      	mov	sp, r7
 8001814:	b002      	add	sp, #8
 8001816:	bd80      	pop	{r7, pc}

08001818 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2239      	movs	r2, #57	@ 0x39
 8001824:	5c9b      	ldrb	r3, [r3, r2]
 8001826:	b2db      	uxtb	r3, r3
 8001828:	2b01      	cmp	r3, #1
 800182a:	d001      	beq.n	8001830 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e02e      	b.n	800188e <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2239      	movs	r2, #57	@ 0x39
 8001834:	2102      	movs	r1, #2
 8001836:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	2380      	movs	r3, #128	@ 0x80
 800183e:	05db      	lsls	r3, r3, #23
 8001840:	429a      	cmp	r2, r3
 8001842:	d009      	beq.n	8001858 <HAL_TIM_Base_Start+0x40>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a13      	ldr	r2, [pc, #76]	@ (8001898 <HAL_TIM_Base_Start+0x80>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d004      	beq.n	8001858 <HAL_TIM_Base_Start+0x40>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a12      	ldr	r2, [pc, #72]	@ (800189c <HAL_TIM_Base_Start+0x84>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d111      	bne.n	800187c <HAL_TIM_Base_Start+0x64>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	2207      	movs	r2, #7
 8001860:	4013      	ands	r3, r2
 8001862:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	2b06      	cmp	r3, #6
 8001868:	d010      	beq.n	800188c <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2101      	movs	r1, #1
 8001876:	430a      	orrs	r2, r1
 8001878:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800187a:	e007      	b.n	800188c <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2101      	movs	r1, #1
 8001888:	430a      	orrs	r2, r1
 800188a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	0018      	movs	r0, r3
 8001890:	46bd      	mov	sp, r7
 8001892:	b004      	add	sp, #16
 8001894:	bd80      	pop	{r7, pc}
 8001896:	46c0      	nop			@ (mov r8, r8)
 8001898:	40010800 	.word	0x40010800
 800189c:	40011400 	.word	0x40011400

080018a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	2380      	movs	r3, #128	@ 0x80
 80018b4:	05db      	lsls	r3, r3, #23
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d007      	beq.n	80018ca <TIM_Base_SetConfig+0x2a>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a22      	ldr	r2, [pc, #136]	@ (8001948 <TIM_Base_SetConfig+0xa8>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d003      	beq.n	80018ca <TIM_Base_SetConfig+0x2a>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a21      	ldr	r2, [pc, #132]	@ (800194c <TIM_Base_SetConfig+0xac>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d108      	bne.n	80018dc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	2270      	movs	r2, #112	@ 0x70
 80018ce:	4393      	bics	r3, r2
 80018d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	68fa      	ldr	r2, [r7, #12]
 80018d8:	4313      	orrs	r3, r2
 80018da:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	2380      	movs	r3, #128	@ 0x80
 80018e0:	05db      	lsls	r3, r3, #23
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d007      	beq.n	80018f6 <TIM_Base_SetConfig+0x56>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4a17      	ldr	r2, [pc, #92]	@ (8001948 <TIM_Base_SetConfig+0xa8>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d003      	beq.n	80018f6 <TIM_Base_SetConfig+0x56>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4a16      	ldr	r2, [pc, #88]	@ (800194c <TIM_Base_SetConfig+0xac>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d108      	bne.n	8001908 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	4a15      	ldr	r2, [pc, #84]	@ (8001950 <TIM_Base_SetConfig+0xb0>)
 80018fa:	4013      	ands	r3, r2
 80018fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	68db      	ldr	r3, [r3, #12]
 8001902:	68fa      	ldr	r2, [r7, #12]
 8001904:	4313      	orrs	r3, r2
 8001906:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2280      	movs	r2, #128	@ 0x80
 800190c:	4393      	bics	r3, r2
 800190e:	001a      	movs	r2, r3
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	691b      	ldr	r3, [r3, #16]
 8001914:	4313      	orrs	r3, r2
 8001916:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	689a      	ldr	r2, [r3, #8]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2204      	movs	r2, #4
 800192e:	431a      	orrs	r2, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2201      	movs	r2, #1
 8001938:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	68fa      	ldr	r2, [r7, #12]
 800193e:	601a      	str	r2, [r3, #0]
}
 8001940:	46c0      	nop			@ (mov r8, r8)
 8001942:	46bd      	mov	sp, r7
 8001944:	b004      	add	sp, #16
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40010800 	.word	0x40010800
 800194c:	40011400 	.word	0x40011400
 8001950:	fffffcff 	.word	0xfffffcff

08001954 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2238      	movs	r2, #56	@ 0x38
 8001962:	5c9b      	ldrb	r3, [r3, r2]
 8001964:	2b01      	cmp	r3, #1
 8001966:	d101      	bne.n	800196c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001968:	2302      	movs	r3, #2
 800196a:	e042      	b.n	80019f2 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2238      	movs	r2, #56	@ 0x38
 8001970:	2101      	movs	r1, #1
 8001972:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2239      	movs	r2, #57	@ 0x39
 8001978:	2102      	movs	r1, #2
 800197a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2270      	movs	r2, #112	@ 0x70
 8001990:	4393      	bics	r3, r2
 8001992:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	68fa      	ldr	r2, [r7, #12]
 800199a:	4313      	orrs	r3, r2
 800199c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	68fa      	ldr	r2, [r7, #12]
 80019a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	2380      	movs	r3, #128	@ 0x80
 80019ac:	05db      	lsls	r3, r3, #23
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d009      	beq.n	80019c6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a11      	ldr	r2, [pc, #68]	@ (80019fc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d004      	beq.n	80019c6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a0f      	ldr	r2, [pc, #60]	@ (8001a00 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d10c      	bne.n	80019e0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	2280      	movs	r2, #128	@ 0x80
 80019ca:	4393      	bics	r3, r2
 80019cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	68ba      	ldr	r2, [r7, #8]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	68ba      	ldr	r2, [r7, #8]
 80019de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2239      	movs	r2, #57	@ 0x39
 80019e4:	2101      	movs	r1, #1
 80019e6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2238      	movs	r2, #56	@ 0x38
 80019ec:	2100      	movs	r1, #0
 80019ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	0018      	movs	r0, r3
 80019f4:	46bd      	mov	sp, r7
 80019f6:	b004      	add	sp, #16
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	46c0      	nop			@ (mov r8, r8)
 80019fc:	40010800 	.word	0x40010800
 8001a00:	40011400 	.word	0x40011400

08001a04 <memset>:
 8001a04:	0003      	movs	r3, r0
 8001a06:	1882      	adds	r2, r0, r2
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d100      	bne.n	8001a0e <memset+0xa>
 8001a0c:	4770      	bx	lr
 8001a0e:	7019      	strb	r1, [r3, #0]
 8001a10:	3301      	adds	r3, #1
 8001a12:	e7f9      	b.n	8001a08 <memset+0x4>

08001a14 <__libc_init_array>:
 8001a14:	b570      	push	{r4, r5, r6, lr}
 8001a16:	2600      	movs	r6, #0
 8001a18:	4c0c      	ldr	r4, [pc, #48]	@ (8001a4c <__libc_init_array+0x38>)
 8001a1a:	4d0d      	ldr	r5, [pc, #52]	@ (8001a50 <__libc_init_array+0x3c>)
 8001a1c:	1b64      	subs	r4, r4, r5
 8001a1e:	10a4      	asrs	r4, r4, #2
 8001a20:	42a6      	cmp	r6, r4
 8001a22:	d109      	bne.n	8001a38 <__libc_init_array+0x24>
 8001a24:	2600      	movs	r6, #0
 8001a26:	f000 f819 	bl	8001a5c <_init>
 8001a2a:	4c0a      	ldr	r4, [pc, #40]	@ (8001a54 <__libc_init_array+0x40>)
 8001a2c:	4d0a      	ldr	r5, [pc, #40]	@ (8001a58 <__libc_init_array+0x44>)
 8001a2e:	1b64      	subs	r4, r4, r5
 8001a30:	10a4      	asrs	r4, r4, #2
 8001a32:	42a6      	cmp	r6, r4
 8001a34:	d105      	bne.n	8001a42 <__libc_init_array+0x2e>
 8001a36:	bd70      	pop	{r4, r5, r6, pc}
 8001a38:	00b3      	lsls	r3, r6, #2
 8001a3a:	58eb      	ldr	r3, [r5, r3]
 8001a3c:	4798      	blx	r3
 8001a3e:	3601      	adds	r6, #1
 8001a40:	e7ee      	b.n	8001a20 <__libc_init_array+0xc>
 8001a42:	00b3      	lsls	r3, r6, #2
 8001a44:	58eb      	ldr	r3, [r5, r3]
 8001a46:	4798      	blx	r3
 8001a48:	3601      	adds	r6, #1
 8001a4a:	e7f2      	b.n	8001a32 <__libc_init_array+0x1e>
 8001a4c:	08001a90 	.word	0x08001a90
 8001a50:	08001a90 	.word	0x08001a90
 8001a54:	08001a94 	.word	0x08001a94
 8001a58:	08001a90 	.word	0x08001a90

08001a5c <_init>:
 8001a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a5e:	46c0      	nop			@ (mov r8, r8)
 8001a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a62:	bc08      	pop	{r3}
 8001a64:	469e      	mov	lr, r3
 8001a66:	4770      	bx	lr

08001a68 <_fini>:
 8001a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a6a:	46c0      	nop			@ (mov r8, r8)
 8001a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a6e:	bc08      	pop	{r3}
 8001a70:	469e      	mov	lr, r3
 8001a72:	4770      	bx	lr
