// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

// change not() by or( a,b) by and(a,b)

// define andgate gate1 and gate2 in stdev

// define the boolean saying if the output is true or false

// define xor(in1,in2,out);

// xor extracted as modules

// i/o port references
 
// connect a and b to out

// cache enable
// improve test bench procedure ot try running the entire program

// variable
 
// designpr to teststimulus as an input and remember to change design time upon changes.. thorn' note format to shuffle...
// perform offline.



// rationalize how to test stimulus..

// infrastructure...

// give the input and outputs as ports

// code lint and test strategy???

// assignment due to truth deciding

// modified tristate logic

module stendmodule
