#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c6e43b3d40 .scope module, "tb" "tb" 2 9;
 .timescale -9 -12;
v0x55c6e4403030_0 .var "clk", 0 0;
v0x55c6e44030d0_0 .var/i "clock", 31 0;
v0x55c6e44031b0_0 .var/i "i", 31 0;
v0x55c6e4403270_0 .var/i "mem_file_contents", 31 0;
v0x55c6e4403350_0 .var/i "reg_file_contents", 31 0;
v0x55c6e4403480_0 .var "rst", 0 0;
E_0x55c6e43ada20 .event edge, v0x55c6e43d6390_0;
E_0x55c6e43add10 .event negedge, v0x55c6e43fe0c0_0;
S_0x55c6e43b3ec0 .scope module, "SoC_0" "SoC" 2 97, 3 3 0, S_0x55c6e43b3d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v0x55c6e4402c20_0 .net "clk", 0 0, v0x55c6e4403030_0;  1 drivers
v0x55c6e4402ce0_0 .net "instr_addr_from_proc", 31 0, v0x55c6e4402510_0;  1 drivers
v0x55c6e4402da0_0 .net "instr_from_imem", 31 0, v0x55c6e43d6390_0;  1 drivers
v0x55c6e4402e40_0 .net "instr_valid_from_imem", 0 0, v0x55c6e43d7200_0;  1 drivers
v0x55c6e4402ee0_0 .net "rst", 0 0, v0x55c6e4403480_0;  1 drivers
S_0x55c6e43b9570 .scope module, "imem_0" "imem" 3 25, 4 3 0, S_0x55c6e43b3ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ip_instr_addr_from_proc"
    .port_info 1 /OUTPUT 32 "op_instr_from_imem"
    .port_info 2 /OUTPUT 1 "op_instr_valid"
v0x55c6e43da9e0_0 .net "ip_instr_addr_from_proc", 31 0, v0x55c6e4402510_0;  alias, 1 drivers
v0x55c6e43ddd10 .array "mem", 0 31, 31 0;
v0x55c6e43d6390_0 .var "op_instr_from_imem", 31 0;
v0x55c6e43d7200_0 .var "op_instr_valid", 0 0;
v0x55c6e43ddd10_0 .array/port v0x55c6e43ddd10, 0;
v0x55c6e43ddd10_1 .array/port v0x55c6e43ddd10, 1;
v0x55c6e43ddd10_2 .array/port v0x55c6e43ddd10, 2;
E_0x55c6e43ad780/0 .event edge, v0x55c6e43da9e0_0, v0x55c6e43ddd10_0, v0x55c6e43ddd10_1, v0x55c6e43ddd10_2;
v0x55c6e43ddd10_3 .array/port v0x55c6e43ddd10, 3;
v0x55c6e43ddd10_4 .array/port v0x55c6e43ddd10, 4;
v0x55c6e43ddd10_5 .array/port v0x55c6e43ddd10, 5;
v0x55c6e43ddd10_6 .array/port v0x55c6e43ddd10, 6;
E_0x55c6e43ad780/1 .event edge, v0x55c6e43ddd10_3, v0x55c6e43ddd10_4, v0x55c6e43ddd10_5, v0x55c6e43ddd10_6;
v0x55c6e43ddd10_7 .array/port v0x55c6e43ddd10, 7;
v0x55c6e43ddd10_8 .array/port v0x55c6e43ddd10, 8;
v0x55c6e43ddd10_9 .array/port v0x55c6e43ddd10, 9;
v0x55c6e43ddd10_10 .array/port v0x55c6e43ddd10, 10;
E_0x55c6e43ad780/2 .event edge, v0x55c6e43ddd10_7, v0x55c6e43ddd10_8, v0x55c6e43ddd10_9, v0x55c6e43ddd10_10;
v0x55c6e43ddd10_11 .array/port v0x55c6e43ddd10, 11;
v0x55c6e43ddd10_12 .array/port v0x55c6e43ddd10, 12;
v0x55c6e43ddd10_13 .array/port v0x55c6e43ddd10, 13;
v0x55c6e43ddd10_14 .array/port v0x55c6e43ddd10, 14;
E_0x55c6e43ad780/3 .event edge, v0x55c6e43ddd10_11, v0x55c6e43ddd10_12, v0x55c6e43ddd10_13, v0x55c6e43ddd10_14;
v0x55c6e43ddd10_15 .array/port v0x55c6e43ddd10, 15;
v0x55c6e43ddd10_16 .array/port v0x55c6e43ddd10, 16;
v0x55c6e43ddd10_17 .array/port v0x55c6e43ddd10, 17;
v0x55c6e43ddd10_18 .array/port v0x55c6e43ddd10, 18;
E_0x55c6e43ad780/4 .event edge, v0x55c6e43ddd10_15, v0x55c6e43ddd10_16, v0x55c6e43ddd10_17, v0x55c6e43ddd10_18;
v0x55c6e43ddd10_19 .array/port v0x55c6e43ddd10, 19;
v0x55c6e43ddd10_20 .array/port v0x55c6e43ddd10, 20;
v0x55c6e43ddd10_21 .array/port v0x55c6e43ddd10, 21;
v0x55c6e43ddd10_22 .array/port v0x55c6e43ddd10, 22;
E_0x55c6e43ad780/5 .event edge, v0x55c6e43ddd10_19, v0x55c6e43ddd10_20, v0x55c6e43ddd10_21, v0x55c6e43ddd10_22;
v0x55c6e43ddd10_23 .array/port v0x55c6e43ddd10, 23;
v0x55c6e43ddd10_24 .array/port v0x55c6e43ddd10, 24;
v0x55c6e43ddd10_25 .array/port v0x55c6e43ddd10, 25;
v0x55c6e43ddd10_26 .array/port v0x55c6e43ddd10, 26;
E_0x55c6e43ad780/6 .event edge, v0x55c6e43ddd10_23, v0x55c6e43ddd10_24, v0x55c6e43ddd10_25, v0x55c6e43ddd10_26;
v0x55c6e43ddd10_27 .array/port v0x55c6e43ddd10, 27;
v0x55c6e43ddd10_28 .array/port v0x55c6e43ddd10, 28;
v0x55c6e43ddd10_29 .array/port v0x55c6e43ddd10, 29;
v0x55c6e43ddd10_30 .array/port v0x55c6e43ddd10, 30;
E_0x55c6e43ad780/7 .event edge, v0x55c6e43ddd10_27, v0x55c6e43ddd10_28, v0x55c6e43ddd10_29, v0x55c6e43ddd10_30;
v0x55c6e43ddd10_31 .array/port v0x55c6e43ddd10, 31;
E_0x55c6e43ad780/8 .event edge, v0x55c6e43ddd10_31;
E_0x55c6e43ad780 .event/or E_0x55c6e43ad780/0, E_0x55c6e43ad780/1, E_0x55c6e43ad780/2, E_0x55c6e43ad780/3, E_0x55c6e43ad780/4, E_0x55c6e43ad780/5, E_0x55c6e43ad780/6, E_0x55c6e43ad780/7, E_0x55c6e43ad780/8;
S_0x55c6e43ae9f0 .scope begin, "imem_block" "imem_block" 4 15, 4 15 0, S_0x55c6e43b9570;
 .timescale -9 -12;
S_0x55c6e43fbee0 .scope module, "processor_v1_0" "processor_v1" 3 17, 5 3 0, S_0x55c6e43b3ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "ip_instr_from_imem"
    .port_info 3 /INPUT 1 "ip_instr_valid"
    .port_info 4 /OUTPUT 32 "op_instr_addr_from_proc"
v0x55c6e4401740_0 .net "alu_output", 31 0, v0x55c6e43fc880_0;  1 drivers
v0x55c6e4401820_0 .net "alu_src_from_imem", 0 0, v0x55c6e43fcf90_0;  1 drivers
v0x55c6e44018e0_0 .net "clk", 0 0, v0x55c6e4403030_0;  alias, 1 drivers
v0x55c6e4401980_0 .net "funct3", 2 0, v0x55c6e43fd070_0;  1 drivers
v0x55c6e4401a70_0 .net "funct7", 6 0, v0x55c6e43fd130_0;  1 drivers
v0x55c6e4401bb0_0 .net "imem_sign_ext", 31 0, v0x55c6e43fd200_0;  1 drivers
v0x55c6e4401cc0_0 .net "ip_instr_addr_from_pc", 31 0, v0x55c6e43fff40_0;  1 drivers
v0x55c6e4401d80_0 .net "ip_instr_from_imem", 31 0, v0x55c6e43d6390_0;  alias, 1 drivers
v0x55c6e4401e70_0 .net "ip_instr_valid", 0 0, v0x55c6e43d7200_0;  alias, 1 drivers
v0x55c6e4401fa0_0 .net "mem_out", 31 0, v0x55c6e43fea40_0;  1 drivers
v0x55c6e44020b0_0 .net "mem_out_valid", 0 0, v0x55c6e43fe980_0;  1 drivers
v0x55c6e4402150_0 .net "mem_read_en", 0 0, v0x55c6e43fd480_0;  1 drivers
v0x55c6e4402240_0 .net "mem_to_reg_en", 0 0, v0x55c6e43fd520_0;  1 drivers
v0x55c6e4402330_0 .net "mem_write_en", 0 0, v0x55c6e43fd5c0_0;  1 drivers
v0x55c6e4402420_0 .net "op_data_wr", 0 0, v0x55c6e43fd680_0;  1 drivers
v0x55c6e4402510_0 .var "op_instr_addr_from_proc", 31 0;
v0x55c6e44025b0_0 .net "read_data1", 31 0, v0x55c6e4400fd0_0;  1 drivers
v0x55c6e44027b0_0 .net "read_data2", 31 0, v0x55c6e4401070_0;  1 drivers
v0x55c6e4402870_0 .net "read_data_from_mux", 31 0, v0x55c6e43ff060_0;  1 drivers
v0x55c6e4402980_0 .net "rst", 0 0, v0x55c6e4403480_0;  alias, 1 drivers
v0x55c6e4402a70_0 .net "wb_data", 31 0, v0x55c6e43ff710_0;  1 drivers
E_0x55c6e43dcfe0 .event edge, v0x55c6e43fff40_0;
L_0x55c6e44035b0 .part v0x55c6e43d6390_0, 15, 5;
L_0x55c6e44036e0 .part v0x55c6e43d6390_0, 20, 5;
L_0x55c6e4403780 .part v0x55c6e43d6390_0, 7, 5;
S_0x55c6e43fc0d0 .scope module, "alu_0" "alu" 5 57, 6 3 0, S_0x55c6e43fbee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "read_data1"
    .port_info 1 /INPUT 32 "read_data2"
    .port_info 2 /INPUT 3 "funct3"
    .port_info 3 /INPUT 7 "funct7"
    .port_info 4 /OUTPUT 32 "result"
v0x55c6e43fc500_0 .net "funct3", 2 0, v0x55c6e43fd070_0;  alias, 1 drivers
v0x55c6e43fc600_0 .net "funct7", 6 0, v0x55c6e43fd130_0;  alias, 1 drivers
v0x55c6e43fc6e0_0 .net "read_data1", 31 0, v0x55c6e4400fd0_0;  alias, 1 drivers
v0x55c6e43fc7a0_0 .net "read_data2", 31 0, v0x55c6e43ff060_0;  alias, 1 drivers
v0x55c6e43fc880_0 .var "result", 31 0;
E_0x55c6e43dcf60 .event edge, v0x55c6e43fc500_0, v0x55c6e43fc600_0, v0x55c6e43fc6e0_0, v0x55c6e43fc7a0_0;
S_0x55c6e43fc310 .scope begin, "ALU_Block" "ALU_Block" 6 12, 6 12 0, S_0x55c6e43fc0d0;
 .timescale -9 -12;
S_0x55c6e43fca50 .scope module, "dec_0" "decoder" 5 44, 7 3 0, S_0x55c6e43fbee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ip_instr_from_imem"
    .port_info 1 /INPUT 1 "ip_instr_valid"
    .port_info 2 /OUTPUT 1 "reg_write"
    .port_info 3 /OUTPUT 3 "funct3"
    .port_info 4 /OUTPUT 7 "funct7"
    .port_info 5 /OUTPUT 1 "alu_src_from_imem"
    .port_info 6 /OUTPUT 1 "mem_read"
    .port_info 7 /OUTPUT 1 "mem_write"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 32 "imem_sign_ext"
v0x55c6e43fcf90_0 .var "alu_src_from_imem", 0 0;
v0x55c6e43fd070_0 .var "funct3", 2 0;
v0x55c6e43fd130_0 .var "funct7", 6 0;
v0x55c6e43fd200_0 .var "imem_sign_ext", 31 0;
v0x55c6e43fd2a0_0 .net "ip_instr_from_imem", 31 0, v0x55c6e43d6390_0;  alias, 1 drivers
v0x55c6e43fd3b0_0 .net "ip_instr_valid", 0 0, v0x55c6e43d7200_0;  alias, 1 drivers
v0x55c6e43fd480_0 .var "mem_read", 0 0;
v0x55c6e43fd520_0 .var "mem_to_reg", 0 0;
v0x55c6e43fd5c0_0 .var "mem_write", 0 0;
v0x55c6e43fd680_0 .var "reg_write", 0 0;
E_0x55c6e43fcd40 .event edge, v0x55c6e43d7200_0, v0x55c6e43d6390_0, v0x55c6e43fc500_0;
S_0x55c6e43fcda0 .scope begin, "decoder_block" "decoder_block" 7 17, 7 17 0, S_0x55c6e43fca50;
 .timescale -9 -12;
S_0x55c6e43fd880 .scope module, "dmem_0" "dmem" 5 65, 8 3 0, S_0x55c6e43fbee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ip_mem_read"
    .port_info 2 /INPUT 1 "ip_mem_write"
    .port_info 3 /INPUT 32 "ip_mem_addr"
    .port_info 4 /INPUT 32 "ip_mem_data"
    .port_info 5 /OUTPUT 32 "op_mem_out"
    .port_info 6 /OUTPUT 1 "op_mem_data_valid"
v0x55c6e43fe0c0_0 .net "clk", 0 0, v0x55c6e4403030_0;  alias, 1 drivers
v0x55c6e43fe180_0 .net "ip_mem_addr", 31 0, v0x55c6e43fc880_0;  alias, 1 drivers
v0x55c6e43fe270_0 .net "ip_mem_data", 31 0, v0x55c6e4401070_0;  alias, 1 drivers
v0x55c6e43fe340_0 .net "ip_mem_read", 0 0, v0x55c6e43fd480_0;  alias, 1 drivers
v0x55c6e43fe410_0 .net "ip_mem_write", 0 0, v0x55c6e43fd5c0_0;  alias, 1 drivers
v0x55c6e43fe500 .array "mem", 0 31, 31 0;
v0x55c6e43fe980_0 .var "op_mem_data_valid", 0 0;
v0x55c6e43fea40_0 .var "op_mem_out", 31 0;
E_0x55c6e43fdb20 .event posedge, v0x55c6e43fe0c0_0;
v0x55c6e43fe500_0 .array/port v0x55c6e43fe500, 0;
v0x55c6e43fe500_1 .array/port v0x55c6e43fe500, 1;
E_0x55c6e43fdb80/0 .event edge, v0x55c6e43fd480_0, v0x55c6e43fc880_0, v0x55c6e43fe500_0, v0x55c6e43fe500_1;
v0x55c6e43fe500_2 .array/port v0x55c6e43fe500, 2;
v0x55c6e43fe500_3 .array/port v0x55c6e43fe500, 3;
v0x55c6e43fe500_4 .array/port v0x55c6e43fe500, 4;
v0x55c6e43fe500_5 .array/port v0x55c6e43fe500, 5;
E_0x55c6e43fdb80/1 .event edge, v0x55c6e43fe500_2, v0x55c6e43fe500_3, v0x55c6e43fe500_4, v0x55c6e43fe500_5;
v0x55c6e43fe500_6 .array/port v0x55c6e43fe500, 6;
v0x55c6e43fe500_7 .array/port v0x55c6e43fe500, 7;
v0x55c6e43fe500_8 .array/port v0x55c6e43fe500, 8;
v0x55c6e43fe500_9 .array/port v0x55c6e43fe500, 9;
E_0x55c6e43fdb80/2 .event edge, v0x55c6e43fe500_6, v0x55c6e43fe500_7, v0x55c6e43fe500_8, v0x55c6e43fe500_9;
v0x55c6e43fe500_10 .array/port v0x55c6e43fe500, 10;
v0x55c6e43fe500_11 .array/port v0x55c6e43fe500, 11;
v0x55c6e43fe500_12 .array/port v0x55c6e43fe500, 12;
v0x55c6e43fe500_13 .array/port v0x55c6e43fe500, 13;
E_0x55c6e43fdb80/3 .event edge, v0x55c6e43fe500_10, v0x55c6e43fe500_11, v0x55c6e43fe500_12, v0x55c6e43fe500_13;
v0x55c6e43fe500_14 .array/port v0x55c6e43fe500, 14;
v0x55c6e43fe500_15 .array/port v0x55c6e43fe500, 15;
v0x55c6e43fe500_16 .array/port v0x55c6e43fe500, 16;
v0x55c6e43fe500_17 .array/port v0x55c6e43fe500, 17;
E_0x55c6e43fdb80/4 .event edge, v0x55c6e43fe500_14, v0x55c6e43fe500_15, v0x55c6e43fe500_16, v0x55c6e43fe500_17;
v0x55c6e43fe500_18 .array/port v0x55c6e43fe500, 18;
v0x55c6e43fe500_19 .array/port v0x55c6e43fe500, 19;
v0x55c6e43fe500_20 .array/port v0x55c6e43fe500, 20;
v0x55c6e43fe500_21 .array/port v0x55c6e43fe500, 21;
E_0x55c6e43fdb80/5 .event edge, v0x55c6e43fe500_18, v0x55c6e43fe500_19, v0x55c6e43fe500_20, v0x55c6e43fe500_21;
v0x55c6e43fe500_22 .array/port v0x55c6e43fe500, 22;
v0x55c6e43fe500_23 .array/port v0x55c6e43fe500, 23;
v0x55c6e43fe500_24 .array/port v0x55c6e43fe500, 24;
v0x55c6e43fe500_25 .array/port v0x55c6e43fe500, 25;
E_0x55c6e43fdb80/6 .event edge, v0x55c6e43fe500_22, v0x55c6e43fe500_23, v0x55c6e43fe500_24, v0x55c6e43fe500_25;
v0x55c6e43fe500_26 .array/port v0x55c6e43fe500, 26;
v0x55c6e43fe500_27 .array/port v0x55c6e43fe500, 27;
v0x55c6e43fe500_28 .array/port v0x55c6e43fe500, 28;
v0x55c6e43fe500_29 .array/port v0x55c6e43fe500, 29;
E_0x55c6e43fdb80/7 .event edge, v0x55c6e43fe500_26, v0x55c6e43fe500_27, v0x55c6e43fe500_28, v0x55c6e43fe500_29;
v0x55c6e43fe500_30 .array/port v0x55c6e43fe500, 30;
v0x55c6e43fe500_31 .array/port v0x55c6e43fe500, 31;
E_0x55c6e43fdb80/8 .event edge, v0x55c6e43fe500_30, v0x55c6e43fe500_31;
E_0x55c6e43fdb80 .event/or E_0x55c6e43fdb80/0, E_0x55c6e43fdb80/1, E_0x55c6e43fdb80/2, E_0x55c6e43fdb80/3, E_0x55c6e43fdb80/4, E_0x55c6e43fdb80/5, E_0x55c6e43fdb80/6, E_0x55c6e43fdb80/7, E_0x55c6e43fdb80/8;
S_0x55c6e43fdce0 .scope begin, "dmem_read_block" "dmem_read_block" 8 18, 8 18 0, S_0x55c6e43fd880;
 .timescale -9 -12;
S_0x55c6e43fded0 .scope begin, "dmem_write_block" "dmem_write_block" 8 25, 8 25 0, S_0x55c6e43fd880;
 .timescale -9 -12;
S_0x55c6e43fec40 .scope module, "mux_32_0" "mux_32" 5 75, 9 4 0, S_0x55c6e43fbee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inp0"
    .port_info 1 /INPUT 32 "inp1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x55c6e43fee80_0 .net "inp0", 31 0, v0x55c6e4401070_0;  alias, 1 drivers
v0x55c6e43fef90_0 .net "inp1", 31 0, v0x55c6e43fd200_0;  alias, 1 drivers
v0x55c6e43ff060_0 .var "out", 31 0;
v0x55c6e43ff160_0 .net "sel", 0 0, v0x55c6e43fcf90_0;  alias, 1 drivers
E_0x55c6e43fda30 .event edge, v0x55c6e43fcf90_0, v0x55c6e43fd200_0, v0x55c6e43fe270_0;
S_0x55c6e43ff280 .scope module, "mux_32_1" "mux_32" 5 82, 9 4 0, S_0x55c6e43fbee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inp0"
    .port_info 1 /INPUT 32 "inp1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x55c6e43ff520_0 .net "inp0", 31 0, v0x55c6e43fc880_0;  alias, 1 drivers
v0x55c6e43ff650_0 .net "inp1", 31 0, v0x55c6e43fea40_0;  alias, 1 drivers
v0x55c6e43ff710_0 .var "out", 31 0;
v0x55c6e43ff7b0_0 .net "sel", 0 0, v0x55c6e43fd520_0;  alias, 1 drivers
E_0x55c6e43ff4a0 .event edge, v0x55c6e43fd520_0, v0x55c6e43fea40_0, v0x55c6e43fc880_0;
S_0x55c6e43ff910 .scope module, "pc_0" "pc" 5 101, 10 3 0, S_0x55c6e43fbee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "op_instr_addr"
v0x55c6e43ffdc0_0 .net "clk", 0 0, v0x55c6e4403030_0;  alias, 1 drivers
v0x55c6e43ffe80_0 .var "next_pc", 31 0;
v0x55c6e43fff40_0 .var "op_instr_addr", 31 0;
v0x55c6e4400030_0 .var "pc", 31 0;
v0x55c6e4400110_0 .net "rst", 0 0, v0x55c6e4403480_0;  alias, 1 drivers
E_0x55c6e43ffb50 .event edge, v0x55c6e4400030_0;
S_0x55c6e43ffbd0 .scope begin, "PC_Block" "PC_Block" 10 14, 10 14 0, S_0x55c6e43ff910;
 .timescale -9 -12;
S_0x55c6e44002a0 .scope module, "regfile_0" "regfile" 5 89, 11 4 0, S_0x55c6e43fbee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "reg_src1"
    .port_info 1 /INPUT 5 "reg_src2"
    .port_info 2 /INPUT 5 "reg_dest"
    .port_info 3 /INPUT 32 "write_back"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "rst"
    .port_info 6 /INPUT 1 "write_en"
    .port_info 7 /OUTPUT 32 "read_data1"
    .port_info 8 /OUTPUT 32 "read_data2"
v0x55c6e44008f0_0 .net "clk", 0 0, v0x55c6e4403030_0;  alias, 1 drivers
v0x55c6e4400a00 .array "mem", 0 31, 31 0;
v0x55c6e4400fd0_0 .var "read_data1", 31 0;
v0x55c6e4401070_0 .var "read_data2", 31 0;
v0x55c6e4401160_0 .net "reg_dest", 4 0, L_0x55c6e4403780;  1 drivers
v0x55c6e4401290_0 .net "reg_src1", 4 0, L_0x55c6e44035b0;  1 drivers
v0x55c6e4401370_0 .net "reg_src2", 4 0, L_0x55c6e44036e0;  1 drivers
v0x55c6e4401450_0 .net "rst", 0 0, v0x55c6e4403480_0;  alias, 1 drivers
v0x55c6e44014f0_0 .net "write_back", 31 0, v0x55c6e43ff710_0;  alias, 1 drivers
v0x55c6e4401590_0 .net "write_en", 0 0, v0x55c6e43fd680_0;  alias, 1 drivers
v0x55c6e4400a00_0 .array/port v0x55c6e4400a00, 0;
v0x55c6e4400a00_1 .array/port v0x55c6e4400a00, 1;
v0x55c6e4400a00_2 .array/port v0x55c6e4400a00, 2;
E_0x55c6e44005a0/0 .event edge, v0x55c6e4401290_0, v0x55c6e4400a00_0, v0x55c6e4400a00_1, v0x55c6e4400a00_2;
v0x55c6e4400a00_3 .array/port v0x55c6e4400a00, 3;
v0x55c6e4400a00_4 .array/port v0x55c6e4400a00, 4;
v0x55c6e4400a00_5 .array/port v0x55c6e4400a00, 5;
v0x55c6e4400a00_6 .array/port v0x55c6e4400a00, 6;
E_0x55c6e44005a0/1 .event edge, v0x55c6e4400a00_3, v0x55c6e4400a00_4, v0x55c6e4400a00_5, v0x55c6e4400a00_6;
v0x55c6e4400a00_7 .array/port v0x55c6e4400a00, 7;
v0x55c6e4400a00_8 .array/port v0x55c6e4400a00, 8;
v0x55c6e4400a00_9 .array/port v0x55c6e4400a00, 9;
v0x55c6e4400a00_10 .array/port v0x55c6e4400a00, 10;
E_0x55c6e44005a0/2 .event edge, v0x55c6e4400a00_7, v0x55c6e4400a00_8, v0x55c6e4400a00_9, v0x55c6e4400a00_10;
v0x55c6e4400a00_11 .array/port v0x55c6e4400a00, 11;
v0x55c6e4400a00_12 .array/port v0x55c6e4400a00, 12;
v0x55c6e4400a00_13 .array/port v0x55c6e4400a00, 13;
v0x55c6e4400a00_14 .array/port v0x55c6e4400a00, 14;
E_0x55c6e44005a0/3 .event edge, v0x55c6e4400a00_11, v0x55c6e4400a00_12, v0x55c6e4400a00_13, v0x55c6e4400a00_14;
v0x55c6e4400a00_15 .array/port v0x55c6e4400a00, 15;
v0x55c6e4400a00_16 .array/port v0x55c6e4400a00, 16;
v0x55c6e4400a00_17 .array/port v0x55c6e4400a00, 17;
v0x55c6e4400a00_18 .array/port v0x55c6e4400a00, 18;
E_0x55c6e44005a0/4 .event edge, v0x55c6e4400a00_15, v0x55c6e4400a00_16, v0x55c6e4400a00_17, v0x55c6e4400a00_18;
v0x55c6e4400a00_19 .array/port v0x55c6e4400a00, 19;
v0x55c6e4400a00_20 .array/port v0x55c6e4400a00, 20;
v0x55c6e4400a00_21 .array/port v0x55c6e4400a00, 21;
v0x55c6e4400a00_22 .array/port v0x55c6e4400a00, 22;
E_0x55c6e44005a0/5 .event edge, v0x55c6e4400a00_19, v0x55c6e4400a00_20, v0x55c6e4400a00_21, v0x55c6e4400a00_22;
v0x55c6e4400a00_23 .array/port v0x55c6e4400a00, 23;
v0x55c6e4400a00_24 .array/port v0x55c6e4400a00, 24;
v0x55c6e4400a00_25 .array/port v0x55c6e4400a00, 25;
v0x55c6e4400a00_26 .array/port v0x55c6e4400a00, 26;
E_0x55c6e44005a0/6 .event edge, v0x55c6e4400a00_23, v0x55c6e4400a00_24, v0x55c6e4400a00_25, v0x55c6e4400a00_26;
v0x55c6e4400a00_27 .array/port v0x55c6e4400a00, 27;
v0x55c6e4400a00_28 .array/port v0x55c6e4400a00, 28;
v0x55c6e4400a00_29 .array/port v0x55c6e4400a00, 29;
v0x55c6e4400a00_30 .array/port v0x55c6e4400a00, 30;
E_0x55c6e44005a0/7 .event edge, v0x55c6e4400a00_27, v0x55c6e4400a00_28, v0x55c6e4400a00_29, v0x55c6e4400a00_30;
v0x55c6e4400a00_31 .array/port v0x55c6e4400a00, 31;
E_0x55c6e44005a0/8 .event edge, v0x55c6e4400a00_31, v0x55c6e4401370_0;
E_0x55c6e44005a0 .event/or E_0x55c6e44005a0/0, E_0x55c6e44005a0/1, E_0x55c6e44005a0/2, E_0x55c6e44005a0/3, E_0x55c6e44005a0/4, E_0x55c6e44005a0/5, E_0x55c6e44005a0/6, E_0x55c6e44005a0/7, E_0x55c6e44005a0/8;
S_0x55c6e4400700 .scope begin, "register_file_block" "register_file_block" 11 27, 11 27 0, S_0x55c6e44002a0;
 .timescale -9 -12;
    .scope S_0x55c6e43fca50;
T_0 ;
    %wait E_0x55c6e43fcd40;
    %fork t_1, S_0x55c6e43fcda0;
    %jmp t_0;
    .scope S_0x55c6e43fcda0;
t_1 ;
    %load/vec4 v0x55c6e43fd3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55c6e43fd2a0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6e43fd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6e43fcf90_0, 0, 1;
    %load/vec4 v0x55c6e43fd2a0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x55c6e43fd070_0, 0, 3;
    %load/vec4 v0x55c6e43fd2a0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x55c6e43fd130_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6e43fd480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6e43fd5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6e43fd520_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c6e43fd200_0, 0, 32;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6e43fcf90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6e43fd680_0, 0, 1;
    %load/vec4 v0x55c6e43fd2a0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x55c6e43fd070_0, 0, 3;
    %load/vec4 v0x55c6e43fd2a0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x55c6e43fd130_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6e43fd480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6e43fd5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6e43fd520_0, 0, 1;
    %load/vec4 v0x55c6e43fd070_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55c6e43fd070_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x55c6e43fd2a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c6e43fd2a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c6e43fd200_0, 0, 32;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 0, 0, 20;
    %concati/vec4 0, 0, 7;
    %load/vec4 v0x55c6e43fd2a0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c6e43fd200_0, 0, 32;
T_0.8 ;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6e43fcf90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6e43fd680_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c6e43fd070_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c6e43fd130_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6e43fd480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6e43fd5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6e43fd520_0, 0, 1;
    %load/vec4 v0x55c6e43fd2a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c6e43fd2a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c6e43fd200_0, 0, 32;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6e43fcf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6e43fd680_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c6e43fd070_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c6e43fd130_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c6e43fd480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6e43fd5c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c6e43fd520_0, 0, 1;
    %load/vec4 v0x55c6e43fd2a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c6e43fd2a0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c6e43fd2a0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c6e43fd200_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.0 ;
    %end;
    .scope S_0x55c6e43fca50;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55c6e43fc0d0;
T_1 ;
    %wait E_0x55c6e43dcf60;
    %fork t_3, S_0x55c6e43fc310;
    %jmp t_2;
    .scope S_0x55c6e43fc310;
t_3 ;
    %load/vec4 v0x55c6e43fc500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c6e43fc880_0, 0, 32;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x55c6e43fc600_0;
    %cmpi/ne 32, 0, 7;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x55c6e43fc6e0_0;
    %load/vec4 v0x55c6e43fc7a0_0;
    %add;
    %store/vec4 v0x55c6e43fc880_0, 0, 32;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x55c6e43fc6e0_0;
    %load/vec4 v0x55c6e43fc7a0_0;
    %sub;
    %store/vec4 v0x55c6e43fc880_0, 0, 32;
T_1.11 ;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x55c6e43fc6e0_0;
    %ix/getv 4, v0x55c6e43fc7a0_0;
    %shiftl 4;
    %store/vec4 v0x55c6e43fc880_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x55c6e43fc6e0_0;
    %load/vec4 v0x55c6e43fc7a0_0;
    %cmp/u;
    %jmp/0xz  T_1.12, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c6e43fc880_0, 0, 32;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c6e43fc880_0, 0, 32;
T_1.13 ;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x55c6e43fc6e0_0;
    %load/vec4 v0x55c6e43fc7a0_0;
    %cmp/u;
    %jmp/0xz  T_1.14, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c6e43fc880_0, 0, 32;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c6e43fc880_0, 0, 32;
T_1.15 ;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x55c6e43fc6e0_0;
    %load/vec4 v0x55c6e43fc7a0_0;
    %xor;
    %store/vec4 v0x55c6e43fc880_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x55c6e43fc600_0;
    %cmpi/ne 32, 0, 7;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v0x55c6e43fc6e0_0;
    %ix/getv 4, v0x55c6e43fc7a0_0;
    %shiftr 4;
    %store/vec4 v0x55c6e43fc880_0, 0, 32;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v0x55c6e43fc6e0_0;
    %ix/getv 4, v0x55c6e43fc7a0_0;
    %shiftr 4;
    %store/vec4 v0x55c6e43fc880_0, 0, 32;
T_1.17 ;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x55c6e43fc6e0_0;
    %load/vec4 v0x55c6e43fc7a0_0;
    %or;
    %store/vec4 v0x55c6e43fc880_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x55c6e43fc6e0_0;
    %load/vec4 v0x55c6e43fc7a0_0;
    %and;
    %store/vec4 v0x55c6e43fc880_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55c6e43fc0d0;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c6e43fd880;
T_2 ;
    %wait E_0x55c6e43fdb80;
    %fork t_5, S_0x55c6e43fdce0;
    %jmp t_4;
    .scope S_0x55c6e43fdce0;
t_5 ;
    %load/vec4 v0x55c6e43fe340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55c6e43fe180_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x55c6e43fe500, 4;
    %store/vec4 v0x55c6e43fea40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6e43fe980_0, 0, 1;
T_2.0 ;
    %end;
    .scope S_0x55c6e43fd880;
t_4 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c6e43fd880;
T_3 ;
    %wait E_0x55c6e43fdb20;
    %fork t_7, S_0x55c6e43fded0;
    %jmp t_6;
    .scope S_0x55c6e43fded0;
t_7 ;
    %load/vec4 v0x55c6e43fe410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55c6e43fe270_0;
    %load/vec4 v0x55c6e43fe180_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c6e43fe500, 0, 4;
T_3.0 ;
    %end;
    .scope S_0x55c6e43fd880;
t_6 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c6e43fec40;
T_4 ;
    %wait E_0x55c6e43fda30;
    %load/vec4 v0x55c6e43ff160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55c6e43fef90_0;
    %store/vec4 v0x55c6e43ff060_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c6e43fee80_0;
    %store/vec4 v0x55c6e43ff060_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c6e43ff280;
T_5 ;
    %wait E_0x55c6e43ff4a0;
    %load/vec4 v0x55c6e43ff7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55c6e43ff650_0;
    %store/vec4 v0x55c6e43ff710_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c6e43ff520_0;
    %store/vec4 v0x55c6e43ff710_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55c6e44002a0;
T_6 ;
    %wait E_0x55c6e44005a0;
    %load/vec4 v0x55c6e4401290_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c6e4400a00, 4;
    %store/vec4 v0x55c6e4400fd0_0, 0, 32;
    %load/vec4 v0x55c6e4401370_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c6e4400a00, 4;
    %store/vec4 v0x55c6e4401070_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c6e44002a0;
T_7 ;
    %wait E_0x55c6e43fdb20;
    %fork t_9, S_0x55c6e4400700;
    %jmp t_8;
    .scope S_0x55c6e4400700;
t_9 ;
    %load/vec4 v0x55c6e4401590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55c6e44014f0_0;
    %load/vec4 v0x55c6e4401160_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c6e4400a00, 0, 4;
T_7.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c6e4400a00, 0, 4;
    %end;
    .scope S_0x55c6e44002a0;
t_8 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c6e43ff910;
T_8 ;
    %wait E_0x55c6e43fdb20;
    %fork t_11, S_0x55c6e43ffbd0;
    %jmp t_10;
    .scope S_0x55c6e43ffbd0;
t_11 ;
    %load/vec4 v0x55c6e4400110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c6e4400030_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c6e43ffe80_0;
    %assign/vec4 v0x55c6e4400030_0, 0;
T_8.1 ;
    %end;
    .scope S_0x55c6e43ff910;
t_10 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c6e43ff910;
T_9 ;
    %wait E_0x55c6e43ffb50;
    %load/vec4 v0x55c6e4400030_0;
    %store/vec4 v0x55c6e43fff40_0, 0, 32;
    %load/vec4 v0x55c6e4400030_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55c6e43ffe80_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55c6e43fbee0;
T_10 ;
    %wait E_0x55c6e43dcfe0;
    %load/vec4 v0x55c6e4401cc0_0;
    %store/vec4 v0x55c6e4402510_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55c6e43b9570;
T_11 ;
    %wait E_0x55c6e43ad780;
    %fork t_13, S_0x55c6e43ae9f0;
    %jmp t_12;
    .scope S_0x55c6e43ae9f0;
t_13 ;
    %load/vec4 v0x55c6e43da9e0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x55c6e43ddd10, 4;
    %store/vec4 v0x55c6e43d6390_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c6e43d7200_0, 0, 1;
    %end;
    .scope S_0x55c6e43b9570;
t_12 %join;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55c6e43b3d40;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x55c6e4403030_0;
    %inv;
    %store/vec4 v0x55c6e4403030_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55c6e43b3d40;
T_13 ;
    %vpi_call 2 28 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c6e43b3d40 {0 0 0};
    %vpi_call 2 34 "$readmemh", "imem.fill", v0x55c6e43ddd10 {0 0 0};
    %vpi_call 2 35 "$readmemh", "dmem.fill", v0x55c6e43fe500 {0 0 0};
    %vpi_call 2 36 "$readmemh", "rf.fill", v0x55c6e4400a00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c6e4403030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c6e4403480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c6e44030d0_0, 0;
    %wait E_0x55c6e43add10;
    %pushi/vec4 5, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c6e43add10;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c6e4403480_0, 0;
T_13.2 ;
    %load/vec4 v0x55c6e4402da0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.3, 6;
    %wait E_0x55c6e43ada20;
    %jmp T_13.2;
T_13.3 ;
    %vpi_call 2 55 "$display", "The program completed in the %d clock cycles", v0x55c6e44030d0_0 {0 0 0};
    %vpi_func 2 62 "$fopen" 32, "rf_values.dump" {0 0 0};
    %store/vec4 v0x55c6e4403350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c6e44031b0_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x55c6e44031b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %vpi_call 2 65 "$fdisplay", v0x55c6e4403350_0, "Register %d : %h", v0x55c6e44031b0_0, &A<v0x55c6e4400a00, v0x55c6e44031b0_0 > {0 0 0};
    %load/vec4 v0x55c6e44031b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c6e44031b0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %vpi_call 2 67 "$fclose", v0x55c6e4403350_0 {0 0 0};
    %vpi_func 2 69 "$fopen" 32, "dmem_values.dump" {0 0 0};
    %store/vec4 v0x55c6e4403270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c6e44031b0_0, 0, 32;
T_13.6 ;
    %load/vec4 v0x55c6e44031b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.7, 5;
    %vpi_call 2 72 "$fdisplay", v0x55c6e4403270_0, "Memory %d : %h", v0x55c6e44031b0_0, &A<v0x55c6e43fe500, v0x55c6e44031b0_0 > {0 0 0};
    %load/vec4 v0x55c6e44031b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c6e44031b0_0, 0, 32;
    %jmp T_13.6;
T_13.7 ;
    %vpi_call 2 74 "$fclose", v0x55c6e4403270_0 {0 0 0};
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55c6e43b3d40;
T_14 ;
    %wait E_0x55c6e43fdb20;
    %load/vec4 v0x55c6e4403480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c6e44030d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55c6e44030d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55c6e44030d0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55c6e43b3d40;
T_15 ;
    %delay 1000000, 0;
    %vpi_call 2 91 "$display", "Test timeout, there should be infinite loop!!! Please check" {0 0 0};
    %vpi_call 2 92 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "tb.v";
    "../../RTL/SoC.v";
    "../../RTL/MEM/imem.v";
    "../../RTL/CORES/Reg_Imm_Mem/processor_v1.v";
    "../../RTL/CORES/Reg_Imm_Mem/alu.v";
    "../../RTL/CORES/Reg_Imm_Mem/decoder.v";
    "../../RTL/MEM/dmem.v";
    "../../RTL/CORES/Reg_Imm_Mem/mux_32.v";
    "../../RTL/CORES/Reg_Imm_Mem/pc.v";
    "../../RTL/CORES/Reg_Imm_Mem/register_file.v";
