<profile>

<section name = "Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7'" level="0">
<item name = "Date">Tue Feb 25 14:23:53 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">SDA</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p_CIV-fsvh2892-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1035, 1035, 10.350 us, 10.350 us, 1035, 1035, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7">1033, 1033, 11, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 685, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 485, 32, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_28ns_32s_32_1_1_U1">mul_28ns_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln30_1_fu_194_p2">+, 0, 0, 95, 88, 1</column>
<column name="add_ln30_fu_203_p2">+, 0, 0, 35, 28, 1</column>
<column name="add_ln33_fu_304_p2">+, 0, 0, 67, 60, 1</column>
<column name="add_ln36_fu_284_p2">+, 0, 0, 39, 32, 1</column>
<column name="empty_42_fu_269_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_state11_pp0_stage0_iter10">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage0_iter11">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln30_fu_189_p2">icmp, 0, 0, 95, 88, 88</column>
<column name="icmp_ln33_fu_209_p2">icmp, 0, 0, 67, 60, 60</column>
<column name="icmp_ln36_1_fu_225_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln36_fu_220_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln30_fu_214_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln33_fu_246_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln36_fu_290_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln30_1_fu_238_p3">select, 0, 0, 28, 1, 28</column>
<column name="select_ln30_fu_230_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln33_fu_310_p3">select, 0, 0, 58, 1, 1</column>
<column name="select_ln36_fu_296_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_BUS_blk_n_AR">9, 2, 1, 2</column>
<column name="A_BUS_blk_n_R">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_2_phi_fu_148_p4">9, 2, 1, 2</column>
<column name="indvar_flatten40_fu_90">9, 2, 60, 120</column>
<column name="indvar_flatten53_fu_98">9, 2, 88, 176</column>
<column name="mm_a_blk_n">9, 2, 1, 2</column>
<column name="n_fu_86">9, 2, 32, 64</column>
<column name="r_fu_94">9, 2, 28, 56</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_BUS_addr_read_reg_418">128, 0, 128, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="first_iter_2_reg_144">1, 0, 1, 0</column>
<column name="icmp_ln30_reg_399">1, 0, 1, 0</column>
<column name="indvar_flatten40_fu_90">60, 0, 60, 0</column>
<column name="indvar_flatten53_fu_98">88, 0, 88, 0</column>
<column name="n_fu_86">32, 0, 32, 0</column>
<column name="or_ln33_reg_403">1, 0, 1, 0</column>
<column name="r_fu_94">28, 0, 28, 0</column>
<column name="trunc_ln3_reg_407">60, 0, 60, 0</column>
<column name="icmp_ln30_reg_399">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7, return value</column>
<column name="m_axi_A_BUS_AWVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWADDR">out, 64, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLEN">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WDATA">out, 128, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WSTRB">out, 16, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WLAST">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARADDR">out, 64, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLEN">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RDATA">in, 128, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RLAST">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RFIFONUM">in, 9, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RUSER">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BUSER">in, 1, m_axi, A_BUS, pointer</column>
<column name="mm_a_din">out, 128, ap_fifo, mm_a, pointer</column>
<column name="mm_a_full_n">in, 1, ap_fifo, mm_a, pointer</column>
<column name="mm_a_write">out, 1, ap_fifo, mm_a, pointer</column>
<column name="mul_ln32_3">in, 88, ap_none, mul_ln32_3, scalar</column>
<column name="N">in, 32, ap_none, N, scalar</column>
<column name="mul_ln32_2">in, 60, ap_none, mul_ln32_2, scalar</column>
<column name="Conv_MM_A">in, 64, ap_none, Conv_MM_A, scalar</column>
</table>
</item>
</section>
</profile>
