report_utilization|1.0|synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/synth_1/zed_wrapper_utilization_synth.rpt|
report_utilization|1.0|zed_xbar_1_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_xbar_1_synth_1/zed_xbar_1_utilization_synth.rpt|
report_utilization|1.0|zed_s00_data_fifo_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_s00_data_fifo_0_synth_1/zed_s00_data_fifo_0_utilization_synth.rpt|
report_utilization|1.0|zed_ps7_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_ps7_0_synth_1/zed_ps7_0_utilization_synth.rpt|
report_utilization|1.0|zed_xlconcat_0_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_xlconcat_0_0_synth_1/zed_xlconcat_0_0_utilization_synth.rpt|
report_utilization|1.0|zed_clk_wiz_0_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_clk_wiz_0_0_synth_1/zed_clk_wiz_0_0_utilization_synth.rpt|
report_utilization|1.0|zed_proc_sys_reset_0_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_proc_sys_reset_0_0_synth_1/zed_proc_sys_reset_0_0_utilization_synth.rpt|
report_utilization|1.0|zed_proc_sys_reset_1_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_proc_sys_reset_1_0_synth_1/zed_proc_sys_reset_1_0_utilization_synth.rpt|
report_utilization|1.0|zed_proc_sys_reset_2_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_proc_sys_reset_2_0_synth_1/zed_proc_sys_reset_2_0_utilization_synth.rpt|
report_utilization|1.0|zed_proc_sys_reset_3_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_proc_sys_reset_3_0_synth_1/zed_proc_sys_reset_3_0_utilization_synth.rpt|
report_utilization|1.0|zed_cal_gemm_1_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_cal_gemm_1_0_synth_1/zed_cal_gemm_1_0_utilization_synth.rpt|cal_gemm
report_utilization|1.0|zed_m00_data_fifo_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_m00_data_fifo_0_synth_1/zed_m00_data_fifo_0_utilization_synth.rpt|
report_utilization|1.0|zed_axis_dwc_dm_0_tx_0_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_axis_dwc_dm_0_tx_0_0_synth_1/zed_axis_dwc_dm_0_tx_0_0_utilization_synth.rpt|
report_utilization|1.0|zed_dm_1_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_dm_1_0_synth_1/zed_dm_1_0_utilization_synth.rpt|
report_utilization|1.0|zed_dm_0_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_dm_0_0_synth_1/zed_dm_0_0_utilization_synth.rpt|
report_utilization|1.0|zed_m00_regslice_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_m00_regslice_0_synth_1/zed_m00_regslice_0_utilization_synth.rpt|
report_utilization|1.0|zed_axcache_0xE_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_axcache_0xE_0_synth_1/zed_axcache_0xE_0_utilization_synth.rpt|
report_utilization|1.0|zed_s01_data_fifo_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_s01_data_fifo_0_synth_1/zed_s01_data_fifo_0_utilization_synth.rpt|
report_utilization|1.0|zed_s00_regslice_1_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_s00_regslice_1_synth_1/zed_s00_regslice_1_utilization_synth.rpt|
report_utilization|1.0|zed_s00_data_fifo_1_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_s00_data_fifo_1_synth_1/zed_s00_data_fifo_1_utilization_synth.rpt|
report_utilization|1.0|zed_xbar_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_xbar_0_synth_1/zed_xbar_0_utilization_synth.rpt|
report_utilization|1.0|zed_axis_dwc_dm_2_rx_0_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_axis_dwc_dm_2_rx_0_0_synth_1/zed_axis_dwc_dm_2_rx_0_0_utilization_synth.rpt|
report_utilization|1.0|zed_dm_2_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_dm_2_0_synth_1/zed_dm_2_0_utilization_synth.rpt|
report_utilization|1.0|zed_sds_irq_const_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_sds_irq_const_0_synth_1/zed_sds_irq_const_0_utilization_synth.rpt|
report_utilization|1.0|zed_axis_dwc_dm_1_tx_0_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_axis_dwc_dm_1_tx_0_0_synth_1/zed_axis_dwc_dm_1_tx_0_0_utilization_synth.rpt|
report_utilization|1.0|zed_m00_regslice_1_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_m00_regslice_1_synth_1/zed_m00_regslice_1_utilization_synth.rpt|
report_utilization|1.0|zed_s02_data_fifo_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_s02_data_fifo_0_synth_1/zed_s02_data_fifo_0_utilization_synth.rpt|
report_utilization|1.0|zed_s02_regslice_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_s02_regslice_0_synth_1/zed_s02_regslice_0_utilization_synth.rpt|
report_utilization|1.0|zed_s01_regslice_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_s01_regslice_0_synth_1/zed_s01_regslice_0_utilization_synth.rpt|
report_utilization|1.0|zed_auto_pc_1_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_auto_pc_1_synth_1/zed_auto_pc_1_utilization_synth.rpt|
report_utilization|1.0|zed_s00_regslice_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_s00_regslice_0_synth_1/zed_s00_regslice_0_utilization_synth.rpt|
report_utilization|1.0|zed_auto_pc_0_synth_1_synth_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_auto_pc_0_synth_1/zed_auto_pc_0_utilization_synth.rpt|
report_drc|1.0|impl_1_opt_report_drc_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_drc_opted.rpt|
report_io|1.0|impl_1_place_report_io_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_io_placed.rpt|
report_utilization|1.0|impl_1_place_report_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_utilization_placed.rpt|
report_control_sets|1.0|impl_1_place_report_control_sets_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_control_sets_placed.rpt|
report_drc|1.0|impl_1_route_report_drc_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_drc_routed.rpt|
report_methodology|1.0|impl_1_route_report_methodology_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_methodology_drc_routed.rpt|
report_power|1.0|impl_1_route_report_power_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_power_routed.rpt|
report_route_status|1.0|impl_1_route_report_route_status_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_route_status.rpt|
report_timing_summary|1.0|impl_1_route_report_timing_summary_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_timing_summary_routed.rpt|
report_incremental_reuse|1.0|impl_1_route_report_incremental_reuse_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_incremental_reuse_routed.rpt|
report_clock_utilization|1.0|impl_1_route_report_clock_utilization_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_clock_utilization_routed.rpt|
report_bus_skew|1.1|impl_1_route_report_bus_skew_0|/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_bus_skew_routed.rpt|
