

================================================================
== Vitis HLS Report for 'fpadd503_58_59_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Tue May 20 14:37:54 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |       10|       10|         4|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    631|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     344|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     408|    780|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503x2_1_U  |fpadd503_149_3_Pipeline_VITIS_LOOP_28_2_p503x2_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_133_p2       |         +|   0|  0|  13|           4|           1|
    |sub_ln29_fu_253_p2       |         -|   0|  0|  71|          64|          64|
    |sub_ln95_fu_214_p2       |         -|   0|  0|  71|           1|          64|
    |tempReg_fu_179_p2        |         -|   0|  0|  71|          64|          64|
    |and_ln29_fu_238_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln28_fu_127_p2      |      icmp|   0|  0|  13|           4|           5|
    |carry_66_fu_244_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln105_fu_195_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln95_fu_219_p2        |        or|   0|  0|  64|          64|          64|
    |select_ln29_fu_166_p3    |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_100_fu_189_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_101_fu_201_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_184_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln29_fu_232_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 631|         462|         588|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |carry_reg_106            |   9|          2|    1|          2|
    |i_137_fu_48              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |c_0_addr_reg_277                  |   2|   0|    3|          1|
    |c_1_addr_reg_283                  |   2|   0|    3|          1|
    |carry_reg_106                     |   1|   0|    1|          0|
    |i_137_fu_48                       |   4|   0|    4|          0|
    |i_reg_267                         |   4|   0|    4|          0|
    |icmp_ln28_reg_273                 |   1|   0|    1|          0|
    |select_ln29_reg_293               |  64|   0|   64|          0|
    |tempReg_reg_305                   |  64|   0|   64|          0|
    |tmp_reg_312                       |   1|   0|    1|          0|
    |trunc_ln28_reg_289                |   1|   0|    1|          0|
    |trunc_ln28_reg_289_pp0_iter2_reg  |   1|   0|    1|          0|
    |c_0_addr_reg_277                  |  64|  32|    3|          1|
    |c_1_addr_reg_283                  |  64|  32|    3|          1|
    |icmp_ln28_reg_273                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 344|  96|  161|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  fpadd503.58.59_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  fpadd503.58.59_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  fpadd503.58.59_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  fpadd503.58.59_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  fpadd503.58.59_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  fpadd503.58.59_Pipeline_VITIS_LOOP_28_2|  return value|
|c_0_address0      |  out|    3|   ap_memory|                                      c_0|         array|
|c_0_ce0           |  out|    1|   ap_memory|                                      c_0|         array|
|c_0_we0           |  out|    1|   ap_memory|                                      c_0|         array|
|c_0_d0            |  out|   64|   ap_memory|                                      c_0|         array|
|c_0_address1      |  out|    3|   ap_memory|                                      c_0|         array|
|c_0_ce1           |  out|    1|   ap_memory|                                      c_0|         array|
|c_0_q1            |   in|   64|   ap_memory|                                      c_0|         array|
|c_1_address0      |  out|    3|   ap_memory|                                      c_1|         array|
|c_1_ce0           |  out|    1|   ap_memory|                                      c_1|         array|
|c_1_we0           |  out|    1|   ap_memory|                                      c_1|         array|
|c_1_d0            |  out|   64|   ap_memory|                                      c_1|         array|
|c_1_address1      |  out|    3|   ap_memory|                                      c_1|         array|
|c_1_ce1           |  out|    1|   ap_memory|                                      c_1|         array|
|c_1_q1            |   in|   64|   ap_memory|                                      c_1|         array|
|carry_out         |  out|    1|      ap_vld|                                carry_out|       pointer|
|carry_out_ap_vld  |  out|    1|      ap_vld|                                carry_out|       pointer|
+------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_137 = alloca i32 1" [src/generic/fp_generic.c:20]   --->   Operation 7 'alloca' 'i_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i_137" [src/generic/fp_generic.c:20]   --->   Operation 8 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc29"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i4 %i_137" [src/generic/fp_generic.c:28]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%icmp_ln28 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:28]   --->   Operation 11 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln28 = add i4 %i, i4 1" [src/generic/fp_generic.c:28]   --->   Operation 12 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln20_5 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2" [src/generic/fp_generic.c:20]   --->   Operation 13 'partselect' 'lshr_ln20_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i2 %lshr_ln20_5" [src/generic/fp_generic.c:29]   --->   Operation 14 'zext' 'zext_ln29_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i64 %c_0, i32 0, i32 %zext_ln29_14" [src/generic/fp_generic.c:29]   --->   Operation 15 'getelementptr' 'c_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i64 %c_1, i32 0, i32 %zext_ln29_14" [src/generic/fp_generic.c:29]   --->   Operation 16 'getelementptr' 'c_1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%c_0_load = load i3 %c_0_addr" [src/generic/fp_generic.c:29]   --->   Operation 17 'load' 'c_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%c_1_load = load i3 %c_1_addr" [src/generic/fp_generic.c:29]   --->   Operation 18 'load' 'c_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln28, i4 %i_137" [src/generic/fp_generic.c:20]   --->   Operation 19 'store' 'store_ln20' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc29" [src/generic/fp_generic.c:28]   --->   Operation 20 'br' 'br_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i4 %i" [src/generic/fp_generic.c:28]   --->   Operation 21 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i4 %i" [src/generic/fp_generic.c:28]   --->   Operation 22 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 23 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_0_load = load i3 %c_0_addr" [src/generic/fp_generic.c:29]   --->   Operation 23 'load' 'c_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_1_load = load i3 %c_1_addr" [src/generic/fp_generic.c:29]   --->   Operation 24 'load' 'c_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 25 [1/1] (1.48ns)   --->   "%select_ln29 = select i1 %trunc_ln28, i64 %c_1_load, i64 %c_0_load" [src/generic/fp_generic.c:29]   --->   Operation 25 'select' 'select_ln29' <Predicate = (!icmp_ln28)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i3 %trunc_ln28_4" [src/generic/fp_generic.c:29]   --->   Operation 26 'zext' 'zext_ln29_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p503x2_1_addr = getelementptr i64 %p503x2_1, i32 0, i32 %zext_ln29_15" [src/generic/fp_generic.c:29]   --->   Operation 27 'getelementptr' 'p503x2_1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:29]   --->   Operation 28 'load' 'p503x2_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %trunc_ln28, void %arrayidx159.case.0, void %arrayidx159.case.1" [src/generic/fp_generic.c:29]   --->   Operation 29 'br' 'br_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.83>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%carry = phi i1 %carry_66, void %arrayidx159.exit, i1 0, void %newFuncRoot"   --->   Operation 30 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc29.split, void %for.end31.exitStub" [src/generic/fp_generic.c:28]   --->   Operation 31 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:29]   --->   Operation 32 'load' 'p503x2_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_3 : Operation 33 [1/1] (3.52ns)   --->   "%tempReg = sub i64 %select_ln29, i64 %p503x2_1_load" [src/generic/fp_generic.c:29]   --->   Operation 33 'sub' 'tempReg' <Predicate = (!icmp_ln28)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105 = xor i64 %p503x2_1_load, i64 %select_ln29" [src/config.h:105->src/generic/fp_generic.c:29]   --->   Operation 34 'xor' 'xor_ln105' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_100 = xor i64 %p503x2_1_load, i64 %tempReg" [src/config.h:105->src/generic/fp_generic.c:29]   --->   Operation 35 'xor' 'xor_ln105_100' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln105 = or i64 %xor_ln105_100, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:29]   --->   Operation 36 'or' 'or_ln105' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_101 = xor i64 %or_ln105, i64 %select_ln29" [src/config.h:105->src/generic/fp_generic.c:29]   --->   Operation 37 'xor' 'xor_ln105_101' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_101, i32 63" [src/config.h:98->src/generic/fp_generic.c:29]   --->   Operation 38 'bitselect' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.99>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %carry_out, i1 %carry" [src/generic/fp_generic.c:29]   --->   Operation 54 'write' 'write_ln29' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.09>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:20]   --->   Operation 39 'specpipeline' 'specpipeline_ln20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:20]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/generic/fp_generic.c:28]   --->   Operation 41 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (3.52ns)   --->   "%sub_ln95 = sub i64 0, i64 %tempReg" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:29]   --->   Operation 42 'sub' 'sub_ln95' <Predicate = (!icmp_ln28)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node carry_66)   --->   "%or_ln95 = or i64 %tempReg, i64 %sub_ln95" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:29]   --->   Operation 43 'or' 'or_ln95' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node carry_66)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63" [src/generic/fp_generic.c:29]   --->   Operation 44 'bitselect' 'tmp_209' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node carry_66)   --->   "%xor_ln29 = xor i1 %tmp_209, i1 1" [src/generic/fp_generic.c:29]   --->   Operation 45 'xor' 'xor_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node carry_66)   --->   "%and_ln29 = and i1 %carry, i1 %xor_ln29" [src/generic/fp_generic.c:29]   --->   Operation 46 'and' 'and_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.99ns) (out node of the LUT)   --->   "%carry_66 = or i1 %and_ln29, i1 %tmp" [src/generic/fp_generic.c:29]   --->   Operation 47 'or' 'carry_66' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i1 %carry" [src/generic/fp_generic.c:29]   --->   Operation 48 'zext' 'zext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (3.52ns)   --->   "%sub_ln29 = sub i64 %tempReg, i64 %zext_ln29" [src/generic/fp_generic.c:29]   --->   Operation 49 'sub' 'sub_ln29' <Predicate = (!icmp_ln28)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln29 = store i64 %sub_ln29, i3 %c_0_addr" [src/generic/fp_generic.c:29]   --->   Operation 50 'store' 'store_ln29' <Predicate = (!trunc_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx159.exit" [src/generic/fp_generic.c:29]   --->   Operation 51 'br' 'br_ln29' <Predicate = (!trunc_ln28)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln29 = store i64 %sub_ln29, i3 %c_1_addr" [src/generic/fp_generic.c:29]   --->   Operation 52 'store' 'store_ln29' <Predicate = (trunc_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx159.exit" [src/generic/fp_generic.c:29]   --->   Operation 53 'br' 'br_ln29' <Predicate = (trunc_ln28)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ carry_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_137                  (alloca           ) [ 01000]
store_ln20             (store            ) [ 00000]
br_ln0                 (br               ) [ 01110]
i                      (load             ) [ 01100]
icmp_ln28              (icmp             ) [ 01111]
add_ln28               (add              ) [ 00000]
lshr_ln20_5            (partselect       ) [ 00000]
zext_ln29_14           (zext             ) [ 00000]
c_0_addr               (getelementptr    ) [ 01111]
c_1_addr               (getelementptr    ) [ 01111]
store_ln20             (store            ) [ 00000]
br_ln28                (br               ) [ 01110]
trunc_ln28             (trunc            ) [ 01011]
trunc_ln28_4           (trunc            ) [ 00000]
c_0_load               (load             ) [ 00000]
c_1_load               (load             ) [ 00000]
select_ln29            (select           ) [ 01010]
zext_ln29_15           (zext             ) [ 00000]
p503x2_1_addr          (getelementptr    ) [ 01010]
br_ln29                (br               ) [ 00000]
carry                  (phi              ) [ 01111]
br_ln28                (br               ) [ 00000]
p503x2_1_load          (load             ) [ 00000]
tempReg                (sub              ) [ 01001]
xor_ln105              (xor              ) [ 00000]
xor_ln105_100          (xor              ) [ 00000]
or_ln105               (or               ) [ 00000]
xor_ln105_101          (xor              ) [ 00000]
tmp                    (bitselect        ) [ 01001]
specpipeline_ln20      (specpipeline     ) [ 00000]
speclooptripcount_ln20 (speclooptripcount) [ 00000]
specloopname_ln28      (specloopname     ) [ 00000]
sub_ln95               (sub              ) [ 00000]
or_ln95                (or               ) [ 00000]
tmp_209                (bitselect        ) [ 00000]
xor_ln29               (xor              ) [ 00000]
and_ln29               (and              ) [ 00000]
carry_66               (or               ) [ 01010]
zext_ln29              (zext             ) [ 00000]
sub_ln29               (sub              ) [ 00000]
store_ln29             (store            ) [ 00000]
br_ln29                (br               ) [ 00000]
store_ln29             (store            ) [ 00000]
br_ln29                (br               ) [ 00000]
write_ln29             (write            ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="carry_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="carry_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p503x2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_137_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_137/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln29_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="c_0_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="64" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="2" slack="0"/>
<pin id="63" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="c_1_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="2" slack="0"/>
<pin id="70" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="3"/>
<pin id="75" dir="0" index="1" bw="64" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="0"/>
<pin id="78" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="79" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="80" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="81" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_0_load/1 store_ln29/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="3" slack="3"/>
<pin id="85" dir="0" index="1" bw="64" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="89" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="91" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_1_load/1 store_ln29/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="p503x2_1_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="3" slack="0"/>
<pin id="97" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503x2_1_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503x2_1_load/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="carry_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="carry_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="1" slack="2"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln20_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="4" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln28_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln28_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="lshr_ln20_5_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="0" index="3" bw="3" slack="0"/>
<pin id="144" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln20_5/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln29_14_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_14/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln20_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="4" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln28_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln28_4_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="1"/>
<pin id="165" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_4/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="select_ln29_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="64" slack="0"/>
<pin id="170" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln29_15_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_15/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tempReg_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="1"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tempReg/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="xor_ln105_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="1"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="xor_ln105_100_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="0"/>
<pin id="192" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_100/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="or_ln105_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="xor_ln105_101_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="1"/>
<pin id="204" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_101/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="0" index="2" bw="7" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sub_ln95_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="1"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="or_ln95_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="0" index="1" bw="64" slack="0"/>
<pin id="222" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln95/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_209_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="0" index="2" bw="7" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_209/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="xor_ln29_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="and_ln29_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="carry_66_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="1"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_66/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln29_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sub_ln29_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i_137_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_137 "/>
</bind>
</comp>

<comp id="267" class="1005" name="i_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="273" class="1005" name="icmp_ln28_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="277" class="1005" name="c_0_addr_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="1"/>
<pin id="279" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr "/>
</bind>
</comp>

<comp id="283" class="1005" name="c_1_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="1"/>
<pin id="285" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr "/>
</bind>
</comp>

<comp id="289" class="1005" name="trunc_ln28_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="2"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="293" class="1005" name="select_ln29_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="300" class="1005" name="p503x2_1_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="1"/>
<pin id="302" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503x2_1_addr "/>
</bind>
</comp>

<comp id="305" class="1005" name="tempReg_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="317" class="1005" name="carry_66_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="46" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="82"><net_src comp="59" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="92"><net_src comp="66" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="110" pin="4"/><net_sink comp="52" pin=2"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="124" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="124" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="152"><net_src comp="139" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="159"><net_src comp="133" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="171"><net_src comp="160" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="83" pin="7"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="73" pin="7"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="163" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="183"><net_src comp="100" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="100" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="100" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="179" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="184" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="201" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="219" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="44" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="106" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="232" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="106" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="258"><net_src comp="253" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="259"><net_src comp="253" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="263"><net_src comp="48" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="270"><net_src comp="124" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="276"><net_src comp="127" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="59" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="286"><net_src comp="66" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="292"><net_src comp="160" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="166" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="303"><net_src comp="93" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="308"><net_src comp="179" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="315"><net_src comp="206" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="320"><net_src comp="244" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="110" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_0 | {4 }
	Port: c_1 | {4 }
	Port: carry_out | {3 }
	Port: p503x2_1 | {}
 - Input state : 
	Port: fpadd503.58.59_Pipeline_VITIS_LOOP_28_2 : c_0 | {1 2 }
	Port: fpadd503.58.59_Pipeline_VITIS_LOOP_28_2 : c_1 | {1 2 }
	Port: fpadd503.58.59_Pipeline_VITIS_LOOP_28_2 : p503x2_1 | {2 3 }
  - Chain level:
	State 1
		store_ln20 : 1
		i : 1
		icmp_ln28 : 2
		add_ln28 : 2
		lshr_ln20_5 : 2
		zext_ln29_14 : 3
		c_0_addr : 4
		c_1_addr : 4
		c_0_load : 5
		c_1_load : 5
		store_ln20 : 3
	State 2
		select_ln29 : 1
		zext_ln29_15 : 1
		p503x2_1_addr : 2
		p503x2_1_load : 3
		br_ln29 : 1
	State 3
		tempReg : 1
		xor_ln105 : 1
		xor_ln105_100 : 2
		or_ln105 : 2
		xor_ln105_101 : 2
		tmp : 2
		write_ln29 : 1
	State 4
		or_ln95 : 1
		tmp_209 : 1
		xor_ln29 : 2
		and_ln29 : 2
		carry_66 : 2
		sub_ln29 : 1
		store_ln29 : 2
		store_ln29 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     tempReg_fu_179     |    0    |    71   |
|    sub   |     sub_ln95_fu_214    |    0    |    71   |
|          |     sub_ln29_fu_253    |    0    |    71   |
|----------|------------------------|---------|---------|
|          |    xor_ln105_fu_184    |    0    |    64   |
|    xor   |  xor_ln105_100_fu_189  |    0    |    64   |
|          |  xor_ln105_101_fu_201  |    0    |    64   |
|          |     xor_ln29_fu_232    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln105_fu_195    |    0    |    64   |
|    or    |     or_ln95_fu_219     |    0    |    64   |
|          |     carry_66_fu_244    |    0    |    2    |
|----------|------------------------|---------|---------|
|  select  |   select_ln29_fu_166   |    0    |    64   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln28_fu_127    |    0    |    13   |
|----------|------------------------|---------|---------|
|    add   |     add_ln28_fu_133    |    0    |    13   |
|----------|------------------------|---------|---------|
|    and   |     and_ln29_fu_238    |    0    |    2    |
|----------|------------------------|---------|---------|
|   write  | write_ln29_write_fu_52 |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|   lshr_ln20_5_fu_139   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln29_14_fu_149  |    0    |    0    |
|   zext   |   zext_ln29_15_fu_174  |    0    |    0    |
|          |    zext_ln29_fu_249    |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln28_fu_160   |    0    |    0    |
|          |   trunc_ln28_4_fu_163  |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_206       |    0    |    0    |
|          |     tmp_209_fu_224     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   629   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   c_0_addr_reg_277  |    3   |
|   c_1_addr_reg_283  |    3   |
|   carry_66_reg_317  |    1   |
|    carry_reg_106    |    1   |
|    i_137_reg_260    |    4   |
|      i_reg_267      |    4   |
|  icmp_ln28_reg_273  |    1   |
|p503x2_1_addr_reg_300|    3   |
| select_ln29_reg_293 |   64   |
|   tempReg_reg_305   |   64   |
|     tmp_reg_312     |    1   |
|  trunc_ln28_reg_289 |    1   |
+---------------------+--------+
|        Total        |   150  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_73 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|  grp_access_fu_83 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_100 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|   carry_reg_106   |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |    8   ||  6.352  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   629  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   36   |
|  Register |    -   |   150  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   150  |   665  |
+-----------+--------+--------+--------+
