--
--	Conversion of Final_assignment_01.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue May 26 09:58:01 2020
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__MISO_1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL Net_2508 : bit;
SIGNAL tmpIO_0__MISO_1_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_1_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__MISO_1_net_0 : bit;
SIGNAL tmpOE__MOSI_1_net_0 : bit;
SIGNAL Net_60 : bit;
SIGNAL tmpFB_0__MOSI_1_net_0 : bit;
SIGNAL tmpIO_0__MOSI_1_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_1_net_0 : bit;
SIGNAL tmpOE__SCLK_1_net_0 : bit;
SIGNAL Net_2523 : bit;
SIGNAL tmpFB_0__SCLK_1_net_0 : bit;
SIGNAL tmpIO_0__SCLK_1_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_1_net_0 : bit;
SIGNAL \SPIM_1:Net_276\ : bit;
SIGNAL \SPIM_1:Net_288\ : bit;
SIGNAL Net_2528 : bit;
SIGNAL \SPIM_1:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM_1:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM_1:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM_1:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM_1:Net_244\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM_1:BSPIM:so_send\ : bit;
SIGNAL \SPIM_1:BSPIM:so_send_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM_1:BSPIM:state_2\ : bit;
SIGNAL \SPIM_1:BSPIM:state_1\ : bit;
SIGNAL \SPIM_1:BSPIM:state_0\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_cpha_0\ : bit;
SIGNAL Net_2525 : bit;
SIGNAL \SPIM_1:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM_1:BSPIM:count_4\ : bit;
SIGNAL \SPIM_1:BSPIM:count_3\ : bit;
SIGNAL \SPIM_1:BSPIM:count_2\ : bit;
SIGNAL \SPIM_1:BSPIM:count_1\ : bit;
SIGNAL \SPIM_1:BSPIM:count_0\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM_1:BSPIM:load_cond\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM_1:BSPIM:control_7\ : bit;
SIGNAL \SPIM_1:BSPIM:control_6\ : bit;
SIGNAL \SPIM_1:BSPIM:control_5\ : bit;
SIGNAL \SPIM_1:BSPIM:control_4\ : bit;
SIGNAL \SPIM_1:BSPIM:control_3\ : bit;
SIGNAL \SPIM_1:BSPIM:control_2\ : bit;
SIGNAL \SPIM_1:BSPIM:control_1\ : bit;
SIGNAL \SPIM_1:BSPIM:control_0\ : bit;
SIGNAL \SPIM_1:Net_294\ : bit;
SIGNAL \SPIM_1:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM_1:Net_273\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_enable\ : bit;
SIGNAL \SPIM_1:BSPIM:count_6\ : bit;
SIGNAL \SPIM_1:BSPIM:count_5\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_tc\ : bit;
SIGNAL Net_2530 : bit;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:Net_289\ : bit;
SIGNAL tmpOE__CS_1_net_0 : bit;
SIGNAL tmpFB_0__CS_1_net_0 : bit;
SIGNAL tmpIO_0__CS_1_net_0 : bit;
TERMINAL tmpSIOVREF__CS_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS_1_net_0 : bit;
SIGNAL tmpOE__Pin_ISR_net_0 : bit;
SIGNAL tmpFB_0__Pin_ISR_net_0 : bit;
SIGNAL tmpIO_0__Pin_ISR_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_ISR_net_0 : bit;
SIGNAL Net_149 : bit;
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_78 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_2398 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_2399 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_2395 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_83 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_2394 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \PWM_RG:PWMUDB:km_run\ : bit;
SIGNAL \PWM_RG:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_384 : bit;
SIGNAL \PWM_RG:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_RG:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_RG:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_RG:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_RG:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_RG:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_RG:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_RG:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_RG:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_RG:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_RG:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_692 : bit;
SIGNAL \PWM_RG:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_RG:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_RG:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_RG:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_RG:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_RG:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_RG:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_0\ : bit;
SIGNAL \PWM_RG:Net_55\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_RG:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:compare1\ : bit;
SIGNAL \PWM_RG:PWMUDB:compare2\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_RG:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_RG:Net_101\ : bit;
SIGNAL \PWM_RG:Net_96\ : bit;
SIGNAL Net_2067 : bit;
SIGNAL Net_2045 : bit;
SIGNAL \PWM_RG:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODIN5_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODIN5_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2284 : bit;
SIGNAL Net_2278 : bit;
SIGNAL Net_2277 : bit;
SIGNAL \PWM_RG:Net_113\ : bit;
SIGNAL \PWM_RG:Net_107\ : bit;
SIGNAL \PWM_RG:Net_114\ : bit;
SIGNAL \PWM_B:PWMUDB:km_run\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_B:PWMUDB:control_7\ : bit;
SIGNAL \PWM_B:PWMUDB:control_6\ : bit;
SIGNAL \PWM_B:PWMUDB:control_5\ : bit;
SIGNAL \PWM_B:PWMUDB:control_4\ : bit;
SIGNAL \PWM_B:PWMUDB:control_3\ : bit;
SIGNAL \PWM_B:PWMUDB:control_2\ : bit;
SIGNAL \PWM_B:PWMUDB:control_1\ : bit;
SIGNAL \PWM_B:PWMUDB:control_0\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_B:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_B:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_B:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_B:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_1357 : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_B:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_B:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_B:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_B:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_B:PWMUDB:status_6\ : bit;
SIGNAL \PWM_B:PWMUDB:status_5\ : bit;
SIGNAL \PWM_B:PWMUDB:status_4\ : bit;
SIGNAL \PWM_B:PWMUDB:status_3\ : bit;
SIGNAL \PWM_B:PWMUDB:status_2\ : bit;
SIGNAL \PWM_B:PWMUDB:status_1\ : bit;
SIGNAL \PWM_B:PWMUDB:status_0\ : bit;
SIGNAL \PWM_B:Net_55\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_B:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_B:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_B:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_B:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:compare1\ : bit;
SIGNAL \PWM_B:PWMUDB:compare2\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_B:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_B:Net_101\ : bit;
SIGNAL \PWM_B:Net_96\ : bit;
SIGNAL Net_2288 : bit;
SIGNAL Net_2289 : bit;
SIGNAL \PWM_B:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODIN6_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODIN6_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1356 : bit;
SIGNAL Net_2290 : bit;
SIGNAL Net_2287 : bit;
SIGNAL \PWM_B:Net_113\ : bit;
SIGNAL \PWM_B:Net_107\ : bit;
SIGNAL \PWM_B:Net_114\ : bit;
SIGNAL tmpOE__RED_net_0 : bit;
SIGNAL tmpFB_0__RED_net_0 : bit;
SIGNAL tmpIO_0__RED_net_0 : bit;
TERMINAL tmpSIOVREF__RED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RED_net_0 : bit;
SIGNAL tmpOE__GREEN_net_0 : bit;
SIGNAL tmpFB_0__GREEN_net_0 : bit;
SIGNAL tmpIO_0__GREEN_net_0 : bit;
TERMINAL tmpSIOVREF__GREEN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GREEN_net_0 : bit;
SIGNAL tmpOE__BLU_net_0 : bit;
SIGNAL tmpFB_0__BLU_net_0 : bit;
SIGNAL tmpIO_0__BLU_net_0 : bit;
TERMINAL tmpSIOVREF__BLU_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BLU_net_0 : bit;
SIGNAL tmpOE__MOSI_2_net_0 : bit;
SIGNAL Net_23 : bit;
SIGNAL tmpFB_0__MOSI_2_net_0 : bit;
SIGNAL tmpIO_0__MOSI_2_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_2_net_0 : bit;
SIGNAL tmpOE__SCKL_2_net_0 : bit;
SIGNAL Net_2532 : bit;
SIGNAL tmpFB_0__SCKL_2_net_0 : bit;
SIGNAL tmpIO_0__SCKL_2_net_0 : bit;
TERMINAL tmpSIOVREF__SCKL_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCKL_2_net_0 : bit;
SIGNAL tmpOE__CS_2_net_0 : bit;
SIGNAL tmpFB_0__CS_2_net_0 : bit;
SIGNAL tmpIO_0__CS_2_net_0 : bit;
TERMINAL tmpSIOVREF__CS_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS_2_net_0 : bit;
SIGNAL tmpOE__MISO_2_net_0 : bit;
SIGNAL Net_19 : bit;
SIGNAL tmpIO_0__MISO_2_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_2_net_0 : bit;
SIGNAL \SPIM_2:Net_276\ : bit;
SIGNAL \SPIM_2:Net_288\ : bit;
SIGNAL Net_2536 : bit;
SIGNAL \SPIM_2:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM_2:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM_2:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM_2:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM_2:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM_2:Net_244\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM_2:BSPIM:so_send\ : bit;
SIGNAL \SPIM_2:BSPIM:so_send_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPIM_2:BSPIM:state_2\ : bit;
SIGNAL \SPIM_2:BSPIM:state_1\ : bit;
SIGNAL \SPIM_2:BSPIM:state_0\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_2533 : bit;
SIGNAL \SPIM_2:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM_2:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM_2:BSPIM:count_4\ : bit;
SIGNAL \SPIM_2:BSPIM:count_3\ : bit;
SIGNAL \SPIM_2:BSPIM:count_2\ : bit;
SIGNAL \SPIM_2:BSPIM:count_1\ : bit;
SIGNAL \SPIM_2:BSPIM:count_0\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM_2:BSPIM:load_cond\ : bit;
SIGNAL \SPIM_2:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM_2:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM_2:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM_2:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM_2:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM_2:BSPIM:control_7\ : bit;
SIGNAL \SPIM_2:BSPIM:control_6\ : bit;
SIGNAL \SPIM_2:BSPIM:control_5\ : bit;
SIGNAL \SPIM_2:BSPIM:control_4\ : bit;
SIGNAL \SPIM_2:BSPIM:control_3\ : bit;
SIGNAL \SPIM_2:BSPIM:control_2\ : bit;
SIGNAL \SPIM_2:BSPIM:control_1\ : bit;
SIGNAL \SPIM_2:BSPIM:control_0\ : bit;
SIGNAL \SPIM_2:Net_294\ : bit;
SIGNAL \SPIM_2:Net_273\ : bit;
SIGNAL \SPIM_2:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM_2:BSPIM:cnt_enable\ : bit;
SIGNAL \SPIM_2:BSPIM:count_6\ : bit;
SIGNAL \SPIM_2:BSPIM:count_5\ : bit;
SIGNAL \SPIM_2:BSPIM:cnt_tc\ : bit;
SIGNAL Net_2538 : bit;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_2:Net_289\ : bit;
SIGNAL Net_136 : bit;
SIGNAL \DEBOUNCER_switch:op_clk\ : bit;
SIGNAL \DEBOUNCER_switch:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL Net_214 : bit;
SIGNAL \DEBOUNCER_switch:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_2599 : bit;
SIGNAL Net_2601 : bit;
SIGNAL Net_316 : bit;
SIGNAL Net_2600 : bit;
SIGNAL tmpOE__SWITCH_IN_net_0 : bit;
SIGNAL tmpIO_0__SWITCH_IN_net_0 : bit;
TERMINAL tmpSIOVREF__SWITCH_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SWITCH_IN_net_0 : bit;
SIGNAL tmpOE__Pin_Led_Blue_net_0 : bit;
SIGNAL tmpFB_0__Pin_Led_Blue_net_0 : bit;
SIGNAL tmpIO_0__Pin_Led_Blue_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Led_Blue_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Led_Blue_net_0 : bit;
SIGNAL Net_10 : bit;
SIGNAL Net_12 : bit;
SIGNAL \TIMER_button:Net_260\ : bit;
SIGNAL \TIMER_button:Net_266\ : bit;
SIGNAL \TIMER_button:Net_51\ : bit;
SIGNAL \TIMER_button:Net_261\ : bit;
SIGNAL \TIMER_button:Net_57\ : bit;
SIGNAL Net_2680 : bit;
SIGNAL Net_2615 : bit;
SIGNAL \TIMER_button:Net_102\ : bit;
SIGNAL Net_2688 : bit;
SIGNAL Net_2690 : bit;
SIGNAL \Timer_Blinking:Net_260\ : bit;
SIGNAL \Timer_Blinking:Net_266\ : bit;
SIGNAL \Timer_Blinking:Net_51\ : bit;
SIGNAL \Timer_Blinking:Net_261\ : bit;
SIGNAL \Timer_Blinking:Net_57\ : bit;
SIGNAL Net_2691 : bit;
SIGNAL Net_2696 : bit;
SIGNAL \Timer_Blinking:Net_102\ : bit;
TERMINAL \ADC_DelSig:Net_244\ : bit;
TERMINAL \ADC_DelSig:Net_690\ : bit;
TERMINAL \ADC_DelSig:Net_35\ : bit;
TERMINAL \ADC_DelSig:Net_34\ : bit;
TERMINAL \ADC_DelSig:Net_677\ : bit;
TERMINAL \ADC_DelSig:Net_20\ : bit;
SIGNAL \ADC_DelSig:Net_488\ : bit;
TERMINAL Net_2701 : bit;
TERMINAL \ADC_DelSig:Net_520\ : bit;
SIGNAL \ADC_DelSig:Net_481\ : bit;
SIGNAL \ADC_DelSig:Net_482\ : bit;
SIGNAL \ADC_DelSig:mod_reset\ : bit;
SIGNAL \ADC_DelSig:Net_93\ : bit;
TERMINAL \ADC_DelSig:Net_573\ : bit;
TERMINAL \ADC_DelSig:Net_41\ : bit;
TERMINAL \ADC_DelSig:Net_109\ : bit;
SIGNAL \ADC_DelSig:aclock\ : bit;
SIGNAL \ADC_DelSig:mod_dat_3\ : bit;
SIGNAL \ADC_DelSig:mod_dat_2\ : bit;
SIGNAL \ADC_DelSig:mod_dat_1\ : bit;
SIGNAL \ADC_DelSig:mod_dat_0\ : bit;
SIGNAL \ADC_DelSig:Net_245_7\ : bit;
SIGNAL \ADC_DelSig:Net_245_6\ : bit;
SIGNAL \ADC_DelSig:Net_245_5\ : bit;
SIGNAL \ADC_DelSig:Net_245_4\ : bit;
SIGNAL \ADC_DelSig:Net_245_3\ : bit;
SIGNAL \ADC_DelSig:Net_245_2\ : bit;
SIGNAL \ADC_DelSig:Net_245_1\ : bit;
SIGNAL \ADC_DelSig:Net_245_0\ : bit;
TERMINAL \ADC_DelSig:Net_352\ : bit;
TERMINAL \ADC_DelSig:Net_257\ : bit;
TERMINAL \ADC_DelSig:Net_249\ : bit;
SIGNAL Net_2704 : bit;
SIGNAL \ADC_DelSig:Net_250\ : bit;
SIGNAL \ADC_DelSig:Net_252\ : bit;
SIGNAL \ADC_DelSig:soc\ : bit;
SIGNAL \ADC_DelSig:Net_268\ : bit;
SIGNAL \ADC_DelSig:Net_270\ : bit;
SIGNAL tmpOE__Pin_POT_net_0 : bit;
SIGNAL tmpFB_0__Pin_POT_net_0 : bit;
SIGNAL tmpIO_0__Pin_POT_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_POT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_POT_net_0 : bit;
SIGNAL tmpOE__Pin_RED_UARTVerboseFlag_net_0 : bit;
SIGNAL tmpFB_0__Pin_RED_UARTVerboseFlag_net_0 : bit;
SIGNAL tmpIO_0__Pin_RED_UARTVerboseFlag_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_RED_UARTVerboseFlag_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_RED_UARTVerboseFlag_net_0 : bit;
SIGNAL Net_2523D : bit;
SIGNAL \SPIM_1:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_0\\D\ : bit;
SIGNAL Net_2525D : bit;
SIGNAL \SPIM_1:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_2395D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL Net_2532D : bit;
SIGNAL \SPIM_2:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:state_0\\D\ : bit;
SIGNAL Net_2533D : bit;
SIGNAL \SPIM_2:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \DEBOUNCER_switch:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \DEBOUNCER_switch:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_2601D : bit;
SIGNAL Net_316D : bit;
SIGNAL Net_2600D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__MISO_1_net_0 <=  ('1') ;

\SPIM_1:BSPIM:load_rx_data\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\));

\SPIM_1:BSPIM:load_cond\\D\ <= ((not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (\SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_3\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_4\ and \SPIM_1:BSPIM:load_cond\));

\SPIM_1:BSPIM:tx_status_0\ <= ((not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:tx_status_4\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:rx_status_6\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:rx_status_4\));

\SPIM_1:BSPIM:state_2\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_0\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_0\));

\SPIM_1:BSPIM:state_1\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:tx_status_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_1\ and not \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:state_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_1\)
	OR (not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_3\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_4\));

\SPIM_1:BSPIM:state_0\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:count_4\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:count_3\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:count_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:count_1\ and not \SPIM_1:BSPIM:tx_status_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:tx_status_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\));

Net_2525D <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\)
	OR (\SPIM_1:BSPIM:state_1\ and Net_2525)
	OR (\SPIM_1:BSPIM:state_2\ and Net_2525)
	OR (\SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\));

\SPIM_1:BSPIM:cnt_enable\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_4\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_3\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:mosi_reg\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\)
	OR (not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and Net_60 and \SPIM_1:BSPIM:state_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and Net_60 and \SPIM_1:BSPIM:state_0\));

Net_2523D <= (\SPIM_1:BSPIM:state_0\
	OR not \SPIM_1:BSPIM:state_1\
	OR \SPIM_1:BSPIM:state_2\);

Net_78 <= (not \UART_1:BUART:txn\);

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_2395D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_1\ and Net_83 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_83 and \UART_1:BUART:pollcount_1\));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and Net_83)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_83 and \UART_1:BUART:pollcount_0\));

\UART_1:BUART:rx_postpoll\ <= ((Net_83 and \UART_1:BUART:pollcount_0\)
	OR \UART_1:BUART:pollcount_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not Net_83 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_83 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not Net_83 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_6\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_83));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

\PWM_RG:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_RG:PWMUDB:tc_i\);

\PWM_RG:PWMUDB:dith_count_1\\D\ <= ((not \PWM_RG:PWMUDB:dith_count_1\ and \PWM_RG:PWMUDB:tc_i\ and \PWM_RG:PWMUDB:dith_count_0\)
	OR (not \PWM_RG:PWMUDB:dith_count_0\ and \PWM_RG:PWMUDB:dith_count_1\)
	OR (not \PWM_RG:PWMUDB:tc_i\ and \PWM_RG:PWMUDB:dith_count_1\));

\PWM_RG:PWMUDB:dith_count_0\\D\ <= ((not \PWM_RG:PWMUDB:dith_count_0\ and \PWM_RG:PWMUDB:tc_i\)
	OR (not \PWM_RG:PWMUDB:tc_i\ and \PWM_RG:PWMUDB:dith_count_0\));

\PWM_RG:PWMUDB:cmp1_status\ <= ((not \PWM_RG:PWMUDB:prevCompare1\ and not \PWM_RG:PWMUDB:cmp1_eq\ and not \PWM_RG:PWMUDB:cmp1_less\));

\PWM_RG:PWMUDB:cmp2_status\ <= ((not \PWM_RG:PWMUDB:prevCompare2\ and not \PWM_RG:PWMUDB:cmp2_eq\ and not \PWM_RG:PWMUDB:cmp2_less\));

\PWM_RG:PWMUDB:status_2\ <= ((\PWM_RG:PWMUDB:runmode_enable\ and \PWM_RG:PWMUDB:tc_i\));

\PWM_RG:PWMUDB:pwm1_i\ <= ((not \PWM_RG:PWMUDB:cmp1_eq\ and not \PWM_RG:PWMUDB:cmp1_less\ and \PWM_RG:PWMUDB:runmode_enable\));

\PWM_RG:PWMUDB:pwm2_i\ <= ((not \PWM_RG:PWMUDB:cmp2_eq\ and not \PWM_RG:PWMUDB:cmp2_less\ and \PWM_RG:PWMUDB:runmode_enable\));

\PWM_RG:PWMUDB:cmp1\ <= ((not \PWM_RG:PWMUDB:cmp1_eq\ and not \PWM_RG:PWMUDB:cmp1_less\));

\PWM_RG:PWMUDB:cmp2\ <= ((not \PWM_RG:PWMUDB:cmp2_eq\ and not \PWM_RG:PWMUDB:cmp2_less\));

\PWM_B:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_B:PWMUDB:tc_i\);

\PWM_B:PWMUDB:dith_count_1\\D\ <= ((not \PWM_B:PWMUDB:dith_count_1\ and \PWM_B:PWMUDB:tc_i\ and \PWM_B:PWMUDB:dith_count_0\)
	OR (not \PWM_B:PWMUDB:dith_count_0\ and \PWM_B:PWMUDB:dith_count_1\)
	OR (not \PWM_B:PWMUDB:tc_i\ and \PWM_B:PWMUDB:dith_count_1\));

\PWM_B:PWMUDB:dith_count_0\\D\ <= ((not \PWM_B:PWMUDB:dith_count_0\ and \PWM_B:PWMUDB:tc_i\)
	OR (not \PWM_B:PWMUDB:tc_i\ and \PWM_B:PWMUDB:dith_count_0\));

\PWM_B:PWMUDB:cmp1_status\ <= ((not \PWM_B:PWMUDB:prevCompare1\ and not \PWM_B:PWMUDB:cmp1_eq\ and not \PWM_B:PWMUDB:cmp1_less\));

\PWM_B:PWMUDB:status_2\ <= ((\PWM_B:PWMUDB:runmode_enable\ and \PWM_B:PWMUDB:tc_i\));

\PWM_B:PWMUDB:pwm_i\ <= ((not \PWM_B:PWMUDB:cmp1_eq\ and not \PWM_B:PWMUDB:cmp1_less\ and \PWM_B:PWMUDB:runmode_enable\));

\PWM_B:PWMUDB:cmp1\ <= ((not \PWM_B:PWMUDB:cmp1_eq\ and not \PWM_B:PWMUDB:cmp1_less\));

\SPIM_2:BSPIM:load_rx_data\ <= ((not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:count_0\));

\SPIM_2:BSPIM:load_cond\\D\ <= ((not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\)
	OR (\SPIM_2:BSPIM:count_0\ and \SPIM_2:BSPIM:load_cond\)
	OR (\SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:load_cond\)
	OR (\SPIM_2:BSPIM:count_2\ and \SPIM_2:BSPIM:load_cond\)
	OR (\SPIM_2:BSPIM:count_3\ and \SPIM_2:BSPIM:load_cond\)
	OR (\SPIM_2:BSPIM:count_4\ and \SPIM_2:BSPIM:load_cond\));

\SPIM_2:BSPIM:tx_status_0\ <= ((not \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_0\));

\SPIM_2:BSPIM:tx_status_4\ <= ((not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\));

\SPIM_2:BSPIM:rx_status_6\ <= ((not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:count_0\ and \SPIM_2:BSPIM:rx_status_4\));

\SPIM_2:BSPIM:state_2\\D\ <= ((not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_0\ and not \SPIM_2:BSPIM:ld_ident\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_1\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_1\ and not \SPIM_2:BSPIM:tx_status_1\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:count_2\ and \SPIM_2:BSPIM:count_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\));

\SPIM_2:BSPIM:state_1\\D\ <= ((not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_0\)
	OR (\SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:count_1\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:count_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_2\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:state_1\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:ld_ident\)
	OR (\SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:tx_status_1\)
	OR (not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\)
	OR (\SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_3\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_4\));

\SPIM_2:BSPIM:state_0\\D\ <= ((not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and not \SPIM_2:BSPIM:tx_status_1\)
	OR (\SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\)
	OR (not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\));

Net_2533D <= ((not \SPIM_2:BSPIM:state_0\ and Net_2533)
	OR (not \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\)
	OR (not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\)
	OR (\SPIM_2:BSPIM:state_1\ and Net_2533));

\SPIM_2:BSPIM:cnt_enable\\D\ <= ((not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:cnt_enable\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\)
	OR (\SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:cnt_enable\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:cnt_enable\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:cnt_enable\));

\SPIM_2:BSPIM:mosi_reg\\D\ <= ((not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:mosi_from_dp\)
	OR (\SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:mosi_from_dp\)
	OR (not \SPIM_2:BSPIM:state_2\ and Net_23 and \SPIM_2:BSPIM:state_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:mosi_from_dp\ and \SPIM_2:BSPIM:ld_ident\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:mosi_from_dp\ and \SPIM_2:BSPIM:count_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:mosi_from_dp\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:mosi_from_dp\ and \SPIM_2:BSPIM:count_2\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:mosi_from_dp\ and \SPIM_2:BSPIM:count_3\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:mosi_from_dp\ and \SPIM_2:BSPIM:count_4\));

Net_2532D <= ((not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\)
	OR (Net_2532 and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\));

\SPIM_2:BSPIM:ld_ident\\D\ <= ((not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:count_0\ and \SPIM_2:BSPIM:ld_ident\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:ld_ident\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:count_2\ and \SPIM_2:BSPIM:ld_ident\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:count_3\ and \SPIM_2:BSPIM:ld_ident\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:count_4\ and \SPIM_2:BSPIM:ld_ident\)
	OR (\SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:ld_ident\)
	OR (not \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:ld_ident\));

Net_2601D <= ((not \DEBOUNCER_switch:DEBOUNCER[0]:d_sync_1\ and \DEBOUNCER_switch:DEBOUNCER[0]:d_sync_0\));

Net_316D <= ((not \DEBOUNCER_switch:DEBOUNCER[0]:d_sync_0\ and \DEBOUNCER_switch:DEBOUNCER[0]:d_sync_1\));

MISO_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_2508,
		analog=>(open),
		io=>(tmpIO_0__MISO_1_net_0),
		siovref=>(tmpSIOVREF__MISO_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_1_net_0);
MOSI_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_60,
		fb=>(tmpFB_0__MOSI_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_1_net_0),
		siovref=>(tmpSIOVREF__MOSI_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_1_net_0);
SCLK_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2523,
		fb=>(tmpFB_0__SCLK_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_1_net_0),
		siovref=>(tmpSIOVREF__SCLK_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_1_net_0);
\SPIM_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"15cb15b3-05f2-49b1-a67e-9f121bc62871/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM_1:Net_276\,
		dig_domain_out=>open);
\SPIM_1:RxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2528);
\SPIM_1:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM_1:Net_276\,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\SPIM_1:BSPIM:clk_fin\);
\SPIM_1:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM_1:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM_1:BSPIM:cnt_enable\,
		count=>(\SPIM_1:BSPIM:count_6\, \SPIM_1:BSPIM:count_5\, \SPIM_1:BSPIM:count_4\, \SPIM_1:BSPIM:count_3\,
			\SPIM_1:BSPIM:count_2\, \SPIM_1:BSPIM:count_1\, \SPIM_1:BSPIM:count_0\),
		tc=>\SPIM_1:BSPIM:cnt_tc\);
\SPIM_1:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_1:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM_1:BSPIM:tx_status_4\, \SPIM_1:BSPIM:load_rx_data\,
			\SPIM_1:BSPIM:tx_status_2\, \SPIM_1:BSPIM:tx_status_1\, \SPIM_1:BSPIM:tx_status_0\),
		interrupt=>Net_2530);
\SPIM_1:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_1:BSPIM:clk_fin\,
		status=>(\SPIM_1:BSPIM:rx_status_6\, \SPIM_1:BSPIM:rx_status_5\, \SPIM_1:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_2528);
\SPIM_1:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		cs_addr=>(\SPIM_1:BSPIM:state_2\, \SPIM_1:BSPIM:state_1\, \SPIM_1:BSPIM:state_0\),
		route_si=>Net_2508,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM_1:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM_1:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM_1:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM_1:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM_1:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM_1:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIM_1:TxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2530);
CS_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CS_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS_1_net_0),
		siovref=>(tmpSIOVREF__CS_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS_1_net_0);
Pin_ISR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_ISR_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_ISR_net_0),
		siovref=>(tmpSIOVREF__Pin_ISR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>Net_149);
isr_ACC:cy_isr_v1_0
	GENERIC MAP(int_type=>"01",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_149);
\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>tmpOE__MISO_1_net_0,
		count=>(\UART_1:BUART:rx_count_6\, \UART_1:BUART:rx_count_5\, \UART_1:BUART:rx_count_4\, \UART_1:BUART:rx_count_3\,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_1:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d0414ade-eacb-45ea-8b31-88a0970a3441",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_83,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aad08657-b6d8-47b0-9f2b-669e953f9575",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_78,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\PWM_RG:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_384,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\);
\PWM_RG:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_RG:PWMUDB:control_7\, \PWM_RG:PWMUDB:control_6\, \PWM_RG:PWMUDB:control_5\, \PWM_RG:PWMUDB:control_4\,
			\PWM_RG:PWMUDB:control_3\, \PWM_RG:PWMUDB:control_2\, \PWM_RG:PWMUDB:control_1\, \PWM_RG:PWMUDB:control_0\));
\PWM_RG:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_RG:PWMUDB:status_5\, zero, \PWM_RG:PWMUDB:status_3\,
			\PWM_RG:PWMUDB:status_2\, \PWM_RG:PWMUDB:status_1\, \PWM_RG:PWMUDB:status_0\),
		interrupt=>\PWM_RG:Net_55\);
\PWM_RG:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_RG:PWMUDB:tc_i\, \PWM_RG:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_RG:PWMUDB:cmp1_eq\,
		cl0=>\PWM_RG:PWMUDB:cmp1_less\,
		z0=>\PWM_RG:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_RG:PWMUDB:cmp2_eq\,
		cl1=>\PWM_RG:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_RG:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_RG:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_B:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_384,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\PWM_B:PWMUDB:ClockOutFromEnBlock\);
\PWM_B:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_B:PWMUDB:control_7\, \PWM_B:PWMUDB:control_6\, \PWM_B:PWMUDB:control_5\, \PWM_B:PWMUDB:control_4\,
			\PWM_B:PWMUDB:control_3\, \PWM_B:PWMUDB:control_2\, \PWM_B:PWMUDB:control_1\, \PWM_B:PWMUDB:control_0\));
\PWM_B:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_B:PWMUDB:status_5\, zero, \PWM_B:PWMUDB:status_3\,
			\PWM_B:PWMUDB:status_2\, \PWM_B:PWMUDB:status_1\, \PWM_B:PWMUDB:status_0\),
		interrupt=>\PWM_B:Net_55\);
\PWM_B:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_B:PWMUDB:tc_i\, \PWM_B:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_B:PWMUDB:cmp1_eq\,
		cl0=>\PWM_B:PWMUDB:cmp1_less\,
		z0=>\PWM_B:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_B:PWMUDB:cmp2_eq\,
		cl1=>\PWM_B:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_B:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_B:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_B:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
PWM_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"93c971fc-9395-4421-b220-7b72d02502b4",
		source_clock_id=>"",
		divisor=>0,
		period=>"50000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_384,
		dig_domain_out=>open);
RED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0158749d-9271-40ec-bee0-affa3c5495be",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2067,
		fb=>(tmpFB_0__RED_net_0),
		analog=>(open),
		io=>(tmpIO_0__RED_net_0),
		siovref=>(tmpSIOVREF__RED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RED_net_0);
GREEN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cfae5f87-44e9-40f2-b331-d5f92dcfefdb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2045,
		fb=>(tmpFB_0__GREEN_net_0),
		analog=>(open),
		io=>(tmpIO_0__GREEN_net_0),
		siovref=>(tmpSIOVREF__GREEN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GREEN_net_0);
BLU:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bd9894b0-3415-401b-b327-56cc4708cf19",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_1356,
		fb=>(tmpFB_0__BLU_net_0),
		analog=>(open),
		io=>(tmpIO_0__BLU_net_0),
		siovref=>(tmpSIOVREF__BLU_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BLU_net_0);
MOSI_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77d874cf-6b9f-485e-8b9b-75ec09f87dc0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_23,
		fb=>(tmpFB_0__MOSI_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_2_net_0),
		siovref=>(tmpSIOVREF__MOSI_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_2_net_0);
SCKL_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9e0dac85-9656-48c0-8dfa-2ee06ca45b2b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2532,
		fb=>(tmpFB_0__SCKL_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCKL_2_net_0),
		siovref=>(tmpSIOVREF__SCKL_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCKL_2_net_0);
CS_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"469246ef-31bc-4fad-b1b0-0f6ef3710729",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CS_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS_2_net_0),
		siovref=>(tmpSIOVREF__CS_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS_2_net_0);
MISO_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ca3d3356-333c-4fda-a4c1-c9c9824d9340",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_19,
		analog=>(open),
		io=>(tmpIO_0__MISO_2_net_0),
		siovref=>(tmpSIOVREF__MISO_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_2_net_0);
\SPIM_2:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"51a16b94-a774-40fe-81a8-24ada57b1663/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM_2:Net_276\,
		dig_domain_out=>open);
\SPIM_2:RxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2536);
\SPIM_2:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM_2:Net_276\,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\SPIM_2:BSPIM:clk_fin\);
\SPIM_2:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM_2:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM_2:BSPIM:cnt_enable\,
		count=>(\SPIM_2:BSPIM:count_6\, \SPIM_2:BSPIM:count_5\, \SPIM_2:BSPIM:count_4\, \SPIM_2:BSPIM:count_3\,
			\SPIM_2:BSPIM:count_2\, \SPIM_2:BSPIM:count_1\, \SPIM_2:BSPIM:count_0\),
		tc=>\SPIM_2:BSPIM:cnt_tc\);
\SPIM_2:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_2:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM_2:BSPIM:tx_status_4\, \SPIM_2:BSPIM:load_rx_data\,
			\SPIM_2:BSPIM:tx_status_2\, \SPIM_2:BSPIM:tx_status_1\, \SPIM_2:BSPIM:tx_status_0\),
		interrupt=>Net_2538);
\SPIM_2:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_2:BSPIM:clk_fin\,
		status=>(\SPIM_2:BSPIM:rx_status_6\, \SPIM_2:BSPIM:rx_status_5\, \SPIM_2:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_2536);
\SPIM_2:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		cs_addr=>(\SPIM_2:BSPIM:state_2\, \SPIM_2:BSPIM:state_1\, \SPIM_2:BSPIM:state_0\),
		route_si=>Net_19,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM_2:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM_2:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM_2:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM_2:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM_2:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM_2:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIM_2:TxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2538);
\DEBOUNCER_switch:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_136,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\DEBOUNCER_switch:op_clk\);
SWITCH_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"784112f3-24e2-4b9b-a877-c8a3ecb199f3",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_214,
		analog=>(open),
		io=>(tmpIO_0__SWITCH_IN_net_0),
		siovref=>(tmpSIOVREF__SWITCH_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SWITCH_IN_net_0);
Pin_Led_Blue:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fdfeb9cd-5ea5-4bf4-872b-f692b3c0457c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Led_Blue_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Led_Blue_net_0),
		siovref=>(tmpSIOVREF__Pin_Led_Blue_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Led_Blue_net_0);
Clock_debouncer:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9ea7b03e-d776-43b6-9ccd-ea583b5e180d",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_136,
		dig_domain_out=>open);
isr_DEBOUNCER:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_316);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\TIMER_button:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_10,
		kill=>zero,
		enable=>tmpOE__MISO_1_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\TIMER_button:Net_51\,
		compare=>\TIMER_button:Net_261\,
		interrupt=>Net_2680);
isr_TIMER:cy_isr_v1_0
	GENERIC MAP(int_type=>"01",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2680);
timer_clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"eb84d758-a131-47ac-bc72-8a50ac5a4e11",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2688,
		dig_domain_out=>open);
\Timer_Blinking:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_2688,
		kill=>zero,
		enable=>tmpOE__MISO_1_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_Blinking:Net_51\,
		compare=>\Timer_Blinking:Net_261\,
		interrupt=>Net_2691);
isr_BLINKING:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2691);
isr_positive:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2601);
\ADC_DelSig:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_DelSig:Net_244\);
\ADC_DelSig:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_690\,
		signal2=>\ADC_DelSig:Net_35\);
\ADC_DelSig:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig:Net_34\);
\ADC_DelSig:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_677\,
		signal2=>\ADC_DelSig:Net_34\);
\ADC_DelSig:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC_DelSig:Net_690\, \ADC_DelSig:Net_244\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC_DelSig:Net_20\);
\ADC_DelSig:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>16)
	PORT MAP(aclock=>\ADC_DelSig:Net_488\,
		vplus=>Net_2701,
		vminus=>\ADC_DelSig:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC_DelSig:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC_DelSig:Net_93\,
		ext_pin_1=>\ADC_DelSig:Net_573\,
		ext_pin_2=>\ADC_DelSig:Net_41\,
		ext_vssa=>\ADC_DelSig:Net_109\,
		qtz_ref=>\ADC_DelSig:Net_677\,
		dec_clock=>\ADC_DelSig:aclock\,
		mod_dat=>(\ADC_DelSig:mod_dat_3\, \ADC_DelSig:mod_dat_2\, \ADC_DelSig:mod_dat_1\, \ADC_DelSig:mod_dat_0\),
		dout_udb=>(\ADC_DelSig:Net_245_7\, \ADC_DelSig:Net_245_6\, \ADC_DelSig:Net_245_5\, \ADC_DelSig:Net_245_4\,
			\ADC_DelSig:Net_245_3\, \ADC_DelSig:Net_245_2\, \ADC_DelSig:Net_245_1\, \ADC_DelSig:Net_245_0\));
\ADC_DelSig:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig:Net_352\);
\ADC_DelSig:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_109\,
		signal2=>\ADC_DelSig:Net_352\);
\ADC_DelSig:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"50ff3275-d49c-40e8-a4e5-09574eea0a24/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_DelSig:Net_93\,
		dig_domain_out=>open);
\ADC_DelSig:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig:Net_257\);
\ADC_DelSig:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig:Net_249\);
\ADC_DelSig:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_41\,
		signal2=>\ADC_DelSig:Net_257\);
\ADC_DelSig:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_573\,
		signal2=>\ADC_DelSig:Net_249\);
\ADC_DelSig:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_520\,
		signal2=>\ADC_DelSig:Net_20\);
\ADC_DelSig:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2704);
\ADC_DelSig:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"50ff3275-d49c-40e8-a4e5-09574eea0a24/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1562500000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_DelSig:Net_488\,
		dig_domain_out=>open);
\ADC_DelSig:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC_DelSig:aclock\,
		mod_dat=>(\ADC_DelSig:mod_dat_3\, \ADC_DelSig:mod_dat_2\, \ADC_DelSig:mod_dat_1\, \ADC_DelSig:mod_dat_0\),
		ext_start=>tmpOE__MISO_1_net_0,
		mod_reset=>\ADC_DelSig:mod_reset\,
		interrupt=>Net_2704);
Pin_POT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_POT_net_0),
		analog=>Net_2701,
		io=>(tmpIO_0__Pin_POT_net_0),
		siovref=>(tmpSIOVREF__Pin_POT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_POT_net_0);
Pin_RED_UARTVerboseFlag:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2e2ff3fa-7d0d-4a8d-a096-f9e05bfe3da8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_RED_UARTVerboseFlag_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_RED_UARTVerboseFlag_net_0),
		siovref=>(tmpSIOVREF__Pin_RED_UARTVerboseFlag_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_RED_UARTVerboseFlag_net_0);
Net_2523:cy_dff
	PORT MAP(d=>Net_2523D,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_2523);
\SPIM_1:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:so_send_reg\);
\SPIM_1:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:mosi_reg\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_60);
\SPIM_1:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_2\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_2\);
\SPIM_1:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_1\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_1\);
\SPIM_1:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_0\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_0\);
Net_2525:cy_dff
	PORT MAP(d=>Net_2525D,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_2525);
\SPIM_1:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:mosi_pre_reg\);
\SPIM_1:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:load_cond\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:load_cond\);
\SPIM_1:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:load_rx_data\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:dpcounter_one_reg\);
\SPIM_1:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:mosi_from_dp\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:mosi_from_dp_reg\);
\SPIM_1:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:ld_ident\);
\SPIM_1:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:cnt_enable\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:cnt_enable\);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_2395:cy_dff
	PORT MAP(d=>Net_2395D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_2395);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_1\);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_0\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
\PWM_RG:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:min_kill_reg\);
\PWM_RG:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:prevCapture\);
\PWM_RG:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:trig_last\);
\PWM_RG:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_RG:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:runmode_enable\);
\PWM_RG:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:sc_kill_tmp\);
\PWM_RG:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:ltch_kill_reg\);
\PWM_RG:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_RG:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:dith_count_1\);
\PWM_RG:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_RG:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:dith_count_0\);
\PWM_RG:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:cmp1\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:prevCompare1\);
\PWM_RG:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:cmp2\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:prevCompare2\);
\PWM_RG:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_RG:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:status_0\);
\PWM_RG:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_RG:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:status_1\);
\PWM_RG:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:status_5\);
\PWM_RG:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:pwm_i_reg\);
\PWM_RG:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:pwm1_i\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2067);
\PWM_RG:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:pwm2_i\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2045);
\PWM_RG:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:status_2\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:tc_i_reg\);
\PWM_B:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:min_kill_reg\);
\PWM_B:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:prevCapture\);
\PWM_B:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:trig_last\);
\PWM_B:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:runmode_enable\);
\PWM_B:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:sc_kill_tmp\);
\PWM_B:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:ltch_kill_reg\);
\PWM_B:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:dith_count_1\);
\PWM_B:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:dith_count_0\);
\PWM_B:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:cmp1\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:prevCompare1\);
\PWM_B:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:status_0\);
\PWM_B:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:status_1\);
\PWM_B:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:status_5\);
\PWM_B:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:pwm_i\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1356);
\PWM_B:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:pwm1_i_reg\);
\PWM_B:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:pwm2_i_reg\);
\PWM_B:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:status_2\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:tc_i_reg\);
Net_2532:cy_dff
	PORT MAP(d=>Net_2532D,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>Net_2532);
\SPIM_2:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:so_send_reg\);
\SPIM_2:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:mosi_reg\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>Net_23);
\SPIM_2:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:state_2\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:state_2\);
\SPIM_2:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:state_1\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:state_1\);
\SPIM_2:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:state_0\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:state_0\);
Net_2533:cy_dff
	PORT MAP(d=>Net_2533D,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>Net_2533);
\SPIM_2:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:mosi_pre_reg\);
\SPIM_2:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:load_cond\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:load_cond\);
\SPIM_2:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:load_rx_data\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:dpcounter_one_reg\);
\SPIM_2:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:mosi_from_dp\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:mosi_from_dp_reg\);
\SPIM_2:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:ld_ident\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:ld_ident\);
\SPIM_2:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:cnt_enable\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:cnt_enable\);
\DEBOUNCER_switch:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_214,
		clk=>\DEBOUNCER_switch:op_clk\,
		q=>\DEBOUNCER_switch:DEBOUNCER[0]:d_sync_0\);
\DEBOUNCER_switch:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>\DEBOUNCER_switch:DEBOUNCER[0]:d_sync_0\,
		clk=>\DEBOUNCER_switch:op_clk\,
		q=>\DEBOUNCER_switch:DEBOUNCER[0]:d_sync_1\);
Net_2601:cy_dff
	PORT MAP(d=>Net_2601D,
		clk=>\DEBOUNCER_switch:op_clk\,
		q=>Net_2601);
Net_316:cy_dff
	PORT MAP(d=>Net_316D,
		clk=>\DEBOUNCER_switch:op_clk\,
		q=>Net_316);
Net_2600:cy_dff
	PORT MAP(d=>zero,
		clk=>\DEBOUNCER_switch:op_clk\,
		q=>Net_2600);

END R_T_L;
