INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/bus_to_axis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_to_axis
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.srcs/sources_1/imports/sdraproject/cvt_offsetbinary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cvt_offset_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim/ultra96v2_bd_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim/ultra96v2_bd_zynq_ultra_ps_e_0_0_vip_wrapper.v:252]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/sim/ultra96v2_bd_zynq_ultra_ps_e_0_0_vip_wrapper.v:254]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_xbar_0/sim/ultra96v2_bd_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_blk_mem_gen_0_0/sim/ultra96v2_bd_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_xlslice_0_0/sim/ultra96v2_bd_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_xlconcat_0_0/sim/ultra96v2_bd_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_clk_wiz_0_0/ultra96v2_bd_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_clk_wiz_0_0/ultra96v2_bd_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_axis_dwidth_converter_0_0/sim/ultra96v2_bd_axis_dwidth_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_axis_dwidth_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_axis_dwidth_converter_1_0/sim/ultra96v2_bd_axis_dwidth_converter_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_axis_dwidth_converter_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_axis_broadcaster_0_0/hdl/tdata_ultra96v2_bd_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_ultra96v2_bd_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_axis_broadcaster_0_0/hdl/tuser_ultra96v2_bd_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_ultra96v2_bd_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_axis_broadcaster_0_0/hdl/top_ultra96v2_bd_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ultra96v2_bd_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_axis_broadcaster_0_0/sim/ultra96v2_bd_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_axis_combiner_0_0/sim/ultra96v2_bd_axis_combiner_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_axis_combiner_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_bus_to_axis_0_0/sim/ultra96v2_bd_bus_to_axis_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_bus_to_axis_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_sim_clk_gen_0_0/sim/ultra96v2_bd_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/sim/ultra96v2_bd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_imp_1YU2FP7
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CQE762
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1F7CZD6
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1022C7E
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_15UVJWQ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1DNOA3D
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1A09J2X
INFO: [VRFC 10-311] analyzing module ultra96v2_bd
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_ps8_0_axi_periph_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_xlslice_0_2/sim/ultra96v2_bd_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_xlconstant_0_0/sim/ultra96v2_bd_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_xlslice_3_0/sim/ultra96v2_bd_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_0/sim/ultra96v2_bd_auto_ds_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_auto_ds_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_pc_0/sim/ultra96v2_bd_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_1/sim/ultra96v2_bd_auto_ds_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_auto_ds_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_pc_1/sim/ultra96v2_bd_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_2/sim/ultra96v2_bd_auto_ds_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_auto_ds_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_3/sim/ultra96v2_bd_auto_ds_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_auto_ds_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_pc_2/sim/ultra96v2_bd_auto_pc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_auto_pc_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.ip_user_files/bd/ultra96v2_bd/ip/ultra96v2_bd_cvt_offset_binary_0_0/sim/ultra96v2_bd_cvt_offset_binary_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_cvt_offset_binary_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xilinxdesigns/sdraproject/ultra96v2_0-master/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/hdl/ultra96v2_bd_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultra96v2_bd_wrapper
