Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c1877ca3a4db48c8b8ce1364153cb9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SYSTEM_tb_behav xil_defaultlib.SYSTEM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.SignedExtended
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.Ex4to6
Compiling module xil_defaultlib.Exception
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.SYSTEM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SYSTEM_tb_behav
