{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696292740350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696292740350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 18:25:40 2023 " "Processing started: Mon Oct  2 18:25:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696292740350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696292740350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_Tarea -c FSM_Tarea --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_Tarea -c FSM_Tarea --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696292740350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696292740542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696292740542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinamante.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquinamante.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquinaMante " "Found entity 1: maquinaMante" {  } { { "maquinaMante.sv" "" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/maquinaMante.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696292744597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696292744597 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1696292744597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696292744597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696292744597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_mant.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_mant.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contador_mant " "Found entity 1: Contador_mant" {  } { { "Contador_mant.sv" "" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/Contador_mant.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696292744598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696292744598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_tb " "Found entity 1: FSM_tb" {  } { { "FSM_tb.sv" "" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/FSM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696292744599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696292744599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_tb " "Elaborating entity \"FSM_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1696292744611 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk FSM_tb.sv(18) " "Verilog HDL warning at FSM_tb.sv(18): assignments to clk create a combinational loop" {  } { { "FSM_tb.sv" "" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/FSM_tb.sv" 18 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1696292744611 "|FSM_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "FSM_tb.sv(37) " "Verilog HDL warning at FSM_tb.sv(37): ignoring unsupported system task" {  } { { "FSM_tb.sv" "" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/FSM_tb.sv" 37 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1696292744611 "|FSM_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquinaMante maquinaMante:dut " "Elaborating entity \"maquinaMante\" for hierarchy \"maquinaMante:dut\"" {  } { { "FSM_tb.sv" "dut" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/FSM_tb.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696292744612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 maquinaMante.sv(17) " "Verilog HDL assignment warning at maquinaMante.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "maquinaMante.sv" "" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/maquinaMante.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696292744612 "|FSM_tb|maquinaMante:dut"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "maquinaMante.sv(54) " "Verilog HDL Case Statement information at maquinaMante.sv(54): all case item expressions in this case statement are onehot" {  } { { "maquinaMante.sv" "" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/maquinaMante.sv" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1696292744612 "|FSM_tb|maquinaMante:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_mant maquinaMante:dut\|Contador_mant:Contador_mant " "Elaborating entity \"Contador_mant\" for hierarchy \"maquinaMante:dut\|Contador_mant:Contador_mant\"" {  } { { "maquinaMante.sv" "Contador_mant" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/maquinaMante.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696292744616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Contador_mant.sv(15) " "Verilog HDL assignment warning at Contador_mant.sv(15): truncated value with size 32 to match size of target (8)" {  } { { "Contador_mant.sv" "" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/Contador_mant.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696292744616 "|FSM_tb|FSM:dut|Contador_mant:Contador_mant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux maquinaMante:dut\|Mux:Mux " "Elaborating entity \"Mux\" for hierarchy \"maquinaMante:dut\|Mux:Mux\"" {  } { { "maquinaMante.sv" "Mux" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/maquinaMante.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696292744616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Mux.sv(4) " "Verilog HDL assignment warning at Mux.sv(4): truncated value with size 8 to match size of target (1)" {  } { { "Mux.sv" "" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/Mux.sv" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696292744617 "|FSM_tb|FSM:dut|Mux:Mux"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "FSM_tb.sv" "clk" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/FSM_tb.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696292744620 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696292744620 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1696292744628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696292744637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 18:25:44 2023 " "Processing ended: Mon Oct  2 18:25:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696292744637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696292744637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696292744637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696292744637 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 10 s " "Quartus Prime Flow was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696292745215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696292745442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696292745442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 18:25:45 2023 " "Processing started: Mon Oct  2 18:25:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696292745442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1696292745442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim FSM_Tarea FSM_Tarea " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim FSM_Tarea FSM_Tarea" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1696292745442 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim FSM_Tarea FSM_Tarea " "Quartus(args): --rtl_sim FSM_Tarea FSM_Tarea" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1696292745442 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1696292745510 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1696292745552 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1696292745552 ""}
{ "Warning" "0" "" "Warning: File FSM_Tarea_run_msim_rtl_verilog.do already exists - backing up current file as FSM_Tarea_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File FSM_Tarea_run_msim_rtl_verilog.do already exists - backing up current file as FSM_Tarea_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1696292745619 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/User/Downloads/Tarea/FSM_Tarea/simulation/modelsim/FSM_Tarea_run_msim_rtl_verilog.do" {  } { { "C:/Users/User/Downloads/Tarea/FSM_Tarea/simulation/modelsim/FSM_Tarea_run_msim_rtl_verilog.do" "0" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/simulation/modelsim/FSM_Tarea_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/User/Downloads/Tarea/FSM_Tarea/simulation/modelsim/FSM_Tarea_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1696292745626 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1696292745626 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1696292745630 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1696292745630 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/User/Downloads/Tarea/FSM_Tarea/FSM_Tarea_nativelink_simulation.rpt" {  } { { "C:/Users/User/Downloads/Tarea/FSM_Tarea/FSM_Tarea_nativelink_simulation.rpt" "0" { Text "C:/Users/User/Downloads/Tarea/FSM_Tarea/FSM_Tarea_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/User/Downloads/Tarea/FSM_Tarea/FSM_Tarea_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1696292745630 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1696292745630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696292745630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 18:25:45 2023 " "Processing ended: Mon Oct  2 18:25:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696292745630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696292745630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696292745630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1696292745630 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 11 s " "Quartus Prime Flow was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1696292768424 ""}
