0.7
2020.1
May 27 2020
20:09:33
D:/Ripositories/Arm32bit/Arm32bit/Arm32bit.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Ripositories/Arm32bit/Arm32bit/Arm32bit.srcs/sources_1/imports/Arm32bit/instFetch.sv,1619809067,systemVerilog,,D:/Ripositories/Arm32bit/instFetchReg.sv,,instFetch,,,,,,,,
D:/Ripositories/Arm32bit/PC.sv,1619707485,systemVerilog,,D:/Ripositories/Arm32bit/dataPath.sv,,PC,,,,,,,,
D:/Ripositories/Arm32bit/dataPath.sv,1619799124,systemVerilog,,D:/Ripositories/Arm32bit/Arm32bit/Arm32bit.srcs/sources_1/imports/Arm32bit/instFetch.sv,,dataPath,,,,,,,,
D:/Ripositories/Arm32bit/instFetchReg.sv,1619705280,systemVerilog,,D:/Ripositories/Arm32bit/instMem.sv,,instFetchReg,,,,,,,,
D:/Ripositories/Arm32bit/instMem.sv,1619867589,systemVerilog,,D:/Ripositories/Arm32bit/testbench.sv,,instMem,,,,,,,,
D:/Ripositories/Arm32bit/testbench.sv,1619867146,systemVerilog,,,,tb,,,,,,,,
