
ubuntu-preinstalled/plymouth:     file format elf32-littlearm


Disassembly of section .init:

00000fd0 <.init>:
 fd0:	push	{r3, lr}
 fd4:	bl	21a8 <__assert_fail@plt+0xe6c>
 fd8:	pop	{r3, pc}

Disassembly of section .plt:

00000fdc <calloc@plt-0x14>:
     fdc:	push	{lr}		; (str lr, [sp, #-4]!)
     fe0:	ldr	lr, [pc, #4]	; fec <calloc@plt-0x4>
     fe4:	add	lr, pc, lr
     fe8:	ldr	pc, [lr, #8]!
     fec:	andeq	r5, r1, ip, asr #29

00000ff0 <calloc@plt>:
     ff0:	add	ip, pc, #0, 12
     ff4:	add	ip, ip, #86016	; 0x15000
     ff8:	ldr	pc, [ip, #3788]!	; 0xecc

00000ffc <raise@plt>:
     ffc:	add	ip, pc, #0, 12
    1000:	add	ip, ip, #86016	; 0x15000
    1004:	ldr	pc, [ip, #3780]!	; 0xec4

00001008 <__cxa_finalize@plt>:
    1008:	add	ip, pc, #0, 12
    100c:	add	ip, ip, #86016	; 0x15000
    1010:	ldr	pc, [ip, #3772]!	; 0xebc

00001014 <ply_command_parser_get_options@plt>:
    1014:	add	ip, pc, #0, 12
    1018:	add	ip, ip, #86016	; 0x15000
    101c:	ldr	pc, [ip, #3764]!	; 0xeb4

00001020 <ply_list_get_length@plt>:
    1020:	add	ip, pc, #0, 12
    1024:	add	ip, ip, #86016	; 0x15000
    1028:	ldr	pc, [ip, #3756]!	; 0xeac

0000102c <ply_event_loop_free@plt>:
    102c:	add	ip, pc, #0, 12
    1030:	add	ip, ip, #86016	; 0x15000
    1034:	ldr	pc, [ip, #3748]!	; 0xea4

00001038 <ply_list_get_next_node@plt>:
    1038:	add	ip, pc, #0, 12
    103c:	add	ip, ip, #86016	; 0x15000
    1040:	ldr	pc, [ip, #3740]!	; 0xe9c

00001044 <free@plt>:
    1044:			; <UNDEFINED> instruction: 0xe7fd4778
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #86016	; 0x15000
    1050:	ldr	pc, [ip, #3728]!	; 0xe90

00001054 <strndup@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #86016	; 0x15000
    105c:	ldr	pc, [ip, #3720]!	; 0xe88

00001060 <clock_gettime@plt>:
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #86016	; 0x15000
    1068:	ldr	pc, [ip, #3712]!	; 0xe80

0000106c <_exit@plt>:
    106c:	add	ip, pc, #0, 12
    1070:	add	ip, ip, #86016	; 0x15000
    1074:	ldr	pc, [ip, #3704]!	; 0xe78

00001078 <execvp@plt>:
    1078:	add	ip, pc, #0, 12
    107c:	add	ip, ip, #86016	; 0x15000
    1080:	ldr	pc, [ip, #3696]!	; 0xe70

00001084 <ply_logger_flush@plt>:
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #86016	; 0x15000
    108c:	ldr	pc, [ip, #3688]!	; 0xe68

00001090 <signal@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #86016	; 0x15000
    1098:	ldr	pc, [ip, #3680]!	; 0xe60

0000109c <ply_write@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #86016	; 0x15000
    10a4:	ldr	pc, [ip, #3672]!	; 0xe58

000010a8 <ply_array_add_pointer_element@plt>:
    10a8:	add	ip, pc, #0, 12
    10ac:	add	ip, ip, #86016	; 0x15000
    10b0:	ldr	pc, [ip, #3664]!	; 0xe50

000010b4 <ply_event_loop_process_pending_events@plt>:
    10b4:	add	ip, pc, #0, 12
    10b8:	add	ip, ip, #86016	; 0x15000
    10bc:	ldr	pc, [ip, #3656]!	; 0xe48

000010c0 <ply_list_node_get_data@plt>:
    10c0:	add	ip, pc, #0, 12
    10c4:	add	ip, ip, #86016	; 0x15000
    10c8:	ldr	pc, [ip, #3648]!	; 0xe40

000010cc <ply_array_free@plt>:
    10cc:	add	ip, pc, #0, 12
    10d0:	add	ip, ip, #86016	; 0x15000
    10d4:	ldr	pc, [ip, #3640]!	; 0xe38

000010d8 <strdup@plt>:
    10d8:	add	ip, pc, #0, 12
    10dc:	add	ip, ip, #86016	; 0x15000
    10e0:	ldr	pc, [ip, #3632]!	; 0xe30

000010e4 <__stack_chk_fail@plt>:
    10e4:	add	ip, pc, #0, 12
    10e8:	add	ip, ip, #86016	; 0x15000
    10ec:	ldr	pc, [ip, #3624]!	; 0xe28

000010f0 <dup2@plt>:
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #86016	; 0x15000
    10f8:	ldr	pc, [ip, #3616]!	; 0xe20

000010fc <ply_command_parser_new@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #86016	; 0x15000
    1104:	ldr	pc, [ip, #3608]!	; 0xe18

00001108 <ply_logger_toggle_tracing@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #86016	; 0x15000
    1110:	ldr	pc, [ip, #3600]!	; 0xe10

00001114 <strsignal@plt>:
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #86016	; 0x15000
    111c:	ldr	pc, [ip, #3592]!	; 0xe08

00001120 <ply_event_loop_stop_watching_fd@plt>:
    1120:	add	ip, pc, #0, 12
    1124:	add	ip, ip, #86016	; 0x15000
    1128:	ldr	pc, [ip, #3584]!	; 0xe00

0000112c <ply_kernel_command_line_has_argument@plt>:
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #86016	; 0x15000
    1134:	ldr	pc, [ip, #3576]!	; 0xdf8

00001138 <waitpid@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #86016	; 0x15000
    1140:	ldr	pc, [ip, #3568]!	; 0xdf0

00001144 <ply_event_loop_run@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #86016	; 0x15000
    114c:	ldr	pc, [ip, #3560]!	; 0xde8

00001150 <ply_command_parser_get_help_string@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #86016	; 0x15000
    1158:	ldr	pc, [ip, #3552]!	; 0xde0

0000115c <__asprintf_chk@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #86016	; 0x15000
    1164:	ldr	pc, [ip, #3544]!	; 0xdd8

00001168 <puts@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #86016	; 0x15000
    1170:	ldr	pc, [ip, #3536]!	; 0xdd0

00001174 <malloc@plt>:
    1174:	add	ip, pc, #0, 12
    1178:	add	ip, ip, #86016	; 0x15000
    117c:	ldr	pc, [ip, #3528]!	; 0xdc8

00001180 <__libc_start_main@plt>:
    1180:	add	ip, pc, #0, 12
    1184:	add	ip, ip, #86016	; 0x15000
    1188:	ldr	pc, [ip, #3520]!	; 0xdc0

0000118c <__gmon_start__@plt>:
    118c:	add	ip, pc, #0, 12
    1190:	add	ip, ip, #86016	; 0x15000
    1194:	ldr	pc, [ip, #3512]!	; 0xdb8

00001198 <ply_logger_is_tracing_enabled@plt>:
    1198:	add	ip, pc, #0, 12
    119c:	add	ip, ip, #86016	; 0x15000
    11a0:	ldr	pc, [ip, #3504]!	; 0xdb0

000011a4 <strlen@plt>:
    11a4:	add	ip, pc, #0, 12
    11a8:	add	ip, ip, #86016	; 0x15000
    11ac:	ldr	pc, [ip, #3496]!	; 0xda8

000011b0 <ply_event_loop_exit@plt>:
    11b0:			; <UNDEFINED> instruction: 0xe7fd4778
    11b4:	add	ip, pc, #0, 12
    11b8:	add	ip, ip, #86016	; 0x15000
    11bc:	ldr	pc, [ip, #3484]!	; 0xd9c

000011c0 <ply_list_append_data@plt>:
    11c0:			; <UNDEFINED> instruction: 0xe7fd4778
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #86016	; 0x15000
    11cc:	ldr	pc, [ip, #3472]!	; 0xd90

000011d0 <__errno_location@plt>:
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #86016	; 0x15000
    11d8:	ldr	pc, [ip, #3464]!	; 0xd88

000011dc <ply_array_new@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #86016	; 0x15000
    11e4:	ldr	pc, [ip, #3456]!	; 0xd80

000011e8 <ply_logger_inject_with_non_literal_format_string@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #86016	; 0x15000
    11f0:	ldr	pc, [ip, #3448]!	; 0xd78

000011f4 <ply_command_parser_add_options@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #86016	; 0x15000
    11fc:	ldr	pc, [ip, #3440]!	; 0xd70

00001200 <ply_list_remove_node@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #86016	; 0x15000
    1208:	ldr	pc, [ip, #3432]!	; 0xd68

0000120c <__printf_chk@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #86016	; 0x15000
    1214:	ldr	pc, [ip, #3424]!	; 0xd60

00001218 <ply_command_parser_get_command_options@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #86016	; 0x15000
    1220:	ldr	pc, [ip, #3416]!	; 0xd58

00001224 <ply_read@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #86016	; 0x15000
    122c:	ldr	pc, [ip, #3408]!	; 0xd50

00001230 <write@plt>:
    1230:	add	ip, pc, #0, 12
    1234:	add	ip, ip, #86016	; 0x15000
    1238:	ldr	pc, [ip, #3400]!	; 0xd48

0000123c <ply_list_get_first_node@plt>:
    123c:	add	ip, pc, #0, 12
    1240:	add	ip, ip, #86016	; 0x15000
    1244:	ldr	pc, [ip, #3392]!	; 0xd40

00001248 <ply_list_new@plt>:
    1248:	add	ip, pc, #0, 12
    124c:	add	ip, ip, #86016	; 0x15000
    1250:	ldr	pc, [ip, #3384]!	; 0xd38

00001254 <ply_connect_to_unix_socket@plt>:
    1254:	add	ip, pc, #0, 12
    1258:	add	ip, ip, #86016	; 0x15000
    125c:	ldr	pc, [ip, #3376]!	; 0xd30

00001260 <ply_logger_get_error_default@plt>:
    1260:	add	ip, pc, #0, 12
    1264:	add	ip, ip, #86016	; 0x15000
    1268:	ldr	pc, [ip, #3368]!	; 0xd28

0000126c <ply_event_loop_watch_fd@plt>:
    126c:	add	ip, pc, #0, 12
    1270:	add	ip, ip, #86016	; 0x15000
    1274:	ldr	pc, [ip, #3360]!	; 0xd20

00001278 <fork@plt>:
    1278:	add	ip, pc, #0, 12
    127c:	add	ip, ip, #86016	; 0x15000
    1280:	ldr	pc, [ip, #3352]!	; 0xd18

00001284 <ply_event_loop_watch_for_exit@plt>:
    1284:			; <UNDEFINED> instruction: 0xe7fd4778
    1288:	add	ip, pc, #0, 12
    128c:	add	ip, ip, #86016	; 0x15000
    1290:	ldr	pc, [ip, #3340]!	; 0xd0c

00001294 <ply_free_string_array@plt>:
    1294:	add	ip, pc, #0, 12
    1298:	add	ip, ip, #86016	; 0x15000
    129c:	ldr	pc, [ip, #3332]!	; 0xd04

000012a0 <ply_event_loop_watch_for_timeout@plt>:
    12a0:	add	ip, pc, #0, 12
    12a4:	add	ip, ip, #86016	; 0x15000
    12a8:	ldr	pc, [ip, #3324]!	; 0xcfc

000012ac <ply_array_steal_pointer_elements@plt>:
    12ac:	add	ip, pc, #0, 12
    12b0:	add	ip, ip, #86016	; 0x15000
    12b4:	ldr	pc, [ip, #3316]!	; 0xcf4

000012b8 <ply_command_parser_add_command@plt>:
    12b8:	add	ip, pc, #0, 12
    12bc:	add	ip, ip, #86016	; 0x15000
    12c0:	ldr	pc, [ip, #3308]!	; 0xcec

000012c4 <ply_open_unidirectional_pipe@plt>:
    12c4:	add	ip, pc, #0, 12
    12c8:	add	ip, ip, #86016	; 0x15000
    12cc:	ldr	pc, [ip, #3300]!	; 0xce4

000012d0 <ply_list_free@plt>:
    12d0:	add	ip, pc, #0, 12
    12d4:	add	ip, ip, #86016	; 0x15000
    12d8:	ldr	pc, [ip, #3292]!	; 0xcdc

000012dc <ply_command_parser_add_command_alias@plt>:
    12dc:	add	ip, pc, #0, 12
    12e0:	add	ip, ip, #86016	; 0x15000
    12e4:	ldr	pc, [ip, #3284]!	; 0xcd4

000012e8 <fputs@plt>:
    12e8:	add	ip, pc, #0, 12
    12ec:	add	ip, ip, #86016	; 0x15000
    12f0:	ldr	pc, [ip, #3276]!	; 0xccc

000012f4 <abort@plt>:
    12f4:	add	ip, pc, #0, 12
    12f8:	add	ip, ip, #86016	; 0x15000
    12fc:	ldr	pc, [ip, #3268]!	; 0xcc4

00001300 <ply_command_parser_parse_arguments@plt>:
    1300:	add	ip, pc, #0, 12
    1304:	add	ip, ip, #86016	; 0x15000
    1308:	ldr	pc, [ip, #3260]!	; 0xcbc

0000130c <close@plt>:
    130c:	add	ip, pc, #0, 12
    1310:	add	ip, ip, #86016	; 0x15000
    1314:	ldr	pc, [ip, #3252]!	; 0xcb4

00001318 <__snprintf_chk@plt>:
    1318:	add	ip, pc, #0, 12
    131c:	add	ip, ip, #86016	; 0x15000
    1320:	ldr	pc, [ip, #3244]!	; 0xcac

00001324 <ply_read_uint32@plt>:
    1324:	add	ip, pc, #0, 12
    1328:	add	ip, ip, #86016	; 0x15000
    132c:	ldr	pc, [ip, #3236]!	; 0xca4

00001330 <ply_event_loop_new@plt>:
    1330:	add	ip, pc, #0, 12
    1334:	add	ip, ip, #86016	; 0x15000
    1338:	ldr	pc, [ip, #3228]!	; 0xc9c

0000133c <__assert_fail@plt>:
    133c:	add	ip, pc, #0, 12
    1340:	add	ip, ip, #86016	; 0x15000
    1344:	ldr	pc, [ip, #3220]!	; 0xc94

Disassembly of section .text:

00001348 <.text>:
    1348:	svcmi	0x00f0e92d
    134c:	stc	6, cr4, [sp, #-8]!
    1350:	strmi	r8, [fp], -r2, lsl #22
    1354:	blpl	1e3f6d8 <__assert_fail@plt+0x1e3e39c>
    1358:			; <UNDEFINED> instruction: 0xf8df2101
    135c:	andcs	r4, sp, r8, ror fp
    1360:	mcr	4, 0, r4, cr8, cr13, {3}
    1364:	rscslt	r3, r1, r0, lsl sl
    1368:	bllt	1b3f6ec <__assert_fail@plt+0x1b3e3b0>
    136c:	stmvc	lr, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    1370:	blge	1a3f6f4 <__assert_fail@plt+0x1a3e3b8>
    1374:	ldrbtmi	r9, [fp], #562	; 0x232
    1378:	ldrbtmi	r5, [sl], #2348	; 0x92c
    137c:	blpl	183f700 <__assert_fail@plt+0x183e3c4>
    1380:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1384:	strbtls	r6, [pc], #-2084	; 138c <__assert_fail@plt+0x50>
    1388:	streq	pc, [r0], #-79	; 0xffffffb1
    138c:			; <UNDEFINED> instruction: 0xf8c82400
    1390:	ldrbtmi	r4, [sp], #-4
    1394:			; <UNDEFINED> instruction: 0xf8c89447
    1398:			; <UNDEFINED> instruction: 0xf7ff4008
    139c:			; <UNDEFINED> instruction: 0xf7ffee7a
    13a0:			; <UNDEFINED> instruction: 0xf8dfefc8
    13a4:			; <UNDEFINED> instruction: 0xf8df7b40
    13a8:	ldrbtmi	r6, [pc], #-2880	; 13b0 <__assert_fail@plt+0x74>
    13ac:	subls	r4, r7, lr, ror r4
    13b0:	blx	ff9bd3be <__assert_fail@plt+0xff9bc082>
    13b4:	blne	d3f738 <__assert_fail@plt+0xd3e3fc>
    13b8:			; <UNDEFINED> instruction: 0x46034479
    13bc:	bleq	c3f740 <__assert_fail@plt+0xc3e404>
    13c0:	ldrbtmi	r9, [r8], #-840	; 0xfffffcb8
    13c4:	mrc	7, 4, APSR_nzcv, cr10, cr15, {7}
    13c8:	adcslt	pc, r8, sp, asr #17
    13cc:	bllt	93f750 <__assert_fail@plt+0x93e414>
    13d0:	ldrls	r4, [r4, #-1571]!	; 0xfffff9dd
    13d4:	blpl	83f758 <__assert_fail@plt+0x83e41c>
    13d8:			; <UNDEFINED> instruction: 0xf8cd44fb
    13dc:			; <UNDEFINED> instruction: 0xf8dfb0bc
    13e0:	ldrbtmi	fp, [sp], #-2844	; 0xfffff4e4
    13e4:			; <UNDEFINED> instruction: 0xf8df9535
    13e8:	ldrbtmi	r5, [fp], #2840	; 0xb18
    13ec:	sbclt	pc, r0, sp, asr #17
    13f0:	bllt	43f774 <__assert_fail@plt+0x43e438>
    13f4:	ldrls	r4, [r1, #-1149]!	; 0xfffffb83
    13f8:	blpl	33f77c <__assert_fail@plt+0x33e440>
    13fc:			; <UNDEFINED> instruction: 0xf8df44fb
    1400:			; <UNDEFINED> instruction: 0xf8cdcb0c
    1404:	ldrbtmi	fp, [sp], #-216	; 0xffffff28
    1408:	blne	13f78c <__assert_fail@plt+0x13e450>
    140c:			; <UNDEFINED> instruction: 0xf8df44fc
    1410:	strls	fp, [r8, #-2820]!	; 0xfffff4fc
    1414:			; <UNDEFINED> instruction: 0xf8df4479
    1418:	ldrbtmi	r5, [fp], #2816	; 0xb00
    141c:			; <UNDEFINED> instruction: 0xf8cd913c
    1420:	ldrbtmi	fp, [sp], #-220	; 0xffffff24
    1424:	rsbgt	pc, r4, sp, asr #17
    1428:	blt	ffc3f7ac <__assert_fail@plt+0xffc3e470>
    142c:	bgt	ffc3f7b0 <__assert_fail@plt+0xffc3e474>
    1430:	ldrbtmi	r9, [fp], #1337	; 0x539
    1434:	ldrbtmi	r9, [ip], #3388	; 0xd3c
    1438:	adcsge	pc, r0, sp, asr #17
    143c:	rsclt	pc, r0, sp, asr #17
    1440:	rscgt	pc, r8, sp, asr #17
    1444:	bcs	ff73f7c8 <__assert_fail@plt+0xff73e48c>
    1448:	bne	ff73f7cc <__assert_fail@plt+0xff73e490>
    144c:	bge	ff73f7d0 <__assert_fail@plt+0xff73e494>
    1450:			; <UNDEFINED> instruction: 0xf8df447a
    1454:	ldrbtmi	fp, [r9], #-2780	; 0xfffff524
    1458:	bgt	ff63f7dc <__assert_fail@plt+0xff63e4a0>
    145c:	ldrbtmi	r4, [fp], #1274	; 0x4fa
    1460:	adcsge	pc, r4, sp, asr #17
    1464:			; <UNDEFINED> instruction: 0xf8cd44fc
    1468:	eorls	fp, r2, #204	; 0xcc
    146c:			; <UNDEFINED> instruction: 0x96139716
    1470:	rscgt	pc, ip, sp, asr #17
    1474:	stmib	sp, {r4, r8, sl, ip, pc}^
    1478:	strtls	r4, [r6], #-1065	; 0xfffffbd7
    147c:	ldrls	r9, [sl], #-1053	; 0xfffffbe3
    1480:	ldrls	r9, [r4], #-1047	; 0xfffffbe9
    1484:	strls	r9, [lr], #-1041	; 0xfffffbef
    1488:	rndlss	f1, #5.0
    148c:			; <UNDEFINED> instruction: 0xf8df9d2c
    1490:	strtls	lr, [r7], -r8, lsr #21
    1494:	ldrbtmi	r9, [lr], #3637	; 0xe35
    1498:	bge	fe83f81c <__assert_fail@plt+0xfe83e4e0>
    149c:	bgt	fe83f820 <__assert_fail@plt+0xfe83e4e4>
    14a0:	ldrbtmi	r9, [sl], #1572	; 0x624
    14a4:	ldrbtmi	r9, [ip], #3629	; 0xe2d
    14a8:	rscs	pc, r0, sp, asr #17
    14ac:	adds	pc, r4, sp, asr #17
    14b0:	mcrls	6, 1, r9, cr14, cr14, {0}
    14b4:	subls	r9, r9, r3, lsr r9
    14b8:	mcrls	6, 1, r9, cr15, cr11, {0}
    14bc:	rscsgt	pc, r4, sp, asr #17
    14c0:	rsbsgt	pc, ip, sp, asr #17
    14c4:	mrcls	6, 1, r9, cr0, cr8, {0}
    14c8:	ldrbmi	r9, [r5], -r1, lsr #10
    14cc:	rsbsge	pc, r0, sp, asr #17
    14d0:	mrcls	6, 1, r9, cr6, cr5, {0}
    14d4:	addls	pc, ip, sp, asr #17
    14d8:	addls	pc, r0, sp, asr #17
    14dc:	mrcls	6, 1, r9, cr7, cr2, {0}
    14e0:	eorls	pc, r0, sp, asr #17
    14e4:	strls	r9, [pc], -r5, lsl #8
    14e8:			; <UNDEFINED> instruction: 0xf8df9e38
    14ec:			; <UNDEFINED> instruction: 0xf8df2a58
    14f0:	stmib	sp, {r3, r4, r6, r9, fp, ip, sp, lr}^
    14f4:	ldrbtmi	r4, [sl], #-1547	; 0xfffff9f5
    14f8:	ldrbtmi	r9, [pc], #-1026	; 1500 <__assert_fail@plt+0x1c4>
    14fc:	andls	r9, r4, #784	; 0x310
    1500:			; <UNDEFINED> instruction: 0x96099a3a
    1504:	bvs	113f888 <__assert_fail@plt+0x113e54c>
    1508:	ldrbtmi	r9, [lr], #-1793	; 0xfffff8ff
    150c:			; <UNDEFINED> instruction: 0x96079f3b
    1510:	andls	r9, r3, #912	; 0x390
    1514:	blt	e3f898 <__assert_fail@plt+0xe3e55c>
    1518:	bcs	e3f89c <__assert_fail@plt+0xe3e560>
    151c:			; <UNDEFINED> instruction: 0x960644fb
    1520:			; <UNDEFINED> instruction: 0xf8cd447a
    1524:	strls	fp, [r0, -r8, lsr #32]
    1528:	rscslt	pc, r8, sp, asr #17
    152c:	mcr	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1530:	bne	93f8b4 <__assert_fail@plt+0x93e578>
    1534:	beq	93f8b8 <__assert_fail@plt+0x93e57c>
    1538:			; <UNDEFINED> instruction: 0xf8df4479
    153c:	tstls	sl, r4, lsr #20
    1540:			; <UNDEFINED> instruction: 0xf8df4478
    1544:	ldrbtmi	r3, [sl], #-2592	; 0xfffff5e0
    1548:	bne	73f8cc <__assert_fail@plt+0x73e590>
    154c:	bgt	73f8d0 <__assert_fail@plt+0x73e594>
    1550:			; <UNDEFINED> instruction: 0xf8df447b
    1554:	ldrbtmi	r7, [r9], #-2588	; 0xfffff5e4
    1558:	bvs	63f8dc <__assert_fail@plt+0x63e5a0>
    155c:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    1560:	ldrbtmi	r3, [pc], #-513	; 1568 <__assert_fail@plt+0x22c>
    1564:	ldrbtmi	r9, [lr], #-8
    1568:			; <UNDEFINED> instruction: 0xf8df9111
    156c:			; <UNDEFINED> instruction: 0xf8df0a0c
    1570:			; <UNDEFINED> instruction: 0xf8df3a0c
    1574:	ldrbtmi	r2, [r8], #-2572	; 0xfffff5f4
    1578:	bne	23f8fc <__assert_fail@plt+0x23e5c0>
    157c:			; <UNDEFINED> instruction: 0xf8cd447b
    1580:	ldrbtmi	ip, [sl], #-28	; 0xffffffe4
    1584:	ldrbtmi	r9, [r9], #-1797	; 0xfffff8fb
    1588:			; <UNDEFINED> instruction: 0xf8df9604
    158c:			; <UNDEFINED> instruction: 0xf8dfc9fc
    1590:			; <UNDEFINED> instruction: 0xf8df79fc
    1594:	ldrbtmi	r6, [ip], #2556	; 0x9fc
    1598:	ldrbtmi	r9, [pc], #-16	; 15a0 <__assert_fail@plt+0x264>
    159c:	ldrbtmi	r9, [lr], #-2121	; 0xfffff7b7
    15a0:	strls	r9, [r6], #-1033	; 0xfffffbf7
    15a4:			; <UNDEFINED> instruction: 0xf8cd9403
    15a8:	stmib	sp, {pc}^
    15ac:	strls	r7, [fp], -sp, lsl #24
    15b0:	ldrmi	lr, [r2], #-2509	; 0xfffff633
    15b4:	strls	r9, [ip], #-1039	; 0xfffffbf1
    15b8:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
    15bc:	ldmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15c0:			; <UNDEFINED> instruction: 0xf8df2003
    15c4:	ldrbtmi	r3, [sl], #-2516	; 0xfffff62c
    15c8:	ldmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15cc:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    15d0:			; <UNDEFINED> instruction: 0xf8df3201
    15d4:	ldrbtmi	r3, [r9], #-2508	; 0xfffff634
    15d8:	stmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15dc:	andls	r4, r3, fp, ror r4
    15e0:	stmdals	r9, {r1, r3, r4, r5, r6, sl, lr}^
    15e4:			; <UNDEFINED> instruction: 0xf8cd9404
    15e8:			; <UNDEFINED> instruction: 0xf7ff8000
    15ec:			; <UNDEFINED> instruction: 0xf8dfee66
    15f0:			; <UNDEFINED> instruction: 0xf8df29b8
    15f4:	ldrbtmi	r3, [sl], #-2488	; 0xfffff648
    15f8:	ldrbtmi	r9, [fp], #-2348	; 0xfffff6d4
    15fc:	andcc	lr, r1, #3358720	; 0x334000
    1600:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1604:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1608:	ldrbtmi	r9, [fp], #-2121	; 0xfffff7b7
    160c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    1610:			; <UNDEFINED> instruction: 0xf8cd9403
    1614:			; <UNDEFINED> instruction: 0xf7ff8000
    1618:			; <UNDEFINED> instruction: 0xf8dfee50
    161c:			; <UNDEFINED> instruction: 0xf8df099c
    1620:			; <UNDEFINED> instruction: 0xf8df199c
    1624:	ldrbtmi	r2, [r8], #-2460	; 0xfffff664
    1628:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    162c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    1630:	andne	lr, r4, sp, asr #19
    1634:			; <UNDEFINED> instruction: 0xf8df447b
    1638:	stmib	sp, {r4, r7, r8, fp, ip}^
    163c:			; <UNDEFINED> instruction: 0xf8df3201
    1640:	ldrbtmi	r3, [r9], #-2444	; 0xfffff674
    1644:	stmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1648:	ldrbtmi	r9, [fp], #-2121	; 0xfffff7b7
    164c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    1650:			; <UNDEFINED> instruction: 0xf8cd4406
    1654:			; <UNDEFINED> instruction: 0xf8cd900c
    1658:			; <UNDEFINED> instruction: 0xf7ff8000
    165c:			; <UNDEFINED> instruction: 0xf8dfee2e
    1660:			; <UNDEFINED> instruction: 0xf8df3974
    1664:	ldmdbls	r0!, {r2, r4, r5, r6, r8, fp, sp}
    1668:	stmdals	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    166c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    1670:			; <UNDEFINED> instruction: 0xf7ff8400
    1674:			; <UNDEFINED> instruction: 0xf8dfee22
    1678:			; <UNDEFINED> instruction: 0xf8df3964
    167c:	stmdbls	pc!, {r2, r5, r6, r8, fp, sp}	; <UNPREDICTABLE>
    1680:	stmdals	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1684:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    1688:			; <UNDEFINED> instruction: 0xf7ff8400
    168c:			; <UNDEFINED> instruction: 0x462aee16
    1690:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1694:	strls	r2, [r9, #-1283]	; 0xfffffafd
    1698:	stmdbpl	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    169c:			; <UNDEFINED> instruction: 0xf8df447b
    16a0:	ldrbtmi	ip, [sp], #-2380	; 0xfffff6b4
    16a4:	stmdblt	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    16a8:	movwpl	lr, #6605	; 0x19cd
    16ac:			; <UNDEFINED> instruction: 0xf8df44fc
    16b0:	ldrbtmi	sl, [fp], #2372	; 0x944
    16b4:	stmdbvc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    16b8:	stmdbvs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    16bc:			; <UNDEFINED> instruction: 0xf8df44fa
    16c0:	ldrbtmi	r0, [pc], #-2368	; 16c8 <__assert_fail@plt+0x38c>
    16c4:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    16c8:			; <UNDEFINED> instruction: 0xf8cd447e
    16cc:	ldrbtmi	ip, [r8], #-16
    16d0:	strvs	lr, [r7, -sp, asr #19]
    16d4:	stmdbls	lr!, {r0, r1, r3, r4, r5, r6, sl, lr}
    16d8:	andls	r4, r5, r6, ror #12
    16dc:	strmi	lr, [ip], #-2509	; 0xfffff633
    16e0:			; <UNDEFINED> instruction: 0xf8cd9849
    16e4:			; <UNDEFINED> instruction: 0xf8cd9018
    16e8:			; <UNDEFINED> instruction: 0xf8cd900c
    16ec:	stmib	sp, {pc}^
    16f0:			; <UNDEFINED> instruction: 0xf7ffab0a
    16f4:			; <UNDEFINED> instruction: 0xf8dfede2
    16f8:			; <UNDEFINED> instruction: 0xf8df2910
    16fc:	ldrbtmi	r3, [sl], #-2320	; 0xfffff6f0
    1700:	stmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1704:	andls	r4, r5, #2063597568	; 0x7b000000
    1708:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
    170c:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1710:	stmdbcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1714:	ldrbtmi	r9, [fp], #-2121	; 0xfffff7b7
    1718:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    171c:	stmib	sp, {r0, r1, r9, sl, ip, pc}^
    1720:	stmib	sp, {r8, sl, pc}^
    1724:	stmib	sp, {r0, r3, sl, lr}^
    1728:			; <UNDEFINED> instruction: 0xf8cdab07
    172c:			; <UNDEFINED> instruction: 0xf7ff9018
    1730:			; <UNDEFINED> instruction: 0xf8dfedc4
    1734:			; <UNDEFINED> instruction: 0xf8df78e8
    1738:			; <UNDEFINED> instruction: 0xf8df18e8
    173c:	ldrbtmi	r6, [pc], #-2280	; 1744 <__assert_fail@plt+0x408>
    1740:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1744:			; <UNDEFINED> instruction: 0xf8df4479
    1748:	ldrbtmi	r2, [lr], #-2276	; 0xfffff71c
    174c:	stmdals	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1750:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    1754:			; <UNDEFINED> instruction: 0xf8cd9403
    1758:	strls	r8, [r2, -r0]
    175c:	teqls	pc, r1, lsl #12
    1760:	stc	7, cr15, [sl, #1020]!	; 0x3fc
    1764:	stmiacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1768:	stmdals	r9, {r0, r1, r2, r3, r4, r5, r8, fp, ip, pc}^
    176c:			; <UNDEFINED> instruction: 0xf7ff447a
    1770:			; <UNDEFINED> instruction: 0xf8dfedb6
    1774:			; <UNDEFINED> instruction: 0xf8df38c0
    1778:			; <UNDEFINED> instruction: 0xf8df28c0
    177c:	ldrbtmi	r1, [fp], #-2240	; 0xfffff740
    1780:	ldrbtmi	r9, [sl], #-2121	; 0xfffff7b7
    1784:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    1788:	stmib	sp, {r0, r1, sl, ip, pc}^
    178c:			; <UNDEFINED> instruction: 0xf8cd6701
    1790:			; <UNDEFINED> instruction: 0xf7ff8000
    1794:			; <UNDEFINED> instruction: 0xf8dfed92
    1798:			; <UNDEFINED> instruction: 0xf8df18a8
    179c:	ldrbtmi	r2, [r9], #-2216	; 0xfffff758
    17a0:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    17a4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    17a8:	ldrbtmi	r8, [fp], #-1280	; 0xfffffb00
    17ac:	andls	r4, r5, #13631488	; 0xd00000
    17b0:	movwls	r9, #8452	; 0x2104
    17b4:	ldmcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    17b8:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    17bc:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    17c0:	stmdals	r9, {r1, r3, r4, r5, r6, sl, lr}^
    17c4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    17c8:	strls	lr, [r6], #-2509	; 0xfffff633
    17cc:	andls	pc, ip, sp, asr #17
    17d0:	ldcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    17d4:	stmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    17d8:	ldrbtmi	r9, [fp], #-2621	; 0xfffff5c3
    17dc:			; <UNDEFINED> instruction: 0xf8df9302
    17e0:	pushls	{r2, r3, r4, r5, r6, fp, ip, sp}
    17e4:	ldrbtmi	r9, [fp], #-2121	; 0xfffff7b7
    17e8:	strhi	lr, [r0, #-2509]	; 0xfffff633
    17ec:			; <UNDEFINED> instruction: 0xf8cd9404
    17f0:			; <UNDEFINED> instruction: 0xf7ff900c
    17f4:			; <UNDEFINED> instruction: 0xf8dfed62
    17f8:			; <UNDEFINED> instruction: 0xf8df3868
    17fc:			; <UNDEFINED> instruction: 0xf8df2868
    1800:	ldrbtmi	r1, [fp], #-2152	; 0xfffff798
    1804:	ldrbtmi	r9, [sl], #-2121	; 0xfffff7b7
    1808:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    180c:			; <UNDEFINED> instruction: 0xf7ff8400
    1810:			; <UNDEFINED> instruction: 0xf8dfed54
    1814:			; <UNDEFINED> instruction: 0xf8df3858
    1818:			; <UNDEFINED> instruction: 0xf8df2858
    181c:	ldrbtmi	r1, [fp], #-2136	; 0xfffff7a8
    1820:	ldrbtmi	r9, [sl], #-2121	; 0xfffff7b7
    1824:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    1828:			; <UNDEFINED> instruction: 0xf7ff8400
    182c:			; <UNDEFINED> instruction: 0xf8dfed46
    1830:			; <UNDEFINED> instruction: 0xf8df3848
    1834:	bls	f0795c <__assert_fail@plt+0xf06620>
    1838:	stmdals	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    183c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    1840:			; <UNDEFINED> instruction: 0xf7ff8400
    1844:			; <UNDEFINED> instruction: 0xf8dfed3a
    1848:			; <UNDEFINED> instruction: 0xf8df3838
    184c:			; <UNDEFINED> instruction: 0xf8df2838
    1850:	ldrbtmi	r1, [fp], #-2104	; 0xfffff7c8
    1854:	ldrbtmi	r9, [sl], #-2121	; 0xfffff7b7
    1858:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    185c:			; <UNDEFINED> instruction: 0xf7ff8400
    1860:			; <UNDEFINED> instruction: 0xf8dfed2c
    1864:			; <UNDEFINED> instruction: 0xf8df3828
    1868:			; <UNDEFINED> instruction: 0xf8df2828
    186c:	ldrbtmi	r1, [fp], #-2088	; 0xfffff7d8
    1870:	ldrbtmi	r9, [sl], #-2121	; 0xfffff7b7
    1874:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    1878:			; <UNDEFINED> instruction: 0xf7ff8400
    187c:			; <UNDEFINED> instruction: 0xf8dfed1e
    1880:			; <UNDEFINED> instruction: 0xf8df0818
    1884:	ldrbtmi	r3, [r8], #-2072	; 0xfffff7e8
    1888:	ldrbtmi	r9, [fp], #-2622	; 0xfffff5c2
    188c:	andcc	lr, r1, sp, asr #19
    1890:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1894:	stmdals	r9, {r0, r4, r5, r8, fp, ip, pc}^
    1898:	strls	r4, [r4], #-1147	; 0xfffffb85
    189c:			; <UNDEFINED> instruction: 0xf8cd9403
    18a0:			; <UNDEFINED> instruction: 0xf7ff8000
    18a4:	cdp	13, 1, cr14, cr8, cr10, {0}
    18a8:	blls	c8c0f0 <__assert_fail@plt+0xc8adb4>
    18ac:	stmdals	r9, {r0, r1, r2, r6, r8, fp, ip, pc}^
    18b0:	stc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    18b4:	ubfxpl	pc, pc, #17, #13
    18b8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    18bc:	adcshi	pc, r1, r0
    18c0:	vqshl.s8	d9, d11, d13
    18c4:	lfmls	f1, 4, [r5], #-60	; 0xffffffc4
    18c8:	ldmdbls	r3!, {r1, r3, r4, r5, r8, r9, fp, ip, pc}
    18cc:	cfldrsls	mvf9, [r4], #-100	; 0xffffff9c
    18d0:	movwls	r9, #6217	; 0x1849
    18d4:	cfstrsls	mvf9, [ip], #-92	; 0xffffffa4
    18d8:	andls	r9, r2, #60416	; 0xec00
    18dc:	andne	pc, sp, #-805306368	; 0xd0000000
    18e0:	cfstrsls	mvf9, [sp], #-84	; 0xffffffac
    18e4:	bge	10660ec <__assert_fail@plt+0x1064db0>
    18e8:	cfstrsls	mvf9, [lr], #-76	; 0xffffffb4
    18ec:	cfstrsls	mvf9, [pc], #-68	; 18b0 <__assert_fail@plt+0x574>
    18f0:	cfldrsls	mvf9, [r0], #-60	; 0xffffffc4
    18f4:	cfldrsls	mvf9, [r6], #-52	; 0xffffffcc
    18f8:	cfldrsls	mvf9, [r7], #-44	; 0xffffffd4
    18fc:	cfldrsls	mvf9, [r8], #-36	; 0xffffffdc
    1900:	cfldrsls	mvf9, [r1], #-28	; 0xffffffe4
    1904:	cfldrsls	mvf9, [r9], #-20	; 0xffffffec
    1908:			; <UNDEFINED> instruction: 0xf50d9403
    190c:	ldrls	r7, [sl], #-1159	; 0xfffffb79
    1910:	ldrls	sl, [r8], #-3139	; 0xfffff3bd
    1914:	ldrls	sl, [r6], #-3140	; 0xfffff3bc
    1918:	ldrls	sl, [r4], #-3142	; 0xfffff3ba
    191c:	strne	pc, [r9], #-525	; 0xfffffdf3
    1920:	vqshl.s8	d9, d2, d13
    1924:	ldrls	r1, [r0], #-1035	; 0xfffffbf5
    1928:	strvc	pc, [r5], #1293	; 0x50d
    192c:	cfstrdge	mvd9, [r2], {14}
    1930:	vshl.s8	d9, d12, d13
    1934:	strls	r1, [sl], #-1031	; 0xfffffbf9
    1938:	strvc	pc, [r3], #1293	; 0x50d
    193c:	vshl.s8	d9, d8, d13
    1940:	strls	r1, [r6], #-1029	; 0xfffffbfb
    1944:	strls	sl, [r4], #-3141	; 0xfffff3bb
    1948:	bl	193f94c <__assert_fail@plt+0x193e610>
    194c:			; <UNDEFINED> instruction: 0x3104f89d
    1950:			; <UNDEFINED> instruction: 0xf0402b00
    1954:	blls	ca1b80 <__assert_fail@plt+0xca0844>
    1958:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    195c:			; <UNDEFINED> instruction: 0xf8df8098
    1960:	ldrbtmi	r0, [r8], #-1864	; 0xfffff8b8
    1964:	bl	ff8bf968 <__assert_fail@plt+0xff8be62c>
    1968:			; <UNDEFINED> instruction: 0xf0402800
    196c:			; <UNDEFINED> instruction: 0xf89d80af
    1970:	blcs	ddac <__assert_fail@plt+0xca70>
    1974:	addshi	pc, lr, r0, asr #32
    1978:			; <UNDEFINED> instruction: 0x310ff89d
    197c:			; <UNDEFINED> instruction: 0xf0402b00
    1980:			; <UNDEFINED> instruction: 0xf8df8092
    1984:	strbmi	r1, [r2], -r8, lsr #14
    1988:	ldrbtmi	r9, [r9], #-2120	; 0xfffff7b8
    198c:			; <UNDEFINED> instruction: 0xf92af001
    1990:	stmiblt	r8, {r2, r9, sl, lr}^
    1994:	ldc	7, cr15, [ip], {255}	; 0xff
    1998:	strmi	r6, [r5], -r6, lsl #16
    199c:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    19a0:	bl	ffebf9a4 <__assert_fail@plt+0xffebe668>
    19a4:			; <UNDEFINED> instruction: 0xf0402800
    19a8:			; <UNDEFINED> instruction: 0xf89d80d3
    19ac:	adfcss	f6, f0, f6
    19b0:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
    19b4:			; <UNDEFINED> instruction: 0x4107f89d
    19b8:			; <UNDEFINED> instruction: 0xf0402c00
    19bc:			; <UNDEFINED> instruction: 0xf89d8124
    19c0:	blcs	ddf8 <__assert_fail@plt+0xcabc>
    19c4:	adchi	pc, pc, r0, asr #32
    19c8:	ldrdne	lr, [r7], #-157	; 0xffffff63
    19cc:	cdp2	0, 4, cr15, cr10, cr1, {0}
    19d0:			; <UNDEFINED> instruction: 0x310af89d
    19d4:			; <UNDEFINED> instruction: 0xf0402b00
    19d8:			; <UNDEFINED> instruction: 0xf89d8085
    19dc:	stmdbcs	r0, {r0, r1, r3, r8, ip}
    19e0:	adchi	pc, fp, r0, asr #32
    19e4:			; <UNDEFINED> instruction: 0x3105f89d
    19e8:			; <UNDEFINED> instruction: 0xf0402b00
    19ec:			; <UNDEFINED> instruction: 0xf89d8090
    19f0:	blcs	de10 <__assert_fail@plt+0xcad4>
    19f4:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
    19f8:			; <UNDEFINED> instruction: 0x3107f89d
    19fc:			; <UNDEFINED> instruction: 0xf0402b00
    1a00:	stmdbls	r4, {r1, r2, r3, r5, r6, r8, pc}^
    1a04:			; <UNDEFINED> instruction: 0xf0002900
    1a08:			; <UNDEFINED> instruction: 0xf8df8175
    1a0c:			; <UNDEFINED> instruction: 0xf8df36a4
    1a10:	stmdals	r8, {r2, r5, r7, r9, sl, sp}^
    1a14:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1a18:	andhi	pc, r0, sp, asr #17
    1a1c:	blx	ffc3da28 <__assert_fail@plt+0xffc3c6ec>
    1a20:	stmdals	r9, {r1, r3, r5, r6, sp, lr, pc}^
    1a24:			; <UNDEFINED> instruction: 0xf7ff2401
    1a28:			; <UNDEFINED> instruction: 0x4605eb94
    1a2c:	ldc	7, cr15, [r8], {255}	; 0xff
    1a30:	pkhtbne	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    1a34:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    1a38:	bl	ff5bfa3c <__assert_fail@plt+0xff5be700>
    1a3c:			; <UNDEFINED> instruction: 0xf7ff4628
    1a40:			; <UNDEFINED> instruction: 0xf8dfeb04
    1a44:			; <UNDEFINED> instruction: 0xf8df2678
    1a48:	ldrbtmi	r3, [sl], #-1164	; 0xfffffb74
    1a4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1a50:	subsmi	r9, sl, pc, ror #22
    1a54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1a58:	eorshi	pc, r8, #64	; 0x40
    1a5c:	rsbslt	r4, r1, r0, lsr #12
    1a60:	blhi	bcd5c <__assert_fail@plt+0xbba20>
    1a64:	svchi	0x00f0e8bd
    1a68:			; <UNDEFINED> instruction: 0xf7ff9849
    1a6c:	blls	cbc83c <__assert_fail@plt+0xcbb500>
    1a70:	strmi	r2, [r4], -r1, lsl #22
    1a74:			; <UNDEFINED> instruction: 0xf8dfdd0f
    1a78:	strmi	r1, [r2], -r8, asr #12
    1a7c:	ldrbtmi	r2, [r9], #-1
    1a80:	bl	ff13fa84 <__assert_fail@plt+0xff13e748>
    1a84:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    1a88:	b	ff7bfa8c <__assert_fail@plt+0xff7be750>
    1a8c:	stmdals	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    1a90:	bl	17bfa94 <__assert_fail@plt+0x17be758>
    1a94:			; <UNDEFINED> instruction: 0xf8df4604
    1a98:	strtmi	r3, [r0], -ip, lsr #12
    1a9c:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1aa0:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    1aa4:			; <UNDEFINED> instruction: 0xf8dfe7ee
    1aa8:	strcs	r0, [r0], #-1568	; 0xfffff9e0
    1aac:			; <UNDEFINED> instruction: 0xf7ff4478
    1ab0:			; <UNDEFINED> instruction: 0xe7c6eb5c
    1ab4:	bl	ff53fab8 <__assert_fail@plt+0xff53e77c>
    1ab8:	bl	1bbfabc <__assert_fail@plt+0x1bbe780>
    1abc:			; <UNDEFINED> instruction: 0xf47f2800
    1ac0:			; <UNDEFINED> instruction: 0xf7ffaf5b
    1ac4:			; <UNDEFINED> instruction: 0xf7ffebce
    1ac8:	ldrb	lr, [r5, -r0, lsr #22]
    1acc:	bl	ff23fad0 <__assert_fail@plt+0xff23e794>
    1ad0:	bl	18bfad4 <__assert_fail@plt+0x18be798>
    1ad4:			; <UNDEFINED> instruction: 0xf47f2800
    1ad8:			; <UNDEFINED> instruction: 0xf7ffaf4a
    1adc:			; <UNDEFINED> instruction: 0xf7ffebc2
    1ae0:	smlald	lr, r4, r4, fp
    1ae4:	strbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1ae8:			; <UNDEFINED> instruction: 0xf8df4643
    1aec:	stmdals	r8, {r2, r5, r6, r7, r8, sl, ip}^
    1af0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    1af4:	stc2l	0, cr15, [r6], #-4
    1af8:			; <UNDEFINED> instruction: 0xf7ff9847
    1afc:	strmi	lr, [r4], -r4, lsr #22
    1b00:			; <UNDEFINED> instruction: 0xf0019848
    1b04:	stmdals	r7, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}^
    1b08:	b	fe43fb0c <__assert_fail@plt+0xfe43e7d0>
    1b0c:			; <UNDEFINED> instruction: 0xf8dfe799
    1b10:			; <UNDEFINED> instruction: 0xf8df35c4
    1b14:	stmdals	r8, {r2, r6, r7, r8, sl, sp}^
    1b18:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1b1c:	andhi	pc, r0, sp, asr #17
    1b20:	ldc2l	0, cr15, [r8], {1}
    1b24:	stmdavs	lr!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1b28:	bl	fe6bfb2c <__assert_fail@plt+0xfe6be7f0>
    1b2c:	bl	d3fb30 <__assert_fail@plt+0xd3e7f4>
    1b30:			; <UNDEFINED> instruction: 0xf0402800
    1b34:	strmi	r8, [r4], -r3, asr #2
    1b38:			; <UNDEFINED> instruction: 0xf8dfe783
    1b3c:	strbmi	r2, [r3], -r0, lsr #11
    1b40:	ldrne	pc, [ip, #2271]	; 0x8df
    1b44:	ldrbtmi	r9, [sl], #-2120	; 0xfffff7b8
    1b48:			; <UNDEFINED> instruction: 0xf0014479
    1b4c:			; <UNDEFINED> instruction: 0xe7d3fc5d
    1b50:	andcs	sl, r1, sl, asr #18
    1b54:	strbmi	lr, [sl], #-2509	; 0xfffff633
    1b58:	b	fe0bfb5c <__assert_fail@plt+0xfe0be820>
    1b5c:	bl	fe03fb60 <__assert_fail@plt+0xfe03e824>
    1b60:	b	fe43fb64 <__assert_fail@plt+0xfe43e828>
    1b64:			; <UNDEFINED> instruction: 0xf64d9b4b
    1b68:	vsubl.s8	q11, d20, d3
    1b6c:	sfmls	f3, 2, [sl], {27}
    1b70:	blx	fe0ca06a <__assert_fail@plt+0xfe0c8d2e>
    1b74:			; <UNDEFINED> instruction: 0xf8dfab02
    1b78:			; <UNDEFINED> instruction: 0xf8df056c
    1b7c:	ldrbne	r2, [fp, ip, ror #10]
    1b80:	andls	r4, r5, r8, ror r4
    1b84:			; <UNDEFINED> instruction: 0x4620447a
    1b88:	andls	r3, r7, #208, 4
    1b8c:			; <UNDEFINED> instruction: 0x43abebc3
    1b90:	vst2.8	{d25-d28}, [pc], r4
    1b94:	movwls	r6, #25483	; 0x638b
    1b98:	stc2	0, cr15, [r8], {3}
    1b9c:	strmi	r4, [fp], -r0, lsr #12
    1ba0:	movwls	r2, #12604	; 0x313c
    1ba4:	blx	e3dbba <__assert_fail@plt+0xe3c87e>
    1ba8:			; <UNDEFINED> instruction: 0xf003213c
    1bac:			; <UNDEFINED> instruction: 0x4620fc7f
    1bb0:	strmi	sl, [fp], -pc, asr #24
    1bb4:	msrvs	SPSR_c, pc, asr #8
    1bb8:			; <UNDEFINED> instruction: 0xf0039302
    1bbc:			; <UNDEFINED> instruction: 0xf8dffb2d
    1bc0:	orrcs	r2, r0, #44, 10	; 0xb000000
    1bc4:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    1bc8:	andcs	r9, r1, #0, 4
    1bcc:	strtmi	r9, [r0], -r1
    1bd0:	bl	fe8bfbd4 <__assert_fail@plt+0xfe8be898>
    1bd4:			; <UNDEFINED> instruction: 0xf7ff602e
    1bd8:			; <UNDEFINED> instruction: 0xf8dfeb44
    1bdc:			; <UNDEFINED> instruction: 0x46221514
    1be0:			; <UNDEFINED> instruction: 0xf7ff4479
    1be4:			; <UNDEFINED> instruction: 0xf7ffeb02
    1be8:			; <UNDEFINED> instruction: 0xf7ffeb3c
    1bec:	eorvs	lr, lr, ip, asr #20
    1bf0:	stmdavs	lr!, {r0, r1, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    1bf4:	bl	d3fbf8 <__assert_fail@plt+0xd3e8bc>
    1bf8:	b	ff3bfbfc <__assert_fail@plt+0xff3be8c0>
    1bfc:			; <UNDEFINED> instruction: 0xf0402800
    1c00:	strcs	r8, [r1], #-142	; 0xffffff72
    1c04:	stmdavs	pc!, {r0, r2, r3, r4, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    1c08:	bl	abfc0c <__assert_fail@plt+0xabe8d0>
    1c0c:	b	ff13fc10 <__assert_fail@plt+0xff13e8d4>
    1c10:	rscsle	r2, r6, r0, lsl #16
    1c14:	andcs	sl, r1, sl, asr #18
    1c18:	strbvs	lr, [sl], -sp, asr #19
    1c1c:	b	83fc20 <__assert_fail@plt+0x83e8e4>
    1c20:	bl	7bfc24 <__assert_fail@plt+0x7be8e8>
    1c24:	stmvs	r3, {r0, r2, r3, r6, r9, sl, ip, sp, lr, pc}
    1c28:	b	b3fc2c <__assert_fail@plt+0xb3e8f0>
    1c2c:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d4, d3[2]
    1c30:	mcrls	8, 2, r3, cr10, cr11, {0}
    1c34:	ldrtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1c38:	blx	fe0cac46 <__assert_fail@plt+0xfe0c990a>
    1c3c:			; <UNDEFINED> instruction: 0xf8df8908
    1c40:	ldrbtmi	r2, [r9], #-1208	; 0xfffffb48
    1c44:	tstls	r5, r0, lsr r6
    1c48:	ldrbtmi	r1, [sl], #-2011	; 0xfffff825
    1c4c:	sbcscc	r2, r0, #60, 2
    1c50:	bl	ff0e6474 <__assert_fail@plt+0xff0e5138>
    1c54:	movwls	r4, #17321	; 0x43a9
    1c58:	cmpmi	pc, #64, 4	; <UNPREDICTABLE>
    1c5c:			; <UNDEFINED> instruction: 0xf0039306
    1c60:	ldrtmi	pc, [r0], -r5, lsr #24	; <UNPREDICTABLE>
    1c64:	teqcs	ip, r3, lsl #2
    1c68:	blx	ff5bdc7c <__assert_fail@plt+0xff5bc940>
    1c6c:			; <UNDEFINED> instruction: 0xf003213c
    1c70:			; <UNDEFINED> instruction: 0x4630fc1d
    1c74:	strmi	sl, [fp], -pc, asr #28
    1c78:	msrvs	SPSR_c, pc, asr #8
    1c7c:			; <UNDEFINED> instruction: 0xf0039302
    1c80:			; <UNDEFINED> instruction: 0xf8dffacb
    1c84:	orrcs	r2, r0, #120, 8	; 0x78000000
    1c88:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    1c8c:	strtmi	r9, [r2], -r0, lsl #4
    1c90:	ldrtmi	r9, [r0], -r1
    1c94:	bl	103fc98 <__assert_fail@plt+0x103e95c>
    1c98:			; <UNDEFINED> instruction: 0xf7ff602f
    1c9c:			; <UNDEFINED> instruction: 0xf8dfeae2
    1ca0:	ldrtmi	r1, [r2], -r0, ror #8
    1ca4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ca8:			; <UNDEFINED> instruction: 0xf7ffeaa0
    1cac:			; <UNDEFINED> instruction: 0xf7ffeada
    1cb0:	eorvs	lr, pc, sl, ror #19
    1cb4:			; <UNDEFINED> instruction: 0xf8dfe6c5
    1cb8:	strbmi	r2, [r3], -ip, asr #8
    1cbc:	strbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1cc0:	ldrbtmi	r9, [sl], #-2120	; 0xfffff7b8
    1cc4:			; <UNDEFINED> instruction: 0xf0014479
    1cc8:	bls	12002b4 <__assert_fail@plt+0x11fef78>
    1ccc:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1cd0:	bleq	3bd7a4 <__assert_fail@plt+0x3bc468>
    1cd4:			; <UNDEFINED> instruction: 0x46104479
    1cd8:	b	ff8bfcdc <__assert_fail@plt+0xff8be9a0>
    1cdc:			; <UNDEFINED> instruction: 0xf8dfe70c
    1ce0:			; <UNDEFINED> instruction: 0x46432430
    1ce4:	strtne	pc, [ip], #-2271	; 0xfffff721
    1ce8:	ldrbtmi	r9, [sl], #-2120	; 0xfffff7b8
    1cec:			; <UNDEFINED> instruction: 0xf0014479
    1cf0:	smusd	r1, r7, ip
    1cf4:			; <UNDEFINED> instruction: 0x3109f89d
    1cf8:			; <UNDEFINED> instruction: 0xf0402b00
    1cfc:	stmdbls	r6, {r2, r3, r5, r7, pc}^
    1d00:			; <UNDEFINED> instruction: 0xf0002900
    1d04:			; <UNDEFINED> instruction: 0xf8df80b8
    1d08:			; <UNDEFINED> instruction: 0xf8df3410
    1d0c:	stmdals	r8, {r4, sl, sp}^
    1d10:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1d14:	andhi	pc, r0, sp, asr #17
    1d18:	blx	c3dd26 <__assert_fail@plt+0xc3c9ea>
    1d1c:	stmdbge	sl, {r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    1d20:	movwcs	r2, #1
    1d24:	movtcc	lr, #43469	; 0xa9cd
    1d28:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d2c:	stmvs	r3, {r0, r2, r3, r6, r9, sl, ip, sp, lr, pc}
    1d30:	b	fe5bfd34 <__assert_fail@plt+0xfe5be9f8>
    1d34:	ldmdacc	fp, {r2, r6, r7, r9, ip, sp, lr, pc}
    1d38:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d3c:	svcls	0x004a9b4b
    1d40:	ldmmi	r7!, {r2, r3, r4, r5, r8, sp}^
    1d44:	blx	fe0cad52 <__assert_fail@plt+0xfe0c9a16>
    1d48:	bmi	ffda4170 <__assert_fail@plt+0xffda2e34>
    1d4c:			; <UNDEFINED> instruction: 0x17db4478
    1d50:	ldrbtmi	r9, [sl], #-5
    1d54:	sbcscc	r4, r0, #56, 12	; 0x3800000
    1d58:	bl	ff0e657c <__assert_fail@plt+0xff0e5240>
    1d5c:	movwls	r4, #17321	; 0x43a9
    1d60:	cmpmi	fp, #64, 4	; <UNPREDICTABLE>
    1d64:			; <UNDEFINED> instruction: 0xf0039306
    1d68:	ldrtmi	pc, [r8], -r1, lsr #23	; <UNPREDICTABLE>
    1d6c:	teqcs	ip, fp, lsl #12
    1d70:			; <UNDEFINED> instruction: 0xf0039303
    1d74:	teqcs	ip, r1, asr sl	; <UNPREDICTABLE>
    1d78:	blx	fe63dd8e <__assert_fail@plt+0xfe63ca52>
    1d7c:	svcge	0x004f4638
    1d80:	vst1.8	{d20-d22}, [pc], fp
    1d84:	movwls	r6, #8545	; 0x2161
    1d88:	blx	11bdd9c <__assert_fail@plt+0x11bca60>
    1d8c:	orrcs	r4, r0, #942080	; 0xe6000
    1d90:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    1d94:	strtmi	r9, [r2], -r0, lsl #4
    1d98:	ldrtmi	r9, [r8], -r1
    1d9c:	b	fef3fda0 <__assert_fail@plt+0xfef3ea64>
    1da0:			; <UNDEFINED> instruction: 0xf7ff602e
    1da4:	stmibmi	r1!, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
    1da8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    1dac:	b	73fdb0 <__assert_fail@plt+0x73ea74>
    1db0:	b	15bfdb4 <__assert_fail@plt+0x15bea78>
    1db4:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1db8:	strb	r6, [r2], -lr, lsr #32
    1dbc:	andcs	sl, r1, sl, asr #18
    1dc0:	strbmi	lr, [sl], #-2509	; 0xfffff633
    1dc4:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1dc8:	b	12bfdcc <__assert_fail@plt+0x12bea90>
    1dcc:	stmvs	r3, {r0, r2, r3, r6, r9, sl, ip, sp, lr, pc}
    1dd0:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1dd4:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d4, d3[2]
    1dd8:	svcls	0x004a381b
    1ddc:	teqcs	ip, r4	; <illegal shifter operand>
    1de0:	stmdbhi	r8, {r0, r1, r7, r8, r9, fp, ip, sp, lr, pc}
    1de4:	ldrbtmi	r4, [r8], #-2771	; 0xfffff52d
    1de8:	ldrdls	r1, [r5], -fp
    1dec:			; <UNDEFINED> instruction: 0x4638447a
    1df0:	andls	r3, r7, #208, 4
    1df4:			; <UNDEFINED> instruction: 0x43a9ebc3
    1df8:	vcgt.s8	d25, d0, d4
    1dfc:	movwls	r4, #25443	; 0x6363
    1e00:	blx	153de16 <__assert_fail@plt+0x153cada>
    1e04:			; <UNDEFINED> instruction: 0x460b4638
    1e08:	movwls	r2, #12604	; 0x313c
    1e0c:	blx	13de20 <__assert_fail@plt+0x13cae4>
    1e10:			; <UNDEFINED> instruction: 0xf003213c
    1e14:	ldrtmi	pc, [r8], -fp, asr #22	; <UNPREDICTABLE>
    1e18:	strmi	sl, [fp], -pc, asr #30
    1e1c:	msrvs	SPSR_c, pc, asr #8
    1e20:			; <UNDEFINED> instruction: 0xf0039302
    1e24:	bmi	ff140610 <__assert_fail@plt+0xff13f2d4>
    1e28:	ldrmi	r2, [r9], -r0, lsl #7
    1e2c:	andls	r4, r0, #2046820352	; 0x7a000000
    1e30:	andls	r2, r1, r1, lsl #4
    1e34:			; <UNDEFINED> instruction: 0xf7ff4638
    1e38:	eorvs	lr, lr, r0, ror sl
    1e3c:	b	43fe40 <__assert_fail@plt+0x43eb04>
    1e40:			; <UNDEFINED> instruction: 0x463a49be
    1e44:			; <UNDEFINED> instruction: 0xf7ff4479
    1e48:			; <UNDEFINED> instruction: 0xf7ffe9d0
    1e4c:			; <UNDEFINED> instruction: 0xf7ffea0a
    1e50:	eorvs	lr, lr, sl, lsl r9
    1e54:	blge	12bb630 <__assert_fail@plt+0x12ba2f4>
    1e58:	movwls	r4, #2745	; 0xab9
    1e5c:	blmi	fee4ae68 <__assert_fail@plt+0xfee49b2c>
    1e60:	stmdals	r8, {r1, r3, r4, r5, r6, sl, lr}^
    1e64:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1e68:	cmpls	ip, sl, asr #2
    1e6c:	strbls	r9, [sp], #-334	; 0xfffffeb2
    1e70:			; <UNDEFINED> instruction: 0xf9f6f001
    1e74:			; <UNDEFINED> instruction: 0xf89de640
    1e78:	ldmdblt	fp, {r3, r8, ip, sp}^
    1e7c:	orrslt	r9, r1, r5, asr #18
    1e80:	bmi	fec94d4c <__assert_fail@plt+0xfec93a10>
    1e84:	ldrbtmi	r9, [fp], #-2120	; 0xfffff7b8
    1e88:			; <UNDEFINED> instruction: 0xf8cd447a
    1e8c:			; <UNDEFINED> instruction: 0xf0018000
    1e90:	ldrt	pc, [r1], -r3, lsr #18	; <UNPREDICTABLE>
    1e94:	strbmi	r4, [r3], -lr, lsr #21
    1e98:	stmdals	r8, {r1, r2, r3, r5, r7, r8, fp, lr}^
    1e9c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    1ea0:			; <UNDEFINED> instruction: 0xf9bcf001
    1ea4:			; <UNDEFINED> instruction: 0xf89de628
    1ea8:	blcs	e2e0 <__assert_fail@plt+0xcfa4>
    1eac:	mcrge	4, 1, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    1eb0:			; <UNDEFINED> instruction: 0x310ef89d
    1eb4:			; <UNDEFINED> instruction: 0xf43f2b00
    1eb8:	bmi	fe9ed73c <__assert_fail@plt+0xfe9ec400>
    1ebc:	stmibmi	r7!, {r0, r1, r6, r9, sl, lr}
    1ec0:	ldrbtmi	r9, [sl], #-2120	; 0xfffff7b8
    1ec4:			; <UNDEFINED> instruction: 0xf0014479
    1ec8:			; <UNDEFINED> instruction: 0xe615fb7b
    1ecc:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ed0:	andeq	r5, r1, r4, asr fp
    1ed4:	andeq	r0, r0, r0, lsr r1
    1ed8:	andeq	r5, r0, r2, lsr #32
    1edc:	andeq	r4, r0, r6, asr #31
    1ee0:	andeq	r4, r0, lr, lsr #22
    1ee4:	andeq	r5, r0, r2, lsr #32
    1ee8:	andeq	r5, r0, r0, asr #32
    1eec:	andeq	r4, r0, r0, asr #29
    1ef0:	andeq	r4, r0, lr, asr #29
    1ef4:	andeq	r4, r0, r8, ror #31
    1ef8:	andeq	r4, r0, r6, lsr #30
    1efc:	strdeq	r4, [r0], -r6
    1f00:	andeq	r5, r0, ip, lsr #1
    1f04:	andeq	r5, r0, r8, lsr #32
    1f08:			; <UNDEFINED> instruction: 0x00004eb2
    1f0c:	andeq	r4, r0, r0, lsr #31
    1f10:	andeq	r5, r0, r8, lsl r0
    1f14:	andeq	r5, r0, sl, lsr r0
    1f18:	strheq	r5, [r0], -lr
    1f1c:	andeq	r5, r0, r2, asr r0
    1f20:	andeq	r5, r0, r6, ror #1
    1f24:	andeq	r4, r0, r0, asr #29
    1f28:	andeq	r5, r0, lr
    1f2c:	andeq	r4, r0, r0, lsl pc
    1f30:	andeq	r4, r0, r2, asr lr
    1f34:	strdeq	r5, [r0], -r0
    1f38:	andeq	r4, r0, r2, asr #28
    1f3c:	ldrdeq	r4, [r0], -lr
    1f40:	andeq	r4, r0, r2, lsr #29
    1f44:	strdeq	r4, [r0], -r2
    1f48:	andeq	r5, r0, sl, lsr r0
    1f4c:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    1f50:	andeq	r4, r0, r0, ror pc
    1f54:	andeq	r4, r0, ip, ror sp
    1f58:			; <UNDEFINED> instruction: 0x00004ab4
    1f5c:	andeq	r5, r0, r0, lsr #1
    1f60:	andeq	r5, r0, lr, asr #1
    1f64:			; <UNDEFINED> instruction: 0x00004ab4
    1f68:	andeq	r5, r0, lr, lsr #32
    1f6c:			; <UNDEFINED> instruction: 0x00004abc
    1f70:	muleq	r0, r6, r0
    1f74:	andeq	r4, r0, r6, lsr #21
    1f78:	andeq	r4, r0, sl, lsr #21
    1f7c:	andeq	r2, r0, r9, ror #25
    1f80:	ldrdeq	r4, [r0], -sl
    1f84:	strdeq	r4, [r0], -r2
    1f88:	andeq	r5, r0, r2, lsl r0
    1f8c:	andeq	r4, r0, sl, asr sl
    1f90:	andeq	r5, r0, lr, lsr #32
    1f94:	muleq	r0, lr, r0
    1f98:	andeq	r5, r0, r8, ror #8
    1f9c:	andeq	r5, r0, lr, ror r0
    1fa0:	ldrdeq	r2, [r0], -r5
    1fa4:	andeq	r5, r0, ip, asr #32
    1fa8:	strheq	r5, [r0], -lr
    1fac:	andeq	r4, r0, sl, lsr r9
    1fb0:	andeq	r2, r0, fp, lsl r5
    1fb4:	andeq	r5, r0, r0, lsl #1
    1fb8:	andeq	r5, r0, lr, ror #1
    1fbc:	andeq	r4, r0, ip, ror #27
    1fc0:	andeq	r5, r0, lr, lsl #2
    1fc4:	andeq	r4, r0, r4, lsr sl
    1fc8:	andeq	r5, r0, r2, asr #1
    1fcc:	andeq	r2, r0, r7, asr sp
    1fd0:	andeq	r5, r0, ip, lsl #1
    1fd4:	andeq	r2, r0, r5, ror #6
    1fd8:	strdeq	r5, [r0], -r4
    1fdc:	andeq	r2, r0, r5, ror #6
    1fe0:	andeq	r5, r0, r0, lsl #2
    1fe4:	andeq	r5, r0, r4, lsr #3
    1fe8:	muleq	r0, sl, r8
    1fec:	andeq	r4, r0, ip, lsr #17
    1ff0:	strdeq	r5, [r0], -r6
    1ff4:	andeq	r4, r0, r8, lsl #17
    1ff8:	andeq	r5, r0, r2, lsl r1
    1ffc:	andeq	r4, r0, r8, ror #17
    2000:	andeq	r5, r0, r6, asr #2
    2004:	andeq	r2, r0, sp, lsl #18
    2008:	muleq	r0, r6, r1
    200c:			; <UNDEFINED> instruction: 0x000051bc
    2010:	andeq	r5, r0, sl, ror r1
    2014:	andeq	r2, r0, pc, lsl #13
    2018:	andeq	r5, r0, r8, asr r1
    201c:	ldrdeq	r5, [r0], -sl
    2020:	andeq	r5, r0, r4, asr #3
    2024:	ldrdeq	r5, [r0], -sl
    2028:			; <UNDEFINED> instruction: 0x000025b1
    202c:	andeq	r5, r0, r4, lsr #3
    2030:	andeq	r5, r0, r4, lsr #3
    2034:	strdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    2038:	andeq	r5, r0, sl, lsr #3
    203c:			; <UNDEFINED> instruction: 0x000051b8
    2040:	andeq	r4, r0, lr, lsl #15
    2044:	ldrdeq	r5, [r0], -r8
    2048:	andeq	r5, r0, lr, ror #3
    204c:	andeq	r5, r0, ip, lsl #3
    2050:	andeq	r2, r0, r5, lsr #8
    2054:	andeq	r5, r0, r6, lsr #3
    2058:	andeq	r5, r0, lr, ror #3
    205c:	andeq	r2, r0, r7, asr #5
    2060:	andeq	r2, r0, pc, asr #7
    2064:	andeq	r5, r0, r2, ror #3
    2068:	strdeq	r5, [r0], -r8
    206c:	strdeq	r2, [r0], -r7
    2070:	andeq	r5, r0, lr, ror #3
    2074:	andeq	r5, r0, r8, lsl #4
    2078:	andeq	r2, r0, r5, asr #3
    207c:	andeq	r5, r0, r4, lsl #4
    2080:	andeq	r2, r0, r7, ror #6
    2084:	strdeq	r5, [r0], -sl
    2088:	andeq	r5, r0, ip, lsl #4
    208c:	andeq	r2, r0, r3, lsr r3
    2090:	strdeq	r5, [r0], -lr
    2094:	andeq	r5, r0, r0, lsl r2
    2098:	andeq	r5, r0, sl, lsl #4
    209c:	muleq	r0, r2, r6
    20a0:	muleq	r0, r5, r1
    20a4:	strdeq	r5, [r1], -ip
    20a8:	andeq	r5, r0, r2, ror #2
    20ac:	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    20b0:	strdeq	r1, [r0], -sp
    20b4:	andeq	r1, r0, r3, lsl #26
    20b8:	andeq	r5, r0, r6, lsl #1
    20bc:	andeq	r5, r1, sl, ror #8
    20c0:	andeq	r5, r0, r2, asr #32
    20c4:	andeq	r0, r0, r4, lsr r1
    20c8:	andeq	r5, r0, r8, lsr #32
    20cc:	andeq	r1, r0, r1, lsr #24
    20d0:	andeq	r1, r0, r7, lsr #24
    20d4:	strdeq	r1, [r0], -r9
    20d8:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    20dc:	andeq	r1, r0, fp, asr #23
    20e0:	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    20e4:	strdeq	r4, [r0], -ip
    20e8:	strdeq	r4, [r0], -r0
    20ec:	andeq	r3, r0, lr, ror r9
    20f0:	andeq	r4, r0, ip, lsl pc
    20f4:	andeq	r4, r0, sl, lsr r2
    20f8:	andeq	r4, r0, sl, lsr #30
    20fc:			; <UNDEFINED> instruction: 0x000038ba
    2100:	muleq	r0, r0, lr
    2104:	andeq	r1, r0, pc, asr #20
    2108:	andeq	r1, r0, r5, asr sl
    210c:	andeq	r1, r0, r5, ror #20
    2110:	andeq	r1, r0, r7, lsr #20
    2114:	andeq	r1, r0, sp, lsr #20
    2118:	andeq	r1, r0, r1, lsl #20
    211c:	andeq	r1, r0, r7, lsl #20
    2120:	andeq	r4, r0, r0, lsr r1
    2124:	andeq	r4, r0, r2, lsr #28
    2128:			; <UNDEFINED> instruction: 0x000037b2
    212c:	andeq	r4, r0, r2, ror sp
    2130:	muleq	r0, r6, r0
    2134:	andeq	r4, r0, r8, lsl #27
    2138:	andeq	r3, r0, r8, lsl r7
    213c:	andeq	r4, r0, r4, lsl sp
    2140:	andeq	r3, r0, r9, lsl r2
    2144:	andeq	r2, r0, r5, lsl r9
    2148:	andeq	r1, r0, fp, lsl #17
    214c:	muleq	r0, r1, r8
    2150:	andeq	r1, r0, r5, ror r8
    2154:	andeq	r1, r0, fp, ror r8
    2158:	andeq	r1, r0, pc, asr #16
    215c:	andeq	r1, r0, r5, asr r8
    2160:	bleq	3e2a4 <__assert_fail@plt+0x3cf68>
    2164:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2168:	strbtmi	fp, [sl], -r2, lsl #24
    216c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2170:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2174:	ldrmi	sl, [sl], #776	; 0x308
    2178:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    217c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2180:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2184:			; <UNDEFINED> instruction: 0xf85a4b06
    2188:	stmdami	r6, {r0, r1, ip, sp}
    218c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2190:	svc	0x00f6f7fe
    2194:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2198:	andeq	r4, r1, r0, lsr #26
    219c:	andeq	r0, r0, r4, lsr #2
    21a0:	andeq	r0, r0, ip, lsr r1
    21a4:	andeq	r0, r0, r0, asr #2
    21a8:	ldr	r3, [pc, #20]	; 21c4 <__assert_fail@plt+0xe88>
    21ac:	ldr	r2, [pc, #20]	; 21c8 <__assert_fail@plt+0xe8c>
    21b0:	add	r3, pc, r3
    21b4:	ldr	r2, [r3, r2]
    21b8:	cmp	r2, #0
    21bc:	bxeq	lr
    21c0:	b	118c <__gmon_start__@plt>
    21c4:	andeq	r4, r1, r0, lsl #26
    21c8:	andeq	r0, r0, r8, lsr r1
    21cc:	blmi	1d41ec <__assert_fail@plt+0x1d2eb0>
    21d0:	bmi	1d33b8 <__assert_fail@plt+0x1d207c>
    21d4:	addmi	r4, r3, #2063597568	; 0x7b000000
    21d8:	andle	r4, r3, sl, ror r4
    21dc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    21e0:	ldrmi	fp, [r8, -r3, lsl #2]
    21e4:	svclt	0x00004770
    21e8:	andeq	r4, r1, r4, lsr lr
    21ec:	andeq	r4, r1, r0, lsr lr
    21f0:	ldrdeq	r4, [r1], -ip
    21f4:	andeq	r0, r0, ip, lsr #2
    21f8:	stmdbmi	r9, {r3, fp, lr}
    21fc:	bmi	2533e4 <__assert_fail@plt+0x2520a8>
    2200:	bne	2533ec <__assert_fail@plt+0x2520b0>
    2204:	svceq	0x00cb447a
    2208:			; <UNDEFINED> instruction: 0x01a1eb03
    220c:	andle	r1, r3, r9, asr #32
    2210:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2214:	ldrmi	fp, [r8, -r3, lsl #2]
    2218:	svclt	0x00004770
    221c:	andeq	r4, r1, r8, lsl #28
    2220:	andeq	r4, r1, r4, lsl #28
    2224:			; <UNDEFINED> instruction: 0x00014cb0
    2228:	andeq	r0, r0, r4, asr #2
    222c:	blmi	2af654 <__assert_fail@plt+0x2ae318>
    2230:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2234:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2238:	blmi	2707ec <__assert_fail@plt+0x26f4b0>
    223c:	ldrdlt	r5, [r3, -r3]!
    2240:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2244:			; <UNDEFINED> instruction: 0xf7fe6818
    2248:			; <UNDEFINED> instruction: 0xf7ffeee0
    224c:	blmi	1c2150 <__assert_fail@plt+0x1c0e14>
    2250:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2254:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2258:	ldrdeq	r4, [r1], -r2
    225c:	andeq	r4, r1, r0, lsl #25
    2260:	andeq	r0, r0, r8, lsr #2
    2264:			; <UNDEFINED> instruction: 0x00014dbe
    2268:			; <UNDEFINED> instruction: 0x00014db2
    226c:	svclt	0x0000e7c4
    2270:	blmi	12d4ba0 <__assert_fail@plt+0x12d3864>
    2274:	push	{r1, r3, r4, r5, r6, sl, lr}
    2278:	strdlt	r4, [ip], r0	; <UNPREDICTABLE>
    227c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2280:			; <UNDEFINED> instruction: 0xf04f932b
    2284:	stmdacs	r0, {r8, r9}
    2288:			; <UNDEFINED> instruction: 0x4604d07b
    228c:	svc	0x00a0f7fe
    2290:	strmi	r6, [r5], -r6, lsl #16
    2294:	svc	0x00e4f7fe
    2298:	svc	0x007ef7fe
    229c:	bmi	10708a4 <__assert_fail@plt+0x106f568>
    22a0:	stmib	r4, {r8, r9, sp}^
    22a4:	adcvs	r3, r3, r0, lsl #6
    22a8:	blmi	f53498 <__assert_fail@plt+0xf5215c>
    22ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    22b0:	subsmi	r9, sl, fp, lsr #22
    22b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    22b8:	eorlt	sp, ip, sp, ror #2
    22bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    22c0:	andcs	sl, r1, r9, lsl #18
    22c4:	stmib	sp, {r8, r9, sp}^
    22c8:			; <UNDEFINED> instruction: 0xf7fe3309
    22cc:			; <UNDEFINED> instruction: 0xf7feeeca
    22d0:			; <UNDEFINED> instruction: 0xf7feefc8
    22d4:	bls	27de3c <__assert_fail@plt+0x27cb00>
    22d8:	orreq	pc, r9, r8, asr #12
    22dc:	orreq	pc, r8, r8, asr #13
    22e0:	cdpvs	6, 8, cr15, cr3, cr13, {2}
    22e4:	cdpcc	2, 1, cr15, cr11, cr4, {6}
    22e8:	movweq	pc, #11137	; 0x2b81	; <UNPREDICTABLE>
    22ec:	vstmiavc	r2!, {s29-s107}
    22f0:	ldrmi	r9, [r3], #-2058	; 0xfffff7f6
    22f4:	cmnne	r3, #204, 22	; 0x33000
    22f8:	vmlahi.f64	d15, d16, d14
    22fc:	blx	fe048206 <__assert_fail@plt+0xfe046eca>
    2300:	ldrbne	r7, [pc, r3, lsl #2]
    2304:	bl	ff013370 <__assert_fail@plt+0xff012034>
    2308:			; <UNDEFINED> instruction: 0xf8cd4eae
    230c:	bl	ff1fa354 <__assert_fail@plt+0xff1f9018>
    2310:	vrhadd.s8	<illegal reg q8.5>, <illegal reg q5.5>, <illegal reg q8.5>
    2314:	vqdmlsl.s<illegal width 8>	<illegal reg q9.5>, d25, d1[1]
    2318:	blx	fe1c81aa <__assert_fail@plt+0xfe1c6e6e>
    231c:			; <UNDEFINED> instruction: 0xf04f8702
    2320:	blx	20441a <__assert_fail@plt+0x2030de>
    2324:	ldrmi	r3, [r7], #-273	; 0xfffffeef
    2328:	andscs	pc, r3, #8, 22	; 0x2000
    232c:	strbcs	lr, [r7, ip, asr #23]!
    2330:	ldrsbthi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2334:	strls	r2, [r1, -r0, lsl #7]
    2338:			; <UNDEFINED> instruction: 0xf8dfaf0b
    233c:	ldrbtmi	ip, [r8], #112	; 0x70
    2340:			; <UNDEFINED> instruction: 0xf8cd4638
    2344:	stmib	sp, {r2, r4, pc}^
    2348:	ldrbtmi	r1, [ip], #514	; 0x202
    234c:			; <UNDEFINED> instruction: 0x46194a18
    2350:	andgt	pc, r0, sp, asr #17
    2354:	eorcc	r4, r8, #2046820352	; 0x7a000000
    2358:	vhsub.s8	d25, d0, d7
    235c:	andls	r3, r6, #-1342177278	; 0xb0000002
    2360:			; <UNDEFINED> instruction: 0xf7fe2201
    2364:	ldrdvs	lr, [lr], -sl	; <UNPREDICTABLE>
    2368:	svc	0x007af7fe
    236c:			; <UNDEFINED> instruction: 0x463a4911
    2370:			; <UNDEFINED> instruction: 0xf7fe4479
    2374:			; <UNDEFINED> instruction: 0xf7feef3a
    2378:			; <UNDEFINED> instruction: 0xf7feef74
    237c:	eorvs	lr, lr, r4, lsl #29
    2380:	blmi	37c1bc <__assert_fail@plt+0x37ae80>
    2384:	eorcc	pc, sl, #64, 4
    2388:	stmdami	sp, {r2, r3, r8, fp, lr}
    238c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2390:			; <UNDEFINED> instruction: 0xf7fe4478
    2394:			; <UNDEFINED> instruction: 0xf7feefd4
    2398:	svclt	0x0000eea6
    239c:	andeq	r4, r1, r0, asr #24
    23a0:	andeq	r0, r0, r0, lsr r1
    23a4:	andeq	r4, r1, ip, lsl #24
    23a8:	andeq	r3, r0, r2, ror #3
    23ac:	strdeq	r3, [r0], -sl
    23b0:	andeq	r3, r0, r0, lsr r6
    23b4:	strdeq	r3, [r0], -r4
    23b8:	strdeq	r3, [r0], -r8
    23bc:	muleq	r0, r2, r1
    23c0:	andeq	r3, r0, r4, lsr #3
    23c4:	ldrbmi	lr, [r0, sp, lsr #18]!
    23c8:	ldmib	sp, {r1, r7, ip, sp, pc}^
    23cc:	stmdacs	r0, {r1, r3, r9, fp, sp, lr}
    23d0:	ldrmi	sp, [r9], r9, asr #32
    23d4:	strmi	r6, [r4], -r3, lsl #16
    23d8:	suble	r2, pc, r0, lsl #22
    23dc:	ldrmi	r4, [r7], -r8, lsl #13
    23e0:	ldrmi	fp, [r0], -r2, lsr #2
    23e4:	mrc	7, 6, APSR_nzcv, cr14, cr14, {7}
    23e8:	ldmdale	r2, {r0, r1, r2, r3, r4, r5, r6, r7, fp, sp}^
    23ec:	movtlt	r6, #14435	; 0x3863
    23f0:	mlacc	r0, r4, r8, pc	; <UNPREDICTABLE>
    23f4:	strle	r0, [sl], #-2011	; 0xfffff825
    23f8:			; <UNDEFINED> instruction: 0x4621b136
    23fc:			; <UNDEFINED> instruction: 0x46334650
    2400:	pop	{r1, ip, sp, pc}
    2404:			; <UNDEFINED> instruction: 0x471847f0
    2408:	pop	{r1, ip, sp, pc}
    240c:			; <UNDEFINED> instruction: 0x211887f0
    2410:			; <UNDEFINED> instruction: 0xf7fe2001
    2414:	strmi	lr, [r5], -lr, ror #27
    2418:	eorvs	r4, ip, r0, asr #12
    241c:	mrc	7, 2, APSR_nzcv, cr12, cr14, {7}
    2420:	tstlt	pc, r8, rrx
    2424:			; <UNDEFINED> instruction: 0xf7fe4638
    2428:	adcvs	lr, r8, r8, asr lr
    242c:	strtmi	r6, [r9], -r0, ror #17
    2430:	strls	lr, [r3], -r5, asr #19
    2434:	andsge	pc, r4, r5, asr #17
    2438:	pop	{r1, ip, sp, pc}
    243c:			; <UNDEFINED> instruction: 0xf7fe47f0
    2440:	stmdbvs	r3!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, pc}^
    2444:	blle	ff4cd04c <__assert_fail@plt+0xff4cbd10>
    2448:			; <UNDEFINED> instruction: 0xf7fe68e0
    244c:	bllt	163dbfc <__assert_fail@plt+0x163c8c0>
    2450:	andcs	r4, r4, #27648	; 0x6c00
    2454:	andls	r9, r0, r1, lsl #8
    2458:	stmdbvs	r1!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    245c:			; <UNDEFINED> instruction: 0xf7fe6820
    2460:	rsbvs	lr, r0, r6, lsl #30
    2464:	blmi	5fc37c <__assert_fail@plt+0x5fb040>
    2468:	rscvc	pc, pc, #1325400064	; 0x4f000000
    246c:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    2470:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2474:	ldrbtmi	r3, [r8], #-848	; 0xfffffcb0
    2478:	svc	0x0060f7fe
    247c:	vpadd.i8	d20, d0, d4
    2480:	ldmdbmi	r4, {r0, r1, r2, r3, r4, r6, r7, r9, ip}
    2484:	ldrbtmi	r4, [fp], #-2068	; 0xfffff7ec
    2488:	cmpcc	r0, #2030043136	; 0x79000000
    248c:			; <UNDEFINED> instruction: 0xf7fe4478
    2490:	blmi	4be1f0 <__assert_fail@plt+0x4bceb4>
    2494:	rscne	pc, r1, #64, 4
    2498:	ldmdami	r2, {r0, r4, r8, fp, lr}
    249c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    24a0:	ldrbtmi	r3, [r8], #-848	; 0xfffffcb0
    24a4:	svc	0x004af7fe
    24a8:	vqdmulh.s<illegal width 8>	d20, d0, d15
    24ac:	stmdbmi	pc, {r0, r2, r5, r6, r7, r9, ip}	; <UNPREDICTABLE>
    24b0:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    24b4:	cmpcc	r0, #2030043136	; 0x79000000
    24b8:			; <UNDEFINED> instruction: 0xf7fe4478
    24bc:	svclt	0x0000ef40
    24c0:	muleq	r0, r5, r4
    24c4:	andeq	r3, r0, r4, lsl r5
    24c8:	andeq	r3, r0, lr, lsr #1
    24cc:	strheq	r3, [r0], -lr
    24d0:	strdeq	r3, [r0], -lr
    24d4:	muleq	r0, r8, r0
    24d8:	andeq	r3, r0, r0, lsl #2
    24dc:	andeq	r3, r0, r8, ror #9
    24e0:	andeq	r3, r0, r2, lsl #1
    24e4:	andeq	r3, r0, r2, lsl #2
    24e8:	ldrdeq	r3, [r0], -r2
    24ec:	andeq	r3, r0, ip, rrx
    24f0:	andeq	r3, r0, r0, lsr r1
    24f4:	blmi	fe954f8c <__assert_fail@plt+0xfe953c50>
    24f8:	push	{r1, r3, r4, r5, r6, sl, lr}
    24fc:	strdlt	r4, [r7], r0
    2500:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2504:			; <UNDEFINED> instruction: 0xf04f9305
    2508:	movwcs	r0, #768	; 0x300
    250c:	andscc	pc, r0, sp, lsr #17
    2510:			; <UNDEFINED> instruction: 0xf0002800
    2514:	strmi	r8, [r7], -fp, lsr #2
    2518:			; <UNDEFINED> instruction: 0xf7fe6900
    251c:	stmdacs	r0, {r1, r7, r8, sl, fp, sp, lr, pc}
    2520:	ldmdbvs	r8!, {r2, r3, r4, r5, r6, ip, lr, pc}^
    2524:	andcs	sl, r1, #4, 18	; 0x10000
    2528:	mrc	7, 3, APSR_nzcv, cr12, cr14, {7}
    252c:	eorsle	r2, lr, r0, lsl #16
    2530:			; <UNDEFINED> instruction: 0xf7fe6938
    2534:	strmi	lr, [r4], -r4, lsl #29
    2538:	rsc	fp, r7, r0, ror r9
    253c:	ldmiblt	r0!, {r3, r6, fp, ip, sp, lr}^
    2540:	svclt	0x00182a02
    2544:	suble	r2, r6, r5, lsl #20
    2548:	ldmdbvs	r8!, {r0, r5, r9, sl, lr}
    254c:	ldcl	7, cr15, [r4, #-1016]!	; 0xfffffc08
    2550:	stmdacs	r0, {r2, r9, sl, lr}
    2554:	sbcshi	pc, sl, r0
    2558:			; <UNDEFINED> instruction: 0xf7fe4620
    255c:			; <UNDEFINED> instruction: 0x4605edb2
    2560:			; <UNDEFINED> instruction: 0xf0002800
    2564:	stmdavs	r1, {r1, r2, r3, r4, r6, r7, pc}^
    2568:	mulscs	r0, sp, r8
    256c:			; <UNDEFINED> instruction: 0xf1b3780b
    2570:	svclt	0x0008062a
    2574:	cdpcs	8, 0, cr7, cr0, cr14, {2}
    2578:	blcs	18f6908 <__assert_fail@plt+0x18f55cc>
    257c:	blcs	15f68fc <__assert_fail@plt+0x15f55c0>
    2580:	stmdavc	r8, {r1, r8, ip, lr, pc}^
    2584:	sbcsle	r2, fp, r0, lsl #16
    2588:	tstle	r2, fp, asr #22
    258c:	blcs	206c0 <__assert_fail@plt+0x1f384>
    2590:	bcs	b68f0 <__assert_fail@plt+0xb55b4>
    2594:	bcs	1721fc <__assert_fail@plt+0x170ec0>
    2598:	bcs	1b68f8 <__assert_fail@plt+0x1b55bc>
    259c:	bcs	2766b8 <__assert_fail@plt+0x27537c>
    25a0:	stmdbvs	fp!, {r2, r5, r6, ip, lr, pc}
    25a4:	stmdbvs	r8!, {r0, r1, r3, r5, r8, r9, ip, sp, pc}^
    25a8:			; <UNDEFINED> instruction: 0x47984639
    25ac:			; <UNDEFINED> instruction: 0xf7fee021
    25b0:	ldmdbmi	r7!, {r3, r4, r6, r9, sl, fp, sp, lr, pc}^
    25b4:			; <UNDEFINED> instruction: 0xf7fe4479
    25b8:	bmi	1dbde20 <__assert_fail@plt+0x1dbcae4>
    25bc:	ldrbtmi	r4, [sl], #-2931	; 0xfffff48d
    25c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    25c4:	subsmi	r9, sl, r5, lsl #22
    25c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    25cc:	sbcshi	pc, r9, r0, asr #32
    25d0:	pop	{r0, r1, r2, ip, sp, pc}
    25d4:	bcs	1a359c <__assert_fail@plt+0x1a2260>
    25d8:	bcs	b667c <__assert_fail@plt+0xb5340>
    25dc:	bcs	276688 <__assert_fail@plt+0x27534c>
    25e0:	bcs	1766f8 <__assert_fail@plt+0x1753bc>
    25e4:	stmiavs	fp!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    25e8:	stmdbvs	r8!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    25ec:	tstcs	r0, sl, lsr r6
    25f0:			; <UNDEFINED> instruction: 0x46214798
    25f4:			; <UNDEFINED> instruction: 0xf7fe6938
    25f8:	ldmdbvs	r8!, {r2, r9, sl, fp, sp, lr, pc}
    25fc:	ldc	7, cr15, [r0, #-1016]	; 0xfffffc08
    2600:	stmdacs	r0, {r2, r9, sl, lr}
    2604:	ldmvs	r9!, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
    2608:	sbcsle	r2, r6, r0, lsl #18
    260c:	stmdacs	r0, {r3, r4, r5, fp, sp, lr}
    2610:	adchi	pc, r1, r0
    2614:	stc	7, cr15, [r4, #1016]	; 0x3f8
    2618:			; <UNDEFINED> instruction: 0xe7ce60bc
    261c:	mcr	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2620:	ldrbtmi	r4, [r9], #-2397	; 0xfffff6a3
    2624:	stcl	7, cr15, [r0, #1016]!	; 0x3f8
    2628:	stmiavs	fp!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    262c:			; <UNDEFINED> instruction: 0xd1ba2b00
    2630:	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    2634:			; <UNDEFINED> instruction: 0xf7fea903
    2638:	stmdacs	r0, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    263c:			; <UNDEFINED> instruction: 0xf8ddd0b1
    2640:			; <UNDEFINED> instruction: 0xf108800c
    2644:			; <UNDEFINED> instruction: 0xf7fe0001
    2648:			; <UNDEFINED> instruction: 0x4606ed96
    264c:	svceq	0x0000f1b8
    2650:	movwcs	sp, #339	; 0x153
    2654:	andcc	pc, r8, r6, lsl #16
    2658:	tstlt	fp, fp, ror #17
    265c:	ldrtmi	r6, [sl], -r8, ror #18
    2660:			; <UNDEFINED> instruction: 0x47984631
    2664:			; <UNDEFINED> instruction: 0xf7fe4630
    2668:			; <UNDEFINED> instruction: 0xe7c2ecf0
    266c:	stmdbge	r3, {r3, r4, r5, r6, r8, fp, sp, lr}
    2670:	mrc	7, 2, APSR_nzcv, cr8, cr14, {7}
    2674:	addsle	r2, r4, r0, lsl #16
    2678:	bcs	28e8c <__assert_fail@plt+0x27b50>
    267c:	ldrmi	sp, [r0], -r0, rrx
    2680:			; <UNDEFINED> instruction: 0xf7fe9201
    2684:	bls	7dc6c <__assert_fail@plt+0x7c930>
    2688:	strmi	r4, [r1], -r1, lsl #13
    268c:			; <UNDEFINED> instruction: 0xf7fe6978
    2690:	cmnlt	r0, #12928	; 0x3280
    2694:	strbmi	r2, [lr], -r0
    2698:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    269c:	strmi	r9, [r0], r3, lsl #20
    26a0:	stmdblt	sl!, {r3, r6, r9, sl, lr}
    26a4:	bl	fe9ba6f0 <__assert_fail@plt+0xfe9b93b4>
    26a8:	sbcslt	r0, fp, #603979776	; 0x24000000
    26ac:	andle	r4, ip, #805306377	; 0x30000009
    26b0:	blcc	80710 <__assert_fail@plt+0x7f3d4>
    26b4:	mvnsle	r2, r0, lsl #22
    26b8:	stc	7, cr15, [lr, #-1016]	; 0xfffffc08
    26bc:	strbmi	r4, [r0], -r1, lsl #12
    26c0:	ldcl	7, cr15, [r2], #1016	; 0x3f8
    26c4:	ldrtmi	r9, [r0], -r3, lsl #20
    26c8:	strbmi	lr, [r8], -sp, ror #15
    26cc:	ldc	7, cr15, [ip], #1016	; 0x3f8
    26d0:			; <UNDEFINED> instruction: 0xf7fe4640
    26d4:	strmi	lr, [r6], -ip, ror #27
    26d8:			; <UNDEFINED> instruction: 0xf7fe4640
    26dc:	stmiavs	fp!, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    26e0:	stmdbvs	r8!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    26e4:			; <UNDEFINED> instruction: 0x4631463a
    26e8:			; <UNDEFINED> instruction: 0x46304798
    26ec:	ldcl	7, cr15, [r2, #1016]	; 0x3f8
    26f0:			; <UNDEFINED> instruction: 0x4648e77f
    26f4:	stc	7, cr15, [r8], #1016	; 0x3f8
    26f8:			; <UNDEFINED> instruction: 0x4601e753
    26fc:	ldmdbvs	r8!, {r1, r6, r9, sl, lr}^
    2700:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    2704:			; <UNDEFINED> instruction: 0xf8ddb1c0
    2708:	str	r8, [r2, ip]!
    270c:			; <UNDEFINED> instruction: 0xf44f4b23
    2710:	stmdbmi	r3!, {r3, r7, r9, ip, sp, lr}
    2714:	ldrbtmi	r4, [fp], #-2083	; 0xfffff7dd
    2718:	cmncc	r0, #2030043136	; 0x79000000
    271c:			; <UNDEFINED> instruction: 0xf7fe4478
    2720:	blmi	87df60 <__assert_fail@plt+0x87cc24>
    2724:	addvc	pc, r9, #1325400064	; 0x4f000000
    2728:	stmdami	r1!, {r5, r8, fp, lr}
    272c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2730:	ldrbtmi	r3, [r8], #-880	; 0xfffffc90
    2734:	mcr	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2738:			; <UNDEFINED> instruction: 0xf7fe4630
    273c:	ldr	lr, [r0, -r6, lsl #25]!
    2740:	vpadd.i8	d20, d0, d12
    2744:	ldmdbmi	ip, {r0, r2, r6, r9, ip}
    2748:	ldrbtmi	r4, [fp], #-2076	; 0xfffff7e4
    274c:	cmncc	r0, #2030043136	; 0x79000000
    2750:			; <UNDEFINED> instruction: 0xf7fe4478
    2754:	blmi	6bdf2c <__assert_fail@plt+0x6bcbf0>
    2758:	rsbsne	pc, r3, #64, 4
    275c:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
    2760:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2764:	ldrbtmi	r3, [r8], #-880	; 0xfffffc90
    2768:	stcl	7, cr15, [r8, #1016]!	; 0x3f8
    276c:	vpadd.i8	d20, d0, d7
    2770:	ldmdbmi	r7, {r0, r9, ip}
    2774:	ldrbtmi	r4, [fp], #-2071	; 0xfffff7e9
    2778:	cmncc	r0, #2030043136	; 0x79000000
    277c:			; <UNDEFINED> instruction: 0xf7fe4478
    2780:			; <UNDEFINED> instruction: 0xf7feedde
    2784:	svclt	0x0000ecb0
    2788:			; <UNDEFINED> instruction: 0x000149bc
    278c:	andeq	r0, r0, r0, lsr r1
    2790:	andeq	r3, r0, r0, lsr #1
    2794:	strdeq	r4, [r1], -r6
    2798:	strdeq	r2, [r0], -sl
    279c:	andeq	r3, r0, lr, ror #4
    27a0:	andeq	r2, r0, r8, lsl #28
    27a4:	andeq	r2, r0, ip, ror #30
    27a8:	andeq	r3, r0, r8, asr r2
    27ac:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    27b0:	andeq	r2, r0, lr, ror #30
    27b4:	andeq	r3, r0, sl, lsr r2
    27b8:	ldrdeq	r2, [r0], -r4
    27bc:	andeq	r2, r0, r0, ror #30
    27c0:	andeq	r3, r0, r4, lsr #4
    27c4:			; <UNDEFINED> instruction: 0x00002dbe
    27c8:	andeq	r2, r0, r6, lsr #28
    27cc:	andeq	r3, r0, lr, lsl #4
    27d0:	andeq	r2, r0, r8, lsr #27
    27d4:			; <UNDEFINED> instruction: 0x00002db8
    27d8:	ldrlt	r6, [r0, #-2307]	; 0xfffff6fd
    27dc:	tstlt	r3, r4, lsl #12
    27e0:	stmdbvs	r0, {r0, fp, sp, lr}^
    27e4:	stmdavs	r0!, {r3, r4, r7, r8, r9, sl, lr}^
    27e8:	stc	7, cr15, [lr], #-1016	; 0xfffffc08
    27ec:	smlatblt	r8, r0, r8, r6
    27f0:	stc	7, cr15, [sl], #-1016	; 0xfffffc08
    27f4:	pop	{r5, r9, sl, lr}
    27f8:			; <UNDEFINED> instruction: 0xf7fe4010
    27fc:	svclt	0x0000bc23
    2800:			; <UNDEFINED> instruction: 0x4606b570
    2804:	stmiavs	r0, {r1, r7, ip, sp, pc}^
    2808:	stc	7, cr15, [sl], {254}	; 0xfe
    280c:	andlt	fp, r2, r8, lsl #18
    2810:	ldmvs	r0!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    2814:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    2818:	orrslt	r4, r0, r4, lsl #12
    281c:	strls	r4, [r1], #-1568	; 0xfffff9e0
    2820:	mcrr	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    2824:	strmi	r9, [r5], -r1, lsl #18
    2828:			; <UNDEFINED> instruction: 0xf7fe68f0
    282c:	strmi	lr, [r4], -r6, lsl #24
    2830:			; <UNDEFINED> instruction: 0xf7ff4628
    2834:	stmdbls	r1, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2838:			; <UNDEFINED> instruction: 0xf7fe68f0
    283c:	stccs	12, cr14, [r0], {226}	; 0xe2
    2840:	ldmdavs	r1!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    2844:	rscle	r2, r2, r0, lsl #18
    2848:			; <UNDEFINED> instruction: 0xb1286830
    284c:	stcl	7, cr15, [r8], #-1016	; 0xfffffc08
    2850:	rsbsvs	r2, r3, r0, lsl #6
    2854:	ldcllt	0, cr11, [r0, #-8]!
    2858:	rsbcs	r4, ip, #4, 22	; 0x1000
    285c:	stmdami	r5, {r2, r8, fp, lr}
    2860:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2864:	ldrbtmi	r3, [r8], #-924	; 0xfffffc64
    2868:	stcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    286c:	andeq	r3, r0, r4, lsr #2
    2870:			; <UNDEFINED> instruction: 0x00002cbe
    2874:	andeq	r2, r0, r6, lsr #26
    2878:			; <UNDEFINED> instruction: 0x4606b570
    287c:	stmdbvs	r0, {r1, r7, ip, sp, pc}
    2880:	bl	ff3c0880 <__assert_fail@plt+0xff3bf544>
    2884:	andlt	fp, r2, r8, lsl #18
    2888:	ldmdbvs	r0!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    288c:	ldcl	7, cr15, [r6], {254}	; 0xfe
    2890:	orrslt	r4, r0, r4, lsl #12
    2894:	strls	r4, [r1], #-1568	; 0xfffff9e0
    2898:	ldc	7, cr15, [r2], {254}	; 0xfe
    289c:	strmi	r9, [r5], -r1, lsl #18
    28a0:			; <UNDEFINED> instruction: 0xf7fe6930
    28a4:	strmi	lr, [r4], -sl, asr #23
    28a8:			; <UNDEFINED> instruction: 0xf7ff4628
    28ac:	stmdbls	r1, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    28b0:			; <UNDEFINED> instruction: 0xf7fe6930
    28b4:	stccs	12, cr14, [r0], {166}	; 0xa6
    28b8:	ldmvs	r1!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    28bc:	rscle	r2, r2, r0, lsl #18
    28c0:			; <UNDEFINED> instruction: 0xb1286830
    28c4:	stc	7, cr15, [ip], #-1016	; 0xfffffc08
    28c8:	adcsvs	r2, r3, r0, lsl #6
    28cc:	ldcllt	0, cr11, [r0, #-8]!
    28d0:	addcs	r4, fp, #4, 22	; 0x1000
    28d4:	stmdami	r5, {r2, r8, fp, lr}
    28d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    28dc:	ldrbtmi	r3, [r8], #-964	; 0xfffffc3c
    28e0:	stc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    28e4:	andeq	r3, r0, ip, lsr #1
    28e8:	andeq	r2, r0, r6, asr #24
    28ec:	andeq	r2, r0, lr, lsr #25
    28f0:	blmi	1d952cc <__assert_fail@plt+0x1d93f90>
    28f4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    28f8:	ldmpl	r3, {r2, r9, sl, lr}^
    28fc:	stmiavs	r0, {r0, r2, r7, ip, sp, pc}^
    2900:	movwls	r6, #14363	; 0x381b
    2904:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2908:	bl	fe2c0908 <__assert_fail@plt+0xfe2bf5cc>
    290c:			; <UNDEFINED> instruction: 0xf0002800
    2910:	stmdavs	r3!, {r0, r1, r2, r3, r4, r7, pc}^
    2914:			; <UNDEFINED> instruction: 0xf0002b00
    2918:	stmiavs	r0!, {r4, r7, pc}^
    291c:	stc	7, cr15, [lr], {254}	; 0xfe
    2920:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2924:			; <UNDEFINED> instruction: 0xf7fed07e
    2928:	strmi	lr, [r5], -ip, asr #23
    292c:			; <UNDEFINED> instruction: 0xf0002800
    2930:	stmiavs	r0!, {r3, r5, r7, pc}^
    2934:			; <UNDEFINED> instruction: 0xf7fe4631
    2938:	stmdavs	pc!, {r2, r5, r6, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    293c:			; <UNDEFINED> instruction: 0xf0002f00
    2940:	stmiavs	lr!, {r2, r4, r7, pc}
    2944:	subsle	r2, r8, r0, lsl #28
    2948:			; <UNDEFINED> instruction: 0xf7fe4630
    294c:	ldmcs	pc!, {r2, r3, r5, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    2950:			; <UNDEFINED> instruction: 0x4630d85c
    2954:	movwls	r2, #8960	; 0x2300
    2958:	stc	7, cr15, [r4], #-1016	; 0xfffffc08
    295c:			; <UNDEFINED> instruction: 0x463b4a5c
    2960:	strls	r2, [r1], -r1, lsl #2
    2964:	andcc	r4, r1, sl, ror r4
    2968:	andls	fp, r0, r0, asr #5
    296c:			; <UNDEFINED> instruction: 0xf7fea802
    2970:	vmovls.16	d18[1], lr
    2974:			; <UNDEFINED> instruction: 0xf7fe4630
    2978:	mcrrne	12, 1, lr, r2, cr6
    297c:	ldrtmi	r6, [r1], -r0, ror #18
    2980:	bl	fe340980 <__assert_fail@plt+0xfe33f644>
    2984:			; <UNDEFINED> instruction: 0x4630b310
    2988:	bl	17c0988 <__assert_fail@plt+0x17bf64c>
    298c:			; <UNDEFINED> instruction: 0xb32368a3
    2990:	strtmi	r6, [r9], -r0, lsr #18
    2994:	ldc	7, cr15, [r6], {254}	; 0xfe
    2998:			; <UNDEFINED> instruction: 0xf7fe68e0
    299c:	strmi	lr, [r5], -r2, asr #22
    29a0:	stmiavs	r3!, {r6, r8, fp, ip, sp, pc}
    29a4:	stmdavs	r0!, {r0, r1, r4, r5, r8, ip, sp, pc}
    29a8:	rsbsle	r2, r5, r0, lsl #16
    29ac:			; <UNDEFINED> instruction: 0xf7fe6861
    29b0:	strhtvs	lr, [r5], #-184	; 0xffffff48
    29b4:	blmi	11552d8 <__assert_fail@plt+0x1153f9c>
    29b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    29bc:	blls	dca2c <__assert_fail@plt+0xdb6f0>
    29c0:			; <UNDEFINED> instruction: 0xf04f405a
    29c4:	mrsle	r0, SPSR_hyp
    29c8:	ldcllt	0, cr11, [r0, #20]!
    29cc:			; <UNDEFINED> instruction: 0xf7fe4630
    29d0:			; <UNDEFINED> instruction: 0x4628eb3c
    29d4:			; <UNDEFINED> instruction: 0xff00f7ff
    29d8:	stmdbvs	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    29dc:	bl	8409dc <__assert_fail@plt+0x83f6a0>
    29e0:	cmnle	r4, r0, lsl #16
    29e4:	andcs	r4, r1, #60, 22	; 0xf000
    29e8:	andls	r9, r0, r1, lsl #8
    29ec:	stmdbvs	r1!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    29f0:			; <UNDEFINED> instruction: 0xf7fe6820
    29f4:	adcvs	lr, r0, ip, lsr ip
    29f8:	ldrtmi	lr, [r8], -sl, asr #15
    29fc:	bl	1b409fc <__assert_fail@plt+0x1b3f6c0>
    2a00:	andls	r4, r2, r6, lsl #12
    2a04:	bl	ff3c0a04 <__assert_fail@plt+0xff3bf6c8>
    2a08:	ldr	r1, [r7, r2, asr #24]!
    2a0c:			; <UNDEFINED> instruction: 0xf44f4b33
    2a10:	ldmdbmi	r3!, {r0, r1, r2, r6, r7, r9, ip, sp, lr}
    2a14:	ldrbtmi	r4, [fp], #-2099	; 0xfffff7cd
    2a18:			; <UNDEFINED> instruction: 0xf5034479
    2a1c:	ldrbtmi	r7, [r8], #-914	; 0xfffffc6e
    2a20:	stc	7, cr15, [ip], {254}	; 0xfe
    2a24:	vpadd.i8	d20, d0, d16
    2a28:	ldmdbmi	r0!, {r0, r6, r7, r9, ip}
    2a2c:	ldrbtmi	r4, [fp], #-2096	; 0xfffff7d0
    2a30:	mvnscc	r4, #2030043136	; 0x79000000
    2a34:			; <UNDEFINED> instruction: 0xf7fe4478
    2a38:	blmi	bbdc48 <__assert_fail@plt+0xbbc90c>
    2a3c:	sbcsvc	pc, pc, #1325400064	; 0x4f000000
    2a40:	stmdami	lr!, {r0, r2, r3, r5, r8, fp, lr}
    2a44:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2a48:	ldrbtmi	r3, [r8], #-1016	; 0xfffffc08
    2a4c:	ldcl	7, cr15, [r6], #-1016	; 0xfffffc08
    2a50:	vqdmulh.s<illegal width 8>	d20, d0, d27
    2a54:	stmdbmi	fp!, {r0, r2, r3, r4, r5, r7, r9, ip}
    2a58:	ldrbtmi	r4, [fp], #-2091	; 0xfffff7d5
    2a5c:	mvnscc	r4, #2030043136	; 0x79000000
    2a60:			; <UNDEFINED> instruction: 0xf7fe4478
    2a64:			; <UNDEFINED> instruction: 0xf7feec6c
    2a68:	blmi	a3d768 <__assert_fail@plt+0xa3c42c>
    2a6c:	sbcvc	pc, r3, #1325400064	; 0x4f000000
    2a70:	stmdami	r8!, {r0, r1, r2, r5, r8, fp, lr}
    2a74:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2a78:	orrsvc	pc, r2, #12582912	; 0xc00000
    2a7c:			; <UNDEFINED> instruction: 0xf7fe4478
    2a80:	blmi	97dc00 <__assert_fail@plt+0x97c8c4>
    2a84:	rscvc	pc, r2, #1325400064	; 0x4f000000
    2a88:	stmdami	r5!, {r2, r5, r8, fp, lr}
    2a8c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2a90:	ldrbtmi	r3, [r8], #-1016	; 0xfffffc08
    2a94:	mrrc	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    2a98:	vqdmulh.s<illegal width 8>	d20, d0, d18
    2a9c:	stmdbmi	r2!, {r0, r2, r3, r6, r7, r9, ip}
    2aa0:	ldrbtmi	r4, [fp], #-2082	; 0xfffff7de
    2aa4:	mvnscc	r4, #2030043136	; 0x79000000
    2aa8:			; <UNDEFINED> instruction: 0xf7fe4478
    2aac:	blmi	83dbd4 <__assert_fail@plt+0x83c898>
    2ab0:	sbcsvc	pc, r6, #1325400064	; 0x4f000000
    2ab4:	stmdami	r0!, {r0, r1, r2, r3, r4, r8, fp, lr}
    2ab8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2abc:			; <UNDEFINED> instruction: 0x73a4f503
    2ac0:			; <UNDEFINED> instruction: 0xf7fe4478
    2ac4:	svclt	0x0000ec3c
    2ac8:	andeq	r4, r1, r0, asr #11
    2acc:	andeq	r0, r0, r0, lsr r1
    2ad0:	andeq	r2, r0, r0, lsl #28
    2ad4:	strdeq	r4, [r1], -ip
    2ad8:			; <UNDEFINED> instruction: 0xfffffb05
    2adc:	andeq	r2, r0, lr, ror #30
    2ae0:	andeq	r2, r0, r8, lsl #22
    2ae4:	andeq	r2, r0, lr, lsl sp
    2ae8:	andeq	r2, r0, r6, asr pc
    2aec:	strdeq	r2, [r0], -r0
    2af0:	andeq	r2, r0, r4, asr ip
    2af4:	andeq	r2, r0, r0, asr #30
    2af8:	ldrdeq	r2, [r0], -sl
    2afc:	andeq	r2, r0, r6, lsr #25
    2b00:	andeq	r2, r0, sl, lsr #30
    2b04:	andeq	r2, r0, r4, asr #21
    2b08:	andeq	r2, r0, ip, asr ip
    2b0c:	andeq	r2, r0, r0, lsl pc
    2b10:	andeq	r2, r0, sl, lsr #21
    2b14:	andeq	r2, r0, r4, lsr #25
    2b18:	strdeq	r2, [r0], -r8
    2b1c:	muleq	r0, r2, sl
    2b20:	andeq	r2, r0, lr, lsl #24
    2b24:	andeq	r2, r0, r2, ror #29
    2b28:	andeq	r2, r0, ip, ror sl
    2b2c:	andeq	r2, r0, r4, ror #21
    2b30:	andeq	r2, r0, ip, asr #29
    2b34:	andeq	r2, r0, r6, ror #20
    2b38:	andeq	r2, r0, ip, lsr #25
    2b3c:	cmnlt	r8, r0, lsl r5
    2b40:			; <UNDEFINED> instruction: 0xf7ff4604
    2b44:			; <UNDEFINED> instruction: 0x4620fe5d
    2b48:	mrc2	7, 4, pc, cr6, cr15, {7}
    2b4c:			; <UNDEFINED> instruction: 0xb12369a3
    2b50:	strtmi	r6, [r1], -r0, ror #19
    2b54:			; <UNDEFINED> instruction: 0x4010e8bd
    2b58:	ldclt	7, cr4, [r0, #-96]	; 0xffffffa0
    2b5c:			; <UNDEFINED> instruction: 0xf44f4b05
    2b60:	stmdbmi	r5, {r0, r2, r3, r6, r9, ip, sp, lr}
    2b64:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    2b68:			; <UNDEFINED> instruction: 0xf5034479
    2b6c:	ldrbtmi	r7, [r8], #-948	; 0xfffffc4c
    2b70:	bl	ff940b70 <__assert_fail@plt+0xff93f834>
    2b74:	andeq	r2, r0, lr, lsl lr
    2b78:			; <UNDEFINED> instruction: 0x000029b8
    2b7c:	andeq	r2, r0, r6, asr #19
    2b80:			; <UNDEFINED> instruction: 0x2124b530
    2b84:	andcs	fp, r1, r3, lsl #1
    2b88:	b	cc0b88 <__assert_fail@plt+0xcbf84c>
    2b8c:	stmib	r0, {r8, sl, sp}^
    2b90:	strmi	r5, [r4], -r1, lsl #10
    2b94:			; <UNDEFINED> instruction: 0xf7fe9001
    2b98:	rscvs	lr, r0, r8, asr fp
    2b9c:	bl	1540b9c <__assert_fail@plt+0x153f860>
    2ba0:	mlacc	r0, r4, r8, pc	; <UNPREDICTABLE>
    2ba4:	vhadd.u32	d22, d5, d21
    2ba8:	stmib	r4, {r8, r9}^
    2bac:			; <UNDEFINED> instruction: 0xf8845506
    2bb0:	strmi	r3, [r2], -r0, lsr #32
    2bb4:			; <UNDEFINED> instruction: 0x61224620
    2bb8:	ldclt	0, cr11, [r0, #-12]!
    2bbc:	ldrlt	fp, [r0, #-392]	; 0xfffffe78
    2bc0:			; <UNDEFINED> instruction: 0xf7ff4604
    2bc4:			; <UNDEFINED> instruction: 0x4620fe1d
    2bc8:	mrc2	7, 2, pc, cr6, cr15, {7}
    2bcc:			; <UNDEFINED> instruction: 0xf7fe68e0
    2bd0:	stmdbvs	r0!, {r7, r8, r9, fp, sp, lr, pc}
    2bd4:	bl	1f40bd4 <__assert_fail@plt+0x1f3f898>
    2bd8:	pop	{r5, r9, sl, lr}
    2bdc:			; <UNDEFINED> instruction: 0xf7fe4010
    2be0:			; <UNDEFINED> instruction: 0x4770ba31
    2be4:	svcmi	0x00f0e92d
    2be8:	bmi	ff5d4444 <__assert_fail@plt+0xff5d3108>
    2bec:	blmi	ff5eeea8 <__assert_fail@plt+0xff5edb6c>
    2bf0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2bf4:			; <UNDEFINED> instruction: 0x932b681b
    2bf8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2bfc:			; <UNDEFINED> instruction: 0xf0002800
    2c00:			; <UNDEFINED> instruction: 0xf8908196
    2c04:	strmi	r3, [r4], -r0, lsr #32
    2c08:			; <UNDEFINED> instruction: 0xf10007db
    2c0c:	stmibvs	r3, {r0, r2, r7, r8, pc}
    2c10:			; <UNDEFINED> instruction: 0xf0402b00
    2c14:	stmibvs	r7, {r1, r2, r4, r5, r6, r8, pc}^
    2c18:			; <UNDEFINED> instruction: 0xf0402f00
    2c1c:	stmiami	ip, {r0, r1, r2, r5, r6, r8, pc}^
    2c20:	tstcs	r2, lr, lsl #12
    2c24:			; <UNDEFINED> instruction: 0xf7fe4478
    2c28:	stmdacs	r0, {r1, r2, r4, r8, r9, fp, sp, lr, pc}
    2c2c:	blle	55b1b4 <__assert_fail@plt+0x559e78>
    2c30:	mlacc	r0, r4, r8, pc	; <UNPREDICTABLE>
    2c34:	stmib	r4, {r0, sp}^
    2c38:	movwmi	r6, #13574	; 0x3506
    2c3c:	eorcc	pc, r0, r4, lsl #17
    2c40:	blmi	ff095758 <__assert_fail@plt+0xff09441c>
    2c44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2c48:	blls	adccb8 <__assert_fail@plt+0xadb97c>
    2c4c:			; <UNDEFINED> instruction: 0xf04f405a
    2c50:			; <UNDEFINED> instruction: 0xf0400300
    2c54:	eorlt	r8, sp, r7, ror r1
    2c58:	svchi	0x00f0e8bd
    2c5c:	b	fee40c5c <__assert_fail@plt+0xfee3f920>
    2c60:	ldrdls	pc, [r0], -r0
    2c64:			; <UNDEFINED> instruction: 0xf7fe4680
    2c68:			; <UNDEFINED> instruction: 0xf7feeafc
    2c6c:	stmdacs	r0, {r1, r2, r4, r7, r9, fp, sp, lr, pc}
    2c70:			; <UNDEFINED> instruction: 0xf8d8d179
    2c74:			; <UNDEFINED> instruction: 0xf7fe9000
    2c78:			; <UNDEFINED> instruction: 0xf7feeaf4
    2c7c:	stmdacs	r0, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    2c80:	sbcshi	pc, r2, r0, asr #32
    2c84:			; <UNDEFINED> instruction: 0x210148b4
    2c88:			; <UNDEFINED> instruction: 0xf7fe4478
    2c8c:	stmdacs	r0, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
    2c90:	ble	ff35b218 <__assert_fail@plt+0xff359edc>
    2c94:	ldrdpl	pc, [r0], -r8
    2c98:	b	ff8c0c98 <__assert_fail@plt+0xff8bf95c>
    2c9c:	b	1f40c9c <__assert_fail@plt+0x1f3f960>
    2ca0:	sbcle	r2, sp, r0, lsl #16
    2ca4:	andcs	sl, r1, r9, lsl #18
    2ca8:	stmib	sp, {sl, sp}^
    2cac:			; <UNDEFINED> instruction: 0xf7fe4409
    2cb0:			; <UNDEFINED> instruction: 0xf04fe9d8
    2cb4:			; <UNDEFINED> instruction: 0xf7fe093c
    2cb8:			; <UNDEFINED> instruction: 0xf7feead4
    2cbc:	vmlsls.f16	s28, s19, s9	; <UNPREDICTABLE>
    2cc0:	addeq	pc, r9, #72, 12	; 0x4800000
    2cc4:	addeq	pc, r8, #200, 12	; 0xc800000
    2cc8:	cdpvs	6, 8, cr15, cr3, cr13, {2}
    2ccc:	cdpcc	2, 1, cr15, cr11, cr4, {6}
    2cd0:	movwne	pc, #27522	; 0x6b82	; <UNPREDICTABLE>
    2cd4:	stmdbls	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip}
    2cd8:	bl	ff1d3dac <__assert_fail@plt+0xff1d2a70>
    2cdc:	blx	fe387a72 <__assert_fail@plt+0xfe386736>
    2ce0:	b	13c64ec <__assert_fail@plt+0x13c51b0>
    2ce4:	blx	fe0a207a <__assert_fail@plt+0xfe0a0d3e>
    2ce8:	strbne	r0, [r9, r3, lsl #4]
    2cec:	bl	ff053d5c <__assert_fail@plt+0xff052a20>
    2cf0:	smlatbls	r4, lr, r1, r4
    2cf4:			; <UNDEFINED> instruction: 0x1c62ebcc
    2cf8:	sbccc	pc, r5, #-1342177276	; 0xb0000004
    2cfc:	adcne	pc, r2, #-1879048180	; 0x9000000c
    2d00:			; <UNDEFINED> instruction: 0x3c1cfb09
    2d04:	andeq	pc, r6, #133120	; 0x20800
    2d08:	bmi	fe509350 <__assert_fail@plt+0xfe508014>
    2d0c:	ldrvs	pc, [r3], -r9, lsl #22
    2d10:	rsccs	lr, r0, r7, asr #23
    2d14:	subls	pc, r8, #14614528	; 0xdf0000
    2d18:	svcmi	0x00922380
    2d1c:			; <UNDEFINED> instruction: 0x4619447a
    2d20:	sbcvc	pc, lr, #8388608	; 0x800000
    2d24:	ldrbtmi	r9, [r9], #1
    2d28:	strgt	lr, [r2], -sp, asr #19
    2d2c:	andls	sl, r7, #11, 28	; 0xb0
    2d30:	adcscs	r4, lr, #2130706432	; 0x7f000000
    2d34:	andls	r4, r6, #48, 12	; 0x3000000
    2d38:			; <UNDEFINED> instruction: 0xf8cd2201
    2d3c:	smladls	r0, r4, r0, r9
    2d40:	b	ffac0d40 <__assert_fail@plt+0xffabfa04>
    2d44:	andpl	pc, r0, r8, asr #17
    2d48:	b	fe2c0d48 <__assert_fail@plt+0xfe2bfa0c>
    2d4c:	ldrtmi	r4, [r2], -r6, lsl #19
    2d50:			; <UNDEFINED> instruction: 0xf7fe4479
    2d54:			; <UNDEFINED> instruction: 0xf7feea4a
    2d58:			; <UNDEFINED> instruction: 0xf7feea84
    2d5c:			; <UNDEFINED> instruction: 0x4620e994
    2d60:	andpl	pc, r0, r8, asr #17
    2d64:	stmdbge	r9, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    2d68:	stmib	sp, {r0, sp}^
    2d6c:			; <UNDEFINED> instruction: 0xf7fe7709
    2d70:			; <UNDEFINED> instruction: 0xf7fee978
    2d74:			; <UNDEFINED> instruction: 0xf64dea76
    2d78:			; <UNDEFINED> instruction: 0xf7fe6a83
    2d7c:	svcls	0x0009e984
    2d80:	addeq	pc, r9, #72, 12	; 0x4800000
    2d84:	addeq	pc, r8, #200, 12	; 0xc800000
    2d88:	bcc	6ff8a0 <__assert_fail@plt+0x6fe564>
    2d8c:	ldrsblt	pc, [ip, #143]	; 0x8f	; <UNPREDICTABLE>
    2d90:	movwne	pc, #31618	; 0x7b82	; <UNPREDICTABLE>
    2d94:	vstmiavc	r7!, {s29-s107}
    2d98:	ldrbtmi	r9, [fp], #2314	; 0x90a
    2d9c:			; <UNDEFINED> instruction: 0xf8cd443b
    2da0:	bl	ff32eda8 <__assert_fail@plt+0xff32da6c>
    2da4:	blx	fe287b3a <__assert_fail@plt+0xfe2867fe>
    2da8:	strbne	lr, [r9, r1, lsl #20]
    2dac:	andeq	pc, r3, #133120	; 0x20800
    2db0:	ldrmi	r1, [sl], #-2008	; 0xfffff828
    2db4:			; <UNDEFINED> instruction: 0x41aaebc1
    2db8:	bl	ff0271d0 <__assert_fail@plt+0xff025e94>
    2dbc:	vhsub.s8	<illegal reg q8.5>, <illegal reg q5.5>, q9
    2dc0:	vmla.i<illegal width 8>	d19, d25, d1[1]
    2dc4:	blx	fe007056 <__assert_fail@plt+0xfe005d1a>
    2dc8:			; <UNDEFINED> instruction: 0xf04fe007
    2dcc:	blx	3866c6 <__assert_fail@plt+0x38538a>
    2dd0:	ldrtmi	r3, [r8], #-530	; 0xfffffdee
    2dd4:	ldrvc	pc, [r3, -lr, lsl #22]
    2dd8:	rsccs	lr, r0, ip, asr #23
    2ddc:			; <UNDEFINED> instruction: 0xc190f8df
    2de0:	ldrmi	r2, [r9], -r0, lsl #7
    2de4:	ldrbtmi	r9, [ip], #1
    2de8:	andsgt	pc, r4, sp, asr #17
    2dec:	strcs	lr, [r2, -sp, asr #19]
    2df0:	bmi	182ea24 <__assert_fail@plt+0x182d6e8>
    2df4:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    2df8:	sbcvc	pc, lr, #8388608	; 0x800000
    2dfc:	adcscs	r9, r7, #1879048192	; 0x70000000
    2e00:	andcs	r9, r1, #1610612736	; 0x60000000
    2e04:	b	fe240e04 <__assert_fail@plt+0xfe23fac8>
    2e08:	andls	pc, r0, r8, asr #17
    2e0c:	b	a40e0c <__assert_fail@plt+0xa3fad0>
    2e10:			; <UNDEFINED> instruction: 0x463a4959
    2e14:			; <UNDEFINED> instruction: 0xf7fe4479
    2e18:			; <UNDEFINED> instruction: 0xf7fee9e8
    2e1c:			; <UNDEFINED> instruction: 0xf7feea22
    2e20:			; <UNDEFINED> instruction: 0xf8c8e932
    2e24:	str	r9, [r6, -r0]!
    2e28:	andcs	sl, r1, r9, lsl #18
    2e2c:	stmib	sp, {r8, r9, sp}^
    2e30:			; <UNDEFINED> instruction: 0xf7fe3309
    2e34:			; <UNDEFINED> instruction: 0xf64de916
    2e38:			; <UNDEFINED> instruction: 0xf7fe6a83
    2e3c:	vmov.i16	d30, #16896	; 0x4200
    2e40:			; <UNDEFINED> instruction: 0xf7fe3a1b
    2e44:	svcls	0x0009e920
    2e48:	addeq	pc, r9, #72, 12	; 0x4800000
    2e4c:	addeq	pc, r8, #200, 12	; 0xc800000
    2e50:	ldrdlt	pc, [r8, -pc]!	; <UNPREDICTABLE>
    2e54:	movwne	pc, #31618	; 0x7b82	; <UNPREDICTABLE>
    2e58:	vstmiavc	r7!, {s29-s107}
    2e5c:	ldrbtmi	r9, [fp], #2314	; 0x90a
    2e60:			; <UNDEFINED> instruction: 0xf8cd443b
    2e64:	bl	ff32ee6c <__assert_fail@plt+0xff32db30>
    2e68:	blx	fe287bfe <__assert_fail@plt+0xfe2868c2>
    2e6c:	strbne	lr, [r9, r1, lsl #20]
    2e70:	andeq	pc, r3, #133120	; 0x20800
    2e74:	ldrmi	r1, [sl], #-2008	; 0xfffff828
    2e78:			; <UNDEFINED> instruction: 0x41aaebc1
    2e7c:	bl	ff027294 <__assert_fail@plt+0xff025f58>
    2e80:	vhsub.s8	<illegal reg q8.5>, <illegal reg q5.5>, q9
    2e84:	vmla.i<illegal width 8>	d19, d25, d1[1]
    2e88:	blx	fe00711a <__assert_fail@plt+0xfe005dde>
    2e8c:			; <UNDEFINED> instruction: 0xf04fe007
    2e90:	blx	38678a <__assert_fail@plt+0x38544e>
    2e94:	ldrtmi	r3, [r8], #-530	; 0xfffffdee
    2e98:	ldrvc	pc, [r3, -lr, lsl #22]
    2e9c:	rsccs	lr, r0, ip, asr #23
    2ea0:	ldrsbgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    2ea4:	ldrmi	r2, [r9], -r0, lsl #7
    2ea8:	ldrbtmi	r9, [ip], #1
    2eac:	andsgt	pc, r4, sp, asr #17
    2eb0:	strcs	lr, [r2, -sp, asr #19]
    2eb4:	bmi	ceeae8 <__assert_fail@plt+0xced7ac>
    2eb8:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    2ebc:	sbcvc	pc, lr, #8388608	; 0x800000
    2ec0:	adcscs	r9, r8, #1879048192	; 0x70000000
    2ec4:	andcs	r9, r1, #1610612736	; 0x60000000
    2ec8:	b	9c0ec8 <__assert_fail@plt+0x9bfb8c>
    2ecc:	andls	pc, r0, r8, asr #17
    2ed0:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ed4:	ldrtmi	r4, [sl], -ip, lsr #18
    2ed8:			; <UNDEFINED> instruction: 0xf7fe4479
    2edc:			; <UNDEFINED> instruction: 0xf7fee986
    2ee0:			; <UNDEFINED> instruction: 0xf7fee9c0
    2ee4:			; <UNDEFINED> instruction: 0xf8c8e8d0
    2ee8:	strb	r9, [fp], r0
    2eec:	adcscs	r4, r0, #39936	; 0x9c00
    2ef0:	stmdami	r8!, {r0, r1, r2, r5, r8, fp, lr}
    2ef4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2ef8:	bicvc	pc, r2, #12582912	; 0xc00000
    2efc:			; <UNDEFINED> instruction: 0xf7fe4478
    2f00:	blmi	97d780 <__assert_fail@plt+0x97c444>
    2f04:	stmdbmi	r5!, {r0, r1, r2, r3, r5, r7, r9, sp}
    2f08:	ldrbtmi	r4, [fp], #-2085	; 0xfffff7db
    2f0c:			; <UNDEFINED> instruction: 0xf5034479
    2f10:	ldrbtmi	r7, [r8], #-962	; 0xfffffc3e
    2f14:	b	4c0f14 <__assert_fail@plt+0x4bfbd8>
    2f18:	adccs	r4, lr, #34816	; 0x8800
    2f1c:	stmdami	r3!, {r1, r5, r8, fp, lr}
    2f20:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2f24:	bicvc	pc, r2, #12582912	; 0xc00000
    2f28:			; <UNDEFINED> instruction: 0xf7fe4478
    2f2c:	blmi	83d754 <__assert_fail@plt+0x83c418>
    2f30:	stmdbmi	r0!, {r0, r2, r3, r5, r7, r9, sp}
    2f34:	ldrbtmi	r4, [fp], #-2080	; 0xfffff7e0
    2f38:			; <UNDEFINED> instruction: 0xf5034479
    2f3c:	ldrbtmi	r7, [r8], #-962	; 0xfffffc3e
    2f40:	ldmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f44:	stmia	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f48:	andeq	r4, r1, r4, asr #5
    2f4c:	andeq	r0, r0, r0, lsr r1
    2f50:	strdeq	r2, [r0], -r4
    2f54:	andeq	r4, r1, r0, ror r2
    2f58:	andeq	r2, r0, r4, lsr #24
    2f5c:	andeq	r2, r0, r8, ror #24
    2f60:	strdeq	r2, [r0], -sl
    2f64:	andeq	r2, r0, r4, lsl r8
    2f68:	andeq	r2, r0, r0, ror fp
    2f6c:	andeq	r2, r0, sl, lsr #15
    2f70:	andeq	r2, r0, sl, lsr r7
    2f74:	andeq	r2, r0, lr, lsl #23
    2f78:	andeq	r2, r0, r0, lsr #20
    2f7c:	andeq	r2, r0, r6, ror #13
    2f80:	andeq	r2, r0, r6, ror r6
    2f84:	andeq	r2, r0, sl, asr #21
    2f88:	muleq	r0, ip, r9
    2f8c:	muleq	r0, r0, sl
    2f90:	andeq	r2, r0, sl, lsr #12
    2f94:	andeq	r2, r0, ip, ror #17
    2f98:	andeq	r2, r0, sl, ror sl
    2f9c:	andeq	r2, r0, r4, lsl r6
    2fa0:			; <UNDEFINED> instruction: 0x000028b2
    2fa4:	andeq	r2, r0, r4, ror #20
    2fa8:	strdeq	r2, [r0], -lr
    2fac:	andeq	r2, r0, r4, lsl #17
    2fb0:	andeq	r2, r0, lr, asr #20
    2fb4:	andeq	r2, r0, r8, ror #11
    2fb8:	strdeq	r2, [r0], -r6
    2fbc:	addlt	fp, r3, r0, lsl #10
    2fc0:	movwls	fp, #4432	; 0x1150
    2fc4:	stmdbmi	sl, {r0, r1, r3, r9, sl, lr}
    2fc8:	andcs	r9, r0, #0, 4
    2fcc:			; <UNDEFINED> instruction: 0xf7ff4479
    2fd0:	strdlt	pc, [r3], -r9
    2fd4:	blx	141152 <__assert_fail@plt+0x13fe16>
    2fd8:	vqdmulh.s<illegal width 8>	d20, d0, d6
    2fdc:	stmdbmi	r6, {r0, r9, sp}
    2fe0:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    2fe4:			; <UNDEFINED> instruction: 0xf5034479
    2fe8:	ldrbtmi	r7, [r8], #-986	; 0xfffffc26
    2fec:	stmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ff0:	andeq	r2, r0, ip, lsr #18
    2ff4:	andeq	r2, r0, r2, lsr #19
    2ff8:	andeq	r2, r0, ip, lsr r5
    2ffc:	andeq	r2, r0, sl, asr #10
    3000:	addlt	fp, r4, r0, lsl r5
    3004:	stcls	3, cr9, [r3], {3}
    3008:			; <UNDEFINED> instruction: 0x4613b150
    300c:	stmib	sp, {r1, r2, r9, fp, ip, pc}^
    3010:	strmi	r4, [sl], -r0, lsl #4
    3014:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    3018:			; <UNDEFINED> instruction: 0xf9d4f7ff
    301c:	ldclt	0, cr11, [r0, #-16]
    3020:	vqdmulh.s<illegal width 8>	d20, d0, d6
    3024:	stmdbmi	r6, {r1, r2, r3, r9, sp}
    3028:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    302c:			; <UNDEFINED> instruction: 0xf5034479
    3030:	ldrbtmi	r7, [r8], #-1000	; 0xfffffc18
    3034:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3038:	andeq	r2, r0, r6, ror #17
    303c:	andeq	r2, r0, sl, asr r9
    3040:	strdeq	r2, [r0], -r4
    3044:	andeq	r2, r0, r2, lsl #10
    3048:	addlt	fp, r2, r0, lsl r5
    304c:			; <UNDEFINED> instruction: 0x461cb158
    3050:	strls	r9, [r0], #-2820	; 0xfffff4fc
    3054:	ldrmi	r9, [r3], -r1, lsl #6
    3058:	stmdbmi	r9, {r1, r3, r9, sl, lr}
    305c:			; <UNDEFINED> instruction: 0xf7ff4479
    3060:			; <UNDEFINED> instruction: 0xb002f9b1
    3064:	blmi	1f24ac <__assert_fail@plt+0x1f1170>
    3068:	andscs	pc, fp, #64, 4
    306c:	stmdami	r7, {r1, r2, r8, fp, lr}
    3070:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3074:	mvnsvc	pc, #12582912	; 0xc00000
    3078:			; <UNDEFINED> instruction: 0xf7fe4478
    307c:	svclt	0x0000e960
    3080:	andeq	r2, r0, r4, lsr #17
    3084:	andeq	r2, r0, r4, lsl r9
    3088:	andeq	r2, r0, lr, lsr #9
    308c:			; <UNDEFINED> instruction: 0x000024bc
    3090:	addlt	fp, r2, r0, lsl r5
    3094:			; <UNDEFINED> instruction: 0x461cb158
    3098:	strls	r9, [r0], #-2820	; 0xfffff4fc
    309c:	ldrmi	r9, [r3], -r1, lsl #6
    30a0:	stmdbmi	r9, {r1, r3, r9, sl, lr}
    30a4:			; <UNDEFINED> instruction: 0xf7ff4479
    30a8:	andlt	pc, r2, sp, lsl #19
    30ac:	blmi	1f24f4 <__assert_fail@plt+0x1f11b8>
    30b0:	andvc	pc, sl, #1325400064	; 0x4f000000
    30b4:	stmdami	r7, {r1, r2, r8, fp, lr}
    30b8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    30bc:	movwvc	pc, #13571	; 0x3503	; <UNPREDICTABLE>
    30c0:			; <UNDEFINED> instruction: 0xf7fe4478
    30c4:	svclt	0x0000e93c
    30c8:	andeq	r2, r0, r0, ror #16
    30cc:	andeq	r2, r0, ip, asr #17
    30d0:	andeq	r2, r0, r6, ror #8
    30d4:	andeq	r2, r0, r4, ror r4
    30d8:	addlt	fp, r2, r0, lsl r5
    30dc:			; <UNDEFINED> instruction: 0xb1b9b160
    30e0:	blls	114958 <__assert_fail@plt+0x11361c>
    30e4:	movwls	r9, #5120	; 0x1400
    30e8:			; <UNDEFINED> instruction: 0x460a4613
    30ec:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
    30f0:			; <UNDEFINED> instruction: 0xf968f7ff
    30f4:	ldclt	0, cr11, [r0, #-8]
    30f8:	vqdmulh.s<illegal width 8>	d20, d0, d12
    30fc:	stmdbmi	ip, {r0, r2, r4, r5, r9, sp}
    3100:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    3104:			; <UNDEFINED> instruction: 0xf5034479
    3108:	ldrbtmi	r7, [r8], #-779	; 0xfffffcf5
    310c:	ldmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3110:	vqdmulh.s<illegal width 8>	d20, d0, d9
    3114:	stmdbmi	r9, {r1, r2, r4, r5, r9, sp}
    3118:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    311c:			; <UNDEFINED> instruction: 0xf5034479
    3120:	ldrbtmi	r7, [r8], #-779	; 0xfffffcf5
    3124:	stmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3128:	andeq	r2, r0, lr, lsr #16
    312c:	andeq	r2, r0, r2, lsl #17
    3130:	andeq	r2, r0, ip, lsl r4
    3134:	andeq	r2, r0, sl, lsr #8
    3138:	andeq	r2, r0, sl, ror #16
    313c:	andeq	r2, r0, r4, lsl #8
    3140:	andeq	r2, r0, r6, ror #15
    3144:	addlt	fp, r2, r0, lsl r5
    3148:			; <UNDEFINED> instruction: 0xb1b9b160
    314c:	blls	1149c4 <__assert_fail@plt+0x113688>
    3150:	movwls	r9, #5120	; 0x1400
    3154:			; <UNDEFINED> instruction: 0x460a4613
    3158:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
    315c:			; <UNDEFINED> instruction: 0xf932f7ff
    3160:	ldclt	0, cr11, [r0, #-8]
    3164:	vqdmulh.s<illegal width 8>	d20, d0, d12
    3168:	stmdbmi	ip, {r0, r1, r6, r9, sp}
    316c:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    3170:			; <UNDEFINED> instruction: 0xf5034479
    3174:	ldrbtmi	r7, [r8], #-790	; 0xfffffcea
    3178:	stmia	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    317c:			; <UNDEFINED> instruction: 0xf44f4b09
    3180:	stmdbmi	r9, {r0, r4, r9, ip, sp, lr}
    3184:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    3188:			; <UNDEFINED> instruction: 0xf5034479
    318c:	ldrbtmi	r7, [r8], #-790	; 0xfffffcea
    3190:	ldm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3194:	ldrdeq	r2, [r0], -r6
    3198:	andeq	r2, r0, r6, lsl r8
    319c:			; <UNDEFINED> instruction: 0x000023b0
    31a0:			; <UNDEFINED> instruction: 0x000023be
    31a4:	strdeq	r2, [r0], -lr
    31a8:	muleq	r0, r8, r3
    31ac:	muleq	r0, r2, r7
    31b0:	addlt	fp, r2, r0, lsl r5
    31b4:			; <UNDEFINED> instruction: 0xb1b9b160
    31b8:	blls	114a30 <__assert_fail@plt+0x1136f4>
    31bc:	movwls	r9, #5120	; 0x1400
    31c0:			; <UNDEFINED> instruction: 0x460a4613
    31c4:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
    31c8:			; <UNDEFINED> instruction: 0xf8fcf7ff
    31cc:	ldclt	0, cr11, [r0, #-8]
    31d0:	vqdmulh.s<illegal width 8>	d20, d0, d12
    31d4:	stmdbmi	ip, {r0, r4, r6, r9, sp}
    31d8:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    31dc:			; <UNDEFINED> instruction: 0xf5034479
    31e0:	ldrbtmi	r7, [r8], #-802	; 0xfffffcde
    31e4:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31e8:	vqdmulh.s<illegal width 8>	d20, d0, d9
    31ec:	stmdbmi	r9, {r1, r4, r6, r9, sp}
    31f0:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    31f4:			; <UNDEFINED> instruction: 0xf5034479
    31f8:	ldrbtmi	r7, [r8], #-802	; 0xfffffcde
    31fc:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3200:	andeq	r2, r0, lr, ror #14
    3204:	andeq	r2, r0, sl, lsr #15
    3208:	andeq	r2, r0, r4, asr #6
    320c:	andeq	r2, r0, r2, asr r3
    3210:	muleq	r0, r2, r7
    3214:	andeq	r2, r0, ip, lsr #6
    3218:	andeq	r2, r0, r6, lsr #14
    321c:	addlt	fp, r3, r0, lsl #10
    3220:	movwls	fp, #4432	; 0x1150
    3224:	stmdbmi	sl, {r0, r1, r3, r9, sl, lr}
    3228:	andcs	r9, r0, #0, 4
    322c:			; <UNDEFINED> instruction: 0xf7ff4479
    3230:	andlt	pc, r3, r9, asr #17
    3234:	blx	1413b2 <__assert_fail@plt+0x140076>
    3238:	vqdmulh.s<illegal width 8>	d20, d0, d6
    323c:	stmdbmi	r6, {r1, r2, r3, r4, r6, r9, sp}
    3240:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    3244:			; <UNDEFINED> instruction: 0xf5034479
    3248:	ldrbtmi	r7, [r8], #-813	; 0xfffffcd3
    324c:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3250:	andeq	r2, r0, ip, lsl #14
    3254:	andeq	r2, r0, r2, asr #14
    3258:	ldrdeq	r2, [r0], -ip
    325c:	andeq	r2, r0, sl, ror #5
    3260:	addlt	fp, r4, r0, lsl r5
    3264:	stcls	3, cr9, [r3], {3}
    3268:			; <UNDEFINED> instruction: 0x4613b150
    326c:	stmib	sp, {r1, r2, r9, fp, ip, pc}^
    3270:	strmi	r4, [sl], -r0, lsl #4
    3274:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    3278:			; <UNDEFINED> instruction: 0xf8a4f7ff
    327c:	ldclt	0, cr11, [r0, #-16]
    3280:	vqdmulh.s<illegal width 8>	d20, d0, d6
    3284:	stmdbmi	r6, {r0, r2, r3, r5, r6, r9, sp}
    3288:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    328c:			; <UNDEFINED> instruction: 0xf5034479
    3290:	ldrbtmi	r7, [r8], #-826	; 0xfffffcc6
    3294:	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3298:	andeq	r2, r0, r6, asr #13
    329c:	strdeq	r2, [r0], -sl
    32a0:	muleq	r0, r4, r2
    32a4:	andeq	r2, r0, r2, lsr #5
    32a8:	addlt	fp, r3, r0, lsl #10
    32ac:	movwls	fp, #4432	; 0x1150
    32b0:	stmdbmi	sl, {r0, r1, r3, r9, sl, lr}
    32b4:	andcs	r9, r0, #0, 4
    32b8:			; <UNDEFINED> instruction: 0xf7ff4479
    32bc:	andlt	pc, r3, r3, lsl #17
    32c0:	blx	14143e <__assert_fail@plt+0x140102>
    32c4:	vqdmulh.s<illegal width 8>	d20, d0, d6
    32c8:	stmdbmi	r6, {r1, r3, r4, r5, r6, r9, sp}
    32cc:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    32d0:			; <UNDEFINED> instruction: 0xf5034479
    32d4:	ldrbtmi	r7, [r8], #-836	; 0xfffffcbc
    32d8:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32dc:	andeq	r2, r0, r8, lsl #13
    32e0:			; <UNDEFINED> instruction: 0x000026b6
    32e4:	andeq	r2, r0, r0, asr r2
    32e8:	andeq	r2, r0, lr, asr r2
    32ec:	addlt	fp, r4, r0, lsl r5
    32f0:	stcls	3, cr9, [r3], {3}
    32f4:			; <UNDEFINED> instruction: 0x4613b150
    32f8:	stmib	sp, {r1, r2, r9, fp, ip, pc}^
    32fc:	strmi	r4, [sl], -r0, lsl #4
    3300:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    3304:			; <UNDEFINED> instruction: 0xf85ef7ff
    3308:	ldclt	0, cr11, [r0, #-16]
    330c:			; <UNDEFINED> instruction: 0xf44f4b06
    3310:	stmdbmi	r6, {r1, r5, r9, ip, sp, lr}
    3314:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    3318:			; <UNDEFINED> instruction: 0xf5034479
    331c:	ldrbtmi	r7, [r8], #-848	; 0xfffffcb0
    3320:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3324:	andeq	r2, r0, r2, asr #12
    3328:	andeq	r2, r0, lr, ror #12
    332c:	andeq	r2, r0, r8, lsl #4
    3330:	andeq	r2, r0, r6, lsl r2
    3334:	addlt	fp, r2, r0, lsl r5
    3338:			; <UNDEFINED> instruction: 0x461cb158
    333c:	strls	r9, [r0], #-2820	; 0xfffff4fc
    3340:	ldrmi	r9, [r3], -r1, lsl #6
    3344:	stmdbmi	r9, {r1, r3, r9, sl, lr}
    3348:			; <UNDEFINED> instruction: 0xf7ff4479
    334c:	andlt	pc, r2, fp, lsr r8	; <UNPREDICTABLE>
    3350:	blmi	1f2798 <__assert_fail@plt+0x1f145c>
    3354:	addscs	pc, r6, #64, 4
    3358:	stmdami	r7, {r1, r2, r8, fp, lr}
    335c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3360:	cmpvc	r9, #12582912	; 0xc00000	; <UNPREDICTABLE>
    3364:			; <UNDEFINED> instruction: 0xf7fd4478
    3368:	svclt	0x0000efea
    336c:	andeq	r2, r0, r0, lsl #12
    3370:	andeq	r2, r0, r8, lsr #12
    3374:	andeq	r2, r0, r2, asr #3
    3378:	ldrdeq	r2, [r0], -r0
    337c:	addlt	fp, r2, r0, lsl r5
    3380:			; <UNDEFINED> instruction: 0x461cb158
    3384:	strls	r9, [r0], #-2820	; 0xfffff4fc
    3388:	ldrmi	r9, [r3], -r1, lsl #6
    338c:	stmdbmi	r9, {r1, r3, r9, sl, lr}
    3390:			; <UNDEFINED> instruction: 0xf7ff4479
    3394:	andlt	pc, r2, r7, lsl r8	; <UNPREDICTABLE>
    3398:	blmi	1f27e0 <__assert_fail@plt+0x1f14a4>
    339c:	eorvc	pc, r9, #1325400064	; 0x4f000000
    33a0:	stmdami	r7, {r1, r2, r8, fp, lr}
    33a4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    33a8:	msrvc	SPSR_sx, #12582912	; 0xc00000
    33ac:			; <UNDEFINED> instruction: 0xf7fd4478
    33b0:	svclt	0x0000efc6
    33b4:	andeq	r2, r0, r0, asr #28
    33b8:	andeq	r2, r0, r0, ror #11
    33bc:	andeq	r2, r0, sl, ror r1
    33c0:	andeq	r2, r0, r8, lsl #3
    33c4:	addlt	fp, r3, r0, lsl #10
    33c8:	movwls	fp, #4432	; 0x1150
    33cc:	stmdbmi	sl, {r0, r1, r3, r9, sl, lr}
    33d0:	andcs	r9, r0, #0, 4
    33d4:			; <UNDEFINED> instruction: 0xf7fe4479
    33d8:	strdlt	pc, [r3], -r5
    33dc:	blx	14155a <__assert_fail@plt+0x14021e>
    33e0:	vqdmulh.s<illegal width 8>	d20, d0, d6
    33e4:	stmdbmi	r6, {r0, r4, r5, r7, r9, sp}
    33e8:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    33ec:			; <UNDEFINED> instruction: 0xf5034479
    33f0:	ldrbtmi	r7, [r8], #-882	; 0xfffffc8e
    33f4:	svc	0x00a2f7fd
    33f8:	andeq	r2, r0, r8, ror r5
    33fc:	muleq	r0, sl, r5
    3400:	andeq	r2, r0, r4, lsr r1
    3404:	andeq	r2, r0, r2, asr #2
    3408:	addlt	fp, r3, r0, lsl #10
    340c:	movwls	fp, #4432	; 0x1150
    3410:	stmdbmi	sl, {r0, r1, r3, r9, sl, lr}
    3414:	andcs	r9, r0, #0, 4
    3418:			; <UNDEFINED> instruction: 0xf7fe4479
    341c:	ldrdlt	pc, [r3], -r3
    3420:	blx	14159e <__assert_fail@plt+0x140262>
    3424:	vqdmulh.s<illegal width 8>	d20, d0, d6
    3428:	stmdbmi	r6, {r0, r2, r3, r4, r5, r7, r9, sp}
    342c:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    3430:			; <UNDEFINED> instruction: 0xf5034479
    3434:	ldrbtmi	r7, [r8], #-893	; 0xfffffc83
    3438:	svc	0x0080f7fd
    343c:	andeq	r2, r0, r8, lsr r5
    3440:	andeq	r2, r0, r6, asr r5
    3444:	strdeq	r2, [r0], -r0
    3448:	strdeq	r2, [r0], -lr
    344c:	addlt	fp, r3, r0, lsl #10
    3450:	movwls	fp, #4432	; 0x1150
    3454:	stmdbmi	sl, {r0, r1, r3, r9, sl, lr}
    3458:	andcs	r9, r0, #0, 4
    345c:			; <UNDEFINED> instruction: 0xf7fe4479
    3460:			; <UNDEFINED> instruction: 0xb003ffb1
    3464:	blx	1415e2 <__assert_fail@plt+0x1402a6>
    3468:	vqdmulh.s<illegal width 8>	d20, d0, d6
    346c:	stmdbmi	r6, {r0, r3, r6, r7, r9, sp}
    3470:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    3474:			; <UNDEFINED> instruction: 0xf5034479
    3478:	ldrbtmi	r6, [r8], #-900	; 0xfffffc7c
    347c:	svc	0x005ef7fd
    3480:	strdeq	r2, [r0], -r8
    3484:	andeq	r2, r0, r2, lsl r5
    3488:	andeq	r2, r0, ip, lsr #1
    348c:	strheq	r2, [r0], -sl
    3490:	addlt	fp, r3, r0, lsl #10
    3494:	movwls	fp, #4432	; 0x1150
    3498:	stmdbmi	sl, {r0, r1, r3, r9, sl, lr}
    349c:	andcs	r9, r0, #0, 4
    34a0:			; <UNDEFINED> instruction: 0xf7fe4479
    34a4:	andlt	pc, r3, pc, lsl #31
    34a8:	blx	141626 <__assert_fail@plt+0x1402ea>
    34ac:	vqdmulh.s<illegal width 8>	d20, d0, d6
    34b0:	stmdbmi	r6, {r0, r2, r4, r6, r7, r9, sp}
    34b4:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    34b8:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q1.5>
    34bc:	ldrbtmi	r4, [r8], #-844	; 0xfffffcb4
    34c0:	svc	0x003cf7fd
    34c4:	andeq	r3, r0, r8, lsl #11
    34c8:	andeq	r2, r0, lr, asr #9
    34cc:	andeq	r2, r0, r8, rrx
    34d0:	andeq	r2, r0, r6, ror r0
    34d4:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    34d8:			; <UNDEFINED> instruction: 0x460cb510
    34dc:	blmi	694d48 <__assert_fail@plt+0x693a0c>
    34e0:	strdlt	r4, [r4], ip
    34e4:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    34e8:	movwls	r6, #14363	; 0x381b
    34ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    34f0:			; <UNDEFINED> instruction: 0xf8ad2300
    34f4:	blls	18f51c <__assert_fail@plt+0x18e1e0>
    34f8:	smlatbls	r0, r8, r1, fp
    34fc:	movwls	r4, #6419	; 0x1913
    3500:	ldrbtmi	r4, [r9], #-1555	; 0xfffff9ed
    3504:			; <UNDEFINED> instruction: 0xf88daa02
    3508:			; <UNDEFINED> instruction: 0xf7fe4008
    350c:	bmi	443280 <__assert_fail@plt+0x441f44>
    3510:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    3514:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3518:	subsmi	r9, sl, r3, lsl #22
    351c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3520:	andlt	sp, r4, sp, lsl #2
    3524:	blmi	2f296c <__assert_fail@plt+0x2f1630>
    3528:	eorsvc	pc, r9, #1325400064	; 0x4f000000
    352c:	stmdami	fp, {r1, r3, r8, fp, lr}
    3530:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3534:	orrvs	pc, pc, #12582912	; 0xc00000
    3538:			; <UNDEFINED> instruction: 0xf7fd4478
    353c:			; <UNDEFINED> instruction: 0xf7fdef00
    3540:	svclt	0x0000edd2
    3544:	ldrdeq	r3, [r1], -r4
    3548:	andeq	r0, r0, r0, lsr r1
    354c:	andeq	r2, r0, r6, asr r4
    3550:	andeq	r3, r1, r2, lsr #19
    3554:	andeq	r2, r0, r4, asr r4
    3558:	andeq	r1, r0, lr, ror #31
    355c:	strdeq	r1, [r0], -ip
    3560:	addlt	fp, r3, r0, lsl #10
    3564:	movwcs	lr, #2509	; 0x9cd
    3568:	stmdbmi	r4, {r0, r1, r3, r9, sl, lr}
    356c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    3570:			; <UNDEFINED> instruction: 0xff28f7fe
    3574:			; <UNDEFINED> instruction: 0xf85db003
    3578:	svclt	0x0000fb04
    357c:	andeq	r2, r0, lr, ror #7
    3580:	addlt	fp, r3, r0, lsl #10
    3584:	movwcs	lr, #2509	; 0x9cd
    3588:	stmdbmi	r4, {r0, r1, r3, r9, sl, lr}
    358c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    3590:			; <UNDEFINED> instruction: 0xff18f7fe
    3594:			; <UNDEFINED> instruction: 0xf85db003
    3598:	svclt	0x0000fb04
    359c:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    35a0:	addlt	fp, r3, r0, lsl #10
    35a4:	movwcs	lr, #2509	; 0x9cd
    35a8:	stmdbmi	r4, {r0, r1, r3, r9, sl, lr}
    35ac:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    35b0:			; <UNDEFINED> instruction: 0xff08f7fe
    35b4:			; <UNDEFINED> instruction: 0xf85db003
    35b8:	svclt	0x0000fb04
    35bc:			; <UNDEFINED> instruction: 0x000023b6
    35c0:	addlt	fp, r3, r0, lsl #10
    35c4:	movwcs	lr, #2509	; 0x9cd
    35c8:	stmdbmi	r4, {r0, r1, r3, r9, sl, lr}
    35cc:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    35d0:	mrc2	7, 7, pc, cr8, cr14, {7}
    35d4:			; <UNDEFINED> instruction: 0xf85db003
    35d8:	svclt	0x0000fb04
    35dc:	muleq	r0, sl, r3
    35e0:			; <UNDEFINED> instruction: 0x4604b510
    35e4:	and	fp, r8, r8, lsl r9
    35e8:			; <UNDEFINED> instruction: 0xf7fd6820
    35ec:	stmiavs	r0!, {r2, r5, r6, r8, sl, fp, sp, lr, pc}^
    35f0:	ldc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    35f4:	ldclle	8, cr2, [r7]
    35f8:	blmi	1b2a40 <__assert_fail@plt+0x1b1704>
    35fc:	andscc	pc, r6, #64, 4
    3600:	stmdami	r6, {r0, r2, r8, fp, lr}
    3604:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3608:	orrsmi	pc, ip, #805306368	; 0x30000000
    360c:			; <UNDEFINED> instruction: 0xf7fd4478
    3610:	svclt	0x0000ee96
    3614:	andeq	r2, r0, r0, lsl #7
    3618:	andeq	r1, r0, sl, lsl pc
    361c:	andeq	r1, r0, r8, lsr #30
    3620:	cmnlt	r8, r0, lsl r5
    3624:	stmdbvs	r0, {r2, r9, sl, lr}^
    3628:	mrc	7, 3, APSR_nzcv, cr0, cr13, {7}
    362c:	mlacc	r0, r4, r8, pc	; <UNPREDICTABLE>
    3630:	rscscc	pc, pc, #79	; 0x4f
    3634:	vrhadd.u32	q11, <illegal reg q7.5>, q9
    3638:			; <UNDEFINED> instruction: 0xf8840300
    363c:	ldclt	0, cr3, [r0, #-128]	; 0xffffff80
    3640:			; <UNDEFINED> instruction: 0xf44f4b05
    3644:	stmdbmi	r5, {r3, r6, r9, ip, sp, lr}
    3648:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    364c:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q1.5>
    3650:	ldrbtmi	r4, [r8], #-948	; 0xfffffc4c
    3654:	mrc	7, 3, APSR_nzcv, cr2, cr13, {7}
    3658:	andeq	r2, r0, sl, lsr r3
    365c:	ldrdeq	r1, [r0], -r4
    3660:	andeq	r1, r0, r2, ror #29
    3664:	addlt	fp, r2, r0, ror r5
    3668:	strmi	fp, [sp], -r8, lsl #7
    366c:	stmdavs	r3, {r0, r3, r4, r8, r9, ip, sp, pc}
    3670:	stmiblt	r3!, {r2, r9, sl, lr}
    3674:	andvs	r6, r5, r1, asr #18
    3678:	blle	1cda80 <__assert_fail@plt+0x1cc744>
    367c:			; <UNDEFINED> instruction: 0x461a4e1a
    3680:	strtmi	r9, [r8], -r1
    3684:			; <UNDEFINED> instruction: 0x9600447e
    3688:	ldcl	7, cr15, [r0, #1012]!	; 0x3f4
    368c:			; <UNDEFINED> instruction: 0x46224917
    3690:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3694:	pop	{r1, ip, sp, pc}
    3698:			; <UNDEFINED> instruction: 0xf7fd4070
    369c:	blmi	532e70 <__assert_fail@plt+0x531b34>
    36a0:	subcc	pc, r2, #64, 4
    36a4:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
    36a8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    36ac:	orrsvs	pc, sl, #12582912	; 0xc00000
    36b0:			; <UNDEFINED> instruction: 0xf7fd4478
    36b4:	blmi	47efcc <__assert_fail@plt+0x47dc90>
    36b8:	subcc	pc, r1, #64, 4
    36bc:	ldmdami	r1, {r4, r8, fp, lr}
    36c0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    36c4:	orrsvs	pc, sl, #12582912	; 0xc00000
    36c8:			; <UNDEFINED> instruction: 0xf7fd4478
    36cc:	blmi	3befb4 <__assert_fail@plt+0x3bdc78>
    36d0:	subsvc	pc, r0, #1325400064	; 0x4f000000
    36d4:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    36d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    36dc:	orrsvs	pc, sl, #12582912	; 0xc00000
    36e0:			; <UNDEFINED> instruction: 0xf7fd4478
    36e4:	svclt	0x0000ee2c
    36e8:			; <UNDEFINED> instruction: 0xfffff4b5
    36ec:			; <UNDEFINED> instruction: 0xffffebdb
    36f0:	ldrdeq	r2, [r0], -ip
    36f4:	andeq	r1, r0, r6, ror lr
    36f8:			; <UNDEFINED> instruction: 0x000022bc
    36fc:	andeq	r2, r0, r4, asr #5
    3700:	andeq	r1, r0, lr, asr lr
    3704:	andeq	r1, r0, ip, asr #29
    3708:	andeq	r2, r0, ip, lsr #5
    370c:	andeq	r1, r0, r6, asr #28
    3710:	andeq	r1, r0, r4, asr lr
    3714:	tstcs	r1, r0, lsl #16
    3718:	stcllt	7, cr15, [sl, #-1012]	; 0xfffffc0c
    371c:	tstcs	r0, r0, lsl #16
    3720:	stcllt	7, cr15, [r6, #-1012]	; 0xfffffc0c
    3724:	tstcs	r1, r3, lsl #16
    3728:			; <UNDEFINED> instruction: 0xf7fd6818
    372c:	svclt	0x0000bd41
    3730:	tstcs	r1, r3, lsl #16
    3734:			; <UNDEFINED> instruction: 0xf7fd6818
    3738:	svclt	0x0000bd3b
    373c:	blmi	1156054 <__assert_fail@plt+0x1154d18>
    3740:	push	{r1, r3, r4, r5, r6, sl, lr}
    3744:	strdlt	r4, [ip], r0	; <UNPREDICTABLE>
    3748:			; <UNDEFINED> instruction: 0x460558d3
    374c:			; <UNDEFINED> instruction: 0x932b681b
    3750:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3754:	ldc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    3758:	strmi	r6, [r4], -r6, lsl #16
    375c:	stc	7, cr15, [r0, #1012]	; 0x3f4
    3760:	ldc	7, cr15, [sl, #-1012]	; 0xfffffc0c
    3764:	strtmi	fp, [r8], -r8, lsl #19
    3768:			; <UNDEFINED> instruction: 0xf7fd2101
    376c:	bmi	ebec04 <__assert_fail@plt+0xebd8c8>
    3770:	ldrbtmi	r4, [sl], #-2872	; 0xfffff4c8
    3774:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3778:	subsmi	r9, sl, fp, lsr #22
    377c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3780:	andcs	sp, r0, r3, ror #2
    3784:	pop	{r2, r3, r5, ip, sp, pc}
    3788:	stmdbge	r9, {r4, r5, r6, r7, r8, pc}
    378c:	movwcs	r2, #1
    3790:	movwcc	lr, #39373	; 0x99cd
    3794:	stcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    3798:	stcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    379c:	ldcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    37a0:			; <UNDEFINED> instruction: 0xf6489f09
    37a4:			; <UNDEFINED> instruction: 0xf6c80289
    37a8:			; <UNDEFINED> instruction: 0xf64d0288
    37ac:	vmull.p8	q11, d20, d3
    37b0:	blx	fe093026 <__assert_fail@plt+0xfe091cea>
    37b4:	b	13c83d8 <__assert_fail@plt+0x13c709c>
    37b8:	stmdbls	sl, {r0, r1, r2, r5, r6, r7, sl, fp, ip, sp, lr}
    37bc:	bl	ff3148b0 <__assert_fail@plt+0xff313574>
    37c0:	blx	fe388556 <__assert_fail@plt+0xfe38721a>
    37c4:	strbne	r8, [r9, r1, lsl #28]
    37c8:	andeq	pc, r3, #133120	; 0x20800
    37cc:	ldrmi	r1, [sl], #-2008	; 0xfffff828
    37d0:			; <UNDEFINED> instruction: 0x41aeebc1
    37d4:	rsbne	lr, r2, #192, 22	; 0x30000
    37d8:	sbccc	pc, r5, fp, asr #4
    37dc:	adcne	pc, r2, r9, asr #5
    37e0:	andhi	pc, r7, r0, lsl #23
    37e4:	ldmdaeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    37e8:	andscc	pc, r2, #8, 22	; 0x2000
    37ec:	blx	2148d6 <__assert_fail@plt+0x21359a>
    37f0:	bl	ff321444 <__assert_fail@plt+0xff320108>
    37f4:			; <UNDEFINED> instruction: 0xf8df20e0
    37f8:	orrcs	r8, r0, #100	; 0x64
    37fc:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3800:	ldrbtmi	r9, [r8], #514	; 0x202
    3804:	ldrbtmi	r4, [ip], #2583	; 0xa17
    3808:	smlabtvc	r3, sp, r9, lr
    380c:	ldrmi	sl, [r9], -fp, lsl #30
    3810:	andls	r4, r1, sl, ror r4
    3814:			; <UNDEFINED> instruction: 0xf8cd4638
    3818:			; <UNDEFINED> instruction: 0xf04fc014
    381c:	andls	r0, r0, #20736	; 0x5100
    3820:			; <UNDEFINED> instruction: 0xf8cd2201
    3824:			; <UNDEFINED> instruction: 0xf8cdc018
    3828:			; <UNDEFINED> instruction: 0xf7fd801c
    382c:	eorvs	lr, r6, r6, ror sp
    3830:	ldc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    3834:	ldrtmi	r4, [sl], -ip, lsl #18
    3838:			; <UNDEFINED> instruction: 0xf7fd4479
    383c:			; <UNDEFINED> instruction: 0xf7fdecd6
    3840:			; <UNDEFINED> instruction: 0xf7fded10
    3844:	eorvs	lr, r6, r0, lsr #24
    3848:			; <UNDEFINED> instruction: 0xf7fde78d
    384c:	svclt	0x0000ec4c
    3850:	andeq	r3, r1, r4, ror r7
    3854:	andeq	r0, r0, r0, lsr r1
    3858:	andeq	r3, r1, r2, asr #14
    385c:	andeq	r3, r0, r2, ror r3
    3860:	andeq	r2, r0, r6, ror r6
    3864:	andeq	r1, r0, r4, lsr sp
    3868:	andeq	r2, r0, r4, asr r6
    386c:	ldrbmi	lr, [r0, sp, lsr #18]!
    3870:	svcmi	0x004e2500
    3874:	mcrrmi	0, 10, fp, lr, cr12
    3878:	ldrbtmi	r4, [pc], #-1579	; 3880 <__assert_fail@plt+0x2544>
    387c:			; <UNDEFINED> instruction: 0xf10d494d
    3880:	strmi	r0, [r6], -r3, lsr #4
    3884:	ldrbtmi	r5, [r9], #-2364	; 0xfffff6c4
    3888:	stmdavs	r4!, {r7, fp, sp, lr}
    388c:			; <UNDEFINED> instruction: 0xf04f942b
    3890:			; <UNDEFINED> instruction: 0xf88d0400
    3894:			; <UNDEFINED> instruction: 0xf7fd5023
    3898:			; <UNDEFINED> instruction: 0xf89debbe
    389c:	biclt	r3, fp, r3, lsr #32
    38a0:	ldc	7, cr15, [r6], {253}	; 0xfd
    38a4:	strmi	r6, [r4], -r7, lsl #16
    38a8:	ldcl	7, cr15, [sl], {253}	; 0xfd
    38ac:	ldcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    38b0:	ldmdavs	r0!, {r6, r7, r8, fp, ip, sp, pc}
    38b4:			; <UNDEFINED> instruction: 0xf7fd4629
    38b8:	bmi	ffeab8 <__assert_fail@plt+0xffd77c>
    38bc:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
    38c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    38c4:	subsmi	r9, sl, fp, lsr #22
    38c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    38cc:	eorlt	sp, ip, ip, ror #2
    38d0:			; <UNDEFINED> instruction: 0x87f0e8bd
    38d4:	stcl	7, cr15, [r4], {253}	; 0xfd
    38d8:	strcs	r4, [r2, #-2360]	; 0xfffff6c8
    38dc:			; <UNDEFINED> instruction: 0xf7fd4479
    38e0:	ldrb	lr, [sp, r4, lsl #25]
    38e4:	andcs	sl, r1, r9, lsl #18
    38e8:	stmib	sp, {r8, r9, sp}^
    38ec:			; <UNDEFINED> instruction: 0xf7fd3309
    38f0:			; <UNDEFINED> instruction: 0xf64debb8
    38f4:			; <UNDEFINED> instruction: 0xf7fd6883
    38f8:			; <UNDEFINED> instruction: 0xf2c4ecb4
    38fc:			; <UNDEFINED> instruction: 0xf7fd381b
    3900:			; <UNDEFINED> instruction: 0xf8ddebc2
    3904:			; <UNDEFINED> instruction: 0xf648c024
    3908:			; <UNDEFINED> instruction: 0xf6c80289
    390c:			; <UNDEFINED> instruction: 0xf8df0288
    3910:	blx	fe0abbda <__assert_fail@plt+0xfe0aa89e>
    3914:	b	13c854c <__assert_fail@plt+0x13c7210>
    3918:	stmdbls	sl, {r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr}
    391c:	strbtmi	r4, [r3], #-1274	; 0xfffffb06
    3920:	andsge	pc, r4, sp, asr #17
    3924:	cmnne	r3, #210944	; 0x33800
    3928:	stmdals	r1, {r3, r7, r8, r9, fp, ip, sp, lr, pc}
    392c:	blx	fe08985a <__assert_fail@plt+0xfe08851e>
    3930:	ldrbne	r0, [r8, r3, lsl #4]
    3934:	bl	ff0549a4 <__assert_fail@plt+0xff053668>
    3938:			; <UNDEFINED> instruction: 0xf10d41a8
    393c:	tstls	r4, ip, lsr #16
    3940:	rsbne	lr, r2, #192, 22	; 0x30000
    3944:	sbccc	pc, r5, fp, asr #4
    3948:	adcne	pc, r2, r9, asr #5
    394c:	andls	pc, ip, r0, lsl #23
    3950:	ldmdbeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3954:	andscc	pc, r2, #9216	; 0x2400
    3958:	blx	254ae2 <__assert_fail@plt+0x2537a6>
    395c:			; <UNDEFINED> instruction: 0xf8dfcc13
    3960:	orrcs	r9, r0, #100	; 0x64
    3964:	rsccs	lr, r0, lr, asr #23
    3968:	andls	r4, r1, r9, lsl r6
    396c:			; <UNDEFINED> instruction: 0x464044f9
    3970:	andls	pc, r0, sp, asr #17
    3974:			; <UNDEFINED> instruction: 0x2c02e9cd
    3978:	ldrbtmi	r4, [sl], #-2579	; 0xfffff5ed
    397c:	andls	r3, r7, #16, 4
    3980:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
    3984:	andcs	r9, r1, #1610612736	; 0x60000000
    3988:	stcl	7, cr15, [r6], {253}	; 0xfd
    398c:			; <UNDEFINED> instruction: 0xf7fd6027
    3990:	stmdbmi	lr, {r3, r5, r6, sl, fp, sp, lr, pc}
    3994:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    3998:	stc	7, cr15, [r6], #-1012	; 0xfffffc0c
    399c:	stcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    39a0:	bl	1c4199c <__assert_fail@plt+0x1c40660>
    39a4:	str	r6, [r4, r7, lsr #32]
    39a8:	bl	fe7419a4 <__assert_fail@plt+0xfe740668>
    39ac:	andeq	r3, r1, sl, lsr r6
    39b0:	andeq	r0, r0, r0, lsr r1
    39b4:	andeq	r2, r0, sl, lsr r6
    39b8:	strdeq	r3, [r1], -r6
    39bc:	andeq	r2, r0, ip, ror #11
    39c0:	andeq	r2, r0, r0, ror #10
    39c4:	ldrdeq	r1, [r0], -r8
    39c8:	strdeq	r3, [r0], -sl
    39cc:	andeq	r2, r0, lr, ror #10
    39d0:	strmi	r4, [r3], -r3, lsl #20
    39d4:	stmdavs	r0, {r0, r1, r8, fp, lr}^
    39d8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    39dc:	ldcllt	7, cr15, [r2], #1020	; 0x3fc
    39e0:			; <UNDEFINED> instruction: 0xfffffd39
    39e4:			; <UNDEFINED> instruction: 0xfffffd3f
    39e8:	strmi	r4, [r3], -r3, lsl #20
    39ec:	stmdavs	r0, {r0, r1, r8, fp, lr}^
    39f0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    39f4:	stclt	7, cr15, [r8, #-1020]	; 0xfffffc04
    39f8:			; <UNDEFINED> instruction: 0xfffffd21
    39fc:			; <UNDEFINED> instruction: 0xfffffd27
    3a00:	strmi	r4, [r3], -r3, lsl #20
    3a04:	stmdavs	r0, {r0, r1, r8, fp, lr}^
    3a08:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3a0c:	ldcllt	7, cr15, [r8, #1020]	; 0x3fc
    3a10:			; <UNDEFINED> instruction: 0xfffffd09
    3a14:			; <UNDEFINED> instruction: 0xfffffd0f
    3a18:	strmi	r4, [r3], -r3, lsl #20
    3a1c:	stmdavs	r0, {r0, r1, r8, fp, lr}^
    3a20:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3a24:	stclt	7, cr15, [ip, #1020]!	; 0x3fc
    3a28:			; <UNDEFINED> instruction: 0xfffffcf1
    3a2c:			; <UNDEFINED> instruction: 0xfffffcf7
    3a30:	addlt	fp, r5, r0, lsr r5
    3a34:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3a38:			; <UNDEFINED> instruction: 0xf8df2500
    3a3c:	strmi	ip, [r4], -r0, rrx
    3a40:	bmi	5d4e40 <__assert_fail@plt+0x5d3b04>
    3a44:			; <UNDEFINED> instruction: 0xf10d9500
    3a48:			; <UNDEFINED> instruction: 0xf85e030b
    3a4c:	ldrbtmi	ip, [sl], #-12
    3a50:			; <UNDEFINED> instruction: 0xf8dc6880
    3a54:			; <UNDEFINED> instruction: 0xf8cdc000
    3a58:			; <UNDEFINED> instruction: 0xf04fc00c
    3a5c:			; <UNDEFINED> instruction: 0xf88d0c00
    3a60:			; <UNDEFINED> instruction: 0xf7fd500b
    3a64:	blmi	3fe9d4 <__assert_fail@plt+0x3fd698>
    3a68:	ldrbtmi	r4, [fp], #-2575	; 0xfffff5f1
    3a6c:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    3a70:			; <UNDEFINED> instruction: 0xf89d6860
    3a74:			; <UNDEFINED> instruction: 0xf7ff100b
    3a78:	bmi	342f34 <__assert_fail@plt+0x341bf8>
    3a7c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3a80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3a84:	subsmi	r9, sl, r3, lsl #22
    3a88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3a8c:	andlt	sp, r5, r1, lsl #2
    3a90:			; <UNDEFINED> instruction: 0xf7fdbd30
    3a94:	svclt	0x0000eb28
    3a98:	andeq	r3, r1, r4, ror r4
    3a9c:	andeq	r0, r0, r0, lsr r1
    3aa0:	andeq	r2, r0, lr, asr #9
    3aa4:			; <UNDEFINED> instruction: 0xfffffca7
    3aa8:			; <UNDEFINED> instruction: 0xfffffcab
    3aac:	andeq	r3, r1, r6, lsr r4
    3ab0:	addlt	fp, r5, r0, lsr r5
    3ab4:	ldrsb	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3ab8:			; <UNDEFINED> instruction: 0xf8df2500
    3abc:			; <UNDEFINED> instruction: 0x4604c058
    3ac0:	bmi	554ec0 <__assert_fail@plt+0x553b84>
    3ac4:	blge	a8ecc <__assert_fail@plt+0xa7b90>
    3ac8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3acc:	stmvs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3ad0:	ldrdgt	pc, [r0], -ip
    3ad4:	andgt	pc, ip, sp, asr #17
    3ad8:	stceq	0, cr15, [r0], {79}	; 0x4f
    3adc:			; <UNDEFINED> instruction: 0xf7fd9502
    3ae0:	blmi	3be958 <__assert_fail@plt+0x3bd61c>
    3ae4:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
    3ae8:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    3aec:	stmdbls	r2, {r5, r6, fp, sp, lr}
    3af0:	mcrr2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    3af4:	blmi	1d6328 <__assert_fail@plt+0x1d4fec>
    3af8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3afc:	blls	ddb6c <__assert_fail@plt+0xdc830>
    3b00:			; <UNDEFINED> instruction: 0xf04f405a
    3b04:	mrsle	r0, SP_irq
    3b08:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    3b0c:	b	ffac1b08 <__assert_fail@plt+0xffac07cc>
    3b10:	strdeq	r3, [r1], -r4
    3b14:	andeq	r0, r0, r0, lsr r1
    3b18:	andeq	r2, r0, r0, ror #8
    3b1c:			; <UNDEFINED> instruction: 0xfffffc2b
    3b20:			; <UNDEFINED> instruction: 0xfffffc2f
    3b24:			; <UNDEFINED> instruction: 0x000133bc
    3b28:	addlt	fp, r5, r0, lsr r5
    3b2c:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3b30:			; <UNDEFINED> instruction: 0xf8df2500
    3b34:	blge	b3cac <__assert_fail@plt+0xb2970>
    3b38:	bmi	594f38 <__assert_fail@plt+0x593bfc>
    3b3c:	strmi	r9, [r4], -r0, lsl #10
    3b40:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3b44:	stmvs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3b48:	ldrdgt	pc, [r0], -ip
    3b4c:	andgt	pc, ip, sp, asr #17
    3b50:	stceq	0, cr15, [r0], {79}	; 0x4f
    3b54:			; <UNDEFINED> instruction: 0xf7fd9502
    3b58:	stmdbls	r2, {r5, r6, r8, r9, fp, sp, lr, pc}
    3b5c:	blmi	3b0048 <__assert_fail@plt+0x3aed0c>
    3b60:	strls	r4, [r0], #-2574	; 0xfffff5f2
    3b64:	stmdavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3b68:			; <UNDEFINED> instruction: 0xf7ff447a
    3b6c:	bmi	342498 <__assert_fail@plt+0x34115c>
    3b70:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3b74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3b78:	subsmi	r9, sl, r3, lsl #22
    3b7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3b80:	andlt	sp, r5, r1, lsl #2
    3b84:			; <UNDEFINED> instruction: 0xf7fdbd30
    3b88:	svclt	0x0000eaae
    3b8c:	andeq	r3, r1, ip, ror r3
    3b90:	andeq	r0, r0, r0, lsr r1
    3b94:	strdeq	r2, [r0], -r0
    3b98:			; <UNDEFINED> instruction: 0xfffffbad
    3b9c:			; <UNDEFINED> instruction: 0xfffffbb1
    3ba0:	andeq	r3, r1, r2, asr #6
    3ba4:	strmi	r4, [r3], -r3, lsl #20
    3ba8:	stmdavs	r0, {r0, r1, r8, fp, lr}^
    3bac:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3bb0:	stcllt	7, cr15, [lr], #-1020	; 0xfffffc04
    3bb4:			; <UNDEFINED> instruction: 0xfffffb65
    3bb8:			; <UNDEFINED> instruction: 0xfffffb6b
    3bbc:	strmi	r4, [r3], -r3, lsl #20
    3bc0:	stmdavs	r0, {r0, r1, r8, fp, lr}^
    3bc4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3bc8:	mcrrlt	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    3bcc:			; <UNDEFINED> instruction: 0xfffffb4d
    3bd0:			; <UNDEFINED> instruction: 0xfffffb53
    3bd4:	strmi	r4, [r3], -r3, lsl #20
    3bd8:	stmdavs	r0, {r0, r1, r8, fp, lr}^
    3bdc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3be0:	ldclt	7, cr15, [lr], #1020	; 0x3fc
    3be4:			; <UNDEFINED> instruction: 0xfffffb35
    3be8:			; <UNDEFINED> instruction: 0xfffffb3b
    3bec:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3bf0:	ldrlt	r4, [r0, #-2589]!	; 0xfffff5e3
    3bf4:	strdlt	r4, [r9], ip
    3bf8:			; <UNDEFINED> instruction: 0x46054b1c
    3bfc:	stmvs	r0, {sl, sp}
    3c00:	strls	r4, [r2], #-1147	; 0xfffffb85
    3c04:	blge	1a880c <__assert_fail@plt+0x1a74d0>
    3c08:	andcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
    3c0c:	andls	r6, r7, #1179648	; 0x120000
    3c10:	andeq	pc, r0, #79	; 0x4f
    3c14:	andls	sl, r1, #20480	; 0x5000
    3c18:	stmib	sp, {r0, r2, r4, r9, fp, lr}^
    3c1c:	ldrbtmi	r4, [sl], #-1029	; 0xfffffbfb
    3c20:	b	ffec1c1c <__assert_fail@plt+0xffec08e0>
    3c24:	andcs	r2, r1, ip, lsl #2
    3c28:	stmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c2c:	stmdbls	r5, {r1, r2, r9, fp, ip, pc}
    3c30:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    3c34:	andls	r4, r0, r4, lsl #12
    3c38:	bmi	3dbdc8 <__assert_fail@plt+0x3daa8c>
    3c3c:	ldrbtmi	r6, [sl], #-2152	; 0xfffff798
    3c40:	adcvs	r6, r1, r5, lsr #32
    3c44:	blx	1dc1c4a <__assert_fail@plt+0x1dc090e>
    3c48:	blmi	1d6480 <__assert_fail@plt+0x1d5144>
    3c4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c50:	blls	1ddcc0 <__assert_fail@plt+0x1dc984>
    3c54:			; <UNDEFINED> instruction: 0xf04f405a
    3c58:	mrsle	r0, SP_irq
    3c5c:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    3c60:	b	1041c5c <__assert_fail@plt+0x1040920>
    3c64:	andeq	r3, r1, r0, asr #5
    3c68:	andeq	r0, r0, r0, lsr r1
    3c6c:	andeq	r2, r0, ip, lsr #6
    3c70:	andeq	r2, r0, lr, lsl r3
    3c74:			; <UNDEFINED> instruction: 0xfffffaef
    3c78:	andeq	r1, r0, r7, lsl #1
    3c7c:	andeq	r3, r1, r8, ror #4
    3c80:	addlt	fp, r5, r0, lsr r5
    3c84:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3c88:			; <UNDEFINED> instruction: 0xf8df2500
    3c8c:	blge	b3e14 <__assert_fail@plt+0xb2ad8>
    3c90:	bmi	5d5090 <__assert_fail@plt+0x5d3d54>
    3c94:	strmi	r9, [r4], -r0, lsl #10
    3c98:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3c9c:	stmvs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3ca0:	ldrdgt	pc, [r0], -ip
    3ca4:	andgt	pc, ip, sp, asr #17
    3ca8:	stceq	0, cr15, [r0], {79}	; 0x4f
    3cac:			; <UNDEFINED> instruction: 0xf7fd9502
    3cb0:	stmdbls	r2, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
    3cb4:	blmi	3f0200 <__assert_fail@plt+0x3eeec4>
    3cb8:	strls	r4, [r0], #-2575	; 0xfffff5f1
    3cbc:	stmdavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3cc0:			; <UNDEFINED> instruction: 0xf7ff447a
    3cc4:	stmdals	r2, {r0, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    3cc8:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ccc:	blmi	1d6500 <__assert_fail@plt+0x1d51c4>
    3cd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3cd4:	blls	ddd44 <__assert_fail@plt+0xdca08>
    3cd8:			; <UNDEFINED> instruction: 0xf04f405a
    3cdc:	mrsle	r0, SP_irq
    3ce0:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    3ce4:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ce8:	andeq	r3, r1, r4, lsr #4
    3cec:	andeq	r0, r0, r0, lsr r1
    3cf0:	andeq	r2, r0, r8, lsl #25
    3cf4:			; <UNDEFINED> instruction: 0xfffffa55
    3cf8:			; <UNDEFINED> instruction: 0xfffffa59
    3cfc:	andeq	r3, r1, r4, ror #3
    3d00:	addlt	fp, r5, r0, lsr r5
    3d04:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3d08:			; <UNDEFINED> instruction: 0xf8df2500
    3d0c:	blge	b3e94 <__assert_fail@plt+0xb2b58>
    3d10:	bmi	5d5110 <__assert_fail@plt+0x5d3dd4>
    3d14:	strmi	r9, [r4], -r0, lsl #10
    3d18:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3d1c:	stmvs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3d20:	ldrdgt	pc, [r0], -ip
    3d24:	andgt	pc, ip, sp, asr #17
    3d28:	stceq	0, cr15, [r0], {79}	; 0x4f
    3d2c:			; <UNDEFINED> instruction: 0xf7fd9502
    3d30:	stmdbls	r2, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
    3d34:	blmi	3f0280 <__assert_fail@plt+0x3eef44>
    3d38:	strls	r4, [r0], #-2575	; 0xfffff5f1
    3d3c:	stmdavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3d40:			; <UNDEFINED> instruction: 0xf7ff447a
    3d44:	stmdals	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    3d48:	ldmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d4c:	blmi	1d6580 <__assert_fail@plt+0x1d5244>
    3d50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d54:	blls	dddc4 <__assert_fail@plt+0xdca88>
    3d58:			; <UNDEFINED> instruction: 0xf04f405a
    3d5c:	mrsle	r0, SP_irq
    3d60:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    3d64:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d68:	andeq	r3, r1, r4, lsr #3
    3d6c:	andeq	r0, r0, r0, lsr r1
    3d70:	andeq	r2, r0, r8, lsl #24
    3d74:			; <UNDEFINED> instruction: 0xfffff9d5
    3d78:			; <UNDEFINED> instruction: 0xfffff9d9
    3d7c:	andeq	r3, r1, r4, ror #2
    3d80:	addlt	fp, r3, r0, lsl #10
    3d84:	bmi	195598 <__assert_fail@plt+0x19425c>
    3d88:	strmi	r9, [r8], -r0, lsl #6
    3d8c:	ldrbtmi	r6, [sl], #-2201	; 0xfffff767
    3d90:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    3d94:	blx	feac1d98 <__assert_fail@plt+0xfeac0a5c>
    3d98:			; <UNDEFINED> instruction: 0xf85db003
    3d9c:	svclt	0x0000fb04
    3da0:	andeq	r1, r0, r3, lsl #8
    3da4:			; <UNDEFINED> instruction: 0xfffff99b
    3da8:	addlt	fp, fp, r0, lsr r5
    3dac:	strmi	r4, [r4], -r8, lsr #20
    3db0:	strcs	r4, [r0, #-2856]	; 0xfffff4d8
    3db4:	ldrbtmi	r6, [sl], #-2176	; 0xfffff780
    3db8:	ldrbtmi	r9, [fp], #-514	; 0xfffffdfe
    3dbc:	movwls	r4, #2598	; 0xa26
    3dc0:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    3dc4:	ldmpl	r3, {r2, r8, sl, ip, pc}^
    3dc8:	ldmdavs	fp, {r0, r1, r2, r9, fp, sp, pc}
    3dcc:			; <UNDEFINED> instruction: 0xf04f9309
    3dd0:	andls	r0, r1, #0, 6
    3dd4:			; <UNDEFINED> instruction: 0xf10d4a22
    3dd8:	movwls	r0, #13083	; 0x331b
    3ddc:	ldrbtmi	sl, [sl], #-2824	; 0xfffff4f8
    3de0:	strpl	lr, [r7, #-2509]	; 0xfffff633
    3de4:	andspl	pc, fp, sp, lsl #17
    3de8:	b	5c1de4 <__assert_fail@plt+0x5c0aa8>
    3dec:	andcs	r2, r1, r0, lsl r1
    3df0:	ldm	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3df4:	stmdbls	r7, {r3, r8, sl, fp, ip, pc}
    3df8:			; <UNDEFINED> instruction: 0xf89d4603
    3dfc:	blvc	683e70 <__assert_fail@plt+0x682b34>
    3e00:	andeq	pc, r1, r0, lsl #1
    3e04:	strmi	lr, [r0, #-2499]	; 0xfffff63d
    3e08:	andeq	pc, r0, #96, 6	; 0x80000001
    3e0c:	bfieq	r7, sl, #6, #13
    3e10:	ldrle	r6, [r2, #-153]	; 0xffffff67
    3e14:	ldmdbmi	r4, {r0, r1, r4, r9, fp, lr}
    3e18:	ldrbtmi	r6, [sl], #-2144	; 0xfffff7a0
    3e1c:			; <UNDEFINED> instruction: 0xf7ff4479
    3e20:	bmi	4c2ca4 <__assert_fail@plt+0x4c1968>
    3e24:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    3e28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e2c:	subsmi	r9, sl, r9, lsl #22
    3e30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3e34:	andlt	sp, fp, sl, lsl #2
    3e38:	movwls	fp, #3376	; 0xd30
    3e3c:	blmi	356674 <__assert_fail@plt+0x355338>
    3e40:	ldrbtmi	r6, [sl], #-2144	; 0xfffff7a0
    3e44:			; <UNDEFINED> instruction: 0xf7ff447b
    3e48:	ubfx	pc, r1, #20, #11
    3e4c:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e50:	andeq	r2, r0, lr, lsl #3
    3e54:	muleq	r0, lr, r1
    3e58:	strdeq	r3, [r1], -r2
    3e5c:	andeq	r0, r0, r0, lsr r1
    3e60:	andeq	r2, r0, lr, asr r1
    3e64:			; <UNDEFINED> instruction: 0xfffff913
    3e68:			; <UNDEFINED> instruction: 0xffffff61
    3e6c:	andeq	r3, r1, lr, lsl #1
    3e70:	andeq	r1, r0, pc, asr #6
    3e74:			; <UNDEFINED> instruction: 0xfffff8e9
    3e78:	blmi	14167bc <__assert_fail@plt+0x1415480>
    3e7c:	push	{r1, r3, r4, r5, r6, sl, lr}
    3e80:	strdlt	r4, [ip], r0	; <UNPREDICTABLE>
    3e84:			; <UNDEFINED> instruction: 0x460e58d3
    3e88:	ldmdavs	fp, {r2, r9, sl, lr}
    3e8c:			; <UNDEFINED> instruction: 0xf04f932b
    3e90:			; <UNDEFINED> instruction: 0xf7fd0300
    3e94:	stmdavs	r7, {r1, r2, r3, r4, r7, r8, fp, sp, lr, pc}
    3e98:			; <UNDEFINED> instruction: 0xf7fd4605
    3e9c:			; <UNDEFINED> instruction: 0xf7fde9e2
    3ea0:	ldmiblt	r8!, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    3ea4:	blcs	1e038 <__assert_fail@plt+0x1ccfc>
    3ea8:	bmi	1178094 <__assert_fail@plt+0x1176d58>
    3eac:	stmdbmi	r5, {r0, r1, r5, r9, sl, lr}^
    3eb0:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    3eb4:			; <UNDEFINED> instruction: 0xf7ff4479
    3eb8:	bmi	110269c <__assert_fail@plt+0x1101360>
    3ebc:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
    3ec0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ec4:	subsmi	r9, sl, fp, lsr #22
    3ec8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3ecc:	eorlt	sp, ip, r1, ror r1
    3ed0:			; <UNDEFINED> instruction: 0x87f0e8bd
    3ed4:	andcs	sl, r1, r9, lsl #18
    3ed8:	stmib	sp, {r8, r9, sp}^
    3edc:			; <UNDEFINED> instruction: 0xf7fd3309
    3ee0:			; <UNDEFINED> instruction: 0xf64de8c0
    3ee4:			; <UNDEFINED> instruction: 0xf7fd6883
    3ee8:			; <UNDEFINED> instruction: 0xf2c4e9bc
    3eec:			; <UNDEFINED> instruction: 0xf7fd381b
    3ef0:			; <UNDEFINED> instruction: 0xf8dde8ca
    3ef4:			; <UNDEFINED> instruction: 0xf648c024
    3ef8:			; <UNDEFINED> instruction: 0xf6c80289
    3efc:			; <UNDEFINED> instruction: 0xf8df0288
    3f00:	blx	fe0ac23a <__assert_fail@plt+0xfe0aaefe>
    3f04:	b	13c8b3c <__assert_fail@plt+0x13c7800>
    3f08:	stmdbls	sl, {r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr}
    3f0c:	strbtmi	r4, [r3], #-1274	; 0xfffffb06
    3f10:	andsge	pc, r4, sp, asr #17
    3f14:	cmnne	r3, #210944	; 0x33800
    3f18:	stmdals	r1, {r3, r7, r8, r9, fp, ip, sp, lr, pc}
    3f1c:	blx	fe089e4a <__assert_fail@plt+0xfe088b0e>
    3f20:	ldrbne	r0, [r8, r3, lsl #4]
    3f24:	bl	ff054f94 <__assert_fail@plt+0xff053c58>
    3f28:			; <UNDEFINED> instruction: 0xf10d41a8
    3f2c:	tstls	r4, ip, lsr #16
    3f30:	rsbne	lr, r2, #192, 22	; 0x30000
    3f34:	sbccc	pc, r5, fp, asr #4
    3f38:	adcne	pc, r2, r9, asr #5
    3f3c:	andls	pc, ip, r0, lsl #23
    3f40:	ldmdbeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3f44:	andscc	pc, r2, #9216	; 0x2400
    3f48:	blx	2550d2 <__assert_fail@plt+0x253d96>
    3f4c:			; <UNDEFINED> instruction: 0xf8dfcc13
    3f50:	orrcs	r9, r0, #128	; 0x80
    3f54:	rsccs	lr, r0, lr, asr #23
    3f58:	andls	r4, r1, r9, lsl r6
    3f5c:			; <UNDEFINED> instruction: 0x464044f9
    3f60:	andls	pc, r0, sp, asr #17
    3f64:			; <UNDEFINED> instruction: 0x2c02e9cd
    3f68:	ldrbtmi	r4, [sl], #-2586	; 0xfffff5e6
    3f6c:	andls	r3, r7, #32, 4
    3f70:	sbcsvc	pc, r6, #1325400064	; 0x4f000000
    3f74:	andcs	r9, r1, #1610612736	; 0x60000000
    3f78:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f7c:			; <UNDEFINED> instruction: 0xf7fd602f
    3f80:	ldmdbmi	r5, {r4, r5, r6, r8, fp, sp, lr, pc}
    3f84:	strbmi	r6, [r2], -r3, ror #16
    3f88:			; <UNDEFINED> instruction: 0xf7fd4479
    3f8c:			; <UNDEFINED> instruction: 0xf7fde92e
    3f90:			; <UNDEFINED> instruction: 0xf7fde968
    3f94:	stmdavs	r3!, {r3, r4, r5, r6, fp, sp, lr, pc}^
    3f98:	blcs	1c05c <__assert_fail@plt+0x1ad20>
    3f9c:	blmi	3f85b8 <__assert_fail@plt+0x3f727c>
    3fa0:	bmi	3d5868 <__assert_fail@plt+0x3d452c>
    3fa4:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
    3fa8:	ldrbtmi	r6, [sl], #-2209	; 0xfffff75f
    3fac:			; <UNDEFINED> instruction: 0xf958f7ff
    3fb0:			; <UNDEFINED> instruction: 0xf7fde783
    3fb4:	svclt	0x0000e898
    3fb8:	andeq	r3, r1, r8, lsr r0
    3fbc:	andeq	r0, r0, r0, lsr r1
    3fc0:	andeq	r0, r0, r7, asr #17
    3fc4:	andeq	r0, r0, r1, asr lr
    3fc8:	strdeq	r2, [r1], -r6
    3fcc:	andeq	r1, r0, r0, ror pc
    3fd0:	andeq	r1, r0, r8, ror #11
    3fd4:	andeq	r2, r0, sl, lsl #24
    3fd8:	ldrdeq	r1, [r0], -r8
    3fdc:	ldrdeq	r0, [r0], -r3
    3fe0:	andeq	r1, r0, pc, asr #1
    3fe4:	blmi	19d6984 <__assert_fail@plt+0x19d5648>
    3fe8:	push	{r1, r3, r4, r5, r6, sl, lr}
    3fec:	ldrshtlt	r4, [r0], r0
    3ff0:	strcs	r5, [r0, #-2259]	; 0xfffff72d
    3ff4:	strmi	r4, [r4], -pc, lsl #12
    3ff8:			; <UNDEFINED> instruction: 0x932f681b
    3ffc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4000:	strpl	lr, [sl, #-2509]	; 0xfffff633
    4004:			; <UNDEFINED> instruction: 0xf88d950c
    4008:			; <UNDEFINED> instruction: 0xf7fd5027
    400c:			; <UNDEFINED> instruction: 0xf8d0e8e2
    4010:	strmi	r8, [r6], -r0
    4014:	stmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4018:	ldm	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    401c:	cmple	ip, r0, lsl #16
    4020:			; <UNDEFINED> instruction: 0x46394a59
    4024:			; <UNDEFINED> instruction: 0x26004859
    4028:	blmi	1655218 <__assert_fail@plt+0x1653edc>
    402c:	bge	32883c <__assert_fail@plt+0x327500>
    4030:	bge	2a8844 <__assert_fail@plt+0x2a7508>
    4034:	ldrbtmi	r9, [r8], #-513	; 0xfffffdff
    4038:	ldrbtmi	r4, [fp], #-2646	; 0xfffff5aa
    403c:			; <UNDEFINED> instruction: 0xf10d9606
    4040:	ldrbtmi	r0, [sl], #-1319	; 0xfffffad9
    4044:	streq	lr, [r4, #-2509]	; 0xfffff633
    4048:	blge	2e8c50 <__assert_fail@plt+0x2e7914>
    404c:			; <UNDEFINED> instruction: 0xf7fd68a0
    4050:	blls	33e3e8 <__assert_fail@plt+0x33d0ac>
    4054:	andcs	r2, r1, r4, lsl r1
    4058:	svclt	0x00dc42b3
    405c:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    4060:			; <UNDEFINED> instruction: 0xf7fc930c
    4064:	ldmib	sp, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    4068:			; <UNDEFINED> instruction: 0xf89d720a
    406c:	cdpls	0, 0, cr5, cr12, cr7, {1}
    4070:	streq	pc, [r1, #-133]	; 0xffffff7b
    4074:	subvs	r6, r2, r1, ror #16
    4078:	stcvc	6, cr4, [r2], {3}
    407c:	vhadd.u32	d22, d5, d4
    4080:	strvc	r0, [r2], #-512	; 0xfffffe00
    4084:	ldrdvs	r0, [r7], r2
    4088:	ldrle	r6, [r3, #-198]	; 0xffffff3a
    408c:	strmi	r4, [r8], -r2, asr #20
    4090:	ldrbtmi	r4, [sl], #-2370	; 0xfffff6be
    4094:			; <UNDEFINED> instruction: 0xf7ff4479
    4098:	bmi	1082a2c <__assert_fail@plt+0x10816f0>
    409c:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
    40a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    40a4:	subsmi	r9, sl, pc, lsr #22
    40a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    40ac:	eorslt	sp, r0, r6, ror #2
    40b0:			; <UNDEFINED> instruction: 0x87f0e8bd
    40b4:	mcr2	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    40b8:	stmdbge	sp, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    40bc:	stmib	sp, {r0, sp}^
    40c0:			; <UNDEFINED> instruction: 0xf7fc550d
    40c4:			; <UNDEFINED> instruction: 0xf7fdefce
    40c8:			; <UNDEFINED> instruction: 0xf8dfe8cc
    40cc:			; <UNDEFINED> instruction: 0xf7fca0d8
    40d0:	stcls	15, cr14, [sp, #-872]	; 0xfffffc98
    40d4:	addeq	pc, r9, #72, 12	; 0x4800000
    40d8:	addeq	pc, r8, #200, 12	; 0xc800000
    40dc:	cdpvs	6, 8, cr15, cr3, cr13, {2}
    40e0:	cdpcc	2, 1, cr15, cr11, cr4, {6}
    40e4:	movwne	pc, #23426	; 0x5b82	; <UNPREDICTABLE>
    40e8:	vstmiavc	r5!, {s29-s107}
    40ec:	ldrbtmi	r9, [sl], #2318	; 0x90e
    40f0:			; <UNDEFINED> instruction: 0xf8cd442b
    40f4:	bl	ff32c14c <__assert_fail@plt+0xff32ae10>
    40f8:	blx	fe388e8e <__assert_fail@plt+0xfe387b52>
    40fc:	strbne	r9, [r9, r1, lsl #28]
    4100:	andeq	pc, r3, #133120	; 0x20800
    4104:	ldrmi	r1, [sl], #-2008	; 0xfffff828
    4108:			; <UNDEFINED> instruction: 0x41aeebc1
    410c:	bl	ff028524 <__assert_fail@plt+0xff0271e8>
    4110:	vhsub.s8	<illegal reg q8.5>, <illegal reg q5.5>, q9
    4114:	vmla.i<illegal width 8>	d19, d25, d1[1]
    4118:	blx	fe0083aa <__assert_fail@plt+0xfe00706e>
    411c:			; <UNDEFINED> instruction: 0xf04f9005
    4120:	blx	24661a <__assert_fail@plt+0x2452de>
    4124:	strtmi	r3, [r8], #-530	; 0xfffffdee
    4128:	ldrpl	pc, [r3, #-2825]	; 0xfffff4f7
    412c:	ldrsbtls	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    4130:	bl	ff30cf38 <__assert_fail@plt+0xff30bbfc>
    4134:	ldrmi	r2, [r9], -r0, ror #1
    4138:	ldrbtmi	r9, [r9], #1
    413c:	andls	pc, r0, sp, asr #17
    4140:	strcs	lr, [r2, #-2509]	; 0xfffff633
    4144:	bmi	66f588 <__assert_fail@plt+0x66e24c>
    4148:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    414c:	andls	r3, r7, #60, 4	; 0xc0000003
    4150:	rscvc	pc, r7, #1325400064	; 0x4f000000
    4154:	andcs	r9, r1, #1610612736	; 0x60000000
    4158:	ldm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    415c:	andhi	pc, r0, r6, asr #17
    4160:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4164:			; <UNDEFINED> instruction: 0x462a4912
    4168:			; <UNDEFINED> instruction: 0xf7fd4479
    416c:			; <UNDEFINED> instruction: 0xf7fde83e
    4170:			; <UNDEFINED> instruction: 0xf7fce878
    4174:			; <UNDEFINED> instruction: 0xf8c6ef88
    4178:	ldrb	r8, [r1, -r0]
    417c:	svc	0x00b2f7fc
    4180:	andeq	r2, r1, ip, asr #29
    4184:	andeq	r0, r0, r0, lsr r1
    4188:	andeq	r1, r0, r8, lsl #31
    418c:	andeq	r1, r0, lr, lsl #30
    4190:	andeq	r1, r0, lr, lsl pc
    4194:	strdeq	r1, [r0], -sl
    4198:	andeq	r0, r0, r7, ror #13
    419c:			; <UNDEFINED> instruction: 0xfffffde1
    41a0:	andeq	r2, r1, r6, lsl lr
    41a4:	andeq	r1, r0, lr, lsl #27
    41a8:	andeq	r1, r0, sl, lsl #8
    41ac:	andeq	r2, r0, sl, lsr #20
    41b0:	andeq	r1, r0, ip, lsr #28
    41b4:	addlt	fp, r7, r0, lsr r5
    41b8:	ldrd	pc, [ip], pc	; <UNPREDICTABLE>
    41bc:			; <UNDEFINED> instruction: 0xf8df2500
    41c0:	blge	f43f8 <__assert_fail@plt+0xf30bc>
    41c4:	bmi	8955c4 <__assert_fail@plt+0x894288>
    41c8:	strmi	r9, [r4], -r0, lsl #10
    41cc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    41d0:	stmvs	r0, {r1, r3, r4, r5, r6, sl, lr}
    41d4:	ldrdgt	pc, [r0], -ip
    41d8:	andsgt	pc, r4, sp, asr #17
    41dc:	stceq	0, cr15, [r0], {79}	; 0x4f
    41e0:			; <UNDEFINED> instruction: 0xf7fd9503
    41e4:	blls	fe254 <__assert_fail@plt+0xfcf18>
    41e8:	ldmdale	lr, {r2, r5, r6, r8, r9, fp, sp}
    41ec:	tstcs	r1, r9, lsl sl
    41f0:	strls	sl, [r4, #-2052]	; 0xfffff7fc
    41f4:			; <UNDEFINED> instruction: 0xf7fc447a
    41f8:	blmi	6000c8 <__assert_fail@plt+0x5fed8c>
    41fc:	strls	r4, [r0], #-2583	; 0xfffff5e9
    4200:	stmdavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4204:	stmdbls	r4, {r1, r3, r4, r5, r6, sl, lr}
    4208:			; <UNDEFINED> instruction: 0xff42f7fe
    420c:			; <UNDEFINED> instruction: 0xf7fc9804
    4210:	bmi	4ffe88 <__assert_fail@plt+0x4feb4c>
    4214:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    4218:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    421c:	subsmi	r9, sl, r5, lsl #22
    4220:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4224:	andlt	sp, r7, sp, lsl #2
    4228:			; <UNDEFINED> instruction: 0xf7fdbd30
    422c:	stmdbmi	sp, {r1, r3, r4, fp, sp, lr, pc}
    4230:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    4234:	svc	0x00d8f7fc
    4238:	tstcs	r1, r0, lsr #16
    423c:	svc	0x00baf7fc
    4240:			; <UNDEFINED> instruction: 0xf7fce7e7
    4244:	svclt	0x0000ef50
    4248:	strdeq	r2, [r1], -r0
    424c:	andeq	r0, r0, r0, lsr r1
    4250:	andeq	r2, r0, r4, ror #16
    4254:	andeq	r1, r0, ip, asr #27
    4258:			; <UNDEFINED> instruction: 0xfffff511
    425c:			; <UNDEFINED> instruction: 0xfffff515
    4260:	muleq	r1, lr, ip
    4264:	muleq	r0, r2, sp
    4268:	svcmi	0x00f0e92d
    426c:	stmdami	r1, {r0, r2, r9, sl, lr}^
    4270:	blmi	10704bc <__assert_fail@plt+0x106f180>
    4274:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    4278:	ldrdlt	pc, [r0, -pc]
    427c:	ldrdge	pc, [r0, -pc]
    4280:	ldrbtmi	r5, [fp], #2243	; 0x8c3
    4284:	ldrsbtls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    4288:			; <UNDEFINED> instruction: 0xf8df44fa
    428c:	ldmdavs	fp, {r2, r3, r4, r5, r6, r7, pc}
    4290:			; <UNDEFINED> instruction: 0xf04f930f
    4294:	svcmi	0x003d0300
    4298:	teqeq	fp, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    429c:	ldrbtmi	r4, [r9], #3644	; 0xe3c
    42a0:	ldrbtmi	r6, [r8], #2216	; 0x8a8
    42a4:	ldrbtmi	r9, [pc], #-777	; 42ac <__assert_fail@plt+0x2f70>
    42a8:	teqeq	sl, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    42ac:	movwls	r4, #29822	; 0x747e
    42b0:			; <UNDEFINED> instruction: 0xf10d465a
    42b4:			; <UNDEFINED> instruction: 0xf8cd0339
    42b8:	movwls	sl, #20512	; 0x5020
    42bc:			; <UNDEFINED> instruction: 0xf8cdab0e
    42c0:	movwls	r9, #12312	; 0x3018
    42c4:	teqeq	r7, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    42c8:	andshi	pc, r0, sp, asr #17
    42cc:			; <UNDEFINED> instruction: 0xf10d9301
    42d0:	smladxls	r2, r6, r3, r0
    42d4:	strls	r9, [sl], #-1536	; 0xfffffa00
    42d8:	eorsmi	pc, r6, sp, lsl #17
    42dc:	eorsmi	pc, r7, sp, lsl #17
    42e0:	eorsmi	pc, r8, sp, lsl #17
    42e4:	eorsmi	pc, r9, sp, lsl #17
    42e8:	eorsmi	pc, sl, sp, lsl #17
    42ec:	eorsmi	pc, fp, sp, lsl #17
    42f0:	svc	0x0092f7fc
    42f4:	mlascc	r6, sp, r8, pc	; <UNPREDICTABLE>
    42f8:			; <UNDEFINED> instruction: 0xf89dbb8b
    42fc:			; <UNDEFINED> instruction: 0xb1ab3037
    4300:	blmi	915bcc <__assert_fail@plt+0x914890>
    4304:	strls	r4, [r0, #-2596]	; 0xfffff5dc
    4308:	stmdavs	r8!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    430c:			; <UNDEFINED> instruction: 0xf7fe447a
    4310:	bmi	8c3d84 <__assert_fail@plt+0x8c2a48>
    4314:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    4318:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    431c:	subsmi	r9, sl, pc, lsl #22
    4320:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4324:	andslt	sp, r1, r3, lsr #2
    4328:	svchi	0x00f0e8bd
    432c:	mlascc	r8, sp, r8, pc	; <UNPREDICTABLE>
    4330:			; <UNDEFINED> instruction: 0xf89db9bb
    4334:	ldmiblt	r3!, {r0, r3, r4, r5, ip, sp}
    4338:	mlascc	sl, sp, r8, pc	; <UNPREDICTABLE>
    433c:			; <UNDEFINED> instruction: 0xf89db9ab
    4340:			; <UNDEFINED> instruction: 0x4651303b
    4344:	bicsle	r2, ip, r0, lsl #22
    4348:	svc	0x008af7fc
    434c:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
    4350:	svc	0x004af7fc
    4354:	tstcs	r1, r8, lsr #16
    4358:	svc	0x002cf7fc
    435c:			; <UNDEFINED> instruction: 0x4659e7d9
    4360:	ldrtmi	lr, [r9], -pc, asr #15
    4364:	strbmi	lr, [r1], -sp, asr #15
    4368:	strbmi	lr, [r9], -fp, asr #15
    436c:			; <UNDEFINED> instruction: 0xf7fce7c9
    4370:	svclt	0x0000eeba
    4374:	andeq	r2, r1, lr, lsr ip
    4378:	andeq	r0, r0, r0, lsr r1
    437c:	andeq	r1, r0, r2, lsl #27
    4380:	muleq	r0, r8, sp
    4384:	andeq	r1, r0, r6, asr sp
    4388:	andeq	r1, r0, sl, asr #26
    438c:	andeq	r1, r0, r2, ror sp
    4390:	andeq	r1, r0, r0, ror #26
    4394:			; <UNDEFINED> instruction: 0xfffff409
    4398:			; <UNDEFINED> instruction: 0xfffff40d
    439c:	muleq	r1, lr, fp
    43a0:	andeq	r1, r0, r6, ror #25
    43a4:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    43a8:	ldrlt	r4, [r0, #-2592]!	; 0xfffff5e0
    43ac:	strdlt	r4, [r9], ip
    43b0:	strcs	r4, [r0, #-2847]	; 0xfffff4e1
    43b4:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    43b8:	movwls	r6, #2176	; 0x880
    43bc:	strls	sl, [r2, #-2822]	; 0xfffff4fa
    43c0:	andcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
    43c4:	andls	r6, r7, #1179648	; 0x120000
    43c8:	andeq	pc, r0, #79	; 0x4f
    43cc:	andseq	pc, r7, #1073741827	; 0x40000003
    43d0:	bmi	628bdc <__assert_fail@plt+0x6278a0>
    43d4:	ldrbtmi	r9, [sl], #-1286	; 0xfffffafa
    43d8:	andspl	pc, r7, sp, lsl #17
    43dc:	svc	0x001cf7fc
    43e0:	teqlt	r9, r6, lsl #18
    43e4:	bmi	55703c <__assert_fail@plt+0x555d00>
    43e8:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
    43ec:	ldrbtmi	r6, [sl], #-2144	; 0xfffff7a0
    43f0:	mrc2	7, 3, pc, cr2, cr14, {7}
    43f4:	mulscc	r7, sp, r8
    43f8:	bmi	47296c <__assert_fail@plt+0x471630>
    43fc:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    4400:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4404:	subsmi	r9, sl, r7, lsl #22
    4408:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    440c:	andlt	sp, r9, sl, lsl #2
    4410:	bmi	3338d8 <__assert_fail@plt+0x33259c>
    4414:	stmdbmi	ip, {r0, r1, r5, r9, sl, lr}
    4418:	ldrbtmi	r6, [sl], #-2144	; 0xfffff7a0
    441c:			; <UNDEFINED> instruction: 0xf7fe4479
    4420:			; <UNDEFINED> instruction: 0xe7eafefd
    4424:	mrc	7, 2, APSR_nzcv, cr14, cr12, {7}
    4428:	andeq	r2, r1, r8, lsl #22
    442c:	andeq	r0, r0, r0, lsr r1
    4430:	andeq	r2, r0, r2, rrx
    4434:	muleq	r0, r2, ip
    4438:			; <UNDEFINED> instruction: 0xfffff327
    443c:			; <UNDEFINED> instruction: 0xfffff32b
    4440:			; <UNDEFINED> instruction: 0x00012ab6
    4444:			; <UNDEFINED> instruction: 0xfffff2f7
    4448:			; <UNDEFINED> instruction: 0xfffff2fd
    444c:	svcmi	0x00f0e92d
    4450:	bmi	fee55cb0 <__assert_fail@plt+0xfee54974>
    4454:	blmi	fee70718 <__assert_fail@plt+0xfee6f3dc>
    4458:	ldrbtmi	r4, [sl], #-1548	; 0xfffff9f4
    445c:	ldmpl	r3, {r0, r1, r2, r9, sl, lr}^
    4460:			; <UNDEFINED> instruction: 0x932d681b
    4464:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4468:	mrc	7, 5, APSR_nzcv, cr2, cr12, {7}
    446c:	ldrdhi	pc, [r0], -r0
    4470:			; <UNDEFINED> instruction: 0xf7fc4605
    4474:			; <UNDEFINED> instruction: 0xf7fceef6
    4478:	stmdacs	r0, {r4, r7, r9, sl, fp, sp, lr, pc}
    447c:	teqlt	r4, r5, lsr r1
    4480:	stmdage	r9, {r1, r3, r8, fp, sp, pc}
    4484:	svc	0x001ef7fc
    4488:			; <UNDEFINED> instruction: 0xf0002800
    448c:			; <UNDEFINED> instruction: 0xf7fc8094
    4490:			; <UNDEFINED> instruction: 0xf1b0eef4
    4494:	vmlal.s8	q8, d0, d0
    4498:			; <UNDEFINED> instruction: 0xf000808e
    449c:	stccs	0, cr8, [r0], {144}	; 0x90
    44a0:	addhi	pc, r7, r0
    44a4:			; <UNDEFINED> instruction: 0xf7fc980a
    44a8:	qasxmi	lr, r0, r2
    44ac:	mrc	7, 3, APSR_nzcv, cr10, cr12, {7}
    44b0:	strmi	r4, [r2], -r1, lsr #12
    44b4:			; <UNDEFINED> instruction: 0xf7fc9809
    44b8:	bicmi	lr, r4, #188, 28	; 0xbc0
    44bc:	svceq	0x00e49809
    44c0:	svc	0x0024f7fc
    44c4:			; <UNDEFINED> instruction: 0x46404631
    44c8:			; <UNDEFINED> instruction: 0xf7fc2200
    44cc:	bmi	fe73fdac <__assert_fail@plt+0xfe73ea70>
    44d0:	ldrbtmi	r4, [sl], #-2970	; 0xfffff466
    44d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    44d8:	subsmi	r9, sl, sp, lsr #22
    44dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    44e0:	strtmi	sp, [r0], -fp, ror #2
    44e4:	pop	{r0, r1, r2, r3, r5, ip, sp, pc}
    44e8:	stmdbge	fp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    44ec:	movwcs	r2, #1
    44f0:	movwcc	lr, #47565	; 0xb9cd
    44f4:	ldc	7, cr15, [r4, #1008]!	; 0x3f0
    44f8:	bvs	fe101e34 <__assert_fail@plt+0xfe100af8>
    44fc:	mrc	7, 5, APSR_nzcv, cr0, cr12, {7}
    4500:	bcc	701018 <__assert_fail@plt+0x6ffcdc>
    4504:	ldc	7, cr15, [lr, #1008]!	; 0x3f0
    4508:	ldrdgt	pc, [ip], -sp	; <UNPREDICTABLE>
    450c:	addeq	pc, r9, #72, 12	; 0x4800000
    4510:	addeq	pc, r8, #200, 12	; 0xc800000
    4514:	eorlt	pc, ip, #14614528	; 0xdf0000
    4518:	movwne	pc, #52098	; 0xcb82	; <UNPREDICTABLE>
    451c:	vfmsvc.f32	s29, s24, s30
    4520:	ldrbtmi	r9, [fp], #2316	; 0x90c
    4524:			; <UNDEFINED> instruction: 0xf8cd4463
    4528:	bl	ff3b0530 <__assert_fail@plt+0xff3af1f4>
    452c:	blx	fe2892c2 <__assert_fail@plt+0xfe287f86>
    4530:	strbne	r9, [r9, r1, lsl #20]
    4534:	andeq	pc, r3, #133120	; 0x20800
    4538:	ldrmi	r1, [sl], #-2008	; 0xfffff828
    453c:			; <UNDEFINED> instruction: 0x41aaebc1
    4540:	bl	ff028958 <__assert_fail@plt+0xff02761c>
    4544:	vhsub.s8	<illegal reg q8.5>, <illegal reg q5.5>, q9
    4548:	vmla.i<illegal width 8>	d19, d25, d1[1]
    454c:	blx	fe0087de <__assert_fail@plt+0xfe0074a2>
    4550:			; <UNDEFINED> instruction: 0xf04f900c
    4554:	blx	246a4e <__assert_fail@plt+0x245712>
    4558:	strbtmi	r3, [r0], #-530	; 0xfffffdee
    455c:	ldmdbgt	r3, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
    4560:	ldrdgt	pc, [r4, #143]!	; 0x8f
    4564:	bl	ff38d36c <__assert_fail@plt+0xff38c030>
    4568:	ldrbtmi	r2, [ip], #224	; 0xe0
    456c:			; <UNDEFINED> instruction: 0xf8cd4619
    4570:	andls	ip, r1, r4, lsl r0
    4574:	stmdbcs	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4578:	ldmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    457c:			; <UNDEFINED> instruction: 0x46484a73
    4580:	subscc	r4, r0, #2046820352	; 0x7a000000
    4584:	addcs	r9, r8, #1879048192	; 0x70000000
    4588:	andcs	r9, r1, #1610612736	; 0x60000000
    458c:	mcr	7, 6, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4590:	andhi	pc, r0, r5, asr #17
    4594:	mcr	7, 3, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4598:	ldrtmi	r4, [fp], -sp, ror #18
    459c:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
    45a0:	mcr	7, 1, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    45a4:	mrc	7, 2, APSR_nzcv, cr12, cr12, {7}
    45a8:	stcl	7, cr15, [ip, #-1008]!	; 0xfffffc10
    45ac:	andhi	pc, r0, r5, asr #17
    45b0:	strcs	lr, [r1], #-1893	; 0xfffff89b
    45b4:	strcs	lr, [r0], #-1926	; 0xfffff87a
    45b8:			; <UNDEFINED> instruction: 0xf7fce789
    45bc:	ldmdavc	lr!, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
    45c0:			; <UNDEFINED> instruction: 0x4639b3b6
    45c4:	ldrtmi	r4, [r2], -r2, asr #13
    45c8:			; <UNDEFINED> instruction: 0xf8112a20
    45cc:	andle	r3, r2, r1, lsl #30
    45d0:			; <UNDEFINED> instruction: 0x461ab13b
    45d4:	blcs	83e5bc <__assert_fail@plt+0x83d280>
    45d8:			; <UNDEFINED> instruction: 0xf10ad0fb
    45dc:	blcs	6de8 <__assert_fail@plt+0x5aac>
    45e0:			; <UNDEFINED> instruction: 0xf10ad1f7
    45e4:	tstcs	r4, r2
    45e8:	stc	7, cr15, [r2, #-1008]	; 0xfffffc10
    45ec:	ldrtmi	r4, [r8], -r1, lsl #13
    45f0:	stmdavc	r3, {r1, r3, sp, lr, pc}
    45f4:			; <UNDEFINED> instruction: 0xf0002b20
    45f8:			; <UNDEFINED> instruction: 0x463b8094
    45fc:	vmls.f<illegal width 8>	d20, d16, d2[0]
    4600:	ldmdavc	lr, {r1, r2, r7, pc}^
    4604:	biclt	r3, lr, r1, lsl #14
    4608:	mvnsle	r2, r0, lsr #28
    460c:			; <UNDEFINED> instruction: 0xf7fc1a39
    4610:	ldmdavc	fp!, {r1, r5, r8, sl, fp, sp, lr, pc}
    4614:	andeq	pc, r1, #8, 2
    4618:			; <UNDEFINED> instruction: 0xf8492b20
    461c:	tstle	r3, r8, lsr #32
    4620:	svccc	0x0001f817
    4624:	rscsle	r2, fp, r0, lsr #22
    4628:			; <UNDEFINED> instruction: 0x463b4690
    462c:			; <UNDEFINED> instruction: 0xe7e54638
    4630:	andcs	r2, r2, r4, lsl #2
    4634:	ldcl	7, cr15, [ip], {252}	; 0xfc
    4638:	ldrtmi	r4, [r8], -r1, lsl #13
    463c:			; <UNDEFINED> instruction: 0xf7fc1a39
    4640:			; <UNDEFINED> instruction: 0xf849ed0a
    4644:	teqlt	r4, r8, lsr #32
    4648:			; <UNDEFINED> instruction: 0xf7fc9809
    464c:	stmdals	sl, {r5, r6, r9, sl, fp, sp, lr, pc}
    4650:			; <UNDEFINED> instruction: 0xf7fc2100
    4654:	strbmi	lr, [r9], -lr, asr #26
    4658:	ldrdeq	pc, [r0], -r9
    465c:	stc	7, cr15, [ip, #-1008]	; 0xfffffc10
    4660:			; <UNDEFINED> instruction: 0xf7fc682c
    4664:			; <UNDEFINED> instruction: 0xf7fcedfe
    4668:	ldmdblt	r0, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
    466c:			; <UNDEFINED> instruction: 0xf7fc207f
    4670:	stmdbge	fp, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    4674:	movwcs	r2, #1
    4678:	movwcc	lr, #47565	; 0xb9cd
    467c:	ldcl	7, cr15, [r0], #1008	; 0x3f0
    4680:	strvs	pc, [r3], sp, asr #12
    4684:	stcl	7, cr15, [ip, #1008]!	; 0x3f0
    4688:	ldrcc	pc, [fp], -r4, asr #5
    468c:	ldcl	7, cr15, [sl], #1008	; 0x3f0
    4690:			; <UNDEFINED> instruction: 0xf8dd9b0c
    4694:	teqcs	ip, ip, lsr #32
    4698:	blx	fe0d675a <__assert_fail@plt+0xfe0d541e>
    469c:	bmi	b9e2bc <__assert_fail@plt+0xb9cf80>
    46a0:			; <UNDEFINED> instruction: 0x17db4478
    46a4:	ldrbtmi	r9, [sl], #-5
    46a8:	subscc	r4, r0, #64, 12	; 0x4000000
    46ac:	cdpge	2, 0, cr9, cr13, cr7, {0}
    46b0:			; <UNDEFINED> instruction: 0x43a7ebc3
    46b4:			; <UNDEFINED> instruction: 0x23a39304
    46b8:			; <UNDEFINED> instruction: 0xf0009306
    46bc:			; <UNDEFINED> instruction: 0x4640fef7
    46c0:	teqcs	ip, fp, lsl #12
    46c4:			; <UNDEFINED> instruction: 0xf0009303
    46c8:	teqcs	ip, r7, lsr #27	; <UNPREDICTABLE>
    46cc:	cdp2	0, 14, cr15, cr14, cr0, {0}
    46d0:	strmi	r4, [fp], -r0, asr #12
    46d4:	msrvs	SPSR_c, pc, asr #8
    46d8:			; <UNDEFINED> instruction: 0xf0009302
    46dc:	bmi	803d58 <__assert_fail@plt+0x802a1c>
    46e0:	ldrmi	r2, [r9], -r0, lsl #7
    46e4:	andls	r4, r0, #2046820352	; 0x7a000000
    46e8:	andls	r2, r1, r1, lsl #4
    46ec:			; <UNDEFINED> instruction: 0xf7fc4630
    46f0:	eorvs	lr, ip, r4, lsl lr
    46f4:	ldc	7, cr15, [r4, #1008]!	; 0x3f0
    46f8:			; <UNDEFINED> instruction: 0x46324919
    46fc:			; <UNDEFINED> instruction: 0xf7fc4479
    4700:			; <UNDEFINED> instruction: 0xf7fced74
    4704:			; <UNDEFINED> instruction: 0xf7fcedae
    4708:	strhtvs	lr, [ip], -lr
    470c:	blmi	57e5cc <__assert_fail@plt+0x57d290>
    4710:	ldmdbmi	r5, {r1, r2, r4, r5, r6, r9, sp}
    4714:	ldrbtmi	r4, [fp], #-2069	; 0xfffff7eb
    4718:	cmncc	r4, #2030043136	; 0x79000000
    471c:			; <UNDEFINED> instruction: 0xf7fc4478
    4720:	blmi	4fff60 <__assert_fail@plt+0x4fec24>
    4724:	ldmdbmi	r3, {r0, r2, r4, r5, r6, r9, sp}
    4728:	ldrbtmi	r4, [fp], #-2067	; 0xfffff7ed
    472c:	cmncc	r4, #2030043136	; 0x79000000
    4730:			; <UNDEFINED> instruction: 0xf7fc4478
    4734:	svclt	0x0000ee04
    4738:	andeq	r2, r1, sl, asr sl
    473c:	andeq	r0, r0, r0, lsr r1
    4740:	andeq	r2, r1, r2, ror #19
    4744:	andeq	r1, r0, r2, lsr #32
    4748:	andeq	r1, r0, r2, lsl r9
    474c:	strdeq	r2, [r0], -r4
    4750:	ldrdeq	r1, [r0], -sl
    4754:	ldrdeq	r1, [r0], -ip
    4758:	andeq	r2, r0, lr, asr #9
    475c:	andeq	r0, r0, r0, ror #28
    4760:	andeq	r1, r0, r8, asr #19
    4764:	andeq	r2, r0, lr, asr r4
    4768:	andeq	r1, r0, r4, ror #14
    476c:	andeq	r1, r0, ip, lsl #19
    4770:	andeq	r2, r0, sl, asr #8
    4774:	andeq	r1, r0, r0, asr r7
    4778:	andeq	r1, r0, r8, ror #18
    477c:	strbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    4780:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    4784:	push	{r1, r3, r4, r5, r6, sl, lr}
    4788:	ldrshtlt	r4, [r1], r0
    478c:			; <UNDEFINED> instruction: 0x460558d3
    4790:			; <UNDEFINED> instruction: 0x932f681b
    4794:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4798:	ldc	7, cr15, [sl, #-1008]	; 0xfffffc10
    479c:	strmi	r6, [r6], -r4, lsl #16
    47a0:	ldcl	7, cr15, [lr, #-1008]	; 0xfffffc10
    47a4:	ldcl	7, cr15, [r8], #1008	; 0x3f0
    47a8:			; <UNDEFINED> instruction: 0xf0402800
    47ac:	stmdavs	fp!, {r1, r3, r4, r8, pc}^
    47b0:			; <UNDEFINED> instruction: 0xf0002b00
    47b4:	ldmdavs	r4!, {r0, r1, r2, r4, r5, r6, r8, pc}
    47b8:	ldcl	7, cr15, [r2, #-1008]	; 0xfffffc10
    47bc:	stcl	7, cr15, [ip], #1008	; 0x3f0
    47c0:			; <UNDEFINED> instruction: 0xf0402800
    47c4:	stmiavs	fp!, {r1, r2, r3, r5, r7, pc}^
    47c8:	andls	r2, ip, #-268435449	; 0xf0000007
    47cc:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    47d0:			; <UNDEFINED> instruction: 0xf8df8249
    47d4:			; <UNDEFINED> instruction: 0xf64d34a0
    47d8:	vpmax.s8	d22, d27, d3
    47dc:	vmul.f<illegal width 8>	d19, d20, d1[1]
    47e0:	ldrbtmi	r3, [fp], #-2587	; 0xfffff5e5
    47e4:	stmibne	r2!, {r0, r3, r6, r7, r9, ip, sp, lr, pc}
    47e8:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    47ec:			; <UNDEFINED> instruction: 0xf8cd930a
    47f0:	and	sl, r4, ip, lsr #32
    47f4:	blcc	5eba8 <__assert_fail@plt+0x5d86c>
    47f8:	blcs	1cbac <__assert_fail@plt+0x1b870>
    47fc:	stmdavs	r8!, {r0, r1, r4, r5, r6, r8, sl, fp, ip, lr, pc}^
    4800:	tstcs	r0, r2, asr #12
    4804:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    4808:	teqlt	r8, r4, lsl #12
    480c:			; <UNDEFINED> instruction: 0xf3c39b0c
    4810:			; <UNDEFINED> instruction: 0xf0032707
    4814:	tstmi	pc, #-67108863	; 0xfc000001
    4818:	cmphi	r6, r0	; <UNPREDICTABLE>
    481c:			; <UNDEFINED> instruction: 0xf7fc6837
    4820:			; <UNDEFINED> instruction: 0xf7fced20
    4824:	stmdacs	r0, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    4828:	stmdbge	sp, {r2, r5, r6, r7, ip, lr, pc}
    482c:	movwcs	r2, #1
    4830:	movwcc	lr, #55757	; 0xd9cd
    4834:	ldc	7, cr15, [r4], {252}	; 0xfc
    4838:	ldc	7, cr15, [r2, #-1008]	; 0xfffffc10
    483c:	stc	7, cr15, [r2], #-1008	; 0xfffffc10
    4840:			; <UNDEFINED> instruction: 0xf648980d
    4844:			; <UNDEFINED> instruction: 0xf6c80389
    4848:	blx	fe0c5672 <__assert_fail@plt+0xfe0c4336>
    484c:	b	13c9054 <__assert_fail@plt+0x13c7d18>
    4850:	stmdbls	lr, {r5, r6, r7, sl, fp, ip, sp, lr}
    4854:	blx	fe255866 <__assert_fail@plt+0xfe25452a>
    4858:	bl	ff32f460 <__assert_fail@plt+0xff32e124>
    485c:	blx	fe0c91ee <__assert_fail@plt+0xfe0c7eb2>
    4860:	b	13fd470 <__assert_fail@plt+0x13fc134>
    4864:	strmi	r7, [r3], #3810	; 0xee2
    4868:	bl	ff3158bc <__assert_fail@plt+0xff314580>
    486c:			; <UNDEFINED> instruction: 0xf8df2beb
    4870:	bl	ff3b5898 <__assert_fail@plt+0xff3b455c>
    4874:			; <UNDEFINED> instruction: 0xf04f1363
    4878:			; <UNDEFINED> instruction: 0xf8cd0e3c
    487c:			; <UNDEFINED> instruction: 0xf10db004
    4880:	blx	38757a <__assert_fail@plt+0x38623e>
    4884:	ldrbtmi	r2, [ip], #787	; 0x313
    4888:	andseq	pc, r2, #14336	; 0x3800
    488c:			; <UNDEFINED> instruction: 0xf8cd48fb
    4890:	ldrbtmi	ip, [r8], #-0
    4894:	blls	2e94c0 <__assert_fail@plt+0x2e8184>
    4898:	bls	2a90ac <__assert_fail@plt+0x2a7d70>
    489c:	vmlage.f64	d15, d17, d3
    48a0:	strbne	r9, [r9, r9, lsl #22]
    48a4:	andls	r3, r7, #116, 4	; 0x40000007
    48a8:	movwls	r2, #8927	; 0x22df
    48ac:	andls	r2, r6, #128, 6
    48b0:	bl	ff04d0bc <__assert_fail@plt+0xff04bd80>
    48b4:	stmib	sp, {r1, r2, r3, r5, r7, r8, lr}^
    48b8:	ldrmi	r1, [r9], -r4
    48bc:			; <UNDEFINED> instruction: 0xf7fc4658
    48c0:	eorsvs	lr, r7, ip, lsr #26
    48c4:	stcl	7, cr15, [ip], {252}	; 0xfc
    48c8:	ldrbmi	r4, [sl], -sp, ror #19
    48cc:			; <UNDEFINED> instruction: 0xf7fc4479
    48d0:			; <UNDEFINED> instruction: 0xf7fcec8c
    48d4:			; <UNDEFINED> instruction: 0xf7fcecc6
    48d8:	ldrsbtvs	lr, [r7], -r6
    48dc:	blcc	5ec90 <__assert_fail@plt+0x5d954>
    48e0:	blcs	1cc94 <__assert_fail@plt+0x1b958>
    48e4:	stmdbls	ip, {r0, r1, r3, r7, sl, fp, ip, lr, pc}
    48e8:			; <UNDEFINED> instruction: 0xf001b13c
    48ec:	movwcc	r0, #4991	; 0x137f
    48f0:	movteq	pc, #25411	; 0x6343	; <UNPREDICTABLE>
    48f4:	vqrdmulh.s<illegal width 8>	d2, d0, d0
    48f8:	vshr.u64	q12, <illegal reg q5.5>, #63
    48fc:	stmdavs	fp!, {r0, r1, r2, r8, sp}
    4900:			; <UNDEFINED> instruction: 0xf7fc6818
    4904:	bmi	ff7ffa6c <__assert_fail@plt+0xff7fe730>
    4908:	ldrbtmi	r4, [sl], #-3033	; 0xfffff427
    490c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4910:	subsmi	r9, sl, pc, lsr #22
    4914:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4918:			; <UNDEFINED> instruction: 0x81a6f040
    491c:	pop	{r0, r4, r5, ip, sp, pc}
    4920:	stmdbge	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4924:	movwcs	r2, #1
    4928:	movwcc	lr, #55757	; 0xd9cd
    492c:	bl	fe642924 <__assert_fail@plt+0xfe6415e8>
    4930:	ldc	7, cr15, [r6], {252}	; 0xfc
    4934:	bl	fe9c292c <__assert_fail@plt+0xfe9c15f0>
    4938:			; <UNDEFINED> instruction: 0xf6489a0d
    493c:			; <UNDEFINED> instruction: 0xf6c80189
    4940:			; <UNDEFINED> instruction: 0xf64d0188
    4944:	vmull.p8	q11, d20, d3
    4948:	blx	fe0541be <__assert_fail@plt+0xfe052e82>
    494c:	b	13c555c <__assert_fail@plt+0x13c4220>
    4950:	stmdals	lr, {r1, r5, r6, r7, sl, fp, ip, sp, lr}
    4954:	bl	ff3159a8 <__assert_fail@plt+0xff31466c>
    4958:	blx	fe3896ee <__assert_fail@plt+0xfe3883b2>
    495c:	strbne	r8, [r0, r0, lsl #28]
    4960:	smlabbvc	r3, r1, fp, pc	; <UNPREDICTABLE>
    4964:	ldrmi	r1, [r9], #-2015	; 0xfffff821
    4968:	vfmsmi.f64	d14, d30, d0
    496c:	ands	pc, r0, sp, asr #17
    4970:	cmnne	r1, r7, asr #23
    4974:	strbcc	pc, [r5, fp, asr #4]	; <UNPREDICTABLE>
    4978:	strne	pc, [r2, r9, asr #5]!
    497c:	strhi	pc, [r2, -r7, lsl #23]
    4980:	ldmdaeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4984:	tstcc	r1, r8, lsl #22	; <UNPREDICTABLE>
    4988:	blx	2159ee <__assert_fail@plt+0x2146b2>
    498c:	bl	ff30d1e0 <__assert_fail@plt+0xff30bea4>
    4990:			; <UNDEFINED> instruction: 0xf8df27e7
    4994:	orrcs	r8, r0, #244, 4	; 0x4000000f
    4998:	svcge	0x000f9701
    499c:	rscgt	pc, ip, #14614528	; 0xdf0000
    49a0:			; <UNDEFINED> instruction: 0x463844f8
    49a4:	andshi	pc, r4, sp, asr #17
    49a8:	andne	lr, r2, #3358720	; 0x334000
    49ac:	bmi	fee15da4 <__assert_fail@plt+0xfee14a68>
    49b0:			; <UNDEFINED> instruction: 0xf8cd4619
    49b4:	ldrbtmi	ip, [sl], #-0
    49b8:	andls	r3, r7, #116, 4	; 0x40000007
    49bc:	andls	r2, r6, #268435469	; 0x1000000d
    49c0:			; <UNDEFINED> instruction: 0xf7fc2201
    49c4:	eorsvs	lr, r4, sl, lsr #25
    49c8:	mcrr	7, 15, pc, sl, cr12	; <UNPREDICTABLE>
    49cc:			; <UNDEFINED> instruction: 0x463a49b1
    49d0:			; <UNDEFINED> instruction: 0xf7fc4479
    49d4:			; <UNDEFINED> instruction: 0xf7fcec0a
    49d8:			; <UNDEFINED> instruction: 0xf7fcec44
    49dc:	eorsvs	lr, r4, r4, asr fp
    49e0:	stmdbge	sp, {r0, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    49e4:	movwcs	r2, #1
    49e8:	movwcc	lr, #55757	; 0xd9cd
    49ec:	bl	e429e4 <__assert_fail@plt+0xe416a8>
    49f0:	ldc	7, cr15, [r6], #-1008	; 0xfffffc10
    49f4:	bl	11c29ec <__assert_fail@plt+0x11c16b0>
    49f8:			; <UNDEFINED> instruction: 0xf6489a0d
    49fc:			; <UNDEFINED> instruction: 0xf6c80189
    4a00:	svcls	0x000e0188
    4a04:	cdpvs	6, 8, cr15, cr3, cr13, {2}
    4a08:	movweq	pc, #11137	; 0x2b81	; <UNPREDICTABLE>
    4a0c:	vstmiavc	r2!, {s29-s107}
    4a10:	cdpcc	2, 1, cr15, cr11, cr4, {6}
    4a14:	blx	fe395a6a <__assert_fail@plt+0xfe39472e>
    4a18:	bl	ff32823c <__assert_fail@plt+0xff326f00>
    4a1c:	ldrbne	r1, [pc, r3, ror #6]!
    4a20:	smlabbeq	r3, r1, fp, pc	; <UNPREDICTABLE>
    4a24:	bl	ff1ca98c <__assert_fail@plt+0xff1c9650>
    4a28:	svcmi	0x009b4eae
    4a2c:			; <UNDEFINED> instruction: 0xf8cd4419
    4a30:	ldrbtmi	lr, [pc], #-16	; 4a38 <__assert_fail@plt+0x36fc>
    4a34:	bl	ff02a63c <__assert_fail@plt+0xff029300>
    4a38:	vrhadd.s8	<illegal reg q8.5>, <illegal reg q5.5>, <illegal reg q8.5>
    4a3c:	vmla.i<illegal width 8>	d19, d25, d1[1]
    4a40:	blx	fe008cd2 <__assert_fail@plt+0xfe007996>
    4a44:			; <UNDEFINED> instruction: 0xf04f8002
    4a48:	blx	206b42 <__assert_fail@plt+0x205806>
    4a4c:	ldrmi	r3, [r0], #-273	; 0xfffffeef
    4a50:	andscs	pc, r3, #8, 22	; 0x2000
    4a54:	rsccs	lr, r0, ip, asr #23
    4a58:			; <UNDEFINED> instruction: 0xf8df44e8
    4a5c:	orrcs	ip, r0, #64, 4
    4a60:	ldrbtmi	r9, [ip], #1
    4a64:			; <UNDEFINED> instruction: 0xf8cd4640
    4a68:	stmib	sp, {r2, r4, lr, pc}^
    4a6c:	ldrmi	r1, [r9], -r2, lsl #4
    4a70:	ldrbtmi	r4, [sl], #-2699	; 0xfffff575
    4a74:	andls	r3, r7, #116, 4	; 0x40000007
    4a78:	andls	r2, r6, #1879048204	; 0x7000000c
    4a7c:			; <UNDEFINED> instruction: 0xf7fc2201
    4a80:	eorsvs	lr, r4, ip, asr #24
    4a84:	bl	ffb42a7c <__assert_fail@plt+0xffb41740>
    4a88:	strbmi	r4, [r2], -r6, lsl #19
    4a8c:			; <UNDEFINED> instruction: 0xf7fc4479
    4a90:			; <UNDEFINED> instruction: 0xf7fcebac
    4a94:			; <UNDEFINED> instruction: 0xf7fcebe6
    4a98:	stmdavs	fp!, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    4a9c:	blcs	1cb74 <__assert_fail@plt+0x1b838>
    4aa0:	mcrge	4, 4, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    4aa4:	tstcs	r1, fp, lsr #16
    4aa8:			; <UNDEFINED> instruction: 0xf7fc6818
    4aac:	str	lr, [sl, -r4, lsl #23]!
    4ab0:			; <UNDEFINED> instruction: 0xf7fc6834
    4ab4:			; <UNDEFINED> instruction: 0xf7fcebd6
    4ab8:	ldmdblt	r0!, {r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    4abc:			; <UNDEFINED> instruction: 0xf000980c
    4ac0:			; <UNDEFINED> instruction: 0xf7fc007f
    4ac4:			; <UNDEFINED> instruction: 0xe71eea9c
    4ac8:			; <UNDEFINED> instruction: 0xf7fc6834
    4acc:			; <UNDEFINED> instruction: 0xf7fcebca
    4ad0:	stmdacs	r0, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
    4ad4:	stmdbls	ip, {r0, r1, r2, r5, r6, r8, ip, lr, pc}
    4ad8:	stmdbge	sp, {r0, r1, r2, r8, r9, sl, sp, lr, pc}
    4adc:	movwcs	r2, #1
    4ae0:	movwcc	lr, #55757	; 0xd9cd
    4ae4:	b	fef42adc <__assert_fail@plt+0xfef417a0>
    4ae8:	bl	feec2ae0 <__assert_fail@plt+0xfeec17a4>
    4aec:	b	ff2c2ae4 <__assert_fail@plt+0xff2c17a8>
    4af0:			; <UNDEFINED> instruction: 0xf648980d
    4af4:			; <UNDEFINED> instruction: 0xf6c80289
    4af8:			; <UNDEFINED> instruction: 0xf64d0288
    4afc:	vmull.p8	q11, d20, d3
    4b00:	blx	fe094376 <__assert_fail@plt+0xfe09303a>
    4b04:	strbne	r1, [r7, r0, lsl #6]
    4b08:	strmi	r9, [r3], #-2318	; 0xfffff6f2
    4b0c:	cmnne	r3, #203776	; 0x31c00
    4b10:	stmdagt	r1, {r1, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    4b14:	vfmsvc.f32	s29, s2, s30
    4b18:	andpl	pc, r3, #133120	; 0x20800
    4b1c:			; <UNDEFINED> instruction: 0xf04f17dd
    4b20:	ldrmi	r0, [sl], #-3132	; 0xfffff3c4
    4b24:	vfmsmi.f64	d14, d24, d14
    4b28:	ands	pc, r0, sp, asr #17
    4b2c:	strbne	lr, [r2, #-3013]!	; 0xfffff43b
    4b30:	sbccc	pc, r5, #-1342177276	; 0xb0000004
    4b34:	adcne	pc, r2, #-1879048180	; 0x9000000c
    4b38:	ldrcc	pc, [r5, #-2828]	; 0xfffff4f4
    4b3c:	andne	pc, r0, #133120	; 0x20800
    4b40:	bmi	164ab8c <__assert_fail@plt+0x1649850>
    4b44:	andseq	pc, r3, ip, lsl #22
    4b48:	mvncs	lr, r7, asr #23
    4b4c:	ldrsbgt	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    4b50:	svcmi	0x00572380
    4b54:	ldrbtmi	r4, [ip], #1146	; 0x47a
    4b58:			; <UNDEFINED> instruction: 0xf8cd3274
    4b5c:	ldrbtmi	ip, [pc], #-20	; 4b64 <__assert_fail@plt+0x3828>
    4b60:	andpl	lr, r2, sp, asr #19
    4b64:	tstls	r1, pc, lsl #26
    4b68:	smladls	r0, r9, r6, r4
    4b6c:	andls	r4, r7, #40, 12	; 0x2800000
    4b70:	andls	r2, r6, #228, 4	; 0x4000000e
    4b74:			; <UNDEFINED> instruction: 0xf7fc2201
    4b78:	ldrsbtvs	lr, [r4], -r0
    4b7c:	bl	1c42b74 <__assert_fail@plt+0x1c41838>
    4b80:	strmi	r9, [r7], -ip, lsl #22
    4b84:	rsbseq	pc, pc, r3
    4b88:	b	ff142b80 <__assert_fail@plt+0xff141844>
    4b8c:	strtmi	r4, [sl], -r9, asr #18
    4b90:			; <UNDEFINED> instruction: 0x46034479
    4b94:			; <UNDEFINED> instruction: 0xf7fc4638
    4b98:			; <UNDEFINED> instruction: 0xf7fceb28
    4b9c:			; <UNDEFINED> instruction: 0xf7fceb62
    4ba0:	eorsvs	lr, r4, r2, ror sl
    4ba4:	stmdbge	sp, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
    4ba8:	stmib	sp, {r0, sp}^
    4bac:			; <UNDEFINED> instruction: 0xf7fc770d
    4bb0:			; <UNDEFINED> instruction: 0xf7fcea58
    4bb4:			; <UNDEFINED> instruction: 0xf64deb56
    4bb8:			; <UNDEFINED> instruction: 0xf7fc6883
    4bbc:	svcls	0x000dea64
    4bc0:	addeq	pc, r9, #72, 12	; 0x4800000
    4bc4:	addeq	pc, r8, #200, 12	; 0xc800000
    4bc8:	ldmdacc	fp, {r2, r6, r7, r9, ip, sp, lr, pc}
    4bcc:	ldmdbeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4bd0:	movwne	pc, #31618	; 0x7b82	; <UNPREDICTABLE>
    4bd4:	vstmiavc	r7!, {s29-s107}
    4bd8:	ldrtmi	r9, [fp], #-2318	; 0xfffff6f2
    4bdc:	cmnne	r3, #204, 22	; 0x33000
    4be0:	stmdaeq	r1, {r3, r7, r8, r9, fp, ip, sp, lr, pc}
    4be4:	vfmsvc.f32	s29, s6, s30
    4be8:	andeq	pc, r3, #133120	; 0x20800
    4bec:	ldrmi	r1, [sl], #-1993	; 0xfffff837
    4bf0:			; <UNDEFINED> instruction: 0x41a8ebc1
    4bf4:	bl	ff3a900c <__assert_fail@plt+0xff3a7cd0>
    4bf8:	vceq.f32	<illegal reg q8.5>, <illegal reg q5.5>, q9
    4bfc:	vmlal.s<illegal width 8>	<illegal reg q9.5>, d25, d1[1]
    4c00:	blx	249692 <__assert_fail@plt+0x248356>
    4c04:	blx	fe094486 <__assert_fail@plt+0xfe09314a>
    4c08:	ldmibne	r0, {r0, r1, r2, r9}^
    4c0c:	blx	2574be <__assert_fail@plt+0x256182>
    4c10:	bl	ff322864 <__assert_fail@plt+0xff321528>
    4c14:			; <UNDEFINED> instruction: 0xf8df20e0
    4c18:	orrcs	r9, r0, #164	; 0xa4
    4c1c:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    4c20:			; <UNDEFINED> instruction: 0x4619447a
    4c24:	ldrbtmi	r3, [ip], #628	; 0x274
    4c28:	stmib	sp, {r0, ip, pc}^
    4c2c:	svcge	0x000fe702
    4c30:	andgt	pc, r0, sp, asr #17
    4c34:	andls	r4, r7, #-117440512	; 0xf9000000
    4c38:	sbcscs	r4, fp, #56, 12	; 0x3800000
    4c3c:	andsls	pc, r4, sp, asr #17
    4c40:	andcs	r9, r1, #1610612736	; 0x60000000
    4c44:	bl	1a42c3c <__assert_fail@plt+0x1a41900>
    4c48:			; <UNDEFINED> instruction: 0xf7fc6034
    4c4c:	ldmdbmi	sp, {r1, r3, r8, r9, fp, sp, lr, pc}
    4c50:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    4c54:	b	ff242c4c <__assert_fail@plt+0xff241910>
    4c58:	bl	c2c50 <__assert_fail@plt+0xc1914>
    4c5c:	b	4c2c54 <__assert_fail@plt+0x4c1918>
    4c60:			; <UNDEFINED> instruction: 0xe7386034
    4c64:	strb	r2, [sl], -r0, lsl #2
    4c68:	b	f42c60 <__assert_fail@plt+0xf41924>
    4c6c:	andeq	r2, r1, r0, lsr r7
    4c70:	andeq	r0, r0, r0, lsr r1
    4c74:	muleq	r0, r2, r3
    4c78:			; <UNDEFINED> instruction: 0x00000cbe
    4c7c:	andeq	r1, r0, sl, ror #11
    4c80:	andeq	r1, r0, r4, lsr #17
    4c84:	andeq	r2, r1, sl, lsr #11
    4c88:	ldrdeq	r1, [r0], -ip
    4c8c:	muleq	r0, r8, fp
    4c90:			; <UNDEFINED> instruction: 0x000021be
    4c94:	andeq	r1, r0, r0, asr #14
    4c98:	andeq	r0, r0, r2, lsl fp
    4c9c:	andeq	r1, r0, sl, lsl r4
    4ca0:	andeq	r2, r0, r2, lsl #2
    4ca4:	andeq	r1, r0, r0, ror #12
    4ca8:	andeq	r2, r0, r0, lsr #32
    4cac:	andeq	r1, r0, r6, lsr #6
    4cb0:	andeq	r0, r0, r6, ror #19
    4cb4:	strdeq	r1, [r0], -ip
    4cb8:	andeq	r1, r0, r4, asr pc
    4cbc:	andeq	r1, r0, r8, asr #4
    4cc0:	andeq	r0, r0, lr, lsl r9
    4cc4:	strdeq	r1, [r0], -sl
    4cc8:			; <UNDEFINED> instruction: 0x4604b538
    4ccc:	stmdavs	r0, {r0, r3, r5, r7, r8, ip, sp, pc}^
    4cd0:	andcs	fp, r0, #72, 2
    4cd4:	blx	feec2cda <__assert_fail@plt+0xfeec199e>
    4cd8:	tstcs	r0, r3, lsr #16
    4cdc:	pop	{r3, r4, fp, sp, lr}
    4ce0:			; <UNDEFINED> instruction: 0xf7fc4038
    4ce4:	strmi	fp, [r8], -r5, ror #20
    4ce8:			; <UNDEFINED> instruction: 0xf7fc460d
    4cec:			; <UNDEFINED> instruction: 0x4629ea5c
    4cf0:	andcs	r4, r1, r2, lsl #12
    4cf4:	b	fe742cec <__assert_fail@plt+0xfe7419b0>
    4cf8:	stmdavs	r3, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4cfc:	ldmdavs	r8, {r0, r8, sp}
    4d00:	ldrhtmi	lr, [r8], -sp
    4d04:	blt	1542cfc <__assert_fail@plt+0x15419c0>
    4d08:	ldrbmi	lr, [r0, sp, lsr #18]!
    4d0c:	stmibmi	r7, {r2, r3, r9, sl, lr}^
    4d10:	bmi	ff1f0fc8 <__assert_fail@plt+0xff1efc8c>
    4d14:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}^
    4d18:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    4d1c:			; <UNDEFINED> instruction: 0xf04f922b
    4d20:	blcs	5528 <__assert_fail@plt+0x41ec>
    4d24:	cmnhi	r7, r0	; <UNPREDICTABLE>
    4d28:			; <UNDEFINED> instruction: 0xf7fc4605
    4d2c:	stmdavs	r7, {r1, r4, r6, r9, fp, sp, lr, pc}
    4d30:			; <UNDEFINED> instruction: 0xf7fc4606
    4d34:			; <UNDEFINED> instruction: 0xf7fcea96
    4d38:	stmdacs	r0, {r4, r5, r9, fp, sp, lr, pc}
    4d3c:	ldmdavs	r7!, {r2, r3, r4, r5, r8, ip, lr, pc}
    4d40:			; <UNDEFINED> instruction: 0xf0002c00
    4d44:			; <UNDEFINED> instruction: 0xf7fc809d
    4d48:			; <UNDEFINED> instruction: 0xf7fcea8c
    4d4c:	stmdacs	r0, {r1, r2, r5, r9, fp, sp, lr, pc}
    4d50:	rscshi	pc, sp, r0, asr #32
    4d54:	orrslt	r6, r1, r1, lsr #16
    4d58:	ldrbtcs	sl, [pc], -r9, lsl #30
    4d5c:	ldrtmi	r6, [sl], -r8, ror #16
    4d60:			; <UNDEFINED> instruction: 0xf7ff9609
    4d64:	teqlt	r0, r3, ror fp	; <UNPREDICTABLE>
    4d68:			; <UNDEFINED> instruction: 0xf3c19909
    4d6c:			; <UNDEFINED> instruction: 0xf0012307
    4d70:	tstmi	r9, #-1073741793	; 0xc000001f
    4d74:			; <UNDEFINED> instruction: 0xf854d01b
    4d78:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    4d7c:	stmdavs	sl!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    4d80:	stmiavs	r9!, {r2, r3, r5, r7, r8, r9, fp, lr}
    4d84:	ldrbtmi	r6, [fp], #-2128	; 0xfffff7b0
    4d88:	strls	r4, [r0, #-2731]	; 0xfffff555
    4d8c:			; <UNDEFINED> instruction: 0xf7fe447a
    4d90:	bmi	feac3734 <__assert_fail@plt+0xfeac23f8>
    4d94:	ldrbtmi	r4, [sl], #-2982	; 0xfffff45a
    4d98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d9c:	subsmi	r9, sl, fp, lsr #22
    4da0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4da4:	teqhi	r5, r0, asr #32	; <UNPREDICTABLE>
    4da8:	pop	{r2, r3, r5, ip, sp, pc}
    4dac:	stmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4db0:			; <UNDEFINED> instruction: 0xf7fc6818
    4db4:	strb	lr, [ip, r0, lsl #20]!
    4db8:	andcs	sl, r1, r9, lsl #18
    4dbc:	stmib	sp, {r8, r9, sp}^
    4dc0:			; <UNDEFINED> instruction: 0xf7fc3309
    4dc4:			; <UNDEFINED> instruction: 0xf64de94e
    4dc8:			; <UNDEFINED> instruction: 0xf7fc6883
    4dcc:	vmull.s<illegal width 8>	q15, d4, d2[2]
    4dd0:			; <UNDEFINED> instruction: 0xf7fc381b
    4dd4:			; <UNDEFINED> instruction: 0xf8dde958
    4dd8:			; <UNDEFINED> instruction: 0xf648c024
    4ddc:			; <UNDEFINED> instruction: 0xf6c80289
    4de0:			; <UNDEFINED> instruction: 0xf8df0288
    4de4:	blx	fe0ad75e <__assert_fail@plt+0xfe0ac422>
    4de8:	b	13c9a20 <__assert_fail@plt+0x13c86e4>
    4dec:	stmdbls	sl, {r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr}
    4df0:	strbtmi	r4, [r3], #-1274	; 0xfffffb06
    4df4:	andsge	pc, r4, sp, asr #17
    4df8:	cmnne	r3, #210944	; 0x33800
    4dfc:	stmdals	r1, {r3, r7, r8, r9, fp, ip, sp, lr, pc}
    4e00:	blx	fe08ad2e <__assert_fail@plt+0xfe0899f2>
    4e04:	ldrbne	r0, [r8, r3, lsl #4]
    4e08:	bl	ff055e78 <__assert_fail@plt+0xff054b3c>
    4e0c:			; <UNDEFINED> instruction: 0xf10d41a8
    4e10:	tstls	r4, ip, lsr #16
    4e14:	rsbne	lr, r2, #192, 22	; 0x30000
    4e18:	sbccc	pc, r5, fp, asr #4
    4e1c:	adcne	pc, r2, r9, asr #5
    4e20:	andls	pc, ip, r0, lsl #23
    4e24:	ldmdbeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4e28:	andscc	pc, r2, #9216	; 0x2400
    4e2c:	blx	255fb6 <__assert_fail@plt+0x254c7a>
    4e30:			; <UNDEFINED> instruction: 0xf8dfcc13
    4e34:	orrcs	r9, r0, #16, 4
    4e38:	rsccs	lr, r0, lr, asr #23
    4e3c:	andls	r4, r1, r9, lsl r6
    4e40:			; <UNDEFINED> instruction: 0x464044f9
    4e44:	andls	pc, r0, sp, asr #17
    4e48:			; <UNDEFINED> instruction: 0x2c02e9cd
    4e4c:	ldrbtmi	r4, [sl], #-2686	; 0xfffff582
    4e50:	andls	r3, r7, #176, 4
    4e54:	rsbsne	pc, r1, #64, 4
    4e58:	andcs	r9, r1, #1610612736	; 0x60000000
    4e5c:	b	1742e54 <__assert_fail@plt+0x1741b18>
    4e60:			; <UNDEFINED> instruction: 0xf7fc6037
    4e64:	ldmdbmi	r9!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    4e68:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    4e6c:	ldmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e70:	ldmib	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e74:	stmdb	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e78:	stccs	0, cr6, [r0], {55}	; 0x37
    4e7c:	svcge	0x0063f47f
    4e80:	stmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e84:	stmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e88:			; <UNDEFINED> instruction: 0xf43f2800
    4e8c:	stmdbge	r9, {r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    4e90:	stmib	sp, {r0, sp}^
    4e94:			; <UNDEFINED> instruction: 0xf7fc4409
    4e98:			; <UNDEFINED> instruction: 0xf7fce8e4
    4e9c:			; <UNDEFINED> instruction: 0xf64de9e2
    4ea0:			; <UNDEFINED> instruction: 0xf7fc6883
    4ea4:	stcls	8, cr14, [r9], {240}	; 0xf0
    4ea8:	addeq	pc, r9, #72, 12	; 0x4800000
    4eac:	addeq	pc, r8, #200, 12	; 0xc800000
    4eb0:	ldmdacc	fp, {r2, r6, r7, r9, ip, sp, lr, pc}
    4eb4:	ldmdbeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4eb8:	movwne	pc, #19330	; 0x4b82	; <UNPREDICTABLE>
    4ebc:	vstmiavc	r4!, {s29-s107}
    4ec0:	strtmi	r9, [r3], #-2314	; 0xfffff6f6
    4ec4:	cmnne	r3, #204, 22	; 0x33000
    4ec8:	stmdaeq	r1, {r3, r7, r8, r9, fp, ip, sp, lr, pc}
    4ecc:	vfmsvc.f32	s29, s6, s30
    4ed0:	andeq	pc, r3, #133120	; 0x20800
    4ed4:	ldrmi	r1, [sl], #-1993	; 0xfffff837
    4ed8:			; <UNDEFINED> instruction: 0x41a8ebc1
    4edc:	bl	ff3a92f4 <__assert_fail@plt+0xff3a7fb8>
    4ee0:	vceq.f32	<illegal reg q8.5>, <illegal reg q5.5>, q9
    4ee4:	vmlal.s<illegal width 8>	<illegal reg q9.5>, d25, d1[1]
    4ee8:	blx	24997a <__assert_fail@plt+0x24863e>
    4eec:	blx	fe09476e <__assert_fail@plt+0xfe093432>
    4ef0:	ldmdbne	r0, {r2, r9}
    4ef4:	blx	257856 <__assert_fail@plt+0x25651a>
    4ef8:	bl	ff315f4c <__assert_fail@plt+0xff314c10>
    4efc:			; <UNDEFINED> instruction: 0xf8df20e0
    4f00:	orrcs	r9, r0, #84, 2
    4f04:	ldrsbgt	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    4f08:			; <UNDEFINED> instruction: 0x4619447a
    4f0c:	ldrbtmi	r3, [ip], #688	; 0x2b0
    4f10:	stmib	sp, {r0, ip, pc}^
    4f14:	cfstrsge	mvf14, [fp], {2}
    4f18:	andgt	pc, r0, sp, asr #17
    4f1c:	andls	r4, r7, #-117440512	; 0xf9000000
    4f20:	vmax.s8	d20, d0, d16
    4f24:			; <UNDEFINED> instruction: 0xf8cd1283
    4f28:	andls	r9, r6, #20
    4f2c:			; <UNDEFINED> instruction: 0xf7fc2201
    4f30:	ldrshtvs	lr, [r7], -r4
    4f34:	ldmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f38:	strtmi	r4, [r2], -r8, asr #18
    4f3c:			; <UNDEFINED> instruction: 0xf7fc4479
    4f40:			; <UNDEFINED> instruction: 0xf7fce954
    4f44:			; <UNDEFINED> instruction: 0xf7fce98e
    4f48:	mlasvs	r7, lr, r8, lr
    4f4c:	stmdbge	r9, {r0, r1, r2, r4, r8, r9, sl, sp, lr, pc}
    4f50:	movwcs	r2, #1
    4f54:	movwcc	lr, #39373	; 0x99cd
    4f58:	stm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f5c:	stmvs	r3, {r0, r2, r3, r6, r9, sl, ip, sp, lr, pc}
    4f60:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f64:	ldmdacc	fp, {r2, r6, r7, r9, ip, sp, lr, pc}
    4f68:	stm	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f6c:	ldrdgt	pc, [r4], -sp	; <UNPREDICTABLE>
    4f70:	addeq	pc, r9, #72, 12	; 0x4800000
    4f74:	addeq	pc, r8, #200, 12	; 0xc800000
    4f78:	ldrdge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    4f7c:	movwne	pc, #52098	; 0xcb82	; <UNPREDICTABLE>
    4f80:	vfmsvc.f32	s29, s24, s30
    4f84:	ldrbtmi	r9, [sl], #2314	; 0x90a
    4f88:			; <UNDEFINED> instruction: 0xf8cd4463
    4f8c:	bl	ff3acfe4 <__assert_fail@plt+0xff3abca8>
    4f90:	blx	fe209d26 <__assert_fail@plt+0xfe2089ea>
    4f94:	strbne	r9, [r9, r1, lsl #16]
    4f98:	andeq	pc, r3, #133120	; 0x20800
    4f9c:	ldrmi	r1, [sl], #-2008	; 0xfffff828
    4fa0:			; <UNDEFINED> instruction: 0x41a8ebc1
    4fa4:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4fa8:	bl	ff0293c0 <__assert_fail@plt+0xff028084>
    4fac:	vhsub.s8	<illegal reg q8.5>, <illegal reg q5.5>, q9
    4fb0:	vmla.i<illegal width 8>	d19, d25, d1[1]
    4fb4:	blx	fe009246 <__assert_fail@plt+0xfe007f0a>
    4fb8:			; <UNDEFINED> instruction: 0xf04f900c
    4fbc:	blx	2474b6 <__assert_fail@plt+0x24617a>
    4fc0:	strbtmi	r3, [r0], #-530	; 0xfffffdee
    4fc4:			; <UNDEFINED> instruction: 0xcc13fb09
    4fc8:			; <UNDEFINED> instruction: 0x9098f8df
    4fcc:	bl	ff38ddd4 <__assert_fail@plt+0xff38ca98>
    4fd0:	ldrmi	r2, [r9], -r0, ror #1
    4fd4:	ldrbtmi	r9, [r9], #1
    4fd8:			; <UNDEFINED> instruction: 0xf8cd4640
    4fdc:	stmib	sp, {ip, pc}^
    4fe0:	bmi	84fff0 <__assert_fail@plt+0x84ecb4>
    4fe4:	adcscc	r4, r0, #2046820352	; 0x7a000000
    4fe8:	vst1.8	{d25-d28}, [pc], r7
    4fec:	andls	r7, r6, #-1342177269	; 0xb000000b
    4ff0:			; <UNDEFINED> instruction: 0xf7fc2201
    4ff4:	mlasvs	r7, r2, r9, lr
    4ff8:	ldmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ffc:			; <UNDEFINED> instruction: 0x4642491b
    5000:			; <UNDEFINED> instruction: 0xf7fc4479
    5004:			; <UNDEFINED> instruction: 0xf7fce8f2
    5008:			; <UNDEFINED> instruction: 0xf7fce92c
    500c:	eorsvs	lr, r7, ip, lsr r8
    5010:			; <UNDEFINED> instruction: 0xf7fce6a0
    5014:	blmi	5bf1bc <__assert_fail@plt+0x5bde80>
    5018:	rsbne	pc, pc, #64, 4
    501c:	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
    5020:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5024:	ldrbtmi	r3, [r8], #-912	; 0xfffffc70
    5028:	stmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    502c:	andeq	r2, r1, r0, lsr #3
    5030:	andeq	r0, r0, r0, lsr r1
    5034:			; <UNDEFINED> instruction: 0xfffff9f3
    5038:	andeq	r0, r0, sp, ror #5
    503c:	andeq	r2, r1, lr, lsl r1
    5040:	andeq	r1, r0, ip, lsl #1
    5044:	andeq	r0, r0, r4, lsl #14
    5048:	andeq	r1, r0, r6, lsr #26
    504c:	andeq	r1, r0, sl, ror #6
    5050:	andeq	r1, r0, ip, ror #24
    5054:	andeq	r0, r0, r0, ror #30
    5058:	andeq	r0, r0, r6, lsr r6
    505c:	andeq	r1, r0, r0, lsl #6
    5060:	strdeq	r0, [r0], -r6
    5064:	andeq	r0, r0, lr, ror #10
    5068:	muleq	r0, r0, fp
    506c:	strdeq	r1, [r0], -ip
    5070:	andeq	r1, r0, r4, asr fp
    5074:	andeq	r0, r0, sl, asr lr
    5078:	andeq	r1, r0, lr, lsl #3
    507c:			; <UNDEFINED> instruction: 0x4616b5f0
    5080:	addlt	r4, r5, fp, lsr sl
    5084:			; <UNDEFINED> instruction: 0x46044b3b
    5088:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    508c:	movwls	r6, #14363	; 0x381b
    5090:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5094:	movwls	r2, #9087	; 0x237f
    5098:	subsle	r2, lr, r0, lsl #18
    509c:	strmi	r7, [sp], -fp, lsl #16
    50a0:	eorle	r2, r8, r3, lsl #22
    50a4:	mvnlt	r6, r7, asr #16
    50a8:	ldrtmi	sl, [r8], -r2, lsl #20
    50ac:			; <UNDEFINED> instruction: 0xf9cef7ff
    50b0:	stmdacs	r0, {r1, r8, fp, ip, pc}
    50b4:			; <UNDEFINED> instruction: 0xf001d13b
    50b8:	mcrrne	0, 7, r0, r3, cr15
    50bc:	movteq	pc, #25411	; 0x6343	; <UNPREDICTABLE>
    50c0:	svclt	0x00d82b00
    50c4:	smlabtcs	r7, r1, r3, pc	; <UNPREDICTABLE>
    50c8:			; <UNDEFINED> instruction: 0xf7fbdd03
    50cc:			; <UNDEFINED> instruction: 0xf89def98
    50d0:	stcvc	0, cr1, [r2], #-36	; 0xffffffdc
    50d4:	ldrbeq	r6, [r2, r3, lsr #16]
    50d8:	stmdbcs	r0, {r0, r2, r5, r8, sl, ip, lr, pc}
    50dc:	stmdbmi	r6!, {r0, r1, r6, ip, lr, pc}
    50e0:	and	r4, pc, r9, ror r4	; <UNPREDICTABLE>
    50e4:			; <UNDEFINED> instruction: 0xf7fc4608
    50e8:			; <UNDEFINED> instruction: 0x4629e85e
    50ec:	andcs	r4, r1, r2, lsl #12
    50f0:	ldm	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50f4:	stcvc	7, cr9, [r1], #-8
    50f8:			; <UNDEFINED> instruction: 0xf0116823
    50fc:	andsle	r0, r2, r1, lsl #2
    5100:	ldrbtmi	r4, [r9], #-2334	; 0xfffff6e2
    5104:			; <UNDEFINED> instruction: 0x46304a1e
    5108:			; <UNDEFINED> instruction: 0xf7fe447a
    510c:	bmi	7839f8 <__assert_fail@plt+0x7826bc>
    5110:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    5114:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5118:	subsmi	r9, sl, r3, lsl #22
    511c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5120:	andlt	sp, r5, r4, lsr #2
    5124:	ldmdavs	r8, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    5128:	stmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    512c:			; <UNDEFINED> instruction: 0xf3c1e7ef
    5130:			; <UNDEFINED> instruction: 0xf0012307
    5134:	movwmi	r0, #12415	; 0x307f
    5138:	stmiavs	r3!, {r0, r1, r2, r3, r4, r5, r7, ip, lr, pc}^
    513c:	rscvs	r3, r3, r1, lsl #22
    5140:			; <UNDEFINED> instruction: 0xddba2b00
    5144:	blmi	41f1d4 <__assert_fail@plt+0x41de98>
    5148:	ldmdavs	r0, {r0, r5, r7, fp, sp, lr}^
    514c:	bmi	3d6340 <__assert_fail@plt+0x3d5004>
    5150:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    5154:			; <UNDEFINED> instruction: 0xf884f7fe
    5158:	stmdavs	r3, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    515c:			; <UNDEFINED> instruction: 0xf7ff6859
    5160:	stmdbls	r2, {r0, r2, r3, r8, r9, fp, ip, sp, lr, pc}
    5164:	stmdbmi	sl, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    5168:			; <UNDEFINED> instruction: 0xe7cb4479
    516c:	svc	0x00baf7fb
    5170:	andeq	r1, r1, ip, lsr #28
    5174:	andeq	r0, r0, r0, lsr r1
    5178:			; <UNDEFINED> instruction: 0xffffe631
    517c:			; <UNDEFINED> instruction: 0xffffe617
    5180:			; <UNDEFINED> instruction: 0xffffe609
    5184:	andeq	r1, r1, r2, lsr #27
    5188:			; <UNDEFINED> instruction: 0xfffff62d
    518c:			; <UNDEFINED> instruction: 0xffffff27
    5190:			; <UNDEFINED> instruction: 0xffffe5b1
    5194:			; <UNDEFINED> instruction: 0x4604b570
    5198:			; <UNDEFINED> instruction: 0xb3294616
    519c:	orrlt	r6, r0, r0, asr #16
    51a0:			; <UNDEFINED> instruction: 0xf7ff2200
    51a4:	blvc	8836f8 <__assert_fail@plt+0x8823bc>
    51a8:			; <UNDEFINED> instruction: 0xf0116823
    51ac:	andsle	r0, r6, r1, lsl #2
    51b0:			; <UNDEFINED> instruction: 0x46304a16
    51b4:	pop	{r1, r2, r4, r8, fp, lr}
    51b8:	ldrbtmi	r4, [sl], #-112	; 0xffffff90
    51bc:			; <UNDEFINED> instruction: 0xf7fe4479
    51c0:			; <UNDEFINED> instruction: 0x4608b9df
    51c4:			; <UNDEFINED> instruction: 0xf7fb460d
    51c8:	strtmi	lr, [r9], -lr, ror #31
    51cc:	andcs	r4, r1, r2, lsl #12
    51d0:	stmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    51d4:	stmdavs	r3!, {r0, r5, r8, r9, fp, ip, sp, lr}
    51d8:	tsteq	r1, r1, lsl r0	; <UNPREDICTABLE>
    51dc:	pop	{r3, r5, r6, r7, r8, ip, lr, pc}
    51e0:	ldmdavs	r8, {r4, r5, r6, lr}
    51e4:	svclt	0x00e4f7fb
    51e8:	stmdavs	r3, {r1, r8, r9, fp, ip, sp, lr}
    51ec:	strle	r0, [r7, #-2002]	; 0xfffff82e
    51f0:	ldrtmi	r4, [r0], -r8, lsl #20
    51f4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    51f8:			; <UNDEFINED> instruction: 0x4611447a
    51fc:	stmiblt	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5200:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5204:	ldmdavs	r8, {r0, r8, sp}
    5208:	svclt	0x00d2f7fb
    520c:			; <UNDEFINED> instruction: 0xffffe557
    5210:			; <UNDEFINED> instruction: 0xffffe55d
    5214:			; <UNDEFINED> instruction: 0xffffe519
    5218:			; <UNDEFINED> instruction: 0xf0002900
    521c:	b	fe02571c <__assert_fail@plt+0xfe0243e0>
    5220:	svclt	0x00480c01
    5224:	cdpne	2, 4, cr4, cr10, cr9, {2}
    5228:	tsthi	pc, r0	; <UNPREDICTABLE>
    522c:	svclt	0x00480003
    5230:	addmi	r4, fp, #805306372	; 0x30000004
    5234:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    5238:			; <UNDEFINED> instruction: 0xf0004211
    523c:	blx	fece56d0 <__assert_fail@plt+0xfece4394>
    5240:	blx	fec81c54 <__assert_fail@plt+0xfec80918>
    5244:	bl	fe841450 <__assert_fail@plt+0xfe840114>
    5248:			; <UNDEFINED> instruction: 0xf1c20202
    524c:	andge	r0, r4, pc, lsl r2
    5250:	andne	lr, r2, #0, 22
    5254:	andeq	pc, r0, pc, asr #32
    5258:	svclt	0x00004697
    525c:	andhi	pc, r0, pc, lsr #7
    5260:	svcvc	0x00c1ebb3
    5264:	bl	1034e6c <__assert_fail@plt+0x1033b30>
    5268:	svclt	0x00280000
    526c:	bicvc	lr, r1, #166912	; 0x28c00
    5270:	svcvc	0x0081ebb3
    5274:	bl	1034e7c <__assert_fail@plt+0x1033b40>
    5278:	svclt	0x00280000
    527c:	orrvc	lr, r1, #166912	; 0x28c00
    5280:	svcvc	0x0041ebb3
    5284:	bl	1034e8c <__assert_fail@plt+0x1033b50>
    5288:	svclt	0x00280000
    528c:	movtvc	lr, #7075	; 0x1ba3
    5290:	svcvc	0x0001ebb3
    5294:	bl	1034e9c <__assert_fail@plt+0x1033b60>
    5298:	svclt	0x00280000
    529c:	movwvc	lr, #7075	; 0x1ba3
    52a0:	svcvs	0x00c1ebb3
    52a4:	bl	1034eac <__assert_fail@plt+0x1033b70>
    52a8:	svclt	0x00280000
    52ac:	bicvs	lr, r1, #166912	; 0x28c00
    52b0:	svcvs	0x0081ebb3
    52b4:	bl	1034ebc <__assert_fail@plt+0x1033b80>
    52b8:	svclt	0x00280000
    52bc:	orrvs	lr, r1, #166912	; 0x28c00
    52c0:	svcvs	0x0041ebb3
    52c4:	bl	1034ecc <__assert_fail@plt+0x1033b90>
    52c8:	svclt	0x00280000
    52cc:	movtvs	lr, #7075	; 0x1ba3
    52d0:	svcvs	0x0001ebb3
    52d4:	bl	1034edc <__assert_fail@plt+0x1033ba0>
    52d8:	svclt	0x00280000
    52dc:	movwvs	lr, #7075	; 0x1ba3
    52e0:	svcpl	0x00c1ebb3
    52e4:	bl	1034eec <__assert_fail@plt+0x1033bb0>
    52e8:	svclt	0x00280000
    52ec:	bicpl	lr, r1, #166912	; 0x28c00
    52f0:	svcpl	0x0081ebb3
    52f4:	bl	1034efc <__assert_fail@plt+0x1033bc0>
    52f8:	svclt	0x00280000
    52fc:	orrpl	lr, r1, #166912	; 0x28c00
    5300:	svcpl	0x0041ebb3
    5304:	bl	1034f0c <__assert_fail@plt+0x1033bd0>
    5308:	svclt	0x00280000
    530c:	movtpl	lr, #7075	; 0x1ba3
    5310:	svcpl	0x0001ebb3
    5314:	bl	1034f1c <__assert_fail@plt+0x1033be0>
    5318:	svclt	0x00280000
    531c:	movwpl	lr, #7075	; 0x1ba3
    5320:	svcmi	0x00c1ebb3
    5324:	bl	1034f2c <__assert_fail@plt+0x1033bf0>
    5328:	svclt	0x00280000
    532c:	bicmi	lr, r1, #166912	; 0x28c00
    5330:	svcmi	0x0081ebb3
    5334:	bl	1034f3c <__assert_fail@plt+0x1033c00>
    5338:	svclt	0x00280000
    533c:	orrmi	lr, r1, #166912	; 0x28c00
    5340:	svcmi	0x0041ebb3
    5344:	bl	1034f4c <__assert_fail@plt+0x1033c10>
    5348:	svclt	0x00280000
    534c:	movtmi	lr, #7075	; 0x1ba3
    5350:	svcmi	0x0001ebb3
    5354:	bl	1034f5c <__assert_fail@plt+0x1033c20>
    5358:	svclt	0x00280000
    535c:	movwmi	lr, #7075	; 0x1ba3
    5360:	svccc	0x00c1ebb3
    5364:	bl	1034f6c <__assert_fail@plt+0x1033c30>
    5368:	svclt	0x00280000
    536c:	biccc	lr, r1, #166912	; 0x28c00
    5370:	svccc	0x0081ebb3
    5374:	bl	1034f7c <__assert_fail@plt+0x1033c40>
    5378:	svclt	0x00280000
    537c:	orrcc	lr, r1, #166912	; 0x28c00
    5380:	svccc	0x0041ebb3
    5384:	bl	1034f8c <__assert_fail@plt+0x1033c50>
    5388:	svclt	0x00280000
    538c:	movtcc	lr, #7075	; 0x1ba3
    5390:	svccc	0x0001ebb3
    5394:	bl	1034f9c <__assert_fail@plt+0x1033c60>
    5398:	svclt	0x00280000
    539c:	movwcc	lr, #7075	; 0x1ba3
    53a0:	svccs	0x00c1ebb3
    53a4:	bl	1034fac <__assert_fail@plt+0x1033c70>
    53a8:	svclt	0x00280000
    53ac:	biccs	lr, r1, #166912	; 0x28c00
    53b0:	svccs	0x0081ebb3
    53b4:	bl	1034fbc <__assert_fail@plt+0x1033c80>
    53b8:	svclt	0x00280000
    53bc:	orrcs	lr, r1, #166912	; 0x28c00
    53c0:	svccs	0x0041ebb3
    53c4:	bl	1034fcc <__assert_fail@plt+0x1033c90>
    53c8:	svclt	0x00280000
    53cc:	movtcs	lr, #7075	; 0x1ba3
    53d0:	svccs	0x0001ebb3
    53d4:	bl	1034fdc <__assert_fail@plt+0x1033ca0>
    53d8:	svclt	0x00280000
    53dc:	movwcs	lr, #7075	; 0x1ba3
    53e0:	svcne	0x00c1ebb3
    53e4:	bl	1034fec <__assert_fail@plt+0x1033cb0>
    53e8:	svclt	0x00280000
    53ec:	bicne	lr, r1, #166912	; 0x28c00
    53f0:	svcne	0x0081ebb3
    53f4:	bl	1034ffc <__assert_fail@plt+0x1033cc0>
    53f8:	svclt	0x00280000
    53fc:	orrne	lr, r1, #166912	; 0x28c00
    5400:	svcne	0x0041ebb3
    5404:	bl	103500c <__assert_fail@plt+0x1033cd0>
    5408:	svclt	0x00280000
    540c:	movtne	lr, #7075	; 0x1ba3
    5410:	svcne	0x0001ebb3
    5414:	bl	103501c <__assert_fail@plt+0x1033ce0>
    5418:	svclt	0x00280000
    541c:	movwne	lr, #7075	; 0x1ba3
    5420:	svceq	0x00c1ebb3
    5424:	bl	103502c <__assert_fail@plt+0x1033cf0>
    5428:	svclt	0x00280000
    542c:	biceq	lr, r1, #166912	; 0x28c00
    5430:	svceq	0x0081ebb3
    5434:	bl	103503c <__assert_fail@plt+0x1033d00>
    5438:	svclt	0x00280000
    543c:	orreq	lr, r1, #166912	; 0x28c00
    5440:	svceq	0x0041ebb3
    5444:	bl	103504c <__assert_fail@plt+0x1033d10>
    5448:	svclt	0x00280000
    544c:	movteq	lr, #7075	; 0x1ba3
    5450:	svceq	0x0001ebb3
    5454:	bl	103505c <__assert_fail@plt+0x1033d20>
    5458:	svclt	0x00280000
    545c:	movweq	lr, #7075	; 0x1ba3
    5460:	svceq	0x0000f1bc
    5464:	submi	fp, r0, #72, 30	; 0x120
    5468:	b	fe717230 <__assert_fail@plt+0xfe715ef4>
    546c:	svclt	0x00480f00
    5470:	ldrbmi	r4, [r0, -r0, asr #4]!
    5474:	andcs	fp, r0, r8, lsr pc
    5478:	b	13f5090 <__assert_fail@plt+0x13f3d54>
    547c:			; <UNDEFINED> instruction: 0xf04070ec
    5480:	ldrbmi	r0, [r0, -r1]!
    5484:			; <UNDEFINED> instruction: 0xf281fab1
    5488:	andseq	pc, pc, #-2147483600	; 0x80000030
    548c:	svceq	0x0000f1bc
    5490:			; <UNDEFINED> instruction: 0xf002fa23
    5494:	submi	fp, r0, #72, 30	; 0x120
    5498:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    549c:			; <UNDEFINED> instruction: 0xf06fbfc8
    54a0:	svclt	0x00b84000
    54a4:	andmi	pc, r0, pc, asr #32
    54a8:	stmdalt	lr, {ip, sp, lr, pc}
    54ac:	rscsle	r2, r4, r0, lsl #18
    54b0:	andmi	lr, r3, sp, lsr #18
    54b4:	mrc2	7, 5, pc, cr3, cr15, {7}
    54b8:			; <UNDEFINED> instruction: 0x4006e8bd
    54bc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    54c0:	smlatbeq	r3, r1, fp, lr
    54c4:	svclt	0x00004770
    54c8:			; <UNDEFINED> instruction: 0xf04fb502
    54cc:			; <UNDEFINED> instruction: 0xf7fb0008
    54d0:	stclt	13, cr14, [r2, #-600]	; 0xfffffda8
    54d4:	mvnsmi	lr, #737280	; 0xb4000
    54d8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    54dc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    54e0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    54e4:	ldcl	7, cr15, [r4, #-1004]!	; 0xfffffc14
    54e8:	blne	1d966e4 <__assert_fail@plt+0x1d953a8>
    54ec:	strhle	r1, [sl], -r6
    54f0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    54f4:	svccc	0x0004f855
    54f8:	strbmi	r3, [sl], -r1, lsl #8
    54fc:	ldrtmi	r4, [r8], -r1, asr #12
    5500:	adcmi	r4, r6, #152, 14	; 0x2600000
    5504:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5508:	svclt	0x000083f8
    550c:	andeq	r1, r1, r6, asr #17
    5510:			; <UNDEFINED> instruction: 0x000118bc
    5514:	svclt	0x00004770

Disassembly of section .fini:

00005518 <.fini>:
    5518:	push	{r3, lr}
    551c:	pop	{r3, pc}
