Analysis & Synthesis report for DE10_Standard_proyecto
Wed Feb 21 17:58:07 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|ep3
  9. State Machine - |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|ep2
 10. State Machine - |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|ep
 11. State Machine - |DE10_Standard_proyecto|LCD_Control:LCD_CTRL_MAP|LCD_Control_UC:UC|epres
 12. State Machine - |DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP
 13. State Machine - |DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC|EP
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET
 20. Parameter Settings for Inferred Entity Instance: GENERAL:GENERAL_MAP|lpm_divide:Div0
 21. Port Connectivity Checks: "LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM"
 22. Port Connectivity Checks: "LT24Setup:LCD_SETUP_MAP"
 23. Port Connectivity Checks: "GENERAL:GENERAL_MAP|GENERAL_UC:UC"
 24. Port Connectivity Checks: "UART:UART_MAP|UART_UC:UC"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Feb 21 17:58:07 2024          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; DE10_Standard_proyecto                         ;
; Top-level Entity Name           ; DE10_Standard_proyecto                         ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 298                                            ;
; Total pins                      ; 35                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                     ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                          ; Setting                ; Default Value          ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                          ; 5CSXFC6D6F31C6         ;                        ;
; Top-level entity name                                                           ; DE10_Standard_proyecto ; DE10_Standard_proyecto ;
; Family name                                                                     ; Cyclone V              ; Cyclone V              ;
; Maximum processors allowed for parallel compilation                             ; All                    ;                        ;
; Use smart compilation                                                           ; Off                    ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                     ; On                     ;
; Enable compact report table                                                     ; Off                    ; Off                    ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto                   ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                    ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                    ;
; Preserve fewer node names                                                       ; On                     ; On                     ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                 ; Enable                 ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                        ; Auto                   ; Auto                   ;
; Safe State Machine                                                              ; Off                    ; Off                    ;
; Extract Verilog State Machines                                                  ; On                     ; On                     ;
; Extract VHDL State Machines                                                     ; On                     ; On                     ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                     ;
; Parallel Synthesis                                                              ; On                     ; On                     ;
; DSP Block Balancing                                                             ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                              ; On                     ; On                     ;
; Power-Up Don't Care                                                             ; On                     ; On                     ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                      ; On                     ; On                     ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                             ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                    ;
; Optimization Technique                                                          ; Balanced               ; Balanced               ;
; Carry Chain Length                                                              ; 70                     ; 70                     ;
; Auto Carry Chains                                                               ; On                     ; On                     ;
; Auto Open-Drain Pins                                                            ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                    ;
; Auto ROM Replacement                                                            ; On                     ; On                     ;
; Auto RAM Replacement                                                            ; On                     ; On                     ;
; Auto DSP Block Replacement                                                      ; On                     ; On                     ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                     ;
; Strict RAM Replacement                                                          ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                               ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                    ;
; Auto Resource Sharing                                                           ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                         ; On                     ; On                     ;
; Report Parameter Settings                                                       ; On                     ; On                     ;
; Report Source Assignments                                                       ; On                     ; On                     ;
; Report Connectivity Checks                                                      ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                      ;
; Power Optimization During Synthesis                                             ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                               ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                    ;
; Clock MUX Protection                                                            ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                    ;
; Block Design Naming                                                             ; Auto                   ; Auto                   ;
; SDC constraint protection                                                       ; Off                    ; Off                    ;
; Synthesis Effort                                                                ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                     ;
; Automatic Parallel Synthesis                                                    ; On                     ; On                     ;
; Partial Reconfiguration Bitstream ID                                            ; Off                    ; Off                    ;
+---------------------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; LCD_CTRL/LCD_CTRL_UC.vhd         ; yes             ; User VHDL File               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_CTRL_UC.vhd     ;         ;
; LCD_CTRL/LCD_CTRL.vhd            ; yes             ; User VHDL File               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_CTRL.vhd        ;         ;
; LT24setup/Init128rom_pkg.vhd     ; yes             ; User VHDL File               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/Init128rom_pkg.vhd ;         ;
; LT24setup/LT24InitLCD.vhd        ; yes             ; User VHDL File               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitLCD.vhd    ;         ;
; LT24setup/LT24InitReset.vhd      ; yes             ; User VHDL File               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitReset.vhd  ;         ;
; LT24setup/LT24setup.vhd          ; yes             ; User VHDL File               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd      ;         ;
; LT24setup/romsinc.vhd            ; yes             ; User VHDL File               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/romsinc.vhd        ;         ;
; GENERAL/GENERAL.vhd              ; yes             ; User VHDL File               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd          ;         ;
; GENERAL/GENERAL_UC.vhd           ; yes             ; User VHDL File               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd       ;         ;
; DE10_Standard_proyecto.vhd       ; yes             ; User VHDL File               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd   ;         ;
; UART/UART.vhd                    ; yes             ; User VHDL File               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd                ;         ;
; UART/UART_UC.vhd                 ; yes             ; User VHDL File               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_divide.tdf                  ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/abs_divider.inc                 ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/sign_div_unsign.inc             ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/aglobal231.inc                  ;         ;
; db/lpm_divide_nbm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/lpm_divide_nbm.tdf        ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/sign_div_unsign_tlh.tdf   ;         ;
; db/alt_u_div_00f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/alt_u_div_00f.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 308            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 548            ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 42             ;
;     -- 5 input functions                    ; 38             ;
;     -- 4 input functions                    ; 92             ;
;     -- <=3 input functions                  ; 374            ;
;                                             ;                ;
; Dedicated logic registers                   ; 298            ;
;                                             ;                ;
; I/O pins                                    ; 35             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 298            ;
; Total fan-out                               ; 2889           ;
; Average fan-out                             ; 3.15           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                         ; Entity Name            ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |DE10_Standard_proyecto                   ; 548 (0)             ; 298 (0)                   ; 0                 ; 0          ; 35   ; 0            ; |DE10_Standard_proyecto                                                                                                                     ; DE10_Standard_proyecto ; work         ;
;    |GENERAL:GENERAL_MAP|                  ; 240 (57)            ; 53 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|GENERAL:GENERAL_MAP                                                                                                 ; GENERAL                ; work         ;
;       |GENERAL_UC:UC|                     ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC                                                                                   ; GENERAL_UC             ; work         ;
;       |lpm_divide:Div0|                   ; 171 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|GENERAL:GENERAL_MAP|lpm_divide:Div0                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_nbm:auto_generated|  ; 171 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|GENERAL:GENERAL_MAP|lpm_divide:Div0|lpm_divide_nbm:auto_generated                                                   ; lpm_divide_nbm         ; work         ;
;             |sign_div_unsign_tlh:divider| ; 171 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|GENERAL:GENERAL_MAP|lpm_divide:Div0|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh    ; work         ;
;                |alt_u_div_00f:divider|    ; 171 (171)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|GENERAL:GENERAL_MAP|lpm_divide:Div0|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; alt_u_div_00f          ; work         ;
;    |LCD_Control:LCD_CTRL_MAP|             ; 66 (54)             ; 69 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|LCD_Control:LCD_CTRL_MAP                                                                                            ; LCD_Control            ; work         ;
;       |LCD_Control_UC:UC|                 ; 12 (12)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|LCD_Control:LCD_CTRL_MAP|LCD_Control_UC:UC                                                                          ; LCD_Control_UC         ; work         ;
;    |LT24Setup:LCD_SETUP_MAP|              ; 179 (44)            ; 135 (19)                  ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP                                                                                             ; LT24Setup              ; work         ;
;       |LT24InitLCD:DUT_InitLCD|           ; 30 (24)             ; 31 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD                                                                     ; LT24InitLCD            ; work         ;
;          |romsinc:DUT_ROM|                ; 6 (6)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM                                                     ; romsinc                ; work         ;
;       |LT24InitReset:DUT_RESET|           ; 105 (105)           ; 85 (85)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET                                                                     ; LT24InitReset          ; work         ;
;    |UART:UART_MAP|                        ; 63 (55)             ; 41 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|UART:UART_MAP                                                                                                       ; UART                   ; work         ;
;       |UART_UC:UC|                        ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC                                                                                            ; UART_UC                ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|ep3                                                                                         ;
+-------------------------+---------------------+-------------------------+-------------------------+----------------------+----------------------+---------------------+-------------+
; Name                    ; ep3.e_End_INIT_LT24 ; ep3.e_End_Send_CMD_DATA ; ep3.e_wait_sendCMD_DATA ; ep3.e_read_CMD_DATA3 ; ep3.e_read_CMD_DATA2 ; ep3.e_read_CMD_DATA ; ep3.e_init3 ;
+-------------------------+---------------------+-------------------------+-------------------------+----------------------+----------------------+---------------------+-------------+
; ep3.e_init3             ; 0                   ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0           ;
; ep3.e_read_CMD_DATA     ; 0                   ; 0                       ; 0                       ; 0                    ; 0                    ; 1                   ; 1           ;
; ep3.e_read_CMD_DATA2    ; 0                   ; 0                       ; 0                       ; 0                    ; 1                    ; 0                   ; 1           ;
; ep3.e_read_CMD_DATA3    ; 0                   ; 0                       ; 0                       ; 1                    ; 0                    ; 0                   ; 1           ;
; ep3.e_wait_sendCMD_DATA ; 0                   ; 0                       ; 1                       ; 0                    ; 0                    ; 0                   ; 1           ;
; ep3.e_End_Send_CMD_DATA ; 0                   ; 1                       ; 0                       ; 0                    ; 0                    ; 0                   ; 1           ;
; ep3.e_End_INIT_LT24     ; 1                   ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 1           ;
+-------------------------+---------------------+-------------------------+-------------------------+----------------------+----------------------+---------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|ep2                                 ;
+----------------------+--------------------+----------------------+----------------------+---------------------+-------------+
; Name                 ; ep2.e_End_CMD_DATA ; ep2.e_wait1_sendByte ; ep2.e_send_CMD_DATA2 ; ep2.e_send_CMD_DATA ; ep2.e_init2 ;
+----------------------+--------------------+----------------------+----------------------+---------------------+-------------+
; ep2.e_init2          ; 0                  ; 0                    ; 0                    ; 0                   ; 0           ;
; ep2.e_send_CMD_DATA  ; 0                  ; 0                    ; 0                    ; 1                   ; 1           ;
; ep2.e_send_CMD_DATA2 ; 0                  ; 0                    ; 1                    ; 0                   ; 1           ;
; ep2.e_wait1_sendByte ; 0                  ; 1                    ; 0                    ; 0                   ; 1           ;
; ep2.e_End_CMD_DATA   ; 1                  ; 0                    ; 0                    ; 0                   ; 1           ;
+----------------------+--------------------+----------------------+----------------------+---------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|ep ;
+-------------+-----------+------------+------------+------------+-------------+-------------+
; Name        ; ep.e_done ; ep.e_wait2 ; ep.e_wait1 ; ep.e_wait0 ; ep.e_wait00 ; ep.e_init   ;
+-------------+-----------+------------+------------+------------+-------------+-------------+
; ep.e_init   ; 0         ; 0          ; 0          ; 0          ; 0           ; 0           ;
; ep.e_wait00 ; 0         ; 0          ; 0          ; 0          ; 1           ; 1           ;
; ep.e_wait0  ; 0         ; 0          ; 0          ; 1          ; 0           ; 1           ;
; ep.e_wait1  ; 0         ; 0          ; 1          ; 0          ; 0           ; 1           ;
; ep.e_wait2  ; 0         ; 1          ; 0          ; 0          ; 0           ; 1           ;
; ep.e_done   ; 1         ; 0          ; 0          ; 0          ; 0           ; 1           ;
+-------------+-----------+------------+------------+------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_proyecto|LCD_Control:LCD_CTRL_MAP|LCD_Control_UC:UC|epres                                                                                            ;
+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name      ; epres.e14 ; epres.e13 ; epres.e12 ; epres.e11 ; epres.e10 ; epres.e9 ; epres.e8 ; epres.e7 ; epres.e6 ; epres.e5 ; epres.e4 ; epres.e3 ; epres.e2 ; epres.e1 ; epres.e0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; epres.e0  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; epres.e1  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; epres.e2  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; epres.e3  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; epres.e4  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; epres.e5  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e6  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e7  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e8  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e9  ; 0         ; 0         ; 0         ; 0         ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e10 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e11 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e12 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e13 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e14 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP                             ;
+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name   ; EP.e11 ; EP.e10 ; EP.e9 ; EP.e8 ; EP.e7 ; EP.e6 ; EP.e5 ; EP.e4 ; EP.e3 ; EP.e2 ; EP.e1 ; EP.e0 ;
+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; EP.e0  ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; EP.e1  ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; EP.e2  ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; EP.e3  ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; EP.e4  ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; EP.e5  ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EP.e6  ; 0      ; 0      ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EP.e7  ; 0      ; 0      ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EP.e8  ; 0      ; 0      ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EP.e9  ; 0      ; 0      ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EP.e10 ; 0      ; 1      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EP.e11 ; 1      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC|EP ;
+-------+-------+-------+-------+-------+-----------------------------+
; Name  ; EP.E4 ; EP.e3 ; EP.e2 ; EP.e1 ; EP.e0                       ;
+-------+-------+-------+-------+-------+-----------------------------+
; EP.e0 ; 0     ; 0     ; 0     ; 0     ; 0                           ;
; EP.e1 ; 0     ; 0     ; 0     ; 1     ; 1                           ;
; EP.e2 ; 0     ; 0     ; 1     ; 0     ; 1                           ;
; EP.e3 ; 0     ; 1     ; 0     ; 0     ; 1                           ;
; EP.E4 ; 1     ; 0     ; 0     ; 0     ; 1                           ;
+-------+-------+-------+-------+-------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                          ;
+-----------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[8] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[7] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[6] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[5] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[4] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[3] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[2] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[1] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[0] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 9                  ;                                                                  ;                                            ;
+-----------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; LT24Setup:LCD_SETUP_MAP|LT24_RD_N     ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 298   ;
; Number of registers using Synchronous Clear  ; 106   ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 282   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 118   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; LT24Setup:LCD_SETUP_MAP|LT24_RS        ; 1       ;
; LT24Setup:LCD_SETUP_MAP|LT24_WR_N      ; 1       ;
; UART:UART_MAP|CNT[8]                   ; 2       ;
; UART:UART_MAP|CNT[7]                   ; 2       ;
; UART:UART_MAP|CNT[0]                   ; 2       ;
; UART:UART_MAP|CNT[1]                   ; 2       ;
; LCD_Control:LCD_CTRL_MAP|LCD_RS        ; 2       ;
; Total number of inverted registers = 7 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_Standard_proyecto|GENERAL:GENERAL_MAP|YROW_OFF_DATA[7]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard_proyecto|UART:UART_MAP|bits[1]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24_D[14]                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|cont_15usec[4]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|cont_10usec[0]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|cont_5msec[4]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_Standard_proyecto|UART:UART_MAP|CNT[15]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|NumTicsXmSec[15] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|NumTicsXuSec[0]  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_Standard_proyecto|LCD_Control:LCD_CTRL_MAP|auxContPix[8]                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard_proyecto|LCD_Control:LCD_CTRL_MAP|QDAT[2]                                 ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24_D[7]                                ;
; 256:1              ; 16 bits   ; 2720 LEs      ; 32 LEs               ; 2688 LEs               ; Yes        ; |DE10_Standard_proyecto|GENERAL:GENERAL_MAP|RGBFONDO[11]                                 ;
; 256:1              ; 16 bits   ; 2720 LEs      ; 32 LEs               ; 2688 LEs               ; Yes        ; |DE10_Standard_proyecto|GENERAL:GENERAL_MAP|RGB2[15]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard_proyecto|UART:UART_MAP|CNT[0]                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_Standard_proyecto|UART:UART_MAP|CNT[11]                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Source assignments for LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; divclk[8]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[8]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[7]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[7]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[6]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[6]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[5]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[5]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[4]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[4]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[3]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[3]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[2]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[2]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[1]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[1]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[0]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[0]                   ;
+---------------------------+-------+------+-----------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: GENERAL:GENERAL_MAP|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_nbm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM"                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; datout[11..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "LT24Setup:LCD_SETUP_MAP" ;
+---------------+-------+----------+------------------+
; Port          ; Type  ; Severity ; Details          ;
+---------------+-------+----------+------------------+
; lt24_rd_n_int ; Input ; Info     ; Stuck at VCC     ;
+---------------+-------+----------+------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GENERAL:GENERAL_MAP|GENERAL_UC:UC"                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reg_xcol ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_yrow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rgb      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; num_pix  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:UART_MAP|UART_UC:UC"                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; desp_d ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inc_8  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 298                         ;
;     CLR               ; 99                          ;
;     CLR SCLR          ; 73                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 9                           ;
;     ENA CLR           ; 60                          ;
;     ENA CLR SCLR      ; 33                          ;
;     ENA CLR SLD       ; 16                          ;
;     plain             ; 7                           ;
; arriav_lcell_comb     ; 552                         ;
;     arith             ; 232                         ;
;         0 data inputs ; 19                          ;
;         1 data inputs ; 142                         ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 24                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 310                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 78                          ;
;         3 data inputs ; 71                          ;
;         4 data inputs ; 68                          ;
;         5 data inputs ; 38                          ;
;         6 data inputs ; 42                          ;
;     shared            ; 8                           ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
; boundary_port         ; 35                          ;
;                       ;                             ;
; Max LUT depth         ; 24.00                       ;
; Average LUT depth     ; 8.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Wed Feb 21 17:58:02 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_proyecto -c DE10_Standard_proyecto
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file LCD_CTRL/LCD_CTRL_UC.vhd
    Info (12022): Found design unit 1: LCD_Control_UC-arch_LCD_Control_UC File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_CTRL_UC.vhd Line: 26
    Info (12023): Found entity 1: LCD_Control_UC File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_CTRL_UC.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file LCD_CTRL/LCD_CTRL.vhd
    Info (12022): Found design unit 1: LCD_Control-arch_LCD_Control File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_CTRL.vhd Line: 19
    Info (12023): Found entity 1: LCD_Control File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_CTRL.vhd Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file LT24setup/Init128rom_pkg.vhd
    Info (12022): Found design unit 1: romData_pkg File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/Init128rom_pkg.vhd Line: 5
    Info (12022): Found design unit 2: romData_pkg-body File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/Init128rom_pkg.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file LT24setup/LT24InitLCD.vhd
    Info (12022): Found design unit 1: LT24InitLCD-a File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitLCD.vhd Line: 40
    Info (12023): Found entity 1: LT24InitLCD File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitLCD.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file LT24setup/LT24InitReset.vhd
    Info (12022): Found design unit 1: LT24InitReset-a File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitReset.vhd Line: 34
    Info (12023): Found entity 1: LT24InitReset File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitReset.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file LT24setup/LT24setup.vhd
    Info (12022): Found design unit 1: LT24Setup-rtl_0 File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd Line: 47
    Info (12023): Found entity 1: LT24Setup File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file LT24setup/romsinc.vhd
    Info (12022): Found design unit 1: romsinc-a File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/romsinc.vhd Line: 14
    Info (12023): Found entity 1: romsinc File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/romsinc.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file GENERAL/GENERAL.vhd
    Info (12022): Found design unit 1: GENERAL-GENERAL_ARCH File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd Line: 29
    Info (12023): Found entity 1: GENERAL File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file GENERAL/GENERAL_UC.vhd
    Info (12022): Found design unit 1: GENERAL_UC-def_GENERAL_UC File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd Line: 31
    Info (12023): Found entity 1: GENERAL_UC File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file DE10_Standard_proyecto.vhd
    Info (12022): Found design unit 1: DE10_Standard_proyecto-rtl File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 118
    Info (12023): Found entity 1: DE10_Standard_proyecto File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file UART/UART.vhd
    Info (12022): Found design unit 1: UART-ART_UART File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 18
    Info (12023): Found entity 1: UART File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file UART/UART_UC.vhd
    Info (12022): Found design unit 1: UART_UC-def_UART_UC File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd Line: 27
    Info (12023): Found entity 1: UART_UC File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd Line: 8
Info (12127): Elaborating entity "DE10_Standard_proyecto" for the top level hierarchy
Info (12128): Elaborating entity "UART" for hierarchy "UART:UART_MAP" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 216
Info (12128): Elaborating entity "UART_UC" for hierarchy "UART:UART_MAP|UART_UC:UC" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 55
Warning (10540): VHDL Signal Declaration warning at UART_UC.vhd(23): used explicit default value for signal "INC_8" because signal was never assigned a value File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd Line: 23
Info (12128): Elaborating entity "GENERAL" for hierarchy "GENERAL:GENERAL_MAP" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 226
Warning (10036): Verilog HDL or VHDL warning at GENERAL.vhd(71): object "REG_XCOL" assigned a value but never read File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd Line: 71
Warning (10036): Verilog HDL or VHDL warning at GENERAL.vhd(72): object "REG_YROW" assigned a value but never read File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd Line: 72
Info (12128): Elaborating entity "GENERAL_UC" for hierarchy "GENERAL:GENERAL_MAP|GENERAL_UC:UC" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd Line: 76
Warning (10541): VHDL Signal Declaration warning at GENERAL_UC.vhd(25): used implicit default value for signal "REG_XCOL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at GENERAL_UC.vhd(26): used implicit default value for signal "REG_YROW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd Line: 26
Warning (10541): VHDL Signal Declaration warning at GENERAL_UC.vhd(27): used implicit default value for signal "RGB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd Line: 27
Warning (10541): VHDL Signal Declaration warning at GENERAL_UC.vhd(28): used implicit default value for signal "NUM_PIX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd Line: 28
Warning (10492): VHDL Process Statement warning at GENERAL_UC.vhd(89): signal "UART_DONE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd Line: 89
Info (12128): Elaborating entity "LCD_Control" for hierarchy "LCD_Control:LCD_CTRL_MAP" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 248
Info (12128): Elaborating entity "LCD_Control_UC" for hierarchy "LCD_Control:LCD_CTRL_MAP|LCD_Control_UC:UC" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_CTRL.vhd Line: 46
Info (12128): Elaborating entity "LT24Setup" for hierarchy "LT24Setup:LCD_SETUP_MAP" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 270
Info (12128): Elaborating entity "LT24InitReset" for hierarchy "LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd Line: 98
Info (12128): Elaborating entity "LT24InitLCD" for hierarchy "LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd Line: 110
Info (12128): Elaborating entity "romsinc" for hierarchy "LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitLCD.vhd Line: 85
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM|rom" is uninferred due to inappropriate RAM size File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/romsinc.vhd Line: 16
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "GENERAL:GENERAL_MAP|Div0" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd Line: 124
Info (12130): Elaborated megafunction instantiation "GENERAL:GENERAL_MAP|lpm_divide:Div0" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd Line: 124
Info (12133): Instantiated megafunction "GENERAL:GENERAL_MAP|lpm_divide:Div0" with the following parameter: File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd Line: 124
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf
    Info (12023): Found entity 1: lpm_divide_nbm File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/lpm_divide_nbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/alt_u_div_00f.tdf Line: 23
Info (13000): Registers with preset signals will power-up high File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 75
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "UART:UART_MAP|CNT[12]" is converted into an equivalent circuit using register "UART:UART_MAP|CNT[12]~_emulated" and latch "UART:UART_MAP|CNT[12]~1" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 75
    Warning (13310): Register "UART:UART_MAP|CNT[11]" is converted into an equivalent circuit using register "UART:UART_MAP|CNT[11]~_emulated" and latch "UART:UART_MAP|CNT[11]~5" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 75
    Warning (13310): Register "UART:UART_MAP|CNT[9]" is converted into an equivalent circuit using register "UART:UART_MAP|CNT[9]~_emulated" and latch "UART:UART_MAP|CNT[12]~1" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 75
    Warning (13310): Register "UART:UART_MAP|CNT[6]" is converted into an equivalent circuit using register "UART:UART_MAP|CNT[6]~_emulated" and latch "UART:UART_MAP|CNT[11]~5" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 75
    Warning (13310): Register "UART:UART_MAP|CNT[2]" is converted into an equivalent circuit using register "UART:UART_MAP|CNT[2]~_emulated" and latch "UART:UART_MAP|CNT[12]~1" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 75
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 16
    Warning (13410): Pin "LT24_LCD_ON" is stuck at VCC File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 21
    Warning (13410): Pin "LT24_RD_N" is stuck at VCC File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 670 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 635 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 514 megabytes
    Info: Processing ended: Wed Feb 21 17:58:07 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:12


