Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Nov 21 04:25:21 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file user_project_wrapper_timing_summary_init.rpt -pb user_project_wrapper_timing_summary_init.pb -rpx user_project_wrapper_timing_summary_init.rpx
| Design       : user_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.551        0.000                      0                 1438        0.142        0.000                      0                 1438       11.250        0.000                       0                   373  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
wb_clk  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk              2.551        0.000                      0                 1207        0.142        0.000                      0                 1207       11.250        0.000                       0                   373  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  wb_clk             wb_clk                  12.252        0.000                      0                  231       11.798        0.000                      0                  231  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk
  To Clock:  wb_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 fir_hardware/data_length_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[0]
                            (output port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 4.743ns (63.609%)  route 2.714ns (36.391%))
  Logic Levels:           7  (CARRY4=3 LUT6=3 OBUF=1)
  Output Delay:           12.500ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/data_length_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_hardware/data_length_reg[5]/Q
                         net (fo=2, unplaced)         0.976     3.910    fir_hardware/data_length[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  fir_hardware/ap_ctrl1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.205    fir_hardware/ap_ctrl1_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 r  fir_hardware/ap_ctrl1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.747    fir_hardware/ap_ctrl1_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.864 r  fir_hardware/ap_ctrl1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.864    fir_hardware/ap_ctrl1_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.116 r  fir_hardware/ap_ctrl1_carry__1/CO[2]
                         net (fo=5, unplaced)         0.480     5.596    fir_hardware/ap_ctrl1
                         LUT6 (Prop_lut6_I1_O)        0.310     5.906 r  fir_hardware/wbs_dat_o_OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     6.355    fir_hardware/wbs_dat_o_OBUF[0]_inst_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  fir_hardware/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.279    wbs_dat_o_OBUF[0]
                         OBUF (Prop_obuf_I_O)         2.634     9.914 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.914    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -12.500    12.465    
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 fir_hardware/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_ack_o
                            (output port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        7.276ns  (logic 3.655ns (50.239%)  route 3.621ns (49.761%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Output Delay:           12.500ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 f  fir_hardware/y_cnt_reg[4]/Q
                         net (fo=4, unplaced)         0.989     3.923    fir_hardware/y_cnt[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  fir_hardware/FSM_onehot_ap_state[2]_i_3/O
                         net (fo=5, unplaced)         0.930     5.148    fir_hardware/FSM_onehot_ap_state[2]_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.272 r  fir_hardware/wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.902     6.174    fir_hardware/wbs_ack_o_OBUF_inst_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.298 r  fir_hardware/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.098    wbs_ack_o_OBUF
                         OBUF (Prop_obuf_I_O)         2.634     9.733 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.733    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -12.500    12.465    
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 tap_RAM/r_A_reg_rep_bsel[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[5]
                            (output port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 3.655ns (51.761%)  route 3.407ns (48.239%))
  Logic Levels:           4  (LUT3=1 LUT5=1 OBUF=1 RAMD32=1)
  Output Delay:           12.500ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    tap_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  tap_RAM/r_A_reg_rep_bsel[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tap_RAM/r_A_reg_rep_bsel[2]/Q
                         net (fo=32, unplaced)        1.036     3.970    tap_RAM/RAM_reg_0_15_5_5/DPRA0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  tap_RAM/RAM_reg_0_15_5_5/DP/O
                         net (fo=2, unplaced)         1.122     5.387    fir_hardware/wbs_dat_o_OBUF[5]_inst_i_1[2]
                         LUT5 (Prop_lut5_I2_O)        0.124     5.511 r  fir_hardware/wbs_dat_o_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.960    mprj/user_bram/wbs_dat_o[5]
                         LUT3 (Prop_lut3_I2_O)        0.124     6.084 r  mprj/user_bram/wbs_dat_o_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.884    wbs_dat_o_OBUF[5]
                         OBUF (Prop_obuf_I_O)         2.634     9.519 r  wbs_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.519    wbs_dat_o[5]
                                                                      r  wbs_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -12.500    12.465    
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 tap_RAM/r_A_reg_rep_bsel[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[4]
                            (output port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        7.054ns  (logic 3.647ns (51.707%)  route 3.407ns (48.293%))
  Logic Levels:           4  (LUT3=1 LUT6=1 OBUF=1 RAMD32=1)
  Output Delay:           12.500ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    tap_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  tap_RAM/r_A_reg_rep_bsel[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  tap_RAM/r_A_reg_rep_bsel[2]/Q
                         net (fo=32, unplaced)        1.036     3.970    tap_RAM/RAM_reg_0_15_4_4/DPRA0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  tap_RAM/RAM_reg_0_15_4_4/DP/O
                         net (fo=2, unplaced)         1.122     5.387    fir_hardware/wbs_dat_o_OBUF[5]_inst_i_1[1]
                         LUT6 (Prop_lut6_I3_O)        0.124     5.511 r  fir_hardware/wbs_dat_o_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.960    mprj/user_bram/wbs_dat_o[4]
                         LUT3 (Prop_lut3_I2_O)        0.116     6.076 r  mprj/user_bram/wbs_dat_o_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.876    wbs_dat_o_OBUF[4]
                         OBUF (Prop_obuf_I_O)         2.634     9.511 r  wbs_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.511    wbs_dat_o[4]
                                                                      r  wbs_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -12.500    12.465    
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[10]
                            (output port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           12.500ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_0/DOBDO[10]
                         net (fo=1, unplaced)         0.800     5.710    mprj/user_bram/usr_dat_o[10]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  mprj/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[10]
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -12.500    12.465    
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[11]
                            (output port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           12.500ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_0/DOBDO[11]
                         net (fo=1, unplaced)         0.800     5.710    mprj/user_bram/usr_dat_o[11]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  mprj/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[11]
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -12.500    12.465    
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[12]
                            (output port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           12.500ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_0/DOBDO[12]
                         net (fo=1, unplaced)         0.800     5.710    mprj/user_bram/usr_dat_o[12]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  mprj/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[12]
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -12.500    12.465    
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[13]
                            (output port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           12.500ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_0/DOBDO[13]
                         net (fo=1, unplaced)         0.800     5.710    mprj/user_bram/usr_dat_o[13]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  mprj/user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[13]
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -12.500    12.465    
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[14]
                            (output port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           12.500ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_0/DOBDO[14]
                         net (fo=1, unplaced)         0.800     5.710    mprj/user_bram/usr_dat_o[14]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  mprj/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[14]
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -12.500    12.465    
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 mprj/user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            wbs_dat_o[15]
                            (output port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           12.500ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    mprj/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.910 r  mprj/user_bram/RAM_reg_0/DOBDO[15]
                         net (fo=1, unplaced)         0.800     5.710    mprj/user_bram/usr_dat_o[15]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  mprj/user_bram/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[15]
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -12.500    12.465    
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  3.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mprj/delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mprj/wb_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/delay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  mprj/delay_cnt_reg[2]/Q
                         net (fo=4, unplaced)         0.141     0.966    mprj/delay_cnt[2]
                         LUT4 (Prop_lut4_I3_O)        0.098     1.064 r  mprj/wb_ready_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    mprj/next_wb_ready
                         FDCE                                         r  mprj/wb_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/wb_ready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    mprj/wb_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 fir_hardware/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/y_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114     0.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_hardware/y_cnt_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    fir_hardware/y_cnt[2]
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  fir_hardware/y_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    fir_hardware/y_cnt[2]_i_1_n_0
                         FDCE                                         r  fir_hardware/y_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.259     1.032    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/y_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_hardware/y_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 fir_hardware/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/x_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114     0.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_hardware/x_cnt_reg[3]/Q
                         net (fo=5, unplaced)         0.143     0.967    fir_hardware/x_cnt[3]
                         LUT5 (Prop_lut5_I4_O)        0.101     1.068 r  fir_hardware/x_cnt[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.068    fir_hardware/x_cnt_tmp[3]
                         FDCE                                         r  fir_hardware/x_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.259     1.032    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/x_cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_hardware/x_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 fir_hardware/y_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/y_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114     0.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_hardware/y_cnt_reg[3]/Q
                         net (fo=5, unplaced)         0.143     0.967    fir_hardware/y_cnt[3]
                         LUT5 (Prop_lut5_I4_O)        0.101     1.068 r  fir_hardware/y_cnt[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    fir_hardware/y_cnt[3]_i_1_n_0
                         FDCE                                         r  fir_hardware/y_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.259     1.032    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/y_cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_hardware/y_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 fir_hardware/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/x_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114     0.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_hardware/x_cnt_reg[1]/Q
                         net (fo=9, unplaced)         0.148     0.973    fir_hardware/x_cnt[1]
                         LUT5 (Prop_lut5_I4_O)        0.098     1.071 r  fir_hardware/x_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    fir_hardware/x_cnt_tmp[1]
                         FDCE                                         r  fir_hardware/x_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.259     1.032    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/x_cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_hardware/x_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 fir_hardware/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/x_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.148%)  route 0.149ns (37.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114     0.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  fir_hardware/x_cnt_reg[0]/Q
                         net (fo=10, unplaced)        0.149     0.974    fir_hardware/x_cnt[0]
                         LUT5 (Prop_lut5_I4_O)        0.098     1.072 r  fir_hardware/x_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.072    fir_hardware/x_cnt_tmp[0]
                         FDCE                                         r  fir_hardware/x_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.259     1.032    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/x_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_hardware/x_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 fir_hardware/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/x_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.248ns (62.767%)  route 0.147ns (37.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114     0.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_hardware/x_cnt_reg[2]/Q
                         net (fo=8, unplaced)         0.147     0.972    fir_hardware/x_cnt[2]
                         LUT4 (Prop_lut4_I3_O)        0.101     1.073 r  fir_hardware/x_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.073    fir_hardware/x_cnt[2]_i_1_n_0
                         FDCE                                         r  fir_hardware/x_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.259     1.032    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/x_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_hardware/x_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 fir_hardware/init_addr_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/init_addr_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.245ns (60.342%)  route 0.161ns (39.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114     0.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/init_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  fir_hardware/init_addr_reg[3]/Q
                         net (fo=32, unplaced)        0.161     0.986    fir_hardware/init_addr_reg[3]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.084 r  fir_hardware/init_addr[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.084    fir_hardware/p_0_in__0[4]
                         FDPE                                         r  fir_hardware/init_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.259     1.032    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/init_addr_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    fir_hardware/init_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 fir_hardware/init_addr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/init_addr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.245ns (60.279%)  route 0.161ns (39.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114     0.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/init_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  fir_hardware/init_addr_reg[2]/Q
                         net (fo=33, unplaced)        0.161     0.986    fir_hardware/init_addr_reg[2]
                         LUT1 (Prop_lut1_I0_O)        0.098     1.084 r  fir_hardware/init_addr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.084    fir_hardware/init_addr[2]_i_1_n_0
                         FDPE                                         r  fir_hardware/init_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.259     1.032    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/init_addr_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    fir_hardware/init_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 fir_hardware/init_addr_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/init_addr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.248ns (60.695%)  route 0.161ns (39.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114     0.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/init_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  fir_hardware/init_addr_reg[4]/Q
                         net (fo=31, unplaced)        0.161     0.985    fir_hardware/init_addr_reg[4]
                         LUT4 (Prop_lut4_I3_O)        0.101     1.086 r  fir_hardware/init_addr[5]_i_2/O
                         net (fo=1, unplaced)         0.000     1.086    fir_hardware/p_0_in__0[5]
                         FDPE                                         r  fir_hardware/init_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.259     1.032    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/init_addr_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    fir_hardware/init_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056               mprj/user_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056               mprj/user_bram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424               mprj/user_bram/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424               mprj/user_bram/RAM_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845               wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000               data_RAM/r_A_reg_rep_bsel[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000               data_RAM/r_A_reg_rep_bsel[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000               data_RAM/r_A_reg_rep_bsel[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000               data_RAM/r_A_reg_rep_bsel[5]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000               fir_hardware/FSM_onehot_ap_state_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               data_RAM/RAM_reg_0_15_11_11/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  wb_clk
  To Clock:  wb_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.798ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/FSM_onehot_ap_state_reg[0]/PRE
                            (recovery check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.389ns (52.320%)  route 0.355ns (47.680%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.678ns = ( 25.678 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.389    12.889 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.355    13.244    fir_hardware/wb_rst_i_IBUF
                         FDPE                                         f  fir_hardware/FSM_onehot_ap_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200    25.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    25.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    25.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114    25.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/FSM_onehot_ap_state_reg[0]/C
                         clock pessimism              0.000    25.678    
                         clock uncertainty           -0.035    25.642    
                         FDPE (Recov_fdpe_C_PRE)     -0.146    25.496    fir_hardware/FSM_onehot_ap_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.496    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                 12.252    

Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/FSM_onehot_ap_state_reg[0]_rep/PRE
                            (recovery check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.389ns (52.320%)  route 0.355ns (47.680%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.678ns = ( 25.678 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.389    12.889 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.355    13.244    fir_hardware/wb_rst_i_IBUF
                         FDPE                                         f  fir_hardware/FSM_onehot_ap_state_reg[0]_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200    25.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    25.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    25.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114    25.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/FSM_onehot_ap_state_reg[0]_rep/C
                         clock pessimism              0.000    25.678    
                         clock uncertainty           -0.035    25.642    
                         FDPE (Recov_fdpe_C_PRE)     -0.146    25.496    fir_hardware/FSM_onehot_ap_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         25.496    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                 12.252    

Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/FSM_onehot_ap_state_reg[0]_rep__0/PRE
                            (recovery check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.389ns (52.320%)  route 0.355ns (47.680%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.678ns = ( 25.678 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.389    12.889 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.355    13.244    fir_hardware/wb_rst_i_IBUF
                         FDPE                                         f  fir_hardware/FSM_onehot_ap_state_reg[0]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200    25.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    25.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    25.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114    25.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/FSM_onehot_ap_state_reg[0]_rep__0/C
                         clock pessimism              0.000    25.678    
                         clock uncertainty           -0.035    25.642    
                         FDPE (Recov_fdpe_C_PRE)     -0.146    25.496    fir_hardware/FSM_onehot_ap_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         25.496    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                 12.252    

Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/init_addr_reg[2]/PRE
                            (recovery check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.389ns (52.320%)  route 0.355ns (47.680%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.678ns = ( 25.678 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.389    12.889 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.355    13.244    fir_hardware/wb_rst_i_IBUF
                         FDPE                                         f  fir_hardware/init_addr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200    25.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    25.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    25.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114    25.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/init_addr_reg[2]/C
                         clock pessimism              0.000    25.678    
                         clock uncertainty           -0.035    25.642    
                         FDPE (Recov_fdpe_C_PRE)     -0.146    25.496    fir_hardware/init_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         25.496    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                 12.252    

Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/init_addr_reg[3]/PRE
                            (recovery check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.389ns (52.320%)  route 0.355ns (47.680%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.678ns = ( 25.678 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.389    12.889 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.355    13.244    fir_hardware/wb_rst_i_IBUF
                         FDPE                                         f  fir_hardware/init_addr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200    25.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    25.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    25.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114    25.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/init_addr_reg[3]/C
                         clock pessimism              0.000    25.678    
                         clock uncertainty           -0.035    25.642    
                         FDPE (Recov_fdpe_C_PRE)     -0.146    25.496    fir_hardware/init_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         25.496    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                 12.252    

Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/init_addr_reg[4]/PRE
                            (recovery check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.389ns (52.320%)  route 0.355ns (47.680%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.678ns = ( 25.678 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.389    12.889 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.355    13.244    fir_hardware/wb_rst_i_IBUF
                         FDPE                                         f  fir_hardware/init_addr_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200    25.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    25.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    25.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114    25.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/init_addr_reg[4]/C
                         clock pessimism              0.000    25.678    
                         clock uncertainty           -0.035    25.642    
                         FDPE (Recov_fdpe_C_PRE)     -0.146    25.496    fir_hardware/init_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         25.496    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                 12.252    

Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/init_addr_reg[5]/PRE
                            (recovery check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.389ns (52.320%)  route 0.355ns (47.680%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.678ns = ( 25.678 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.389    12.889 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.355    13.244    fir_hardware/wb_rst_i_IBUF
                         FDPE                                         f  fir_hardware/init_addr_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200    25.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    25.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    25.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114    25.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/init_addr_reg[5]/C
                         clock pessimism              0.000    25.678    
                         clock uncertainty           -0.035    25.642    
                         FDPE (Recov_fdpe_C_PRE)     -0.146    25.496    fir_hardware/init_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         25.496    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                 12.252    

Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/k_reg[0]/PRE
                            (recovery check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.389ns (52.320%)  route 0.355ns (47.680%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.678ns = ( 25.678 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.389    12.889 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.355    13.244    fir_hardware/wb_rst_i_IBUF
                         FDPE                                         f  fir_hardware/k_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200    25.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    25.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    25.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114    25.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/k_reg[0]/C
                         clock pessimism              0.000    25.678    
                         clock uncertainty           -0.035    25.642    
                         FDPE (Recov_fdpe_C_PRE)     -0.146    25.496    fir_hardware/k_reg[0]
  -------------------------------------------------------------------
                         required time                         25.496    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                 12.252    

Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/k_reg[2]/PRE
                            (recovery check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.389ns (52.320%)  route 0.355ns (47.680%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.678ns = ( 25.678 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.389    12.889 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.355    13.244    fir_hardware/wb_rst_i_IBUF
                         FDPE                                         f  fir_hardware/k_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200    25.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    25.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    25.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114    25.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/k_reg[2]/C
                         clock pessimism              0.000    25.678    
                         clock uncertainty           -0.035    25.642    
                         FDPE (Recov_fdpe_C_PRE)     -0.146    25.496    fir_hardware/k_reg[2]
  -------------------------------------------------------------------
                         required time                         25.496    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                 12.252    

Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/k_reg[3]/PRE
                            (recovery check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (wb_clk rise@25.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.389ns (52.320%)  route 0.355ns (47.680%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.678ns = ( 25.678 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.389    12.889 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.355    13.244    fir_hardware/wb_rst_i_IBUF
                         FDPE                                         f  fir_hardware/k_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.200    25.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    25.538    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    25.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.114    25.678    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDPE                                         r  fir_hardware/k_reg[3]/C
                         clock pessimism              0.000    25.678    
                         clock uncertainty           -0.035    25.642    
                         FDPE (Recov_fdpe_C_PRE)     -0.146    25.496    fir_hardware/k_reg[3]
  -------------------------------------------------------------------
                         required time                         25.496    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                 12.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.798ns  (arrival time - required time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/FSM_onehot_ap_state_reg[1]/CLR
                            (removal check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.838    13.338 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.760    14.098    fir_hardware/wb_rst_i_IBUF
                         FDCE                                         f  fir_hardware/FSM_onehot_ap_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/FSM_onehot_ap_state_reg[1]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.300    fir_hardware/FSM_onehot_ap_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                          14.098    
  -------------------------------------------------------------------
                         slack                                 11.798    

Slack (MET) :             11.798ns  (arrival time - required time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/FSM_onehot_ap_state_reg[2]/CLR
                            (removal check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.838    13.338 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.760    14.098    fir_hardware/wb_rst_i_IBUF
                         FDCE                                         f  fir_hardware/FSM_onehot_ap_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/FSM_onehot_ap_state_reg[2]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.300    fir_hardware/FSM_onehot_ap_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                          14.098    
  -------------------------------------------------------------------
                         slack                                 11.798    

Slack (MET) :             11.798ns  (arrival time - required time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/data_ff_reg[0]/CLR
                            (removal check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.838    13.338 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.760    14.098    fir_hardware/wb_rst_i_IBUF
                         FDCE                                         f  fir_hardware/data_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/data_ff_reg[0]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.300    fir_hardware/data_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                          14.098    
  -------------------------------------------------------------------
                         slack                                 11.798    

Slack (MET) :             11.798ns  (arrival time - required time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/data_ff_reg[10]/CLR
                            (removal check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.838    13.338 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.760    14.098    fir_hardware/wb_rst_i_IBUF
                         FDCE                                         f  fir_hardware/data_ff_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/data_ff_reg[10]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.300    fir_hardware/data_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                          14.098    
  -------------------------------------------------------------------
                         slack                                 11.798    

Slack (MET) :             11.798ns  (arrival time - required time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/data_ff_reg[11]/CLR
                            (removal check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.838    13.338 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.760    14.098    fir_hardware/wb_rst_i_IBUF
                         FDCE                                         f  fir_hardware/data_ff_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/data_ff_reg[11]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.300    fir_hardware/data_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                          14.098    
  -------------------------------------------------------------------
                         slack                                 11.798    

Slack (MET) :             11.798ns  (arrival time - required time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/data_ff_reg[12]/CLR
                            (removal check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.838    13.338 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.760    14.098    fir_hardware/wb_rst_i_IBUF
                         FDCE                                         f  fir_hardware/data_ff_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/data_ff_reg[12]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.300    fir_hardware/data_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                          14.098    
  -------------------------------------------------------------------
                         slack                                 11.798    

Slack (MET) :             11.798ns  (arrival time - required time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/data_ff_reg[13]/CLR
                            (removal check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.838    13.338 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.760    14.098    fir_hardware/wb_rst_i_IBUF
                         FDCE                                         f  fir_hardware/data_ff_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/data_ff_reg[13]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.300    fir_hardware/data_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                          14.098    
  -------------------------------------------------------------------
                         slack                                 11.798    

Slack (MET) :             11.798ns  (arrival time - required time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/data_ff_reg[14]/CLR
                            (removal check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.838    13.338 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.760    14.098    fir_hardware/wb_rst_i_IBUF
                         FDCE                                         f  fir_hardware/data_ff_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/data_ff_reg[14]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.300    fir_hardware/data_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                          14.098    
  -------------------------------------------------------------------
                         slack                                 11.798    

Slack (MET) :             11.798ns  (arrival time - required time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/data_ff_reg[15]/CLR
                            (removal check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.838    13.338 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.760    14.098    fir_hardware/wb_rst_i_IBUF
                         FDCE                                         f  fir_hardware/data_ff_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/data_ff_reg[15]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.300    fir_hardware/data_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                          14.098    
  -------------------------------------------------------------------
                         slack                                 11.798    

Slack (MET) :             11.798ns  (arrival time - required time)
  Source:                 wb_rst_i
                            (input port clocked by wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fir_hardware/data_ff_reg[16]/CLR
                            (removal check against rising-edge clock wb_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk rise@0.000ns - wb_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.500ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk rise edge)     0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wb_rst_i (IN)
                         net (fo=0)                   0.000    12.500    wb_rst_i
                         IBUF (Prop_ibuf_I_O)         0.838    13.338 f  wb_rst_i_IBUF_inst/O
                         net (fo=232, unplaced)       0.760    14.098    fir_hardware/wb_rst_i_IBUF
                         FDCE                                         f  fir_hardware/data_ff_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=372, unplaced)       0.584     2.456    fir_hardware/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_hardware/data_ff_reg[16]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.300    fir_hardware/data_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                          14.098    
  -------------------------------------------------------------------
                         slack                                 11.798    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[29]
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.132ns  (logic 4.218ns (51.874%)  route 3.913ns (48.126%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 r  wbs_adr_i[29] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[29]
                         IBUF (Prop_ibuf_I_O)         0.972    13.472 r  wbs_adr_i_IBUF[29]_inst/O
                         net (fo=6, unplaced)         0.800    14.271    fir_hardware/wbs_adr_i_IBUF[27]
                         LUT4 (Prop_lut4_I3_O)        0.124    14.395 f  fir_hardware/wbs_dat_o_OBUF[0]_inst_i_5/O
                         net (fo=1, unplaced)         0.902    15.297    fir_hardware/wbs_dat_o_OBUF[0]_inst_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    15.421 f  fir_hardware/wbs_dat_o_OBUF[0]_inst_i_2/O
                         net (fo=9, unplaced)         0.490    15.911    tap_RAM/wbs_ack_o_OBUF_inst_i_1_0
                         LUT2 (Prop_lut2_I0_O)        0.116    16.027 f  tap_RAM/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.430    16.457    tap_RAM/wbs_we_i
                         LUT6 (Prop_lut6_I2_O)        0.124    16.581 f  tap_RAM/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=10, unplaced)        0.492    17.073    fir_hardware/wbs_ack_o_1
                         LUT6 (Prop_lut6_I4_O)        0.124    17.197 r  fir_hardware/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800    17.997    wbs_ack_o_OBUF
                         OBUF (Prop_obuf_I_O)         2.634    20.632 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000    20.632    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[13]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 4.236ns (55.269%)  route 3.428ns (44.731%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wbs_adr_i[13] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[13]
                         IBUF (Prop_ibuf_I_O)         0.972    13.472 f  wbs_adr_i_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.800    14.271    fir_hardware/wbs_adr_i_IBUF[11]
                         LUT4 (Prop_lut4_I2_O)        0.150    14.421 f  fir_hardware/wbs_ack_o_OBUF_inst_i_11/O
                         net (fo=1, unplaced)         0.449    14.870    fir_hardware/wbs_ack_o_OBUF_inst_i_11_n_0
                         LUT5 (Prop_lut5_I4_O)        0.116    14.986 f  fir_hardware/wbs_ack_o_OBUF_inst_i_9/O
                         net (fo=5, unplaced)         0.477    15.463    fir_hardware/wbs_adr_i[10]
                         LUT5 (Prop_lut5_I4_O)        0.116    15.579 r  fir_hardware/wbs_ack_o_OBUF_inst_i_10/O
                         net (fo=7, unplaced)         0.454    16.033    fir_hardware/wbs_adr_i[27]
                         LUT6 (Prop_lut6_I2_O)        0.124    16.157 r  fir_hardware/wbs_dat_o_OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.449    16.606    fir_hardware/wbs_dat_o_OBUF[0]_inst_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    16.730 r  fir_hardware/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    17.530    wbs_dat_o_OBUF[0]
                         OBUF (Prop_obuf_I_O)         2.634    20.165 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.165    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            wbs_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.128ns (57.651%)  route 3.032ns (42.349%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[7]
                         IBUF (Prop_ibuf_I_O)         0.972    13.472 f  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=8, unplaced)         0.800    14.271    tap_RAM/wbs_adr_i_IBUF[7]
                         LUT4 (Prop_lut4_I2_O)        0.150    14.421 r  tap_RAM/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460    14.881    tap_RAM/wbs_adr_i[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    15.005 r  tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=37, unplaced)        0.524    15.529    fir_hardware/k_reg[0]_0
                         LUT5 (Prop_lut5_I3_O)        0.124    15.653 r  fir_hardware/wbs_dat_o_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.449    16.102    mprj/user_bram/wbs_dat_o[2]
                         LUT3 (Prop_lut3_I2_O)        0.124    16.226 r  mprj/user_bram/wbs_dat_o_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    17.026    wbs_dat_o_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.634    19.661 r  wbs_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.661    wbs_dat_o[2]
                                                                      r  wbs_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            wbs_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.128ns (57.651%)  route 3.032ns (42.349%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[7]
                         IBUF (Prop_ibuf_I_O)         0.972    13.472 f  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=8, unplaced)         0.800    14.271    tap_RAM/wbs_adr_i_IBUF[7]
                         LUT4 (Prop_lut4_I2_O)        0.150    14.421 r  tap_RAM/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460    14.881    tap_RAM/wbs_adr_i[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    15.005 r  tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=37, unplaced)        0.524    15.529    fir_hardware/k_reg[0]_0
                         LUT5 (Prop_lut5_I3_O)        0.124    15.653 r  fir_hardware/wbs_dat_o_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.449    16.102    mprj/user_bram/wbs_dat_o[5]
                         LUT3 (Prop_lut3_I2_O)        0.124    16.226 r  mprj/user_bram/wbs_dat_o_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    17.026    wbs_dat_o_OBUF[5]
                         OBUF (Prop_obuf_I_O)         2.634    19.661 r  wbs_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.661    wbs_dat_o[5]
                                                                      r  wbs_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            wbs_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.153ns  (logic 4.120ns (57.604%)  route 3.032ns (42.396%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[7]
                         IBUF (Prop_ibuf_I_O)         0.972    13.472 f  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=8, unplaced)         0.800    14.271    tap_RAM/wbs_adr_i_IBUF[7]
                         LUT4 (Prop_lut4_I2_O)        0.150    14.421 r  tap_RAM/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460    14.881    tap_RAM/wbs_adr_i[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    15.005 r  tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=37, unplaced)        0.524    15.529    fir_hardware/k_reg[0]_0
                         LUT6 (Prop_lut6_I4_O)        0.124    15.653 r  fir_hardware/wbs_dat_o_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         0.449    16.102    mprj/user_bram/wbs_dat_o[4]
                         LUT3 (Prop_lut3_I2_O)        0.116    16.218 r  mprj/user_bram/wbs_dat_o_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    17.018    wbs_dat_o_OBUF[4]
                         OBUF (Prop_obuf_I_O)         2.634    19.653 r  wbs_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.653    wbs_dat_o[4]
                                                                      r  wbs_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[19]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.102ns (57.626%)  route 3.016ns (42.374%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 r  wbs_adr_i[19] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[19]
                         IBUF (Prop_ibuf_I_O)         0.972    13.472 r  wbs_adr_i_IBUF[19]_inst/O
                         net (fo=3, unplaced)         0.800    14.271    wbs_adr_i_IBUF[19]
                         LUT6 (Prop_lut6_I5_O)        0.124    14.395 r  wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=1, unplaced)         0.449    14.844    wbs_dat_o_OBUF[31]_inst_i_8_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.968 r  wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449    15.417    wbs_dat_o_OBUF[31]_inst_i_5_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124    15.541 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=31, unplaced)        0.519    16.060    mprj/user_bram/wbs_dat_o[31]
                         LUT6 (Prop_lut6_I1_O)        0.124    16.184 r  mprj/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    16.984    wbs_dat_o_OBUF[10]
                         OBUF (Prop_obuf_I_O)         2.634    19.619 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    19.619    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[19]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.102ns (57.626%)  route 3.016ns (42.374%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 r  wbs_adr_i[19] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[19]
                         IBUF (Prop_ibuf_I_O)         0.972    13.472 r  wbs_adr_i_IBUF[19]_inst/O
                         net (fo=3, unplaced)         0.800    14.271    wbs_adr_i_IBUF[19]
                         LUT6 (Prop_lut6_I5_O)        0.124    14.395 r  wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=1, unplaced)         0.449    14.844    wbs_dat_o_OBUF[31]_inst_i_8_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.968 r  wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449    15.417    wbs_dat_o_OBUF[31]_inst_i_5_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124    15.541 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=31, unplaced)        0.519    16.060    mprj/user_bram/wbs_dat_o[31]
                         LUT6 (Prop_lut6_I1_O)        0.124    16.184 r  mprj/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    16.984    wbs_dat_o_OBUF[11]
                         OBUF (Prop_obuf_I_O)         2.634    19.619 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    19.619    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[19]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.102ns (57.626%)  route 3.016ns (42.374%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 r  wbs_adr_i[19] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[19]
                         IBUF (Prop_ibuf_I_O)         0.972    13.472 r  wbs_adr_i_IBUF[19]_inst/O
                         net (fo=3, unplaced)         0.800    14.271    wbs_adr_i_IBUF[19]
                         LUT6 (Prop_lut6_I5_O)        0.124    14.395 r  wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=1, unplaced)         0.449    14.844    wbs_dat_o_OBUF[31]_inst_i_8_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.968 r  wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449    15.417    wbs_dat_o_OBUF[31]_inst_i_5_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124    15.541 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=31, unplaced)        0.519    16.060    mprj/user_bram/wbs_dat_o[31]
                         LUT6 (Prop_lut6_I1_O)        0.124    16.184 r  mprj/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    16.984    wbs_dat_o_OBUF[12]
                         OBUF (Prop_obuf_I_O)         2.634    19.619 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    19.619    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[19]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.102ns (57.626%)  route 3.016ns (42.374%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 r  wbs_adr_i[19] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[19]
                         IBUF (Prop_ibuf_I_O)         0.972    13.472 r  wbs_adr_i_IBUF[19]_inst/O
                         net (fo=3, unplaced)         0.800    14.271    wbs_adr_i_IBUF[19]
                         LUT6 (Prop_lut6_I5_O)        0.124    14.395 r  wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=1, unplaced)         0.449    14.844    wbs_dat_o_OBUF[31]_inst_i_8_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.968 r  wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449    15.417    wbs_dat_o_OBUF[31]_inst_i_5_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124    15.541 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=31, unplaced)        0.519    16.060    mprj/user_bram/wbs_dat_o[31]
                         LUT6 (Prop_lut6_I1_O)        0.124    16.184 r  mprj/user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    16.984    wbs_dat_o_OBUF[13]
                         OBUF (Prop_obuf_I_O)         2.634    19.619 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    19.619    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[19]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.102ns (57.626%)  route 3.016ns (42.374%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 r  wbs_adr_i[19] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[19]
                         IBUF (Prop_ibuf_I_O)         0.972    13.472 r  wbs_adr_i_IBUF[19]_inst/O
                         net (fo=3, unplaced)         0.800    14.271    wbs_adr_i_IBUF[19]
                         LUT6 (Prop_lut6_I5_O)        0.124    14.395 r  wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=1, unplaced)         0.449    14.844    wbs_dat_o_OBUF[31]_inst_i_8_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.968 r  wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449    15.417    wbs_dat_o_OBUF[31]_inst_i_5_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124    15.541 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=31, unplaced)        0.519    16.060    mprj/user_bram/wbs_dat_o[31]
                         LUT6 (Prop_lut6_I1_O)        0.124    16.184 r  mprj/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    16.984    wbs_dat_o_OBUF[14]
                         OBUF (Prop_obuf_I_O)         2.634    19.619 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000    19.619    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_we_i
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.443ns (62.777%)  route 0.855ns (37.223%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 r  wbs_we_i (IN)
                         net (fo=0)                   0.000    12.500    wbs_we_i
                         IBUF (Prop_ibuf_I_O)         0.200    12.700 r  wbs_we_i_IBUF_inst/O
                         net (fo=17, unplaced)        0.337    13.038    tap_RAM/wbs_we_i_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.046    13.084 f  tap_RAM/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.181    13.265    fir_hardware/wbs_ack_o
                         LUT6 (Prop_lut6_I1_O)        0.045    13.310 r  fir_hardware/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337    13.647    wbs_ack_o_OBUF
                         OBUF (Prop_obuf_I_O)         1.151    14.798 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.798    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.442ns (62.543%)  route 0.863ns (37.458%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 r  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000    12.500    wbs_dat_i[0]
                         IBUF (Prop_ibuf_I_O)         0.200    12.700 r  wbs_dat_i_IBUF[0]_inst/O
                         net (fo=11, unplaced)        0.337    13.038    fir_hardware/wbs_dat_i_IBUF[0]
                         LUT6 (Prop_lut6_I0_O)        0.045    13.083 r  fir_hardware/wbs_dat_o_OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.189    13.272    fir_hardware/wbs_dat_o_OBUF[0]_inst_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.045    13.317 r  fir_hardware/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337    13.654    wbs_dat_o_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.151    14.805 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.805    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            wbs_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.442ns (62.088%)  route 0.880ns (37.912%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[28]
                         IBUF (Prop_ibuf_I_O)         0.200    12.700 f  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=2, unplaced)         0.337    13.038    wbs_adr_i_IBUF[28]
                         LUT5 (Prop_lut5_I3_O)        0.045    13.083 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=31, unplaced)        0.206    13.289    mprj/user_bram/wbs_dat_o[31]
                         LUT3 (Prop_lut3_I1_O)        0.045    13.334 r  mprj/user_bram/wbs_dat_o_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.337    13.671    wbs_dat_o_OBUF[2]
                         OBUF (Prop_obuf_I_O)         1.151    14.822 r  wbs_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.822    wbs_dat_o[2]
                                                                      r  wbs_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            wbs_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.442ns (62.088%)  route 0.880ns (37.912%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[28]
                         IBUF (Prop_ibuf_I_O)         0.200    12.700 f  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=2, unplaced)         0.337    13.038    wbs_adr_i_IBUF[28]
                         LUT5 (Prop_lut5_I3_O)        0.045    13.083 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=31, unplaced)        0.206    13.289    mprj/user_bram/wbs_dat_o[31]
                         LUT3 (Prop_lut3_I1_O)        0.045    13.334 r  mprj/user_bram/wbs_dat_o_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.337    13.671    wbs_dat_o_OBUF[5]
                         OBUF (Prop_obuf_I_O)         1.151    14.822 r  wbs_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.822    wbs_dat_o[5]
                                                                      r  wbs_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            wbs_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.443ns (62.105%)  route 0.880ns (37.895%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 f  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[28]
                         IBUF (Prop_ibuf_I_O)         0.200    12.700 f  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=2, unplaced)         0.337    13.038    wbs_adr_i_IBUF[28]
                         LUT5 (Prop_lut5_I3_O)        0.045    13.083 r  wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=31, unplaced)        0.206    13.289    mprj/user_bram/wbs_dat_o[31]
                         LUT3 (Prop_lut3_I1_O)        0.046    13.335 r  mprj/user_bram/wbs_dat_o_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.337    13.672    wbs_dat_o_OBUF[4]
                         OBUF (Prop_obuf_I_O)         1.151    14.823 r  wbs_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.823    wbs_dat_o[4]
                                                                      r  wbs_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.442ns (62.032%)  route 0.882ns (37.968%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[3]
                         IBUF (Prop_ibuf_I_O)         0.200    12.700 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=10, unplaced)        0.337    13.038    tap_RAM/wbs_adr_i_IBUF[3]
                         LUT5 (Prop_lut5_I3_O)        0.045    13.083 r  tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=37, unplaced)        0.208    13.291    mprj/user_bram/wbs_dat_o[31]_2
                         LUT6 (Prop_lut6_I4_O)        0.045    13.336 r  mprj/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337    13.673    wbs_dat_o_OBUF[10]
                         OBUF (Prop_obuf_I_O)         1.151    14.824 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.824    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.442ns (62.032%)  route 0.882ns (37.968%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[3]
                         IBUF (Prop_ibuf_I_O)         0.200    12.700 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=10, unplaced)        0.337    13.038    tap_RAM/wbs_adr_i_IBUF[3]
                         LUT5 (Prop_lut5_I3_O)        0.045    13.083 r  tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=37, unplaced)        0.208    13.291    mprj/user_bram/wbs_dat_o[31]_2
                         LUT6 (Prop_lut6_I4_O)        0.045    13.336 r  mprj/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337    13.673    wbs_dat_o_OBUF[11]
                         OBUF (Prop_obuf_I_O)         1.151    14.824 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.824    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.442ns (62.032%)  route 0.882ns (37.968%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[3]
                         IBUF (Prop_ibuf_I_O)         0.200    12.700 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=10, unplaced)        0.337    13.038    tap_RAM/wbs_adr_i_IBUF[3]
                         LUT5 (Prop_lut5_I3_O)        0.045    13.083 r  tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=37, unplaced)        0.208    13.291    mprj/user_bram/wbs_dat_o[31]_2
                         LUT6 (Prop_lut6_I4_O)        0.045    13.336 r  mprj/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337    13.673    wbs_dat_o_OBUF[12]
                         OBUF (Prop_obuf_I_O)         1.151    14.824 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.824    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.442ns (62.032%)  route 0.882ns (37.968%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[3]
                         IBUF (Prop_ibuf_I_O)         0.200    12.700 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=10, unplaced)        0.337    13.038    tap_RAM/wbs_adr_i_IBUF[3]
                         LUT5 (Prop_lut5_I3_O)        0.045    13.083 r  tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=37, unplaced)        0.208    13.291    mprj/user_bram/wbs_dat_o[31]_2
                         LUT6 (Prop_lut6_I4_O)        0.045    13.336 r  mprj/user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337    13.673    wbs_dat_o_OBUF[13]
                         OBUF (Prop_obuf_I_O)         1.151    14.824 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.824    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.442ns (62.032%)  route 0.882ns (37.968%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            12.500ns
  Output Delay:           12.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.500    12.500    
                                                      0.000    12.500 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000    12.500    wbs_adr_i[3]
                         IBUF (Prop_ibuf_I_O)         0.200    12.700 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=10, unplaced)        0.337    13.038    tap_RAM/wbs_adr_i_IBUF[3]
                         LUT5 (Prop_lut5_I3_O)        0.045    13.083 r  tap_RAM/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=37, unplaced)        0.208    13.291    mprj/user_bram/wbs_dat_o[31]_2
                         LUT6 (Prop_lut6_I4_O)        0.045    13.336 r  mprj/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337    13.673    wbs_dat_o_OBUF[14]
                         OBUF (Prop_obuf_I_O)         1.151    14.824 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.824    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------





