{"vcs1":{"timestamp_begin":1746704186.022303867, "rt":7.38, "ut":7.04, "st":0.23}}
{"vcselab":{"timestamp_begin":1746704193.486034936, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1746704193.825257489, "rt":0.30, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746704185.695960093}
{"VCS_COMP_START_TIME": 1746704185.695960093}
{"VCS_COMP_END_TIME": 1746704194.197158206}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379320}}
{"vcselab": {"peak_mem": 174924}}
