// Seed: 2246542738
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    input id_6,
    output reg id_7,
    input logic id_8,
    output wor id_9,
    output id_10,
    output id_11,
    input id_12,
    input logic id_13
);
  logic id_14;
  assign id_10 = 1;
  logic id_15;
  assign id_9[1] = id_15;
  logic id_16;
  assign id_14 = id_13;
  always @(*) begin
    id_7 <= id_4;
  end
  type_25(
      1, 1
  ); type_26(
      1, id_10, id_4
  );
endmodule
