Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,149
design__inferred_latch__count,0
design__instance__count,2608
design__instance__area,63551
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,4
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.013999944552779198
power__switching__total,0.007569904904812574
power__leakage__total,2.836925148130831E-7
power__total,0.021570133045315742
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.30598899280453334
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.298394067900576
timing__hold__ws__corner:nom_tt_025C_3v30,0.5516756096984201
timing__setup__ws__corner:nom_tt_025C_3v30,8.891194698818135
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.551676
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,8.891194
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,4
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,4
design__max_cap_violation__count__corner:nom_ss_125C_3v00,2
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.35755507899847666
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.3441016180501841
timing__hold__ws__corner:nom_ss_125C_3v00,1.4007781997488897
timing__setup__ws__corner:nom_ss_125C_3v00,-2.0924560454365446
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-24.216661361650832
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-2.0924560454365446
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.400778
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,16
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-2.092456
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,16
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,4
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,2
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.28276501385169794
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.2776145780724951
timing__hold__ws__corner:nom_ff_n40C_3v60,0.19195023891445054
timing__setup__ws__corner:nom_ff_n40C_3v60,11.940955229256065
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.191950
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,13.536175
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,7
design__max_fanout_violation__count,4
design__max_cap_violation__count,4
clock__skew__worst_hold,-0.2792048615779445
clock__skew__worst_setup,0.2754415384849386
timing__hold__ws,0.18958446460436812
timing__setup__ws,-2.6320546487315313
timing__hold__tns,0.0
timing__setup__tns,-32.41376681030363
timing__hold__wns,0
timing__setup__wns,-2.6320546487315313
timing__hold_vio__count,0
timing__hold_r2r__ws,0.189584
timing__hold_r2r_vio__count,0
timing__setup_vio__count,50
timing__setup_r2r__ws,-2.632055
timing__setup_r2r_vio__count,50
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,3.36 3.92 343.28 321.44
design__io,45
design__die__area,112783
design__core__area,107931
design__instance__count__stdcell,2608
design__instance__area__stdcell,63551
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.58881
design__instance__utilization__stdcell,0.58881
design__instance__count__class:tie_cell,23
design__instance__count__class:buffer,1
design__instance__count__class:inverter,91
design__instance__count__class:sequential_cell,383
design__instance__count__class:multi_input_combinational_cell,925
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,705
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,64552.6
design__violations,0
design__instance__count__class:timing_repair_buffer,155
design__instance__count__class:clock_buffer,120
design__instance__count__class:clock_inverter,43
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1686
route__net__special,2
route__drc_errors__iter:1,361
route__wirelength__iter:1,75365
route__drc_errors__iter:2,64
route__wirelength__iter:2,74737
route__drc_errors__iter:3,59
route__wirelength__iter:3,74593
route__drc_errors__iter:4,2
route__wirelength__iter:4,74529
route__drc_errors__iter:5,0
route__wirelength__iter:5,74525
route__drc_errors,0
route__wirelength,74525
route__vias,10916
route__vias__singlecut,10916
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,634.47
design__instance__count__class:fill_cell,2478
timing__unannotated_net__count__corner:nom_tt_025C_3v30,75
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,75
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,75
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,4
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.3000499655886364
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.2942840221471736
timing__hold__ws__corner:min_tt_025C_3v30,0.5548637262260998
timing__setup__ws__corner:min_tt_025C_3v30,9.12852663741525
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.554864
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,9.128527
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,75
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,4
design__max_fanout_violation__count__corner:min_ss_125C_3v00,4
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.346252786243537
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.3364113249857142
timing__hold__ws__corner:min_ss_125C_3v00,1.4067214458123996
timing__setup__ws__corner:min_ss_125C_3v00,-1.6437003334776994
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-17.69877094977029
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-1.6437003334776994
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.406721
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,16
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-1.643700
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,16
timing__unannotated_net__count__corner:min_ss_125C_3v00,75
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,4
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.2792048615779445
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2754415384849386
timing__hold__ws__corner:min_ff_n40C_3v60,0.193936205917067
timing__setup__ws__corner:min_ff_n40C_3v60,12.024488411991342
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.193936
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,13.675786
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,75
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,4
design__max_cap_violation__count__corner:max_tt_025C_3v30,4
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.3132184322784475
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.3030431269476782
timing__hold__ws__corner:max_tt_025C_3v30,0.5478753161776486
timing__setup__ws__corner:max_tt_025C_3v30,8.610670642449445
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.547875
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,8.610671
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,75
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,7
design__max_fanout_violation__count__corner:max_ss_125C_3v00,4
design__max_cap_violation__count__corner:max_ss_125C_3v00,4
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.37130408132428294
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.35352852201888735
timing__hold__ws__corner:max_ss_125C_3v00,1.3936896475807852
timing__setup__ws__corner:max_ss_125C_3v00,-2.6320546487315313
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-32.41376681030363
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-2.6320546487315313
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.393690
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,18
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-2.632055
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,18
timing__unannotated_net__count__corner:max_ss_125C_3v00,75
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,4
design__max_cap_violation__count__corner:max_ff_n40C_3v60,4
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2871032104431133
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.28052658212614157
timing__hold__ws__corner:max_ff_n40C_3v60,0.18958446460436812
timing__setup__ws__corner:max_ff_n40C_3v60,11.839436433013192
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.189584
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,13.356036
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,75
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,75
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29981
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29994
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000187671
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000162548
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000632029
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000162548
design_powergrid__voltage__worst,0.000162548
design_powergrid__voltage__worst__net:VPWR,3.29981
design_powergrid__drop__worst,0.000187671
design_powergrid__drop__worst__net:VPWR,0.000187671
design_powergrid__voltage__worst__net:VGND,0.000162548
design_powergrid__drop__worst__net:VGND,0.000162548
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00006360000000000000093362817477071757821249775588512420654296875
ir__drop__worst,0.00018799999999999998895154618150371561569045297801494598388671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
