<?xml version="1.0" encoding="utf-8" standalone="no"?>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="svd_schema.xsd">
  <peripheral>
    <name>PWRSEQ</name>
    <description>Power Sequencer / Low Power Control Register.</description>
    <baseAddress>0x40006800</baseAddress>
    <addressBlock>
      <offset>0x00</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <registers>
      <register>
        <name>LPCN</name>
        <description>Low Power Control Register.</description>
        <addressOffset>0x00</addressOffset>
        <resetValue>0x800</resetValue>
        <fields>
          <field>
            <name>RAMRET0</name>
            <description>System RAM0 retention in BACKUP mode.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RAMRET1</name>
            <description>System RAM1 retention in BACKUP mode.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RAMRET2</name>
            <description>System RAM2 retention in BACKUP mode.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RAMRET3</name>
            <description>System RAM3 retention in BACKUP mode.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RAMRET4</name>
            <description>System RAM4 retention in BACKUP mode.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LPMFAST</name>
            <description>Low-Power mode entry clock select.</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>ISO</name>
                <description>ISO used.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>INRO</name>
                <description>INRO used.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>BG_DIS</name>
            <description>Bandgap OFF. This controls the System Bandgap in LPM and BACKUP mode.</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>on</name>
                <description>Bandgap is always ON.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>off</name>
                <description>Bandgap is OFF in STANDBY and BACKUP mode (default).</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LPWKST_CLR</name>
            <description>Low Power wakeup status register clear. Write 1 to clear LPWKST0, LPWKST1 and LPPWST.</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>LPWKST0</name>
        <description>Low Power I/O Wakeup Status Register 0. This register indicates the low power wakeup status for GPIO0.</description>
        <addressOffset>0x04</addressOffset>
        <fields>
          <field>
            <name>ALL</name>
            <description>Wakeup Flags.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>12</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>LPWKEN0</name>
        <description>Low Power I/O Wakeup Enable Register 0. This register enables low power wakeup functionality for GPIO0.</description>
        <addressOffset>0x08</addressOffset>
        <fields>
          <field>
            <name>ALL</name>
            <description>Enable wakeup. These bits allow wakeup from the corresponding GPIO pin (s) on transition (s) from low to high or high to low when PM.GPIOWKEN is set. Wakeup status is indicated in LPWKST register.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>12</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>LPWKST1</name>
        <description>Low Power I/O Wakeup Status Register 1. This register indicates the low power wakeup status for GPIO1.</description>
        <addressOffset>0x0C</addressOffset>
        <fields>
          <field>
            <name>WAKEST</name>
            <description>Wakeup Flags.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>LPWKEN1</name>
        <description>Low Power I/O Wakeup Enable Register 1. This register enables low power wakeup functionality for GPIO1.</description>
        <addressOffset>0x10</addressOffset>
        <fields>
          <field>
            <name>EN</name>
            <description>Enable wakeup. These bits allow wakeup from the corresponding GPIO pin (s) on transition (s) from low to high or high to low when PM.GPIOWKEN is set. Wakeup status is indicated in LPWKST register.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>LPPWST</name>
        <description>Low Power Peripheral Wakeup Status Flags.</description>
        <addressOffset>0x30</addressOffset>
        <fields>
          <field>
            <name>BACKUP</name>
            <description>BACKUP wakeup flag.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>RESET</name>
            <description>Reset detected wakeup flag.</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>GP0</name>
        <description>Low Power General Purpose Register 0.</description>
        <addressOffset>0x48</addressOffset>
        <fields>
          <field>
            <name>ALL</name>
            <description>General purpose field.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>GP1</name>
        <description>Low Power General Purpose Register 1.</description>
        <addressOffset>0x4C</addressOffset>
        <fields>
          <field>
            <name>ALL</name>
            <description>General purpose field.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <!-- PWRSEQ: Power sequencer          -->
</device>
