
---------- Begin Simulation Statistics ----------
final_tick                                   71575000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214457                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686432                       # Number of bytes of host memory used
host_op_rate                                   247691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.06                       # Real time elapsed on the host
host_tick_rate                             1173826588                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       13045                       # Number of instructions simulated
sim_ops                                         15085                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000072                       # Number of seconds simulated
sim_ticks                                    71575000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             30.503242                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     988                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3239                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               630                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2588                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 56                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             231                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              175                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4002                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     364                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       13045                       # Number of instructions committed
system.cpu.committedOps                         15085                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.486777                       # CPI: cycles per instruction
system.cpu.discardedOps                          1937                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              11964                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              2772                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1768                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           48163                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.182256                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            71575                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   10306     68.32%     68.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                     69      0.46%     68.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.14%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2304     15.27%     84.19% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2385     15.81%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    15085                       # Class of committed instruction
system.cpu.tickCycles                           23412                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           556                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          761                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     71575000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                486                       # Transaction distribution
system.membus.trans_dist::ReadExReq                70                       # Transaction distribution
system.membus.trans_dist::ReadExResp               70                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           486                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        35584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               556                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     556    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 556                       # Request fanout histogram
system.membus.respLayer1.occupancy            2780500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              556000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     71575000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               561                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          129                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              70                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           449                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          112                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        11648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  48640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              631                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.041204                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.198920                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    605     95.88%     95.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     26      4.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                631                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1019000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            547998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1347000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     71575000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   59                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   14                       # number of demand (read+write) hits
system.l2.demand_hits::total                       73                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  59                       # number of overall hits
system.l2.overall_hits::.cpu.data                  14                       # number of overall hits
system.l2.overall_hits::total                      73                       # number of overall hits
system.l2.demand_misses::.cpu.inst                390                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                168                       # number of demand (read+write) misses
system.l2.demand_misses::total                    558                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               390                       # number of overall misses
system.l2.overall_misses::.cpu.data               168                       # number of overall misses
system.l2.overall_misses::total                   558                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41451000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     18511000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         59962000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41451000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     18511000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        59962000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              182                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  631                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             182                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 631                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.868597                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.923077                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.884311                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.868597                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.923077                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.884311                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106284.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110184.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107458.781362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106284.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110184.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107458.781362                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               556                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              556                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33651000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     15007000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     48658000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33651000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     15007000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     48658000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.868597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.912088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.881141                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.868597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.912088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.881141                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86284.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90403.614458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87514.388489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86284.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90403.614458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87514.388489                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          124                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              124                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          124                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          124                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              70                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  70                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      7642000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7642000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109171.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109171.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           70                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             70                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89171.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89171.428571                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41451000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41451000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.868597                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868597                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106284.615385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106284.615385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33651000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33651000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.868597                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868597                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86284.615385                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86284.615385                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           98                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              98                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10869000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10869000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.875000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.875000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110908.163265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110908.163265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           96                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           96                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8765000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8765000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.857143                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91302.083333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91302.083333                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     71575000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   306.872152                       # Cycle average of tags in use
system.l2.tags.total_refs                         754                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       556                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.356115                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     97000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       207.131655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        99.740497                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.006321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.009365                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           556                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          498                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.016968                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6604                       # Number of tag accesses
system.l2.tags.data_accesses                     6604                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     71575000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              35584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24960                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 556                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         348725114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         148431715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             497156829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    348725114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        348725114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        348725114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        148431715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            497156829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000315000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1680                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         556                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15583000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                37823000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14013.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34013.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      932                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1112                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    199.636364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.933708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   149.154277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           54     30.68%     30.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           46     26.14%     56.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           20     11.36%     68.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           13      7.39%     75.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           10      5.68%     81.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           10      5.68%     86.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            3      1.70%     88.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           20     11.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          176                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  35584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   35584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       497.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    497.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      71459000                       # Total gap between requests
system.mem_ctrls.avgGap                     128523.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 348725113.517289519310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 148431714.984282225370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25572000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12251000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32784.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36900.60                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy               321300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         165580.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1307712                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy           435240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3027580.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     110527.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5367940.500000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         74.997422                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2667000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     66568000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        71575000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     71575000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4725                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4725                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4725                       # number of overall hits
system.cpu.icache.overall_hits::total            4725                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          449                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            449                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          449                       # number of overall misses
system.cpu.icache.overall_misses::total           449                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44955000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44955000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5174                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5174                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5174                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5174                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.086780                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.086780                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.086780                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.086780                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100122.494432                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100122.494432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100122.494432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100122.494432                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          129                       # number of writebacks
system.cpu.icache.writebacks::total               129                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          449                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44057000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44057000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44057000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44057000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.086780                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.086780                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.086780                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.086780                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98122.494432                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98122.494432                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98122.494432                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98122.494432                       # average overall mshr miss latency
system.cpu.icache.replacements                    129                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4725                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4725                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          449                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           449                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.086780                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.086780                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100122.494432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100122.494432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44057000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44057000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.086780                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.086780                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98122.494432                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98122.494432                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     71575000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           187.897424                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5174                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               449                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.523385                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            118000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   187.897424                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.366987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.366987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10797                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10797                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     71575000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     71575000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     71575000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         4509                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4509                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4530                       # number of overall hits
system.cpu.dcache.overall_hits::total            4530                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          229                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            229                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          237                       # number of overall misses
system.cpu.dcache.overall_misses::total           237                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24779000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24779000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24779000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24779000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4738                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4738                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4767                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4767                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048333                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049717                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049717                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 108205.240175                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 108205.240175                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 104552.742616                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 104552.742616                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           53                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          182                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          182                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18735000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18735000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     19384000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19384000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.037146                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037146                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038179                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038179                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106448.863636                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106448.863636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106505.494505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106505.494505                       # average overall mshr miss latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11422000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11422000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2463                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2463                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 103836.363636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 103836.363636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10881000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10881000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.043037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.043037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 102650.943396                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102650.943396                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          119                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          119                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13357000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13357000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052308                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052308                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112243.697479                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112243.697479                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7854000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7854000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030769                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030769                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       112200                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       112200                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.275862                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.275862                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       649000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       649000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 108166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 108166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     71575000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           106.404807                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4784                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               182                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.285714                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            243000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   106.404807                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.103911                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.103911                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.176758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              9860                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             9860                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     71575000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     71575000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
