m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/gerard/Desktop/clase/TFG/proyecto/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
Edisenyo_qsys_mm_interconnect_0_avalon_st_adapter_001
Z0 w1592055746
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 d/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
Z5 8./../disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.vhd
Z6 F./../disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.vhd
l0
L12
V7THc^efo7Di22<:GF6e_z1
!s100 nKn6@PDJgc[iQ]NGeUzCA2
Z7 OV;C;10.5b;63
32
Z8 !s110 1592056248
!i10b 1
Z9 !s108 1592056248.000000
Z10 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.vhd|-work|avalon_st_adapter_001|
Z11 !s107 ./../disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.vhd|
!i113 1
Z12 o-work avalon_st_adapter_001
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 52 disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001 0 22 7THc^efo7Di22<:GF6e_z1
l61
L44
Z15 VcBmF6L?TNYfD>JLDi^41F1
Z16 !s100 3a]Im01FkgacD:Nc6FTLJ3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
