Release 13.2 - xst O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: prng_lcg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "prng_lcg.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "prng_lcg"
Output Format                      : NGC
Target Device                      : xc6vlx240t-3-ff784

---- Source Options
Top Module Name                    : prng_lcg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Block
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Automax
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : No
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"/home/david/Dropbox/LDGC_Code/hardware/sigverify-v1/ipcore_dir/MUL_DSP.v\" into library work
Parsing module <MUL_DSP>.
Analyzing Verilog file \"/home/david/Dropbox/LDGC_Code/hardware/sigverify-v1/MUL_32bit.v\" into library work
Parsing module <MUL_32bit>.
Analyzing Verilog file \"/home/david/Dropbox/LDGC_Code/hardware/sigverify-v1/prng_lcg.v\" into library work
Parsing module <prng_lcg>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <prng_lcg>.
WARNING:HDLCompiler:413 - "/home/david/Dropbox/LDGC_Code/hardware/sigverify-v1/prng_lcg.v" Line 132: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <MUL_32bit>.

Elaborating module <MUL_DSP>.
WARNING:HDLCompiler:1127 - "/home/david/Dropbox/LDGC_Code/hardware/sigverify-v1/prng_lcg.v" Line 149: Assignment to result_high ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <prng_lcg>.
    Related source file is "/home/david/Dropbox/LDGC_Code/hardware/sigverify-v1/prng_lcg.v".
        ST_PRE = 0
        SEED_UPDATE = 1
        RNG_GEN = 2
    Found 32-bit register for signal <prng_t_reg>.
    Found 32-bit register for signal <prng_seed_reg>.
    Found 32-bit register for signal <prng_r_dat>.
    Found 2-bit register for signal <CurrentState>.
    Found 2-bit register for signal <prng_typ_reg>.
    Found 3-bit register for signal <cnt>.
    Found finite state machine <FSM_0> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_b (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <cnt[2]_GND_1_o_add_11_OUT> created at line 132.
    Found 32-bit adder for signal <lcg_arith> created at line 140.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 101 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <prng_lcg> synthesized.

Synthesizing Unit <MUL_32bit>.
    Related source file is "/home/david/Dropbox/LDGC_Code/hardware/sigverify-v1/MUL_32bit.v".
        n = 32
    Found 16-bit register for signal <BHBLAdd>.
    Found 32-bit register for signal <z0_reg0>.
    Found 32-bit register for signal <z0_reg1>.
    Found 32-bit register for signal <z1_reg1>.
    Found 32-bit register for signal <z2_reg0>.
    Found 32-bit register for signal <z2_reg1>.
    Found 64-bit register for signal <result>.
    Found 16-bit register for signal <AHALAdd>.
    Found 32-bit subtractor for signal <z1_tmp[31]_z0_reg0[31]_sub_1_OUT> created at line 68.
    Found 32-bit subtractor for signal <z1> created at line 68.
    Found 16-bit adder for signal <multiplicand[31]_multiplicand[15]_add_3_OUT> created at line 73.
    Found 33-bit adder for signal <n0045[32:0]> created at line 108.
    Found 48-bit adder for signal <GND_2_o_z2_reg1[31]_add_20_OUT> created at line 108.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 256 D-type flip-flop(s).
Unit <MUL_32bit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
 33-bit adder                                          : 1
 48-bit adder                                          : 1
# Registers                                            : 13
 16-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 8
 64-bit register                                       : 1
# Multiplexers                                         : 2
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/MUL_DSP.ngc>.
Loading core <MUL_DSP> for timing and area information for instance <my_MUL_IPCore0>.
Loading core <MUL_DSP> for timing and area information for instance <my_MUL_IPCore1>.
Loading core <MUL_DSP> for timing and area information for instance <my_MUL_IPCore2>.
WARNING:Xst:2404 -  FFs/Latches <prng_r_dat<31:15>> (without init value) have a constant value of 0 in block <prng_lcg>.

Synthesizing (advanced) Unit <prng_lcg>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <prng_lcg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
 33-bit adder                                          : 1
 48-bit adder                                          : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 337
 Flip-Flops                                            : 337
# Multiplexers                                         : 1
 32-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <BHBLAdd_0> (without init value) has a constant value of 1 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_1> (without init value) has a constant value of 1 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_2> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_3> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_4> (without init value) has a constant value of 1 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_5> (without init value) has a constant value of 1 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_6> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_7> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_8> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_9> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_10> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_11> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_12> (without init value) has a constant value of 1 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_13> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_14> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_15> (without init value) has a constant value of 1 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <CurrentState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
-------------------

Optimizing unit <MUL_32bit> ...

Optimizing unit <prng_lcg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block prng_lcg, actual ratio is 0.

Final Macro Processing ...

Processing Unit <prng_lcg> :
	Found 3-bit shift register for signal <multiplier/result_15>.
	Found 3-bit shift register for signal <multiplier/result_14>.
	Found 3-bit shift register for signal <multiplier/result_13>.
	Found 3-bit shift register for signal <multiplier/result_12>.
	Found 3-bit shift register for signal <multiplier/result_11>.
	Found 3-bit shift register for signal <multiplier/result_10>.
	Found 3-bit shift register for signal <multiplier/result_9>.
	Found 3-bit shift register for signal <multiplier/result_8>.
	Found 3-bit shift register for signal <multiplier/result_7>.
	Found 3-bit shift register for signal <multiplier/result_6>.
	Found 3-bit shift register for signal <multiplier/result_5>.
	Found 3-bit shift register for signal <multiplier/result_4>.
	Found 3-bit shift register for signal <multiplier/result_3>.
	Found 3-bit shift register for signal <multiplier/result_2>.
	Found 3-bit shift register for signal <multiplier/result_1>.
	Found 3-bit shift register for signal <multiplier/result_0>.
Unit <prng_lcg> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 102
 Flip-Flops                                            : 102
# Shift Registers                                      : 16
 3-bit shift register                                  : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : prng_lcg.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 50
#      GND                         : 4
#      INV                         : 1
#      LUT2                        : 5
#      LUT3                        : 33
#      LUT4                        : 2
#      LUT6                        : 1
#      VCC                         : 4
# FlipFlops/Latches                : 118
#      FD                          : 16
#      FDC                         : 4
#      FDCE                        : 82
#      FDE                         : 16
# Shift Registers                  : 16
#      SRLC16E                     : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 68
#      IBUF                        : 36
#      OBUF                        : 32
# DSPs                             : 9
#      DSP48E1                     : 9

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff784-3 


Slice Logic Utilization: 
 Number of Slice Registers:             118  out of  301440     0%  
 Number of Slice LUTs:                   58  out of  150720     0%  
    Number used as Logic:                42  out of  150720     0%  
    Number used as Memory:               16  out of  58400     0%  
       Number used as SRL:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    121
   Number with an unused Flip Flop:       3  out of    121     2%  
   Number with an unused LUT:            63  out of    121    52%  
   Number of fully used LUT-FF pairs:    55  out of    121    45%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          69
 Number of bonded IOBs:                  69  out of    400    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      9  out of    768     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 142   |
prng_r_dat_31_OBUF                 | NONE(Madd_lcg_arith1)  | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.974ns (Maximum Frequency: 251.661MHz)
   Minimum input arrival time before clock: 1.067ns
   Maximum output required time after clock: 0.562ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.974ns (frequency: 251.661MHz)
  Total number of paths / destination ports: 52713 / 439
-------------------------------------------------------------------------
Delay:               3.974ns (Levels of Logic = 3)
  Source:            multiplier/my_MUL_IPCore2/blk00000003 (DSP)
  Destination:       multiplier/Madd_n0045[32:0]1 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: multiplier/my_MUL_IPCore2/blk00000003 to multiplier/Madd_n0045[32:0]1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->P31      1   0.378   0.279  blk00000003 (p<31>)
     end scope: 'multiplier/my_MUL_IPCore2:p<31>'
     DSP48E1:C31->PCOUT47    1   1.441   0.000  multiplier/Msub_z1_tmp[31]_z0_reg0[31]_sub_1_OUT1 (multiplier/Msub_z1_tmp[31]_z0_reg0[31]_sub_1_OUT1_PCOUT_to_Msub_z11_PCIN_47)
     DSP48E1:PCIN47->P17    1   1.188   0.279  multiplier/Msub_z11 (multiplier/z1<17>)
     DSP48E1:B17               0.249          multiplier/Madd_n0045[32:0]1
    ----------------------------------------
    Total                      3.974ns (3.415ns logic, 0.559ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 152 / 152
-------------------------------------------------------------------------
Offset:              1.067ns (Levels of Logic = 2)
  Source:            rst_b (PAD)
  Destination:       prng_typ_reg_0 (FF)
  Destination Clock: clk rising

  Data Path: rst_b to prng_typ_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.279  rst_b_IBUF (rst_b_IBUF)
     INV:I->O             86   0.070   0.394  rst_b_inv1_INV_0 (rst_b_inv)
     FDC:CLR                   0.320          prng_typ_reg_0
    ----------------------------------------
    Total                      1.067ns (0.393ns logic, 0.674ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              0.562ns (Levels of Logic = 1)
  Source:            prng_r_dat_14 (FF)
  Destination:       prng_r_dat<14> (PAD)
  Source Clock:      clk rising

  Data Path: prng_r_dat_14 to prng_r_dat<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.280   0.279  prng_r_dat_14 (prng_r_dat_14)
     OBUF:I->O                 0.003          prng_r_dat_14_OBUF (prng_r_dat<14>)
    ----------------------------------------
    Total                      0.562ns (0.283ns logic, 0.279ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |    3.974|         |         |         |
prng_r_dat_31_OBUF|    1.563|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.91 secs
 
--> 


Total memory usage is 131552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    1 (   0 filtered)

