\doxysection{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_d_f_s_d_m___filter___type_def}{}\label{struct_d_f_s_d_m___filter___type_def}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}


DFSDM module registers.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_ad3652f858613f500da644c8aa4425562}{FLTCR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_ac45f3b0d7d86d666cf7487be0008cd71}{FLTCR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a4fd13d4590f569209039c73b68d4f430}{FLTISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_aca8982a0cdb8523b6b13f5f3089ea127}{FLTICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_aaef1cf1a0678a51c1d57b008d2cbf16b}{FLTJCHGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a83bcac41b71b81b4ab64ccc7deb65804}{FLTFCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a3a356a3f7a16186320eee1548560034d}{FLTJDATAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a812354f556f245d43d3fd0624ce2c226}{FLTRDATAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_af58ceeb697c5b107d6dc9d89f240ef67}{FLTAWHTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a5238ed5d2d97e6a77acc5cb53c1cc728}{FLTAWLTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a215b69f14137a4e115937eaca4b1cb05}{FLTAWSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a23b4457289c6228e5546419436a53a85}{FLTAWCFR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a0db905c479ff958b169666dca9be7598}{FLTEXMAX}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_ac191cd765bb74cd98f251fc4938a6be2}{FLTEXMIN}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_af2b2cd0008463fe7f40539bdbae2191a}{FLTCNVTIMR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DFSDM module registers. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_d_f_s_d_m___filter___type_def_a23b4457289c6228e5546419436a53a85}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTAWCFR@{FLTAWCFR}}
\index{FLTAWCFR@{FLTAWCFR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTAWCFR}{FLTAWCFR}}
{\footnotesize\ttfamily \label{struct_d_f_s_d_m___filter___type_def_a23b4457289c6228e5546419436a53a85} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def\+::\+FLTAWCFR}

DFSDM analog watchdog clear flag register Address offset\+: 0x12C \Hypertarget{struct_d_f_s_d_m___filter___type_def_af58ceeb697c5b107d6dc9d89f240ef67}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTAWHTR@{FLTAWHTR}}
\index{FLTAWHTR@{FLTAWHTR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTAWHTR}{FLTAWHTR}}
{\footnotesize\ttfamily \label{struct_d_f_s_d_m___filter___type_def_af58ceeb697c5b107d6dc9d89f240ef67} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def\+::\+FLTAWHTR}

DFSDM analog watchdog high threshold register, Address offset\+: 0x120 \Hypertarget{struct_d_f_s_d_m___filter___type_def_a5238ed5d2d97e6a77acc5cb53c1cc728}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTAWLTR@{FLTAWLTR}}
\index{FLTAWLTR@{FLTAWLTR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTAWLTR}{FLTAWLTR}}
{\footnotesize\ttfamily \label{struct_d_f_s_d_m___filter___type_def_a5238ed5d2d97e6a77acc5cb53c1cc728} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def\+::\+FLTAWLTR}

DFSDM analog watchdog low threshold register, Address offset\+: 0x124 \Hypertarget{struct_d_f_s_d_m___filter___type_def_a215b69f14137a4e115937eaca4b1cb05}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTAWSR@{FLTAWSR}}
\index{FLTAWSR@{FLTAWSR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTAWSR}{FLTAWSR}}
{\footnotesize\ttfamily \label{struct_d_f_s_d_m___filter___type_def_a215b69f14137a4e115937eaca4b1cb05} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def\+::\+FLTAWSR}

DFSDM analog watchdog status register Address offset\+: 0x128 \Hypertarget{struct_d_f_s_d_m___filter___type_def_af2b2cd0008463fe7f40539bdbae2191a}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTCNVTIMR@{FLTCNVTIMR}}
\index{FLTCNVTIMR@{FLTCNVTIMR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTCNVTIMR}{FLTCNVTIMR}}
{\footnotesize\ttfamily \label{struct_d_f_s_d_m___filter___type_def_af2b2cd0008463fe7f40539bdbae2191a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def\+::\+FLTCNVTIMR}

DFSDM conversion timer, Address offset\+: 0x138 \Hypertarget{struct_d_f_s_d_m___filter___type_def_ad3652f858613f500da644c8aa4425562}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTCR1@{FLTCR1}}
\index{FLTCR1@{FLTCR1}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTCR1}{FLTCR1}}
{\footnotesize\ttfamily \label{struct_d_f_s_d_m___filter___type_def_ad3652f858613f500da644c8aa4425562} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def\+::\+FLTCR1}

DFSDM control register1, Address offset\+: 0x100 \Hypertarget{struct_d_f_s_d_m___filter___type_def_ac45f3b0d7d86d666cf7487be0008cd71}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTCR2@{FLTCR2}}
\index{FLTCR2@{FLTCR2}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTCR2}{FLTCR2}}
{\footnotesize\ttfamily \label{struct_d_f_s_d_m___filter___type_def_ac45f3b0d7d86d666cf7487be0008cd71} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def\+::\+FLTCR2}

DFSDM control register2, Address offset\+: 0x104 \Hypertarget{struct_d_f_s_d_m___filter___type_def_a0db905c479ff958b169666dca9be7598}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTEXMAX@{FLTEXMAX}}
\index{FLTEXMAX@{FLTEXMAX}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTEXMAX}{FLTEXMAX}}
{\footnotesize\ttfamily \label{struct_d_f_s_d_m___filter___type_def_a0db905c479ff958b169666dca9be7598} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def\+::\+FLTEXMAX}

DFSDM extreme detector maximum register, Address offset\+: 0x130 \Hypertarget{struct_d_f_s_d_m___filter___type_def_ac191cd765bb74cd98f251fc4938a6be2}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTEXMIN@{FLTEXMIN}}
\index{FLTEXMIN@{FLTEXMIN}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTEXMIN}{FLTEXMIN}}
{\footnotesize\ttfamily \label{struct_d_f_s_d_m___filter___type_def_ac191cd765bb74cd98f251fc4938a6be2} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def\+::\+FLTEXMIN}

DFSDM extreme detector minimum register Address offset\+: 0x134 \Hypertarget{struct_d_f_s_d_m___filter___type_def_a83bcac41b71b81b4ab64ccc7deb65804}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTFCR@{FLTFCR}}
\index{FLTFCR@{FLTFCR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTFCR}{FLTFCR}}
{\footnotesize\ttfamily \label{struct_d_f_s_d_m___filter___type_def_a83bcac41b71b81b4ab64ccc7deb65804} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def\+::\+FLTFCR}

DFSDM filter control register, Address offset\+: 0x114 \Hypertarget{struct_d_f_s_d_m___filter___type_def_aca8982a0cdb8523b6b13f5f3089ea127}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTICR@{FLTICR}}
\index{FLTICR@{FLTICR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTICR}{FLTICR}}
{\footnotesize\ttfamily \label{struct_d_f_s_d_m___filter___type_def_aca8982a0cdb8523b6b13f5f3089ea127} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def\+::\+FLTICR}

DFSDM interrupt flag clear register, Address offset\+: 0x10C \Hypertarget{struct_d_f_s_d_m___filter___type_def_a4fd13d4590f569209039c73b68d4f430}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTISR@{FLTISR}}
\index{FLTISR@{FLTISR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTISR}{FLTISR}}
{\footnotesize\ttfamily \label{struct_d_f_s_d_m___filter___type_def_a4fd13d4590f569209039c73b68d4f430} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def\+::\+FLTISR}

DFSDM interrupt and status register, Address offset\+: 0x108 \Hypertarget{struct_d_f_s_d_m___filter___type_def_aaef1cf1a0678a51c1d57b008d2cbf16b}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTJCHGR@{FLTJCHGR}}
\index{FLTJCHGR@{FLTJCHGR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTJCHGR}{FLTJCHGR}}
{\footnotesize\ttfamily \label{struct_d_f_s_d_m___filter___type_def_aaef1cf1a0678a51c1d57b008d2cbf16b} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def\+::\+FLTJCHGR}

DFSDM injected channel group selection register, Address offset\+: 0x110 \Hypertarget{struct_d_f_s_d_m___filter___type_def_a3a356a3f7a16186320eee1548560034d}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTJDATAR@{FLTJDATAR}}
\index{FLTJDATAR@{FLTJDATAR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTJDATAR}{FLTJDATAR}}
{\footnotesize\ttfamily \label{struct_d_f_s_d_m___filter___type_def_a3a356a3f7a16186320eee1548560034d} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def\+::\+FLTJDATAR}

DFSDM data register for injected group, Address offset\+: 0x118 \Hypertarget{struct_d_f_s_d_m___filter___type_def_a812354f556f245d43d3fd0624ce2c226}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTRDATAR@{FLTRDATAR}}
\index{FLTRDATAR@{FLTRDATAR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTRDATAR}{FLTRDATAR}}
{\footnotesize\ttfamily \label{struct_d_f_s_d_m___filter___type_def_a812354f556f245d43d3fd0624ce2c226} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def\+::\+FLTRDATAR}

DFSDM data register for regular group, Address offset\+: 0x11C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
