    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; DC
DC__0__DM__MASK EQU 0x38000
DC__0__DM__SHIFT EQU 15
DC__0__DR EQU CYREG_PRT0_DR
DC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DC__0__HSIOM_MASK EQU 0x00F00000
DC__0__HSIOM_SHIFT EQU 20
DC__0__INTCFG EQU CYREG_PRT0_INTCFG
DC__0__INTSTAT EQU CYREG_PRT0_INTSTAT
DC__0__MASK EQU 0x20
DC__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DC__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DC__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DC__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DC__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DC__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DC__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DC__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DC__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DC__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DC__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DC__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DC__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DC__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DC__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DC__0__PC EQU CYREG_PRT0_PC
DC__0__PC2 EQU CYREG_PRT0_PC2
DC__0__PORT EQU 0
DC__0__PS EQU CYREG_PRT0_PS
DC__0__SHIFT EQU 5
DC__DR EQU CYREG_PRT0_DR
DC__INTCFG EQU CYREG_PRT0_INTCFG
DC__INTSTAT EQU CYREG_PRT0_INTSTAT
DC__MASK EQU 0x20
DC__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DC__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DC__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DC__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DC__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DC__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DC__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DC__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DC__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DC__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DC__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DC__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DC__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DC__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DC__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DC__PC EQU CYREG_PRT0_PC
DC__PC2 EQU CYREG_PRT0_PC2
DC__PORT EQU 0
DC__PS EQU CYREG_PRT0_PS
DC__SHIFT EQU 5

; SS
SS__0__DM__MASK EQU 0x07
SS__0__DM__SHIFT EQU 0
SS__0__DR EQU CYREG_PRT0_DR
SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SS__0__HSIOM_MASK EQU 0x0000000F
SS__0__HSIOM_SHIFT EQU 0
SS__0__INTCFG EQU CYREG_PRT0_INTCFG
SS__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SS__0__MASK EQU 0x01
SS__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SS__0__OUT_SEL_SHIFT EQU 0
SS__0__OUT_SEL_VAL EQU 0
SS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SS__0__PC EQU CYREG_PRT0_PC
SS__0__PC2 EQU CYREG_PRT0_PC2
SS__0__PORT EQU 0
SS__0__PS EQU CYREG_PRT0_PS
SS__0__SHIFT EQU 0
SS__DR EQU CYREG_PRT0_DR
SS__INTCFG EQU CYREG_PRT0_INTCFG
SS__INTSTAT EQU CYREG_PRT0_INTSTAT
SS__MASK EQU 0x01
SS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SS__PC EQU CYREG_PRT0_PC
SS__PC2 EQU CYREG_PRT0_PC2
SS__PORT EQU 0
SS__PS EQU CYREG_PRT0_PS
SS__SHIFT EQU 0

; ADC_cy_psoc4_sar
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

; ADC_cy_psoc4_sarmux_8
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

; ADC_intClock
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B00

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; MISO
MISO__0__DM__MASK EQU 0x38
MISO__0__DM__SHIFT EQU 3
MISO__0__DR EQU CYREG_PRT3_DR
MISO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
MISO__0__HSIOM_MASK EQU 0x000000F0
MISO__0__HSIOM_SHIFT EQU 4
MISO__0__INTCFG EQU CYREG_PRT3_INTCFG
MISO__0__INTSTAT EQU CYREG_PRT3_INTSTAT
MISO__0__MASK EQU 0x02
MISO__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MISO__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MISO__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MISO__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MISO__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MISO__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MISO__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MISO__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MISO__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MISO__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MISO__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MISO__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MISO__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MISO__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MISO__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MISO__0__PC EQU CYREG_PRT3_PC
MISO__0__PC2 EQU CYREG_PRT3_PC2
MISO__0__PORT EQU 3
MISO__0__PS EQU CYREG_PRT3_PS
MISO__0__SHIFT EQU 1
MISO__DR EQU CYREG_PRT3_DR
MISO__INTCFG EQU CYREG_PRT3_INTCFG
MISO__INTSTAT EQU CYREG_PRT3_INTSTAT
MISO__MASK EQU 0x02
MISO__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MISO__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MISO__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MISO__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MISO__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MISO__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MISO__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MISO__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MISO__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MISO__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MISO__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MISO__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MISO__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MISO__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MISO__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MISO__PC EQU CYREG_PRT3_PC
MISO__PC2 EQU CYREG_PRT3_PC2
MISO__PORT EQU 3
MISO__PS EQU CYREG_PRT3_PS
MISO__SHIFT EQU 1

; SCLK
SCLK__0__DM__MASK EQU 0xE00
SCLK__0__DM__SHIFT EQU 9
SCLK__0__DR EQU CYREG_PRT0_DR
SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SCLK__0__HSIOM_MASK EQU 0x0000F000
SCLK__0__HSIOM_SHIFT EQU 12
SCLK__0__INTCFG EQU CYREG_PRT0_INTCFG
SCLK__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SCLK__0__MASK EQU 0x08
SCLK__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SCLK__0__OUT_SEL_SHIFT EQU 6
SCLK__0__OUT_SEL_VAL EQU 3
SCLK__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCLK__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCLK__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCLK__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCLK__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCLK__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCLK__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCLK__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCLK__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCLK__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCLK__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCLK__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCLK__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCLK__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCLK__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCLK__0__PC EQU CYREG_PRT0_PC
SCLK__0__PC2 EQU CYREG_PRT0_PC2
SCLK__0__PORT EQU 0
SCLK__0__PS EQU CYREG_PRT0_PS
SCLK__0__SHIFT EQU 3
SCLK__DR EQU CYREG_PRT0_DR
SCLK__INTCFG EQU CYREG_PRT0_INTCFG
SCLK__INTSTAT EQU CYREG_PRT0_INTSTAT
SCLK__MASK EQU 0x08
SCLK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCLK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCLK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCLK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCLK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCLK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCLK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCLK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCLK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCLK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCLK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCLK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCLK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCLK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCLK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCLK__PC EQU CYREG_PRT0_PC
SCLK__PC2 EQU CYREG_PRT0_PC2
SCLK__PORT EQU 0
SCLK__PS EQU CYREG_PRT0_PS
SCLK__SHIFT EQU 3

; SDAT
SDAT__0__DM__MASK EQU 0x7000
SDAT__0__DM__SHIFT EQU 12
SDAT__0__DR EQU CYREG_PRT0_DR
SDAT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SDAT__0__HSIOM_MASK EQU 0x000F0000
SDAT__0__HSIOM_SHIFT EQU 16
SDAT__0__INTCFG EQU CYREG_PRT0_INTCFG
SDAT__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SDAT__0__MASK EQU 0x10
SDAT__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SDAT__0__OUT_SEL_SHIFT EQU 8
SDAT__0__OUT_SEL_VAL EQU 1
SDAT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SDAT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SDAT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SDAT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SDAT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SDAT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SDAT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SDAT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SDAT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SDAT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SDAT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SDAT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SDAT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SDAT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SDAT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SDAT__0__PC EQU CYREG_PRT0_PC
SDAT__0__PC2 EQU CYREG_PRT0_PC2
SDAT__0__PORT EQU 0
SDAT__0__PS EQU CYREG_PRT0_PS
SDAT__0__SHIFT EQU 4
SDAT__DR EQU CYREG_PRT0_DR
SDAT__INTCFG EQU CYREG_PRT0_INTCFG
SDAT__INTSTAT EQU CYREG_PRT0_INTSTAT
SDAT__MASK EQU 0x10
SDAT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SDAT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SDAT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SDAT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SDAT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SDAT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SDAT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SDAT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SDAT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SDAT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SDAT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SDAT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SDAT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SDAT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SDAT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SDAT__PC EQU CYREG_PRT0_PC
SDAT__PC2 EQU CYREG_PRT0_PC2
SDAT__PORT EQU 0
SDAT__PS EQU CYREG_PRT0_PS
SDAT__SHIFT EQU 4

; HFCLK
HFCLK__DIVIDER_MASK EQU 0x0000FFFF
HFCLK__ENABLE EQU CYREG_CLK_DIVIDER_B01
HFCLK__ENABLE_MASK EQU 0x80000000
HFCLK__MASK EQU 0x80000000
HFCLK__REGISTER EQU CYREG_CLK_DIVIDER_B01

; I_set
I_set__0__DM__MASK EQU 0x1C0000
I_set__0__DM__SHIFT EQU 18
I_set__0__DR EQU CYREG_PRT2_DR
I_set__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
I_set__0__HSIOM_MASK EQU 0x0F000000
I_set__0__HSIOM_SHIFT EQU 24
I_set__0__INTCFG EQU CYREG_PRT2_INTCFG
I_set__0__INTSTAT EQU CYREG_PRT2_INTSTAT
I_set__0__MASK EQU 0x40
I_set__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
I_set__0__OUT_SEL_SHIFT EQU 12
I_set__0__OUT_SEL_VAL EQU 0
I_set__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
I_set__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
I_set__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
I_set__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
I_set__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
I_set__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
I_set__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
I_set__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
I_set__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
I_set__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
I_set__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
I_set__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
I_set__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
I_set__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
I_set__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
I_set__0__PC EQU CYREG_PRT2_PC
I_set__0__PC2 EQU CYREG_PRT2_PC2
I_set__0__PORT EQU 2
I_set__0__PS EQU CYREG_PRT2_PS
I_set__0__SHIFT EQU 6
I_set__DR EQU CYREG_PRT2_DR
I_set__INTCFG EQU CYREG_PRT2_INTCFG
I_set__INTSTAT EQU CYREG_PRT2_INTSTAT
I_set__MASK EQU 0x40
I_set__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
I_set__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
I_set__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
I_set__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
I_set__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
I_set__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
I_set__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
I_set__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
I_set__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
I_set__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
I_set__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
I_set__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
I_set__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
I_set__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
I_set__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
I_set__PC EQU CYREG_PRT2_PC
I_set__PC2 EQU CYREG_PRT2_PC2
I_set__PORT EQU 2
I_set__PS EQU CYREG_PRT2_PS
I_set__SHIFT EQU 6

; PWM_C_cy_m0s8_tcpwm_1
PWM_C_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_C_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_C_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_C_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_C_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_C_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_C_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_C_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_C_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_C_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_C_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_C_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_C_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_C_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_C_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; PWM_V_cy_m0s8_tcpwm_1
PWM_V_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_V_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_V_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_V_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_V_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_V_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_V_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_V_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_V_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_V_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_V_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_V_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_V_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_V_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_V_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_V_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_V_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_V_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_V_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_V_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_V_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_V_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; Rot_A
Rot_A__0__DM__MASK EQU 0xE00
Rot_A__0__DM__SHIFT EQU 9
Rot_A__0__DR EQU CYREG_PRT1_DR
Rot_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Rot_A__0__HSIOM_MASK EQU 0x0000F000
Rot_A__0__HSIOM_SHIFT EQU 12
Rot_A__0__INTCFG EQU CYREG_PRT1_INTCFG
Rot_A__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Rot_A__0__MASK EQU 0x08
Rot_A__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Rot_A__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Rot_A__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Rot_A__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Rot_A__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Rot_A__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Rot_A__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Rot_A__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Rot_A__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Rot_A__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Rot_A__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Rot_A__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Rot_A__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Rot_A__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Rot_A__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Rot_A__0__PC EQU CYREG_PRT1_PC
Rot_A__0__PC2 EQU CYREG_PRT1_PC2
Rot_A__0__PORT EQU 1
Rot_A__0__PS EQU CYREG_PRT1_PS
Rot_A__0__SHIFT EQU 3
Rot_A__DR EQU CYREG_PRT1_DR
Rot_A__INTCFG EQU CYREG_PRT1_INTCFG
Rot_A__INTSTAT EQU CYREG_PRT1_INTSTAT
Rot_A__MASK EQU 0x08
Rot_A__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Rot_A__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Rot_A__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Rot_A__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Rot_A__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Rot_A__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Rot_A__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Rot_A__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Rot_A__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Rot_A__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Rot_A__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Rot_A__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Rot_A__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Rot_A__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Rot_A__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Rot_A__PC EQU CYREG_PRT1_PC
Rot_A__PC2 EQU CYREG_PRT1_PC2
Rot_A__PORT EQU 1
Rot_A__PS EQU CYREG_PRT1_PS
Rot_A__SHIFT EQU 3

; Rot_B
Rot_B__0__DM__MASK EQU 0x1C0
Rot_B__0__DM__SHIFT EQU 6
Rot_B__0__DR EQU CYREG_PRT1_DR
Rot_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Rot_B__0__HSIOM_MASK EQU 0x00000F00
Rot_B__0__HSIOM_SHIFT EQU 8
Rot_B__0__INTCFG EQU CYREG_PRT1_INTCFG
Rot_B__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Rot_B__0__MASK EQU 0x04
Rot_B__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Rot_B__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Rot_B__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Rot_B__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Rot_B__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Rot_B__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Rot_B__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Rot_B__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Rot_B__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Rot_B__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Rot_B__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Rot_B__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Rot_B__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Rot_B__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Rot_B__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Rot_B__0__PC EQU CYREG_PRT1_PC
Rot_B__0__PC2 EQU CYREG_PRT1_PC2
Rot_B__0__PORT EQU 1
Rot_B__0__PS EQU CYREG_PRT1_PS
Rot_B__0__SHIFT EQU 2
Rot_B__DR EQU CYREG_PRT1_DR
Rot_B__INTCFG EQU CYREG_PRT1_INTCFG
Rot_B__INTSTAT EQU CYREG_PRT1_INTSTAT
Rot_B__MASK EQU 0x04
Rot_B__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Rot_B__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Rot_B__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Rot_B__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Rot_B__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Rot_B__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Rot_B__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Rot_B__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Rot_B__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Rot_B__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Rot_B__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Rot_B__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Rot_B__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Rot_B__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Rot_B__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Rot_B__PC EQU CYREG_PRT1_PC
Rot_B__PC2 EQU CYREG_PRT1_PC2
Rot_B__PORT EQU 1
Rot_B__PS EQU CYREG_PRT1_PS
Rot_B__SHIFT EQU 2

; V_set
V_set__0__DM__MASK EQU 0x07
V_set__0__DM__SHIFT EQU 0
V_set__0__DR EQU CYREG_PRT3_DR
V_set__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
V_set__0__HSIOM_MASK EQU 0x0000000F
V_set__0__HSIOM_SHIFT EQU 0
V_set__0__INTCFG EQU CYREG_PRT3_INTCFG
V_set__0__INTSTAT EQU CYREG_PRT3_INTSTAT
V_set__0__MASK EQU 0x01
V_set__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
V_set__0__OUT_SEL_SHIFT EQU 0
V_set__0__OUT_SEL_VAL EQU 1
V_set__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
V_set__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
V_set__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
V_set__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
V_set__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
V_set__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
V_set__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
V_set__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
V_set__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
V_set__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
V_set__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
V_set__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
V_set__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
V_set__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
V_set__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
V_set__0__PC EQU CYREG_PRT3_PC
V_set__0__PC2 EQU CYREG_PRT3_PC2
V_set__0__PORT EQU 3
V_set__0__PS EQU CYREG_PRT3_PS
V_set__0__SHIFT EQU 0
V_set__DR EQU CYREG_PRT3_DR
V_set__INTCFG EQU CYREG_PRT3_INTCFG
V_set__INTSTAT EQU CYREG_PRT3_INTSTAT
V_set__MASK EQU 0x01
V_set__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
V_set__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
V_set__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
V_set__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
V_set__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
V_set__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
V_set__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
V_set__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
V_set__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
V_set__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
V_set__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
V_set__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
V_set__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
V_set__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
V_set__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
V_set__PC EQU CYREG_PRT3_PC
V_set__PC2 EQU CYREG_PRT3_PC2
V_set__PORT EQU 3
V_set__PS EQU CYREG_PRT3_PS
V_set__SHIFT EQU 0

; Count7
Count7_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Count7_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Count7_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Count7_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Count7_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Count7_Counter7__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
Count7_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Count7_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
Count7_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Count7_Counter7__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Count7_Counter7__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
Count7_Counter7__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
Count7_Counter7__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
Count7_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Count7_Counter7__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
Count7_Counter7__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Count7_Counter7__COUNT_REG EQU CYREG_UDB_W8_CTL_00
Count7_Counter7__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Count7_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Count7_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Count7_Counter7__PERIOD_REG EQU CYREG_UDB_W8_MSK_00

; SPIM_1_BSPIM
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_02
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_02
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_02
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_01
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_01
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_03
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_03

; SPIM_1_IntClock
SPIM_1_IntClock__DIVIDER_MASK EQU 0x0000FFFF
SPIM_1_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_C00
SPIM_1_IntClock__ENABLE_MASK EQU 0x80000000
SPIM_1_IntClock__MASK EQU 0x80000000
SPIM_1_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_C00

; QuadDec_cy_m0s8_tcpwm_1
QuadDec_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
QuadDec_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
QuadDec_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
QuadDec_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
QuadDec_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
QuadDec_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
QuadDec_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
QuadDec_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
QuadDec_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
QuadDec_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
QuadDec_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
QuadDec_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; isr_adc
isr_adc__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_adc__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_adc__INTC_MASK EQU 0x01
isr_adc__INTC_NUMBER EQU 0
isr_adc__INTC_PRIOR_MASK EQU 0xC0
isr_adc__INTC_PRIOR_NUM EQU 3
isr_adc__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_adc__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_adc__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; isr_vcb
isr_vcb__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_vcb__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_vcb__INTC_MASK EQU 0x08
isr_vcb__INTC_NUMBER EQU 3
isr_vcb__INTC_PRIOR_MASK EQU 0xC0000000
isr_vcb__INTC_PRIOR_NUM EQU 3
isr_vcb__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_vcb__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_vcb__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ClockPWM
ClockPWM__DIVIDER_MASK EQU 0x0000FFFF
ClockPWM__ENABLE EQU CYREG_CLK_DIVIDER_A00
ClockPWM__ENABLE_MASK EQU 0x80000000
ClockPWM__MASK EQU 0x80000000
ClockPWM__REGISTER EQU CYREG_CLK_DIVIDER_A00

; ResetLCD
ResetLCD__0__DM__MASK EQU 0x38
ResetLCD__0__DM__SHIFT EQU 3
ResetLCD__0__DR EQU CYREG_PRT0_DR
ResetLCD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ResetLCD__0__HSIOM_MASK EQU 0x000000F0
ResetLCD__0__HSIOM_SHIFT EQU 4
ResetLCD__0__INTCFG EQU CYREG_PRT0_INTCFG
ResetLCD__0__INTSTAT EQU CYREG_PRT0_INTSTAT
ResetLCD__0__MASK EQU 0x02
ResetLCD__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ResetLCD__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ResetLCD__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ResetLCD__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ResetLCD__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ResetLCD__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ResetLCD__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ResetLCD__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ResetLCD__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ResetLCD__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ResetLCD__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ResetLCD__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ResetLCD__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ResetLCD__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ResetLCD__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ResetLCD__0__PC EQU CYREG_PRT0_PC
ResetLCD__0__PC2 EQU CYREG_PRT0_PC2
ResetLCD__0__PORT EQU 0
ResetLCD__0__PS EQU CYREG_PRT0_PS
ResetLCD__0__SHIFT EQU 1
ResetLCD__DR EQU CYREG_PRT0_DR
ResetLCD__INTCFG EQU CYREG_PRT0_INTCFG
ResetLCD__INTSTAT EQU CYREG_PRT0_INTSTAT
ResetLCD__MASK EQU 0x02
ResetLCD__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ResetLCD__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ResetLCD__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ResetLCD__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ResetLCD__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ResetLCD__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ResetLCD__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ResetLCD__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ResetLCD__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ResetLCD__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ResetLCD__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ResetLCD__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ResetLCD__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ResetLCD__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ResetLCD__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ResetLCD__PC EQU CYREG_PRT0_PC
ResetLCD__PC2 EQU CYREG_PRT0_PC2
ResetLCD__PORT EQU 0
ResetLCD__PS EQU CYREG_PRT0_PS
ResetLCD__SHIFT EQU 1

; isr_quad
isr_quad__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_quad__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_quad__INTC_MASK EQU 0x10000
isr_quad__INTC_NUMBER EQU 16
isr_quad__INTC_PRIOR_MASK EQU 0xC0
isr_quad__INTC_PRIOR_NUM EQU 3
isr_quad__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_quad__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_quad__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; isr_speed
isr_speed__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_speed__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_speed__INTC_MASK EQU 0x04
isr_speed__INTC_NUMBER EQU 2
isr_speed__INTC_PRIOR_MASK EQU 0xC00000
isr_speed__INTC_PRIOR_NUM EQU 3
isr_speed__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_speed__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_speed__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; VCB_select
VCB_select__0__DM__MASK EQU 0xE00
VCB_select__0__DM__SHIFT EQU 9
VCB_select__0__DR EQU CYREG_PRT2_DR
VCB_select__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
VCB_select__0__HSIOM_MASK EQU 0x0000F000
VCB_select__0__HSIOM_SHIFT EQU 12
VCB_select__0__INTCFG EQU CYREG_PRT2_INTCFG
VCB_select__0__INTSTAT EQU CYREG_PRT2_INTSTAT
VCB_select__0__MASK EQU 0x08
VCB_select__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VCB_select__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VCB_select__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VCB_select__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VCB_select__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VCB_select__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VCB_select__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VCB_select__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VCB_select__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VCB_select__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VCB_select__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VCB_select__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VCB_select__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VCB_select__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VCB_select__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VCB_select__0__PC EQU CYREG_PRT2_PC
VCB_select__0__PC2 EQU CYREG_PRT2_PC2
VCB_select__0__PORT EQU 2
VCB_select__0__PS EQU CYREG_PRT2_PS
VCB_select__0__SHIFT EQU 3
VCB_select__DR EQU CYREG_PRT2_DR
VCB_select__INTCFG EQU CYREG_PRT2_INTCFG
VCB_select__INTSTAT EQU CYREG_PRT2_INTSTAT
VCB_select__MASK EQU 0x08
VCB_select__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VCB_select__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VCB_select__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VCB_select__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VCB_select__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VCB_select__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VCB_select__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VCB_select__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VCB_select__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VCB_select__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VCB_select__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VCB_select__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VCB_select__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VCB_select__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VCB_select__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VCB_select__PC EQU CYREG_PRT2_PC
VCB_select__PC2 EQU CYREG_PRT2_PC2
VCB_select__PORT EQU 2
VCB_select__PS EQU CYREG_PRT2_PS
VCB_select__SHIFT EQU 3

; ClockDebounce
ClockDebounce__DIVIDER_MASK EQU 0x0000FFFF
ClockDebounce__ENABLE EQU CYREG_CLK_DIVIDER_B02
ClockDebounce__ENABLE_MASK EQU 0x80000000
ClockDebounce__MASK EQU 0x80000000
ClockDebounce__REGISTER EQU CYREG_CLK_DIVIDER_B02

; Clock_refresh
Clock_refresh__DIVIDER_MASK EQU 0x0000FFFF
Clock_refresh__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_refresh__ENABLE_MASK EQU 0x80000000
Clock_refresh__MASK EQU 0x80000000
Clock_refresh__REGISTER EQU CYREG_CLK_DIVIDER_A01

; Current_Sense
Current_Sense__0__DM__MASK EQU 0x38
Current_Sense__0__DM__SHIFT EQU 3
Current_Sense__0__DR EQU CYREG_PRT2_DR
Current_Sense__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Current_Sense__0__HSIOM_MASK EQU 0x000000F0
Current_Sense__0__HSIOM_SHIFT EQU 4
Current_Sense__0__INTCFG EQU CYREG_PRT2_INTCFG
Current_Sense__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Current_Sense__0__MASK EQU 0x02
Current_Sense__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Current_Sense__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Current_Sense__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Current_Sense__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Current_Sense__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Current_Sense__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Current_Sense__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Current_Sense__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Current_Sense__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Current_Sense__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Current_Sense__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Current_Sense__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Current_Sense__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Current_Sense__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Current_Sense__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Current_Sense__0__PC EQU CYREG_PRT2_PC
Current_Sense__0__PC2 EQU CYREG_PRT2_PC2
Current_Sense__0__PORT EQU 2
Current_Sense__0__PS EQU CYREG_PRT2_PS
Current_Sense__0__SHIFT EQU 1
Current_Sense__DR EQU CYREG_PRT2_DR
Current_Sense__INTCFG EQU CYREG_PRT2_INTCFG
Current_Sense__INTSTAT EQU CYREG_PRT2_INTSTAT
Current_Sense__MASK EQU 0x02
Current_Sense__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Current_Sense__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Current_Sense__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Current_Sense__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Current_Sense__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Current_Sense__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Current_Sense__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Current_Sense__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Current_Sense__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Current_Sense__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Current_Sense__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Current_Sense__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Current_Sense__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Current_Sense__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Current_Sense__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Current_Sense__PC EQU CYREG_PRT2_PC
Current_Sense__PC2 EQU CYREG_PRT2_PC2
Current_Sense__PORT EQU 2
Current_Sense__PS EQU CYREG_PRT2_PS
Current_Sense__SHIFT EQU 1

; Voltage_Sense
Voltage_Sense__0__DM__MASK EQU 0x07
Voltage_Sense__0__DM__SHIFT EQU 0
Voltage_Sense__0__DR EQU CYREG_PRT2_DR
Voltage_Sense__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Voltage_Sense__0__HSIOM_MASK EQU 0x0000000F
Voltage_Sense__0__HSIOM_SHIFT EQU 0
Voltage_Sense__0__INTCFG EQU CYREG_PRT2_INTCFG
Voltage_Sense__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Voltage_Sense__0__MASK EQU 0x01
Voltage_Sense__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Voltage_Sense__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Voltage_Sense__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Voltage_Sense__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Voltage_Sense__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Voltage_Sense__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Voltage_Sense__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Voltage_Sense__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Voltage_Sense__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Voltage_Sense__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Voltage_Sense__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Voltage_Sense__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Voltage_Sense__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Voltage_Sense__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Voltage_Sense__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Voltage_Sense__0__PC EQU CYREG_PRT2_PC
Voltage_Sense__0__PC2 EQU CYREG_PRT2_PC2
Voltage_Sense__0__PORT EQU 2
Voltage_Sense__0__PS EQU CYREG_PRT2_PS
Voltage_Sense__0__SHIFT EQU 0
Voltage_Sense__DR EQU CYREG_PRT2_DR
Voltage_Sense__INTCFG EQU CYREG_PRT2_INTCFG
Voltage_Sense__INTSTAT EQU CYREG_PRT2_INTSTAT
Voltage_Sense__MASK EQU 0x01
Voltage_Sense__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Voltage_Sense__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Voltage_Sense__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Voltage_Sense__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Voltage_Sense__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Voltage_Sense__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Voltage_Sense__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Voltage_Sense__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Voltage_Sense__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Voltage_Sense__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Voltage_Sense__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Voltage_Sense__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Voltage_Sense__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Voltage_Sense__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Voltage_Sense__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Voltage_Sense__PC EQU CYREG_PRT2_PC
Voltage_Sense__PC2 EQU CYREG_PRT2_PC2
Voltage_Sense__PORT EQU 2
Voltage_Sense__PS EQU CYREG_PRT2_PS
Voltage_Sense__SHIFT EQU 0

; LCD_brightness
LCD_brightness__0__DM__MASK EQU 0x1C0
LCD_brightness__0__DM__SHIFT EQU 6
LCD_brightness__0__DR EQU CYREG_PRT0_DR
LCD_brightness__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_brightness__0__HSIOM_MASK EQU 0x00000F00
LCD_brightness__0__HSIOM_SHIFT EQU 8
LCD_brightness__0__INTCFG EQU CYREG_PRT0_INTCFG
LCD_brightness__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_brightness__0__MASK EQU 0x04
LCD_brightness__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LCD_brightness__0__OUT_SEL_SHIFT EQU 4
LCD_brightness__0__OUT_SEL_VAL EQU 2
LCD_brightness__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_brightness__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_brightness__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_brightness__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_brightness__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_brightness__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_brightness__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_brightness__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_brightness__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_brightness__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_brightness__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_brightness__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_brightness__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_brightness__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_brightness__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_brightness__0__PC EQU CYREG_PRT0_PC
LCD_brightness__0__PC2 EQU CYREG_PRT0_PC2
LCD_brightness__0__PORT EQU 0
LCD_brightness__0__PS EQU CYREG_PRT0_PS
LCD_brightness__0__SHIFT EQU 2
LCD_brightness__DR EQU CYREG_PRT0_DR
LCD_brightness__INTCFG EQU CYREG_PRT0_INTCFG
LCD_brightness__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_brightness__MASK EQU 0x04
LCD_brightness__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_brightness__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_brightness__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_brightness__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_brightness__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_brightness__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_brightness__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_brightness__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_brightness__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_brightness__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_brightness__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_brightness__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_brightness__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_brightness__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_brightness__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_brightness__PC EQU CYREG_PRT0_PC
LCD_brightness__PC2 EQU CYREG_PRT0_PC2
LCD_brightness__PORT EQU 0
LCD_brightness__PS EQU CYREG_PRT0_PS
LCD_brightness__SHIFT EQU 2

; PWM_Brightness_cy_m0s8_tcpwm_1
PWM_Brightness_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_Brightness_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_Brightness_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_Brightness_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_Brightness_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_Brightness_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_Brightness_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_Brightness_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_Brightness_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_Brightness_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_Brightness_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_Brightness_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_Brightness_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_Brightness_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_Brightness_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
