

================================================================
== Synthesis Summary Report of 'FFN'
================================================================
+ General Information: 
    * Date:           Tue Sep 30 15:49:38 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        ffn_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: versalhbm
    * Target device:  xcv80-lsva4737-2MHP-e-S
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------+------+------+----------+-----------+----------+----------+---------+----------+---------+---------+------------+------------+---------+
    |                             Modules                             | Issue|      |        Latency       | Iteration|          |   Trip  |          |         |         |            |            |         |
    |                             & Loops                             | Type | Slack| (cycles) |    (ns)   |  Latency | Interval |  Count  | Pipelined|  BRAM   |   DSP   |     FF     |     LUT    |   URAM  |
    +-----------------------------------------------------------------+------+------+----------+-----------+----------+----------+---------+----------+---------+---------+------------+------------+---------+
    |+ FFN*                                                           |     -|  0.00|  21242991|  8.497e+07|         -|  21242992|        -|  dataflow|  1 (~0%)|  9 (~0%)|  5937 (~0%)|  8353 (~0%)|  3 (~0%)|
    | + entry_proc                                                    |     -|  2.17|         0|      0.000|         -|         0|        -|        no|        -|        -|     3 (~0%)|     5 (~0%)|        -|
    | + Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc      |     -|  0.00|  21242991|  8.497e+07|         -|  21242991|        -|        no|        -|  9 (~0%)|  2670 (~0%)|  5706 (~0%)|  3 (~0%)|
    |  + push_tensor1d                                                |     -|  0.00|       782|  3.128e+03|         -|       782|        -|        no|        -|        -|    89 (~0%)|   218 (~0%)|        -|
    |   + push_tensor1d_Pipeline_VITIS_LOOP_12_1                      |     -|  0.08|       770|  3.080e+03|         -|       769|        -|    rewind|        -|        -|    13 (~0%)|    56 (~0%)|        -|
    |    o VITIS_LOOP_12_1                                            |     -|  2.92|       768|  3.072e+03|         2|         1|      768|       yes|        -|        -|           -|           -|        -|
    |  + push_tensor2d_bycol                                          |     -|  0.00|   2359309|  9.437e+06|         -|   2359297|        -|    rewind|        -|        -|    92 (~0%)|   313 (~0%)|        -|
    |   o VITIS_LOOP_24_1_VITIS_LOOP_25_2                             |     -|  2.92|   2359307|  9.437e+06|        13|         1|  2359296|       yes|        -|        -|           -|           -|        -|
    |  + Multiply_VecMat                                              |     -|  0.06|   4719368|  1.888e+07|         -|   4719368|        -|        no|        -|        -|   102 (~0%)|   337 (~0%)|  1 (~0%)|
    |   + Multiply_VecMat_Pipeline_VITIS_LOOP_37_1                    |     -|  1.42|       770|  3.080e+03|         -|       769|        -|    rewind|        -|        -|    23 (~0%)|    53 (~0%)|        -|
    |    o VITIS_LOOP_37_1                                            |     -|  2.92|       768|  3.072e+03|         2|         1|      768|       yes|        -|        -|           -|           -|        -|
    |   + Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3    |     -|  0.06|   4718595|  1.887e+07|         -|   4718594|        -|    rewind|        -|        -|    73 (~0%)|   262 (~0%)|        -|
    |    o VITIS_LOOP_41_2_VITIS_LOOP_43_3                            |    II|  2.92|   4718593|  1.887e+07|         4|         2|  2359296|       yes|        -|        -|           -|           -|        -|
    |  + push_tensor1d_1                                              |     -|  0.00|       782|  3.128e+03|         -|       782|        -|        no|        -|        -|    89 (~0%)|   218 (~0%)|        -|
    |   + push_tensor1d_1_Pipeline_VITIS_LOOP_12_1                    |     -|  0.08|       770|  3.080e+03|         -|       769|        -|    rewind|        -|        -|    13 (~0%)|    56 (~0%)|        -|
    |    o VITIS_LOOP_12_1                                            |     -|  2.92|       768|  3.072e+03|         2|         1|      768|       yes|        -|        -|           -|           -|        -|
    |  + push_tensor2d_bycol_2                                        |     -|  0.00|   2359309|  9.437e+06|         -|   2359297|        -|    rewind|        -|        -|    92 (~0%)|   313 (~0%)|        -|
    |   o VITIS_LOOP_24_1_VITIS_LOOP_25_2                             |     -|  2.92|   2359307|  9.437e+06|        13|         1|  2359296|       yes|        -|        -|           -|           -|        -|
    |  + Multiply_VecMat_3                                            |     -|  0.06|   4719368|  1.888e+07|         -|   4719368|        -|        no|        -|        -|   102 (~0%)|   337 (~0%)|  1 (~0%)|
    |   + Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1                  |     -|  1.42|       770|  3.080e+03|         -|       769|        -|    rewind|        -|        -|    23 (~0%)|    53 (~0%)|        -|
    |    o VITIS_LOOP_37_1                                            |     -|  2.92|       768|  3.072e+03|         2|         1|      768|       yes|        -|        -|           -|           -|        -|
    |   + Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3  |     -|  0.06|   4718595|  1.887e+07|         -|   4718594|        -|    rewind|        -|        -|    73 (~0%)|   262 (~0%)|        -|
    |    o VITIS_LOOP_41_2_VITIS_LOOP_43_3                            |    II|  2.92|   4718593|  1.887e+07|         4|         2|  2359296|       yes|        -|        -|           -|           -|        -|
    |  + Swish                                                        |     -|  0.17|      3119|  1.248e+04|         -|      3073|        -|    rewind|        -|  7 (~0%)|  1039 (~0%)|  2081 (~0%)|        -|
    |   o VITIS_LOOP_52_1                                             |     -|  2.92|      3117|  1.247e+04|        47|         1|     3072|       yes|        -|        -|           -|           -|        -|
    |  + push_tensor2d_bycol_4                                        |     -|  0.00|   2359309|  9.437e+06|         -|   2359297|        -|    rewind|        -|        -|    92 (~0%)|   314 (~0%)|        -|
    |   o VITIS_LOOP_24_1_VITIS_LOOP_25_2                             |     -|  2.92|   2359307|  9.437e+06|        13|         1|  2359296|       yes|        -|        -|           -|           -|        -|
    |  + Multiply_Vec                                                 |     -|  0.34|      3075|  1.230e+04|         -|      3073|        -|    rewind|        -|  1 (~0%)|    49 (~0%)|    60 (~0%)|        -|
    |   o VITIS_LOOP_64_1                                             |     -|  2.92|      3073|  1.229e+04|         3|         1|     3072|       yes|        -|        -|           -|           -|        -|
    |  + Multiply_VecMat_5                                            |     -|  0.06|   4721672|  1.889e+07|         -|   4721672|        -|        no|        -|        -|   111 (~0%)|   300 (~0%)|  1 (~0%)|
    |   + Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1                  |     -|  1.36|      3074|  1.230e+04|         -|      3073|        -|    rewind|        -|        -|    27 (~0%)|    56 (~0%)|        -|
    |    o VITIS_LOOP_37_1                                            |     -|  2.92|      3072|  1.229e+04|         2|         1|     3072|       yes|        -|        -|           -|           -|        -|
    |   + Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3  |     -|  0.06|   4718595|  1.887e+07|         -|   4718594|        -|    rewind|        -|        -|    78 (~0%)|   222 (~0%)|        -|
    |    o VITIS_LOOP_41_2_VITIS_LOOP_43_3                            |    II|  2.92|   4718593|  1.887e+07|         4|         2|  2359296|       yes|        -|        -|           -|           -|        -|
    | + pull_tensor1d                                                 |     -|  0.00|       782|  3.128e+03|         -|       768|        -|    rewind|        -|        -|    40 (~0%)|    75 (~0%)|        -|
    |  o VITIS_LOOP_18_1                                              |     -|  2.92|       780|  3.120e+03|        14|         1|      768|       yes|        -|        -|           -|           -|        -|
    +-----------------------------------------------------------------+------+------+----------+-----------+----------+----------+---------+----------+---------+---------+------------+------------+---------+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=1            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 4             |        |          |
| s_axi_control_r | 32         | 7             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control_r | i_vec_1  | 0x10   | 32    | W      | Data signal of i_vec             |                                                                      |
| s_axi_control_r | i_vec_2  | 0x14   | 32    | W      | Data signal of i_vec             |                                                                      |
| s_axi_control_r | o_vec_1  | 0x1c   | 32    | W      | Data signal of o_vec             |                                                                      |
| s_axi_control_r | o_vec_2  | 0x20   | 32    | W      | Data signal of o_vec             |                                                                      |
| s_axi_control_r | W1_vec_1 | 0x28   | 32    | W      | Data signal of W1_vec            |                                                                      |
| s_axi_control_r | W1_vec_2 | 0x2c   | 32    | W      | Data signal of W1_vec            |                                                                      |
| s_axi_control_r | W2_vec_1 | 0x34   | 32    | W      | Data signal of W2_vec            |                                                                      |
| s_axi_control_r | W2_vec_2 | 0x38   | 32    | W      | Data signal of W2_vec            |                                                                      |
| s_axi_control_r | W3_vec_1 | 0x40   | 32    | W      | Data signal of W3_vec            |                                                                      |
| s_axi_control_r | W3_vec_2 | 0x44   | 32    | W      | Data signal of W3_vec            |                                                                      |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| i_vec    | inout     | float*   |
| o_vec    | inout     | float*   |
| W1_vec   | inout     | float*   |
| W2_vec   | inout     | float*   |
| W3_vec   | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+------------------------------------+
| Argument | HW Interface    | HW Type   | HW Usage | HW Info                            |
+----------+-----------------+-----------+----------+------------------------------------+
| i_vec    | m_axi_gmem      | interface |          | channel=0                          |
| i_vec    | s_axi_control_r | register  | offset   | name=i_vec_1 offset=0x10 range=32  |
| i_vec    | s_axi_control_r | register  | offset   | name=i_vec_2 offset=0x14 range=32  |
| o_vec    | m_axi_gmem      | interface |          | channel=0                          |
| o_vec    | s_axi_control_r | register  | offset   | name=o_vec_1 offset=0x1c range=32  |
| o_vec    | s_axi_control_r | register  | offset   | name=o_vec_2 offset=0x20 range=32  |
| W1_vec   | m_axi_gmem      | interface |          | channel=0                          |
| W1_vec   | s_axi_control_r | register  | offset   | name=W1_vec_1 offset=0x28 range=32 |
| W1_vec   | s_axi_control_r | register  | offset   | name=W1_vec_2 offset=0x2c range=32 |
| W2_vec   | m_axi_gmem      | interface |          | channel=0                          |
| W2_vec   | s_axi_control_r | register  | offset   | name=W2_vec_1 offset=0x34 range=32 |
| W2_vec   | s_axi_control_r | register  | offset   | name=W2_vec_2 offset=0x38 range=32 |
| W3_vec   | m_axi_gmem      | interface |          | channel=0                          |
| W3_vec   | s_axi_control_r | register  | offset   | name=W3_vec_1 offset=0x40 range=32 |
| W3_vec   | s_axi_control_r | register  | offset   | name=W3_vec_2 offset=0x44 range=32 |
+----------+-----------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+----------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location        |
+--------------+-----------+--------+-------+-----------------+----------------------+
| m_axi_gmem   | read      | 768    | 32    | VITIS_LOOP_12_1 | kernel_FFN.cpp:12:22 |
| m_axi_gmem   | write     | 768    | 32    | VITIS_LOOP_18_1 | kernel_FFN.cpp:18:22 |
+--------------+-----------+--------+-------+-----------------+----------------------+

* All M_AXI Variable Accesses
+--------------+----------+----------------------+-----------+--------------+--------+-----------------+----------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location      | Direction | Burst Status | Length | Loop            | Loop Location        | Resolution | Problem                                                                                                 |
+--------------+----------+----------------------+-----------+--------------+--------+-----------------+----------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | tsor     | kernel_FFN.cpp:14:7  | read      | Inferred     | 768    | VITIS_LOOP_12_1 | kernel_FFN.cpp:12:22 |            |                                                                                                         |
| m_axi_gmem   | tsor     | kernel_FFN.cpp:20:10 | read      | Widen Fail   |        | VITIS_LOOP_12_1 | kernel_FFN.cpp:12:22 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | tsor     | kernel_FFN.cpp:20:10 | write     | Widen Fail   |        | VITIS_LOOP_18_1 | kernel_FFN.cpp:18:22 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | tsor     | kernel_FFN.cpp:20:10 | write     | Inferred     | 768    | VITIS_LOOP_18_1 | kernel_FFN.cpp:18:22 |            |                                                                                                         |
| m_axi_gmem   | tsor     | kernel_FFN.cpp:27:7  | read      | Fail         |        | VITIS_LOOP_25_2 | kernel_FFN.cpp:25:26 | 214-230    | Stride is incompatible                                                                                  |
+--------------+----------+----------------------+-----------+--------------+--------+-----------------+----------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------------+-----+--------+---------------+---------+--------------+---------+
| Name                                                            | DSP | Pragma | Variable      | Op      | Impl         | Latency |
+-----------------------------------------------------------------+-----+--------+---------------+---------+--------------+---------+
| + FFN                                                           | 9   |        |               |         |              |         |
|  + Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc     | 9   |        |               |         |              |         |
|   + push_tensor1d                                               | 0   |        |               |         |              |         |
|    + push_tensor1d_Pipeline_VITIS_LOOP_12_1                     | 0   |        |               |         |              |         |
|      add_ln12_fu_83_p2                                          |     |        | add_ln12      | add     | fabric       | 0       |
|      icmp_ln12_fu_89_p2                                         |     |        | icmp_ln12     | seteq   | auto         | 0       |
|   + push_tensor2d_bycol                                         | 0   |        |               |         |              |         |
|     add_ln24_fu_132_p2                                          |     |        | add_ln24      | add     | fabric       | 0       |
|     icmp_ln24_fu_138_p2                                         |     |        | icmp_ln24     | seteq   | auto         | 0       |
|     icmp_ln25_fu_150_p2                                         |     |        | icmp_ln25     | seteq   | auto         | 0       |
|     select_ln24_fu_156_p3                                       |     |        | select_ln24   | select  | auto_sel     | 0       |
|     add_ln24_3_fu_164_p2                                        |     |        | add_ln24_3    | add     | fabric       | 0       |
|     select_ln24_3_fu_170_p3                                     |     |        | select_ln24_3 | select  | auto_sel     | 0       |
|     add_ln27_3_fu_246_p2                                        |     |        | add_ln27_3    | add     | fabric       | 0       |
|     add_ln25_fu_214_p2                                          |     |        | add_ln25      | add     | fabric       | 0       |
|   + Multiply_VecMat                                             | 0   |        |               |         |              |         |
|    + Multiply_VecMat_Pipeline_VITIS_LOOP_37_1                   | 0   |        |               |         |              |         |
|      add_ln37_fu_67_p2                                          |     |        | add_ln37      | add     | fabric       | 0       |
|      icmp_ln37_fu_73_p2                                         |     |        | icmp_ln37     | seteq   | auto         | 0       |
|    + Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3   | 0   |        |               |         |              |         |
|      add_ln41_fu_113_p2                                         |     |        | add_ln41      | add     | fabric       | 0       |
|      icmp_ln41_fu_119_p2                                        |     |        | icmp_ln41     | seteq   | auto         | 0       |
|      icmp_ln43_fu_128_p2                                        |     |        | icmp_ln43     | seteq   | auto         | 0       |
|      select_ln41_fu_134_p3                                      |     |        | select_ln41   | select  | auto_sel     | 0       |
|      select_ln41_1_fu_176_p3                                    |     |        | select_ln41_1 | select  | auto_sel     | 0       |
|      add_ln43_fu_151_p2                                         |     |        | add_ln43      | add     | fabric       | 0       |
|      icmp_ln43_1_fu_157_p2                                      |     |        | icmp_ln43_1   | seteq   | auto         | 0       |
|   + push_tensor1d_1                                             | 0   |        |               |         |              |         |
|    + push_tensor1d_1_Pipeline_VITIS_LOOP_12_1                   | 0   |        |               |         |              |         |
|      add_ln12_fu_83_p2                                          |     |        | add_ln12      | add     | fabric       | 0       |
|      icmp_ln12_fu_89_p2                                         |     |        | icmp_ln12     | seteq   | auto         | 0       |
|   + push_tensor2d_bycol_2                                       | 0   |        |               |         |              |         |
|     add_ln24_fu_132_p2                                          |     |        | add_ln24      | add     | fabric       | 0       |
|     icmp_ln24_fu_138_p2                                         |     |        | icmp_ln24     | seteq   | auto         | 0       |
|     icmp_ln25_fu_150_p2                                         |     |        | icmp_ln25     | seteq   | auto         | 0       |
|     select_ln24_fu_156_p3                                       |     |        | select_ln24   | select  | auto_sel     | 0       |
|     add_ln24_2_fu_164_p2                                        |     |        | add_ln24_2    | add     | fabric       | 0       |
|     select_ln24_2_fu_170_p3                                     |     |        | select_ln24_2 | select  | auto_sel     | 0       |
|     add_ln27_2_fu_246_p2                                        |     |        | add_ln27_2    | add     | fabric       | 0       |
|     add_ln25_fu_214_p2                                          |     |        | add_ln25      | add     | fabric       | 0       |
|   + Multiply_VecMat_3                                           | 0   |        |               |         |              |         |
|    + Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1                 | 0   |        |               |         |              |         |
|      add_ln37_fu_67_p2                                          |     |        | add_ln37      | add     | fabric       | 0       |
|      icmp_ln37_fu_73_p2                                         |     |        | icmp_ln37     | seteq   | auto         | 0       |
|    + Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 | 0   |        |               |         |              |         |
|      add_ln41_fu_113_p2                                         |     |        | add_ln41      | add     | fabric       | 0       |
|      icmp_ln41_fu_119_p2                                        |     |        | icmp_ln41     | seteq   | auto         | 0       |
|      icmp_ln4311_fu_128_p2                                      |     |        | icmp_ln4311   | seteq   | auto         | 0       |
|      select_ln41_fu_134_p3                                      |     |        | select_ln41   | select  | auto_sel     | 0       |
|      select_ln41_2_fu_176_p3                                    |     |        | select_ln41_2 | select  | auto_sel     | 0       |
|      add_ln43_fu_151_p2                                         |     |        | add_ln43      | add     | fabric       | 0       |
|      icmp_ln43_fu_157_p2                                        |     |        | icmp_ln43     | seteq   | auto         | 0       |
|   + Swish                                                       | 7   |        |               |         |              |         |
|     i_4_fu_105_p2                                               |     |        | i_4           | add     | fabric       | 0       |
|     icmp_ln52_fu_111_p2                                         |     |        | icmp_ln52     | seteq   | auto         | 0       |
|     fpext_32ns_64_1_no_dsp_1_U45                                |     |        | conv          | fpext   | auto         | 0       |
|     xor_ln55_fu_132_p2                                          |     |        | xor_ln55      | xor     | auto         | 0       |
|     fexp_32ns_32ns_32_9_med_dsp_1_U46                           | 1   |        | tmp           | fexp    | meddsp       | 8       |
|     fpext_32ns_64_1_no_dsp_1_U44                                |     |        | conv1         | fpext   | auto         | 0       |
|     dadd_64ns_64ns_64_5_no_dsp_1_U47                            |     |        | add           | dadd    | fabric       | 4       |
|     ddiv_64ns_64ns_64_30_no_dsp_1_U49                           |     |        | div           | ddiv    | fabric       | 29      |
|     dmul_64ns_64ns_64_4_med_dsp_1_U48                           | 6   |        | mul           | dmul    | meddsp       | 3       |
|     fptrunc_64ns_32_1_no_dsp_1_U43                              |     |        | conv2         | fptrunc | auto         | 0       |
|   + push_tensor2d_bycol_4                                       | 0   |        |               |         |              |         |
|     add_ln24_fu_134_p2                                          |     |        | add_ln24      | add     | fabric       | 0       |
|     icmp_ln24_fu_140_p2                                         |     |        | icmp_ln24     | seteq   | auto         | 0       |
|     icmp_ln25_fu_152_p2                                         |     |        | icmp_ln25     | seteq   | auto         | 0       |
|     select_ln24_fu_158_p3                                       |     |        | select_ln24   | select  | auto_sel     | 0       |
|     add_ln24_1_fu_166_p2                                        |     |        | add_ln24_1    | add     | fabric       | 0       |
|     select_ln24_1_fu_172_p3                                     |     |        | select_ln24_1 | select  | auto_sel     | 0       |
|     add_ln27_1_fu_248_p2                                        |     |        | add_ln27_1    | add     | fabric       | 0       |
|     add_ln25_fu_216_p2                                          |     |        | add_ln25      | add     | fabric       | 0       |
|   + Multiply_Vec                                                | 1   |        |               |         |              |         |
|     i_8_fu_73_p2                                                |     |        | i_8           | add     | fabric       | 0       |
|     icmp_ln64_fu_79_p2                                          |     |        | icmp_ln64     | seteq   | auto         | 0       |
|     fmul_32ns_32ns_32_1_primitive_dsp_1_U58                     | 1   |        | mul           | fmul    | primitivedsp | 0       |
|   + Multiply_VecMat_5                                           | 0   |        |               |         |              |         |
|    + Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1                 | 0   |        |               |         |              |         |
|      add_ln37_fu_67_p2                                          |     |        | add_ln37      | add     | fabric       | 0       |
|      icmp_ln37_fu_73_p2                                         |     |        | icmp_ln37     | seteq   | auto         | 0       |
|    + Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 | 0   |        |               |         |              |         |
|      add_ln41_fu_113_p2                                         |     |        | add_ln41      | add     | fabric       | 0       |
|      icmp_ln41_fu_119_p2                                        |     |        | icmp_ln41     | seteq   | auto         | 0       |
|      icmp_ln4311_fu_128_p2                                      |     |        | icmp_ln4311   | seteq   | auto         | 0       |
|      select_ln41_fu_134_p3                                      |     |        | select_ln41   | select  | auto_sel     | 0       |
|      select_ln41_1_fu_176_p3                                    |     |        | select_ln41_1 | select  | auto_sel     | 0       |
|      add_ln43_fu_151_p2                                         |     |        | add_ln43      | add     | fabric       | 0       |
|      icmp_ln43_1_fu_157_p2                                      |     |        | icmp_ln43_1   | seteq   | auto         | 0       |
|  + pull_tensor1d                                                | 0   |        |               |         |              |         |
|    i_fu_131_p2                                                  |     |        | i             | add     | fabric       | 0       |
|    icmp_ln18_fu_137_p2                                          |     |        | icmp_ln18     | seteq   | auto         | 0       |
+-----------------------------------------------------------------+-----+--------+---------------+---------+--------------+---------+


================================================================
== Storage Report
================================================================
+-------------------------------------------------------------+--------------+-------------+------+------+--------+--------------+--------+---------+------------------+
| Name                                                        | Usage        | Type        | BRAM | URAM | Pragma | Variable     | Impl   | Latency | Bitwidth, Depth, |
|                                                             |              |             |      |      |        |              |        |         | Banks            |
+-------------------------------------------------------------+--------------+-------------+------+------+--------+--------------+--------+---------+------------------+
| + FFN                                                       |              |             | 1    | 3    |        |              |        |         |                  |
|   control_s_axi_U                                           | interface    | s_axilite   |      |      |        |              |        |         |                  |
|   control_r_s_axi_U                                         | interface    | s_axilite   |      |      |        |              |        |         |                  |
|   gmem_m_axi_U                                              | interface    | m_axi       | 1    |      |        |              |        |         |                  |
|   o_vec_c_U                                                 | fifo channel | scalar prop |      |      |        | o_vec_c      | srl    | 0       | 64, 3, 1         |
|   res_strm_U                                                | fifo channel | stream      |      |      |        | res_strm     | memory | 0       | 32, 64, 1        |
|  + Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc |              |             | 0    | 3    |        |              |        |         |                  |
|    z2_Silu_strm_fifo_U                                      | fifo array   |             |      |      |        | z2_Silu_strm | memory | 0       | 32, 64, 1        |
|    z3_strm_fifo_U                                           | fifo array   |             |      |      |        | z3_strm      | memory | 0       | 32, 64, 1        |
|    z2_strm_fifo_U                                           | fifo array   |             |      |      |        | z2_strm      | memory | 0       | 32, 64, 1        |
|    z1_strm_fifo_U                                           | fifo array   |             |      |      |        | z1_strm      | memory | 0       | 32, 64, 1        |
|    W_strm_fifo_U                                            | fifo array   |             |      |      |        | W_strm       | memory | 0       | 32, 64, 1        |
|    x_strm_fifo_U                                            | fifo array   |             |      |      |        | x_strm       | memory | 0       | 32, 64, 1        |
|   + Multiply_VecMat                                         |              |             | 0    | 1    |        |              |        |         |                  |
|     local_vec_U                                             | ram_1p array |             | 6    |      |        | local_vec    | auto   | 1       | 32, 3072, 1      |
|   + Multiply_VecMat_3                                       |              |             | 0    | 1    |        |              |        |         |                  |
|     local_vec_U                                             | ram_1p array |             | 6    |      |        | local_vec    | auto   | 1       | 32, 3072, 1      |
|   + Multiply_VecMat_5                                       |              |             | 0    | 1    |        |              |        |         |                  |
|     local_vec_U                                             | ram_1p array |             | 6    |      |        | local_vec    | auto   | 1       | 32, 3072, 1      |
+-------------------------------------------------------------+--------------+-------------+------+------+--------+--------------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------+------------------------------------------+
| Type      | Options                                    | Location                                 |
+-----------+--------------------------------------------+------------------------------------------+
| PIPELINE  | ii=1                                       | kernel_FFN.cpp:13 in push_tensor1d       |
| PIPELINE  | ii=1                                       | kernel_FFN.cpp:19 in pull_tensor1d       |
| PIPELINE  | ii=1                                       | kernel_FFN.cpp:26 in push_tensor2d_bycol |
| PIPELINE  | ii=1                                       | kernel_FFN.cpp:38 in multiply_vecmat     |
| PIPELINE  | ii=1                                       | kernel_FFN.cpp:44 in multiply_vecmat     |
| PIPELINE  | ii=1                                       | kernel_FFN.cpp:53 in swish               |
| PIPELINE  | ii=1                                       | kernel_FFN.cpp:65 in multiply_vec        |
| INTERFACE | m_axi port=i_vec offset=slave bundle=gmem  | kernel_FFN.cpp:73 in ffn, i_vec          |
| INTERFACE | m_axi port=o_vec offset=slave bundle=gmem  | kernel_FFN.cpp:74 in ffn, o_vec          |
| INTERFACE | m_axi port=W1_vec offset=slave bundle=gmem | kernel_FFN.cpp:75 in ffn, W1_vec         |
| INTERFACE | m_axi port=W2_vec offset=slave bundle=gmem | kernel_FFN.cpp:76 in ffn, W2_vec         |
| INTERFACE | m_axi port=W3_vec offset=slave bundle=gmem | kernel_FFN.cpp:77 in ffn, W3_vec         |
| INTERFACE | s_axilite port=return bundle=control       | kernel_FFN.cpp:78 in ffn, return         |
| STREAM    | variable=x_strm depth=64                   | kernel_FFN.cpp:88 in ffn, x_strm         |
| STREAM    | variable=W_strm depth=64                   | kernel_FFN.cpp:89 in ffn, W_strm         |
| STREAM    | variable=z1_strm depth=64                  | kernel_FFN.cpp:90 in ffn, z1_strm        |
| STREAM    | variable=z2_strm depth=64                  | kernel_FFN.cpp:91 in ffn, z2_strm        |
| STREAM    | variable=z3_strm depth=64                  | kernel_FFN.cpp:92 in ffn, z3_strm        |
| STREAM    | variable=res_strm depth=64                 | kernel_FFN.cpp:93 in ffn, res_strm       |
| STREAM    | variable=z2_Silu_strm depth=64             | kernel_FFN.cpp:94 in ffn, z2_Silu_strm   |
| DATAFLOW  |                                            | kernel_FFN.cpp:96 in ffn                 |
+-----------+--------------------------------------------+------------------------------------------+


