<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: FLAG_Management</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__DMA__LL__EF__FLAG__Management.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">FLAG_Management<div class="ingroups"><a class="el" href="group__STM32L4xx__LL__Driver.html">STM32L4xx_LL_Driver</a> &raquo; <a class="el" href="group__DMA__LL.html">DMA</a> &raquo; <a class="el" href="group__DMA__LL__Exported__Functions.html">DMA Exported Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaa316bac25f83ccd141643cf2848f0f8b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gaa316bac25f83ccd141643cf2848f0f8b">LL_DMA_IsActiveFlag_GI1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa316bac25f83ccd141643cf2848f0f8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 global interrupt flag. @rmtoll ISR GIF1 LL_DMA_IsActiveFlag_GI1.  <a href="group__DMA__LL__EF__FLAG__Management.html#gaa316bac25f83ccd141643cf2848f0f8b">More...</a><br /></td></tr>
<tr class="separator:gaa316bac25f83ccd141643cf2848f0f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa43877e3ad0bd19ce9111e9c74752f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga6fa43877e3ad0bd19ce9111e9c74752f">LL_DMA_IsActiveFlag_GI2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga6fa43877e3ad0bd19ce9111e9c74752f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 global interrupt flag. @rmtoll ISR GIF2 LL_DMA_IsActiveFlag_GI2.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga6fa43877e3ad0bd19ce9111e9c74752f">More...</a><br /></td></tr>
<tr class="separator:ga6fa43877e3ad0bd19ce9111e9c74752f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c2a2763ce3079528499c02a8721e9d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gac6c2a2763ce3079528499c02a8721e9d">LL_DMA_IsActiveFlag_GI3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac6c2a2763ce3079528499c02a8721e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 global interrupt flag. @rmtoll ISR GIF3 LL_DMA_IsActiveFlag_GI3.  <a href="group__DMA__LL__EF__FLAG__Management.html#gac6c2a2763ce3079528499c02a8721e9d">More...</a><br /></td></tr>
<tr class="separator:gac6c2a2763ce3079528499c02a8721e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab066c0016fa1af8aeba5977adf8366cd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gab066c0016fa1af8aeba5977adf8366cd">LL_DMA_IsActiveFlag_GI4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab066c0016fa1af8aeba5977adf8366cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 global interrupt flag. @rmtoll ISR GIF4 LL_DMA_IsActiveFlag_GI4.  <a href="group__DMA__LL__EF__FLAG__Management.html#gab066c0016fa1af8aeba5977adf8366cd">More...</a><br /></td></tr>
<tr class="separator:gab066c0016fa1af8aeba5977adf8366cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f98451a5f4b7fad3e0281c363d4ef6a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga0f98451a5f4b7fad3e0281c363d4ef6a">LL_DMA_IsActiveFlag_GI5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga0f98451a5f4b7fad3e0281c363d4ef6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 global interrupt flag. @rmtoll ISR GIF5 LL_DMA_IsActiveFlag_GI5.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga0f98451a5f4b7fad3e0281c363d4ef6a">More...</a><br /></td></tr>
<tr class="separator:ga0f98451a5f4b7fad3e0281c363d4ef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac49a6b70362b583c1dadebf67c94a9dd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gac49a6b70362b583c1dadebf67c94a9dd">LL_DMA_IsActiveFlag_GI6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac49a6b70362b583c1dadebf67c94a9dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 global interrupt flag. @rmtoll ISR GIF6 LL_DMA_IsActiveFlag_GI6.  <a href="group__DMA__LL__EF__FLAG__Management.html#gac49a6b70362b583c1dadebf67c94a9dd">More...</a><br /></td></tr>
<tr class="separator:gac49a6b70362b583c1dadebf67c94a9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5e45b72d0a87225dbfc38facbd92b6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gafa5e45b72d0a87225dbfc38facbd92b6">LL_DMA_IsActiveFlag_GI7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gafa5e45b72d0a87225dbfc38facbd92b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 global interrupt flag. @rmtoll ISR GIF7 LL_DMA_IsActiveFlag_GI7.  <a href="group__DMA__LL__EF__FLAG__Management.html#gafa5e45b72d0a87225dbfc38facbd92b6">More...</a><br /></td></tr>
<tr class="separator:gafa5e45b72d0a87225dbfc38facbd92b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1df8baadb1444c316b3e2ad3757607"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga9f1df8baadb1444c316b3e2ad3757607">LL_DMA_IsActiveFlag_TC1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga9f1df8baadb1444c316b3e2ad3757607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 transfer complete flag. @rmtoll ISR TCIF1 LL_DMA_IsActiveFlag_TC1.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga9f1df8baadb1444c316b3e2ad3757607">More...</a><br /></td></tr>
<tr class="separator:ga9f1df8baadb1444c316b3e2ad3757607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">LL_DMA_IsActiveFlag_TC2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 transfer complete flag. @rmtoll ISR TCIF2 LL_DMA_IsActiveFlag_TC2.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">More...</a><br /></td></tr>
<tr class="separator:ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84386b5251306cdcff214c8d1e6884c6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga84386b5251306cdcff214c8d1e6884c6">LL_DMA_IsActiveFlag_TC3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga84386b5251306cdcff214c8d1e6884c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 transfer complete flag. @rmtoll ISR TCIF3 LL_DMA_IsActiveFlag_TC3.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga84386b5251306cdcff214c8d1e6884c6">More...</a><br /></td></tr>
<tr class="separator:ga84386b5251306cdcff214c8d1e6884c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb16e832559d5c3b4216b410c1e2305"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga3fb16e832559d5c3b4216b410c1e2305">LL_DMA_IsActiveFlag_TC4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga3fb16e832559d5c3b4216b410c1e2305"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 transfer complete flag. @rmtoll ISR TCIF4 LL_DMA_IsActiveFlag_TC4.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga3fb16e832559d5c3b4216b410c1e2305">More...</a><br /></td></tr>
<tr class="separator:ga3fb16e832559d5c3b4216b410c1e2305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99975d19dc979f0feb3a0f85d1a9aab9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga99975d19dc979f0feb3a0f85d1a9aab9">LL_DMA_IsActiveFlag_TC5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga99975d19dc979f0feb3a0f85d1a9aab9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 transfer complete flag. @rmtoll ISR TCIF5 LL_DMA_IsActiveFlag_TC5.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga99975d19dc979f0feb3a0f85d1a9aab9">More...</a><br /></td></tr>
<tr class="separator:ga99975d19dc979f0feb3a0f85d1a9aab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f22ec9cfdfea669910ab40ea5129b35"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga9f22ec9cfdfea669910ab40ea5129b35">LL_DMA_IsActiveFlag_TC6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga9f22ec9cfdfea669910ab40ea5129b35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 transfer complete flag. @rmtoll ISR TCIF6 LL_DMA_IsActiveFlag_TC6.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga9f22ec9cfdfea669910ab40ea5129b35">More...</a><br /></td></tr>
<tr class="separator:ga9f22ec9cfdfea669910ab40ea5129b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c971a3043088ae6d84a4db8693615b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gab7c971a3043088ae6d84a4db8693615b">LL_DMA_IsActiveFlag_TC7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab7c971a3043088ae6d84a4db8693615b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 transfer complete flag. @rmtoll ISR TCIF7 LL_DMA_IsActiveFlag_TC7.  <a href="group__DMA__LL__EF__FLAG__Management.html#gab7c971a3043088ae6d84a4db8693615b">More...</a><br /></td></tr>
<tr class="separator:gab7c971a3043088ae6d84a4db8693615b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0772fe1dd8f348727183cc73546ba02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gaf0772fe1dd8f348727183cc73546ba02">LL_DMA_IsActiveFlag_HT1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaf0772fe1dd8f348727183cc73546ba02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 half transfer flag. @rmtoll ISR HTIF1 LL_DMA_IsActiveFlag_HT1.  <a href="group__DMA__LL__EF__FLAG__Management.html#gaf0772fe1dd8f348727183cc73546ba02">More...</a><br /></td></tr>
<tr class="separator:gaf0772fe1dd8f348727183cc73546ba02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a9f3ae177f1130f6822ce7ccfda6b2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2">LL_DMA_IsActiveFlag_HT2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga82a9f3ae177f1130f6822ce7ccfda6b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 half transfer flag. @rmtoll ISR HTIF2 LL_DMA_IsActiveFlag_HT2.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2">More...</a><br /></td></tr>
<tr class="separator:ga82a9f3ae177f1130f6822ce7ccfda6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e73a912871070c3dd17cad9cc0a8381"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga0e73a912871070c3dd17cad9cc0a8381">LL_DMA_IsActiveFlag_HT3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga0e73a912871070c3dd17cad9cc0a8381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 half transfer flag. @rmtoll ISR HTIF3 LL_DMA_IsActiveFlag_HT3.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga0e73a912871070c3dd17cad9cc0a8381">More...</a><br /></td></tr>
<tr class="separator:ga0e73a912871070c3dd17cad9cc0a8381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0b15c62a1e9920bb1824bb897abf6f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga0c0b15c62a1e9920bb1824bb897abf6f">LL_DMA_IsActiveFlag_HT4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga0c0b15c62a1e9920bb1824bb897abf6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 half transfer flag. @rmtoll ISR HTIF4 LL_DMA_IsActiveFlag_HT4.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga0c0b15c62a1e9920bb1824bb897abf6f">More...</a><br /></td></tr>
<tr class="separator:ga0c0b15c62a1e9920bb1824bb897abf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c27eb9e08e17a65c2bbc7905095679e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga8c27eb9e08e17a65c2bbc7905095679e">LL_DMA_IsActiveFlag_HT5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga8c27eb9e08e17a65c2bbc7905095679e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 half transfer flag. @rmtoll ISR HTIF5 LL_DMA_IsActiveFlag_HT5.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga8c27eb9e08e17a65c2bbc7905095679e">More...</a><br /></td></tr>
<tr class="separator:ga8c27eb9e08e17a65c2bbc7905095679e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab86e74972d93953a926f16f00fbdea11"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gab86e74972d93953a926f16f00fbdea11">LL_DMA_IsActiveFlag_HT6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab86e74972d93953a926f16f00fbdea11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 half transfer flag. @rmtoll ISR HTIF6 LL_DMA_IsActiveFlag_HT6.  <a href="group__DMA__LL__EF__FLAG__Management.html#gab86e74972d93953a926f16f00fbdea11">More...</a><br /></td></tr>
<tr class="separator:gab86e74972d93953a926f16f00fbdea11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9226c11a1ad46cd79bd5ebb3770f7611"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga9226c11a1ad46cd79bd5ebb3770f7611">LL_DMA_IsActiveFlag_HT7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga9226c11a1ad46cd79bd5ebb3770f7611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 half transfer flag. @rmtoll ISR HTIF7 LL_DMA_IsActiveFlag_HT7.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga9226c11a1ad46cd79bd5ebb3770f7611">More...</a><br /></td></tr>
<tr class="separator:ga9226c11a1ad46cd79bd5ebb3770f7611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ded677164982bf81ef1268207d87793"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga5ded677164982bf81ef1268207d87793">LL_DMA_IsActiveFlag_TE1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga5ded677164982bf81ef1268207d87793"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 transfer error flag. @rmtoll ISR TEIF1 LL_DMA_IsActiveFlag_TE1.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga5ded677164982bf81ef1268207d87793">More...</a><br /></td></tr>
<tr class="separator:ga5ded677164982bf81ef1268207d87793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c8501fcaf2c662e6bb06d930c020cc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gae4c8501fcaf2c662e6bb06d930c020cc">LL_DMA_IsActiveFlag_TE2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gae4c8501fcaf2c662e6bb06d930c020cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 transfer error flag. @rmtoll ISR TEIF2 LL_DMA_IsActiveFlag_TE2.  <a href="group__DMA__LL__EF__FLAG__Management.html#gae4c8501fcaf2c662e6bb06d930c020cc">More...</a><br /></td></tr>
<tr class="separator:gae4c8501fcaf2c662e6bb06d930c020cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59359d0aa3ca6046980329f6f94a959"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gaa59359d0aa3ca6046980329f6f94a959">LL_DMA_IsActiveFlag_TE3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa59359d0aa3ca6046980329f6f94a959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 transfer error flag. @rmtoll ISR TEIF3 LL_DMA_IsActiveFlag_TE3.  <a href="group__DMA__LL__EF__FLAG__Management.html#gaa59359d0aa3ca6046980329f6f94a959">More...</a><br /></td></tr>
<tr class="separator:gaa59359d0aa3ca6046980329f6f94a959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3432b38de4496ea4477c2d9e65ddbf0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gac3432b38de4496ea4477c2d9e65ddbf0">LL_DMA_IsActiveFlag_TE4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac3432b38de4496ea4477c2d9e65ddbf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 transfer error flag. @rmtoll ISR TEIF4 LL_DMA_IsActiveFlag_TE4.  <a href="group__DMA__LL__EF__FLAG__Management.html#gac3432b38de4496ea4477c2d9e65ddbf0">More...</a><br /></td></tr>
<tr class="separator:gac3432b38de4496ea4477c2d9e65ddbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfe0438febe85149886c7ffa2f8d93e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga3cfe0438febe85149886c7ffa2f8d93e">LL_DMA_IsActiveFlag_TE5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga3cfe0438febe85149886c7ffa2f8d93e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 transfer error flag. @rmtoll ISR TEIF5 LL_DMA_IsActiveFlag_TE5.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga3cfe0438febe85149886c7ffa2f8d93e">More...</a><br /></td></tr>
<tr class="separator:ga3cfe0438febe85149886c7ffa2f8d93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c0f9d3f618642acf138876452f9945"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gaa4c0f9d3f618642acf138876452f9945">LL_DMA_IsActiveFlag_TE6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa4c0f9d3f618642acf138876452f9945"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 transfer error flag. @rmtoll ISR TEIF6 LL_DMA_IsActiveFlag_TE6.  <a href="group__DMA__LL__EF__FLAG__Management.html#gaa4c0f9d3f618642acf138876452f9945">More...</a><br /></td></tr>
<tr class="separator:gaa4c0f9d3f618642acf138876452f9945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82414c57433b322e99121dec7e3b804e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga82414c57433b322e99121dec7e3b804e">LL_DMA_IsActiveFlag_TE7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga82414c57433b322e99121dec7e3b804e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 transfer error flag. @rmtoll ISR TEIF7 LL_DMA_IsActiveFlag_TE7.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga82414c57433b322e99121dec7e3b804e">More...</a><br /></td></tr>
<tr class="separator:ga82414c57433b322e99121dec7e3b804e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6c465b93c043c71f9bb822b25265ba"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga2c6c465b93c043c71f9bb822b25265ba">LL_DMA_ClearFlag_GI1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga2c6c465b93c043c71f9bb822b25265ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 global interrupt flag. @rmtoll IFCR CGIF1 LL_DMA_ClearFlag_GI1.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga2c6c465b93c043c71f9bb822b25265ba">More...</a><br /></td></tr>
<tr class="separator:ga2c6c465b93c043c71f9bb822b25265ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9d3a0c460b6c5afd0dfe1d8af2485b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gacb9d3a0c460b6c5afd0dfe1d8af2485b">LL_DMA_ClearFlag_GI2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gacb9d3a0c460b6c5afd0dfe1d8af2485b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 global interrupt flag. @rmtoll IFCR CGIF2 LL_DMA_ClearFlag_GI2.  <a href="group__DMA__LL__EF__FLAG__Management.html#gacb9d3a0c460b6c5afd0dfe1d8af2485b">More...</a><br /></td></tr>
<tr class="separator:gacb9d3a0c460b6c5afd0dfe1d8af2485b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915a43cebac8930b6f4a11584c276c6f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga915a43cebac8930b6f4a11584c276c6f">LL_DMA_ClearFlag_GI3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga915a43cebac8930b6f4a11584c276c6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 global interrupt flag. @rmtoll IFCR CGIF3 LL_DMA_ClearFlag_GI3.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga915a43cebac8930b6f4a11584c276c6f">More...</a><br /></td></tr>
<tr class="separator:ga915a43cebac8930b6f4a11584c276c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497363730ab0ed8abf19bc39e1d8eab3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga497363730ab0ed8abf19bc39e1d8eab3">LL_DMA_ClearFlag_GI4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga497363730ab0ed8abf19bc39e1d8eab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 global interrupt flag. @rmtoll IFCR CGIF4 LL_DMA_ClearFlag_GI4.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga497363730ab0ed8abf19bc39e1d8eab3">More...</a><br /></td></tr>
<tr class="separator:ga497363730ab0ed8abf19bc39e1d8eab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57132f8f894dce33198419ebba0d544d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga57132f8f894dce33198419ebba0d544d">LL_DMA_ClearFlag_GI5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga57132f8f894dce33198419ebba0d544d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 global interrupt flag. @rmtoll IFCR CGIF5 LL_DMA_ClearFlag_GI5.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga57132f8f894dce33198419ebba0d544d">More...</a><br /></td></tr>
<tr class="separator:ga57132f8f894dce33198419ebba0d544d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d51e7ecc70ba5a9ec6b09f9d6ae619"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gad7d51e7ecc70ba5a9ec6b09f9d6ae619">LL_DMA_ClearFlag_GI6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gad7d51e7ecc70ba5a9ec6b09f9d6ae619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 global interrupt flag. @rmtoll IFCR CGIF6 LL_DMA_ClearFlag_GI6.  <a href="group__DMA__LL__EF__FLAG__Management.html#gad7d51e7ecc70ba5a9ec6b09f9d6ae619">More...</a><br /></td></tr>
<tr class="separator:gad7d51e7ecc70ba5a9ec6b09f9d6ae619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3de84d741ed244bdeb7ef8fc86914f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga0b3de84d741ed244bdeb7ef8fc86914f">LL_DMA_ClearFlag_GI7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga0b3de84d741ed244bdeb7ef8fc86914f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 global interrupt flag. @rmtoll IFCR CGIF7 LL_DMA_ClearFlag_GI7.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga0b3de84d741ed244bdeb7ef8fc86914f">More...</a><br /></td></tr>
<tr class="separator:ga0b3de84d741ed244bdeb7ef8fc86914f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb562a34ee54d5f98588e13b3f32ce2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gaddb562a34ee54d5f98588e13b3f32ce2">LL_DMA_ClearFlag_TC1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaddb562a34ee54d5f98588e13b3f32ce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 transfer complete flag. @rmtoll IFCR CTCIF1 LL_DMA_ClearFlag_TC1.  <a href="group__DMA__LL__EF__FLAG__Management.html#gaddb562a34ee54d5f98588e13b3f32ce2">More...</a><br /></td></tr>
<tr class="separator:gaddb562a34ee54d5f98588e13b3f32ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb47d2a8df5150a03e199a2f7bbd9306"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gaeb47d2a8df5150a03e199a2f7bbd9306">LL_DMA_ClearFlag_TC2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaeb47d2a8df5150a03e199a2f7bbd9306"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 transfer complete flag. @rmtoll IFCR CTCIF2 LL_DMA_ClearFlag_TC2.  <a href="group__DMA__LL__EF__FLAG__Management.html#gaeb47d2a8df5150a03e199a2f7bbd9306">More...</a><br /></td></tr>
<tr class="separator:gaeb47d2a8df5150a03e199a2f7bbd9306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c3d615fc32a2d9445d1c2a8c9e134f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7">LL_DMA_ClearFlag_TC3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga9c3d615fc32a2d9445d1c2a8c9e134f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 transfer complete flag. @rmtoll IFCR CTCIF3 LL_DMA_ClearFlag_TC3.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7">More...</a><br /></td></tr>
<tr class="separator:ga9c3d615fc32a2d9445d1c2a8c9e134f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53093771a97671bb20de72f77d52d56"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gad53093771a97671bb20de72f77d52d56">LL_DMA_ClearFlag_TC4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gad53093771a97671bb20de72f77d52d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 transfer complete flag. @rmtoll IFCR CTCIF4 LL_DMA_ClearFlag_TC4.  <a href="group__DMA__LL__EF__FLAG__Management.html#gad53093771a97671bb20de72f77d52d56">More...</a><br /></td></tr>
<tr class="separator:gad53093771a97671bb20de72f77d52d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96312133ee32d0e51500a12baf111213"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga96312133ee32d0e51500a12baf111213">LL_DMA_ClearFlag_TC5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga96312133ee32d0e51500a12baf111213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 transfer complete flag. @rmtoll IFCR CTCIF5 LL_DMA_ClearFlag_TC5.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga96312133ee32d0e51500a12baf111213">More...</a><br /></td></tr>
<tr class="separator:ga96312133ee32d0e51500a12baf111213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2121035f08a8085389e87b808112fd5d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga2121035f08a8085389e87b808112fd5d">LL_DMA_ClearFlag_TC6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga2121035f08a8085389e87b808112fd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 transfer complete flag. @rmtoll IFCR CTCIF6 LL_DMA_ClearFlag_TC6.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga2121035f08a8085389e87b808112fd5d">More...</a><br /></td></tr>
<tr class="separator:ga2121035f08a8085389e87b808112fd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3954968d9b75c0cef0cbf17ee79d5e5a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a">LL_DMA_ClearFlag_TC7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga3954968d9b75c0cef0cbf17ee79d5e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 transfer complete flag. @rmtoll IFCR CTCIF7 LL_DMA_ClearFlag_TC7.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a">More...</a><br /></td></tr>
<tr class="separator:ga3954968d9b75c0cef0cbf17ee79d5e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54385c6d0b9896c1eaf943cfe58fa8a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gac54385c6d0b9896c1eaf943cfe58fa8a">LL_DMA_ClearFlag_HT1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac54385c6d0b9896c1eaf943cfe58fa8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 half transfer flag. @rmtoll IFCR CHTIF1 LL_DMA_ClearFlag_HT1.  <a href="group__DMA__LL__EF__FLAG__Management.html#gac54385c6d0b9896c1eaf943cfe58fa8a">More...</a><br /></td></tr>
<tr class="separator:gac54385c6d0b9896c1eaf943cfe58fa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca422e7d12a7f9e0e37be7a9f7bd425"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425">LL_DMA_ClearFlag_HT2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga1ca422e7d12a7f9e0e37be7a9f7bd425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 half transfer flag. @rmtoll IFCR CHTIF2 LL_DMA_ClearFlag_HT2.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425">More...</a><br /></td></tr>
<tr class="separator:ga1ca422e7d12a7f9e0e37be7a9f7bd425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15be2f406a11fc6cf74e888be17b19ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga15be2f406a11fc6cf74e888be17b19ac">LL_DMA_ClearFlag_HT3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga15be2f406a11fc6cf74e888be17b19ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 half transfer flag. @rmtoll IFCR CHTIF3 LL_DMA_ClearFlag_HT3.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga15be2f406a11fc6cf74e888be17b19ac">More...</a><br /></td></tr>
<tr class="separator:ga15be2f406a11fc6cf74e888be17b19ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac807e20c4d40a4b4e4201649aa39a577"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gac807e20c4d40a4b4e4201649aa39a577">LL_DMA_ClearFlag_HT4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac807e20c4d40a4b4e4201649aa39a577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 half transfer flag. @rmtoll IFCR CHTIF4 LL_DMA_ClearFlag_HT4.  <a href="group__DMA__LL__EF__FLAG__Management.html#gac807e20c4d40a4b4e4201649aa39a577">More...</a><br /></td></tr>
<tr class="separator:gac807e20c4d40a4b4e4201649aa39a577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd824ba47ac765c65ef7f82ce79bcb43"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gadd824ba47ac765c65ef7f82ce79bcb43">LL_DMA_ClearFlag_HT5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gadd824ba47ac765c65ef7f82ce79bcb43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 half transfer flag. @rmtoll IFCR CHTIF5 LL_DMA_ClearFlag_HT5.  <a href="group__DMA__LL__EF__FLAG__Management.html#gadd824ba47ac765c65ef7f82ce79bcb43">More...</a><br /></td></tr>
<tr class="separator:gadd824ba47ac765c65ef7f82ce79bcb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d372f40dbea186613aa4c433d51433"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gab4d372f40dbea186613aa4c433d51433">LL_DMA_ClearFlag_HT6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab4d372f40dbea186613aa4c433d51433"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 half transfer flag. @rmtoll IFCR CHTIF6 LL_DMA_ClearFlag_HT6.  <a href="group__DMA__LL__EF__FLAG__Management.html#gab4d372f40dbea186613aa4c433d51433">More...</a><br /></td></tr>
<tr class="separator:gab4d372f40dbea186613aa4c433d51433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4f13001813d8d66cbc85b46e83ae52"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga1e4f13001813d8d66cbc85b46e83ae52">LL_DMA_ClearFlag_HT7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga1e4f13001813d8d66cbc85b46e83ae52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 half transfer flag. @rmtoll IFCR CHTIF7 LL_DMA_ClearFlag_HT7.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga1e4f13001813d8d66cbc85b46e83ae52">More...</a><br /></td></tr>
<tr class="separator:ga1e4f13001813d8d66cbc85b46e83ae52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2925a3b38decf6b915191097251cc2f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gaa2925a3b38decf6b915191097251cc2f">LL_DMA_ClearFlag_TE1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa2925a3b38decf6b915191097251cc2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 transfer error flag. @rmtoll IFCR CTEIF1 LL_DMA_ClearFlag_TE1.  <a href="group__DMA__LL__EF__FLAG__Management.html#gaa2925a3b38decf6b915191097251cc2f">More...</a><br /></td></tr>
<tr class="separator:gaa2925a3b38decf6b915191097251cc2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11136f3aa1116d9d524642ade3bc4e66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga11136f3aa1116d9d524642ade3bc4e66">LL_DMA_ClearFlag_TE2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga11136f3aa1116d9d524642ade3bc4e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 transfer error flag. @rmtoll IFCR CTEIF2 LL_DMA_ClearFlag_TE2.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga11136f3aa1116d9d524642ade3bc4e66">More...</a><br /></td></tr>
<tr class="separator:ga11136f3aa1116d9d524642ade3bc4e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a38dd8e40ee442d64dd38a13254dfb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gaa3a38dd8e40ee442d64dd38a13254dfb">LL_DMA_ClearFlag_TE3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa3a38dd8e40ee442d64dd38a13254dfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 transfer error flag. @rmtoll IFCR CTEIF3 LL_DMA_ClearFlag_TE3.  <a href="group__DMA__LL__EF__FLAG__Management.html#gaa3a38dd8e40ee442d64dd38a13254dfb">More...</a><br /></td></tr>
<tr class="separator:gaa3a38dd8e40ee442d64dd38a13254dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350a2484f7fb6af1d84609e1b5ec5f24"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga350a2484f7fb6af1d84609e1b5ec5f24">LL_DMA_ClearFlag_TE4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga350a2484f7fb6af1d84609e1b5ec5f24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 transfer error flag. @rmtoll IFCR CTEIF4 LL_DMA_ClearFlag_TE4.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga350a2484f7fb6af1d84609e1b5ec5f24">More...</a><br /></td></tr>
<tr class="separator:ga350a2484f7fb6af1d84609e1b5ec5f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a399deba27a6425f8c0bef8f0d87514"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga4a399deba27a6425f8c0bef8f0d87514">LL_DMA_ClearFlag_TE5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga4a399deba27a6425f8c0bef8f0d87514"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 transfer error flag. @rmtoll IFCR CTEIF5 LL_DMA_ClearFlag_TE5.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga4a399deba27a6425f8c0bef8f0d87514">More...</a><br /></td></tr>
<tr class="separator:ga4a399deba27a6425f8c0bef8f0d87514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa69fdcad68bc09e5e19cf6be141eff02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#gaa69fdcad68bc09e5e19cf6be141eff02">LL_DMA_ClearFlag_TE6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa69fdcad68bc09e5e19cf6be141eff02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 transfer error flag. @rmtoll IFCR CTEIF6 LL_DMA_ClearFlag_TE6.  <a href="group__DMA__LL__EF__FLAG__Management.html#gaa69fdcad68bc09e5e19cf6be141eff02">More...</a><br /></td></tr>
<tr class="separator:gaa69fdcad68bc09e5e19cf6be141eff02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7f41560dd5a5c47ec2a7cc7b968624"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__LL__EF__FLAG__Management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624">LL_DMA_ClearFlag_TE7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga6f7f41560dd5a5c47ec2a7cc7b968624"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 transfer error flag. @rmtoll IFCR CTEIF7 LL_DMA_ClearFlag_TE7.  <a href="group__DMA__LL__EF__FLAG__Management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624">More...</a><br /></td></tr>
<tr class="separator:ga6f7f41560dd5a5c47ec2a7cc7b968624"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga2c6c465b93c043c71f9bb822b25265ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c6c465b93c043c71f9bb822b25265ba">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_GI1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_GI1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 1 global interrupt flag. @rmtoll IFCR CGIF1 LL_DMA_ClearFlag_GI1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01875">1875</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;{</div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF1);</div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gacb9d3a0c460b6c5afd0dfe1d8af2485b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb9d3a0c460b6c5afd0dfe1d8af2485b">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_GI2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_GI2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 2 global interrupt flag. @rmtoll IFCR CGIF2 LL_DMA_ClearFlag_GI2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01886">1886</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;{</div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF2);</div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga915a43cebac8930b6f4a11584c276c6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga915a43cebac8930b6f4a11584c276c6f">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_GI3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_GI3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 3 global interrupt flag. @rmtoll IFCR CGIF3 LL_DMA_ClearFlag_GI3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01897">1897</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;{</div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF3);</div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga497363730ab0ed8abf19bc39e1d8eab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga497363730ab0ed8abf19bc39e1d8eab3">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_GI4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_GI4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 4 global interrupt flag. @rmtoll IFCR CGIF4 LL_DMA_ClearFlag_GI4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01908">1908</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;{</div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF4);</div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga57132f8f894dce33198419ebba0d544d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57132f8f894dce33198419ebba0d544d">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_GI5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_GI5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 5 global interrupt flag. @rmtoll IFCR CGIF5 LL_DMA_ClearFlag_GI5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01919">1919</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;{</div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF5);</div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gad7d51e7ecc70ba5a9ec6b09f9d6ae619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7d51e7ecc70ba5a9ec6b09f9d6ae619">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_GI6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_GI6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 6 global interrupt flag. @rmtoll IFCR CGIF6 LL_DMA_ClearFlag_GI6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01930">1930</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;{</div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF6);</div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0b3de84d741ed244bdeb7ef8fc86914f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b3de84d741ed244bdeb7ef8fc86914f">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_GI7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_GI7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 7 global interrupt flag. @rmtoll IFCR CGIF7 LL_DMA_ClearFlag_GI7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01941">1941</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;{</div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CGIF7);</div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gac54385c6d0b9896c1eaf943cfe58fa8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac54385c6d0b9896c1eaf943cfe58fa8a">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_HT1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 1 half transfer flag. @rmtoll IFCR CHTIF1 LL_DMA_ClearFlag_HT1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02029">2029</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;{</div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF1);</div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga1ca422e7d12a7f9e0e37be7a9f7bd425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ca422e7d12a7f9e0e37be7a9f7bd425">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_HT2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 2 half transfer flag. @rmtoll IFCR CHTIF2 LL_DMA_ClearFlag_HT2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02040">2040</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;{</div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF2);</div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga15be2f406a11fc6cf74e888be17b19ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15be2f406a11fc6cf74e888be17b19ac">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_HT3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 3 half transfer flag. @rmtoll IFCR CHTIF3 LL_DMA_ClearFlag_HT3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02051">2051</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;{</div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF3);</div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gac807e20c4d40a4b4e4201649aa39a577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac807e20c4d40a4b4e4201649aa39a577">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_HT4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 4 half transfer flag. @rmtoll IFCR CHTIF4 LL_DMA_ClearFlag_HT4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02062">2062</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;{</div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF4);</div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gadd824ba47ac765c65ef7f82ce79bcb43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd824ba47ac765c65ef7f82ce79bcb43">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_HT5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 5 half transfer flag. @rmtoll IFCR CHTIF5 LL_DMA_ClearFlag_HT5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02073">2073</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;{</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF5);</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gab4d372f40dbea186613aa4c433d51433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4d372f40dbea186613aa4c433d51433">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_HT6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 6 half transfer flag. @rmtoll IFCR CHTIF6 LL_DMA_ClearFlag_HT6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02084">2084</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;{</div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF6);</div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga1e4f13001813d8d66cbc85b46e83ae52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e4f13001813d8d66cbc85b46e83ae52">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_HT7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 7 half transfer flag. @rmtoll IFCR CHTIF7 LL_DMA_ClearFlag_HT7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02095">2095</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;{</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CHTIF7);</div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaddb562a34ee54d5f98588e13b3f32ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb562a34ee54d5f98588e13b3f32ce2">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TC1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 1 transfer complete flag. @rmtoll IFCR CTCIF1 LL_DMA_ClearFlag_TC1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01952">1952</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;{</div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF1);</div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaeb47d2a8df5150a03e199a2f7bbd9306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb47d2a8df5150a03e199a2f7bbd9306">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TC2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 2 transfer complete flag. @rmtoll IFCR CTCIF2 LL_DMA_ClearFlag_TC2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01963">1963</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;{</div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF2);</div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9c3d615fc32a2d9445d1c2a8c9e134f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c3d615fc32a2d9445d1c2a8c9e134f7">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TC3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 3 transfer complete flag. @rmtoll IFCR CTCIF3 LL_DMA_ClearFlag_TC3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01974">1974</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;{</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF3);</div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gad53093771a97671bb20de72f77d52d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad53093771a97671bb20de72f77d52d56">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TC4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 4 transfer complete flag. @rmtoll IFCR CTCIF4 LL_DMA_ClearFlag_TC4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01985">1985</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;{</div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF4);</div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga96312133ee32d0e51500a12baf111213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96312133ee32d0e51500a12baf111213">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TC5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 5 transfer complete flag. @rmtoll IFCR CTCIF5 LL_DMA_ClearFlag_TC5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01996">1996</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;{</div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF5);</div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga2121035f08a8085389e87b808112fd5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2121035f08a8085389e87b808112fd5d">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TC6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 6 transfer complete flag. @rmtoll IFCR CTCIF6 LL_DMA_ClearFlag_TC6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02007">2007</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;{</div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF6);</div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3954968d9b75c0cef0cbf17ee79d5e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3954968d9b75c0cef0cbf17ee79d5e5a">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TC7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 7 transfer complete flag. @rmtoll IFCR CTCIF7 LL_DMA_ClearFlag_TC7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02018">2018</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;{</div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTCIF7);</div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa2925a3b38decf6b915191097251cc2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2925a3b38decf6b915191097251cc2f">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TE1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 1 transfer error flag. @rmtoll IFCR CTEIF1 LL_DMA_ClearFlag_TE1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02106">2106</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;{</div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF1);</div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga11136f3aa1116d9d524642ade3bc4e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11136f3aa1116d9d524642ade3bc4e66">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TE2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 2 transfer error flag. @rmtoll IFCR CTEIF2 LL_DMA_ClearFlag_TE2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02117">2117</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;{</div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF2);</div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa3a38dd8e40ee442d64dd38a13254dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3a38dd8e40ee442d64dd38a13254dfb">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TE3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 3 transfer error flag. @rmtoll IFCR CTEIF3 LL_DMA_ClearFlag_TE3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02128">2128</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;{</div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF3);</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga350a2484f7fb6af1d84609e1b5ec5f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga350a2484f7fb6af1d84609e1b5ec5f24">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TE4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 4 transfer error flag. @rmtoll IFCR CTEIF4 LL_DMA_ClearFlag_TE4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02139">2139</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;{</div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF4);</div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga4a399deba27a6425f8c0bef8f0d87514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a399deba27a6425f8c0bef8f0d87514">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TE5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 5 transfer error flag. @rmtoll IFCR CTEIF5 LL_DMA_ClearFlag_TE5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02150">2150</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;{</div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF5);</div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa69fdcad68bc09e5e19cf6be141eff02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa69fdcad68bc09e5e19cf6be141eff02">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TE6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 6 transfer error flag. @rmtoll IFCR CTEIF6 LL_DMA_ClearFlag_TE6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02161">2161</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;{</div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF6);</div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga6f7f41560dd5a5c47ec2a7cc7b968624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f7f41560dd5a5c47ec2a7cc7b968624">&#9670;&nbsp;</a></span>LL_DMA_ClearFlag_TE7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 7 transfer error flag. @rmtoll IFCR CTEIF7 LL_DMA_ClearFlag_TE7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l02172">2172</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;{</div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;  WRITE_REG(DMAx-&gt;IFCR, DMA_IFCR_CTEIF7);</div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa316bac25f83ccd141643cf2848f0f8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa316bac25f83ccd141643cf2848f0f8b">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_GI1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 1 global interrupt flag. @rmtoll ISR GIF1 LL_DMA_IsActiveFlag_GI1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01567">1567</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;{</div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF1) == (DMA_ISR_GIF1)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga6fa43877e3ad0bd19ce9111e9c74752f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fa43877e3ad0bd19ce9111e9c74752f">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_GI2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 2 global interrupt flag. @rmtoll ISR GIF2 LL_DMA_IsActiveFlag_GI2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01578">1578</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;{</div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF2) == (DMA_ISR_GIF2)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gac6c2a2763ce3079528499c02a8721e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6c2a2763ce3079528499c02a8721e9d">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_GI3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 3 global interrupt flag. @rmtoll ISR GIF3 LL_DMA_IsActiveFlag_GI3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01589">1589</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;{</div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF3) == (DMA_ISR_GIF3)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gab066c0016fa1af8aeba5977adf8366cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab066c0016fa1af8aeba5977adf8366cd">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_GI4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 4 global interrupt flag. @rmtoll ISR GIF4 LL_DMA_IsActiveFlag_GI4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01600">1600</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;{</div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF4) == (DMA_ISR_GIF4)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0f98451a5f4b7fad3e0281c363d4ef6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f98451a5f4b7fad3e0281c363d4ef6a">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_GI5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 5 global interrupt flag. @rmtoll ISR GIF5 LL_DMA_IsActiveFlag_GI5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01611">1611</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;{</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF5) == (DMA_ISR_GIF5)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gac49a6b70362b583c1dadebf67c94a9dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac49a6b70362b583c1dadebf67c94a9dd">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_GI6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 6 global interrupt flag. @rmtoll ISR GIF6 LL_DMA_IsActiveFlag_GI6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01622">1622</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;{</div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF6) == (DMA_ISR_GIF6)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gafa5e45b72d0a87225dbfc38facbd92b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa5e45b72d0a87225dbfc38facbd92b6">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_GI7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 7 global interrupt flag. @rmtoll ISR GIF7 LL_DMA_IsActiveFlag_GI7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01633">1633</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;{</div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_GIF7) == (DMA_ISR_GIF7)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf0772fe1dd8f348727183cc73546ba02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0772fe1dd8f348727183cc73546ba02">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_HT1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 1 half transfer flag. @rmtoll ISR HTIF1 LL_DMA_IsActiveFlag_HT1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01721">1721</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;{</div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF1) == (DMA_ISR_HTIF1)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga82a9f3ae177f1130f6822ce7ccfda6b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82a9f3ae177f1130f6822ce7ccfda6b2">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_HT2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 2 half transfer flag. @rmtoll ISR HTIF2 LL_DMA_IsActiveFlag_HT2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01732">1732</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;{</div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF2) == (DMA_ISR_HTIF2)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0e73a912871070c3dd17cad9cc0a8381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e73a912871070c3dd17cad9cc0a8381">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_HT3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 3 half transfer flag. @rmtoll ISR HTIF3 LL_DMA_IsActiveFlag_HT3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01743">1743</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;{</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF3) == (DMA_ISR_HTIF3)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0c0b15c62a1e9920bb1824bb897abf6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c0b15c62a1e9920bb1824bb897abf6f">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_HT4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 4 half transfer flag. @rmtoll ISR HTIF4 LL_DMA_IsActiveFlag_HT4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01754">1754</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;{</div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF4) == (DMA_ISR_HTIF4)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga8c27eb9e08e17a65c2bbc7905095679e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c27eb9e08e17a65c2bbc7905095679e">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_HT5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 5 half transfer flag. @rmtoll ISR HTIF5 LL_DMA_IsActiveFlag_HT5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01765">1765</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;{</div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF5) == (DMA_ISR_HTIF5)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gab86e74972d93953a926f16f00fbdea11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab86e74972d93953a926f16f00fbdea11">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_HT6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 6 half transfer flag. @rmtoll ISR HTIF6 LL_DMA_IsActiveFlag_HT6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01776">1776</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;{</div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9226c11a1ad46cd79bd5ebb3770f7611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9226c11a1ad46cd79bd5ebb3770f7611">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_HT7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 7 half transfer flag. @rmtoll ISR HTIF7 LL_DMA_IsActiveFlag_HT7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01787">1787</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;{</div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_HTIF7) == (DMA_ISR_HTIF7)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9f1df8baadb1444c316b3e2ad3757607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f1df8baadb1444c316b3e2ad3757607">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TC1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 1 transfer complete flag. @rmtoll ISR TCIF1 LL_DMA_IsActiveFlag_TC1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01644">1644</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;{</div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga6d918d7ee43a03dfe76e92fd7cb3cd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TC2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 2 transfer complete flag. @rmtoll ISR TCIF2 LL_DMA_IsActiveFlag_TC2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01655">1655</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;{</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga84386b5251306cdcff214c8d1e6884c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84386b5251306cdcff214c8d1e6884c6">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TC3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 3 transfer complete flag. @rmtoll ISR TCIF3 LL_DMA_IsActiveFlag_TC3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01666">1666</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;{</div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3fb16e832559d5c3b4216b410c1e2305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fb16e832559d5c3b4216b410c1e2305">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TC4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 4 transfer complete flag. @rmtoll ISR TCIF4 LL_DMA_IsActiveFlag_TC4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01677">1677</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;{</div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga99975d19dc979f0feb3a0f85d1a9aab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99975d19dc979f0feb3a0f85d1a9aab9">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TC5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 5 transfer complete flag. @rmtoll ISR TCIF5 LL_DMA_IsActiveFlag_TC5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01688">1688</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;{</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9f22ec9cfdfea669910ab40ea5129b35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f22ec9cfdfea669910ab40ea5129b35">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TC6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 6 transfer complete flag. @rmtoll ISR TCIF6 LL_DMA_IsActiveFlag_TC6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01699">1699</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;{</div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gab7c971a3043088ae6d84a4db8693615b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7c971a3043088ae6d84a4db8693615b">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TC7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 7 transfer complete flag. @rmtoll ISR TCIF7 LL_DMA_IsActiveFlag_TC7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01710">1710</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;{</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga5ded677164982bf81ef1268207d87793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ded677164982bf81ef1268207d87793">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TE1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 1 transfer error flag. @rmtoll ISR TEIF1 LL_DMA_IsActiveFlag_TE1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01798">1798</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;{</div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gae4c8501fcaf2c662e6bb06d930c020cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4c8501fcaf2c662e6bb06d930c020cc">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TE2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 2 transfer error flag. @rmtoll ISR TEIF2 LL_DMA_IsActiveFlag_TE2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01809">1809</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;{</div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa59359d0aa3ca6046980329f6f94a959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa59359d0aa3ca6046980329f6f94a959">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TE3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 3 transfer error flag. @rmtoll ISR TEIF3 LL_DMA_IsActiveFlag_TE3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01820">1820</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;{</div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gac3432b38de4496ea4477c2d9e65ddbf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3432b38de4496ea4477c2d9e65ddbf0">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TE4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 4 transfer error flag. @rmtoll ISR TEIF4 LL_DMA_IsActiveFlag_TE4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01831">1831</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;{</div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3cfe0438febe85149886c7ffa2f8d93e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfe0438febe85149886c7ffa2f8d93e">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TE5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 5 transfer error flag. @rmtoll ISR TEIF5 LL_DMA_IsActiveFlag_TE5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01842">1842</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;{</div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF5) == (DMA_ISR_TEIF5)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa4c0f9d3f618642acf138876452f9945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c0f9d3f618642acf138876452f9945">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TE6()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 6 transfer error flag. @rmtoll ISR TEIF6 LL_DMA_IsActiveFlag_TE6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01853">1853</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;{</div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga82414c57433b322e99121dec7e3b804e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82414c57433b322e99121dec7e3b804e">&#9670;&nbsp;</a></span>LL_DMA_IsActiveFlag_TE7()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 7 transfer error flag. @rmtoll ISR TEIF7 LL_DMA_IsActiveFlag_TE7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__dma_8h_source.html#l01864">1864</a> of file <a class="el" href="stm32l4xx__ll__dma_8h_source.html">stm32l4xx_ll_dma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;{</div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(DMAx-&gt;ISR, DMA_ISR_TEIF7) == (DMA_ISR_TEIF7)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
