-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Fri Jul 26 00:42:47 2019
-- Host        : base running 64-bit Ubuntu 18.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top roboy_plexus_myoControl_3_1 -prefix
--               roboy_plexus_myoControl_3_1_ roboy_plexus_myoControl_2_0_sim_netlist.vhdl
-- Design      : roboy_plexus_myoControl_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-3
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity roboy_plexus_myoControl_3_1_PIDController is
  port (
    \axi_awaddr_reg[4]\ : out STD_LOGIC;
    \axi_awaddr_reg[4]_0\ : out STD_LOGIC;
    \deadBand_reg[0][27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sp_reg[0][27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sp_reg[0][27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_awaddr_reg[8]\ : out STD_LOGIC;
    \axi_awaddr_reg[2]\ : out STD_LOGIC;
    \axi_awaddr_reg[7]\ : out STD_LOGIC;
    \axi_awaddr_reg[8]_0\ : out STD_LOGIC;
    \axi_awaddr_reg[10]\ : out STD_LOGIC;
    \axi_awaddr_reg[8]_1\ : out STD_LOGIC;
    axi_awready_reg : out STD_LOGIC;
    \pwmRef_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    myocontrol_aclk : in STD_LOGIC;
    myocontrol_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    update_controller_prev_reg_0 : in STD_LOGIC;
    update_controller_prev_reg_1 : in STD_LOGIC;
    \pwmRef[15]_i_27_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lastError_reg[15]_i_4_0\ : in STD_LOGIC;
    \lastError_reg[15]_i_4_1\ : in STD_LOGIC;
    \lastError_reg[15]_i_4_2\ : in STD_LOGIC;
    \lastError_reg[11]_i_4_0\ : in STD_LOGIC;
    \lastError_reg[11]_i_4_1\ : in STD_LOGIC;
    \lastError_reg[11]_i_4_2\ : in STD_LOGIC;
    \lastError_reg[11]_i_4_3\ : in STD_LOGIC;
    \lastError_reg[7]_i_4_0\ : in STD_LOGIC;
    \lastError_reg[7]_i_4_1\ : in STD_LOGIC;
    \lastError_reg[7]_i_4_2\ : in STD_LOGIC;
    \lastError_reg[7]_i_4_3\ : in STD_LOGIC;
    \lastError_reg[3]_i_4_0\ : in STD_LOGIC;
    \lastError_reg[3]_i_4_1\ : in STD_LOGIC;
    \lastError_reg[3]_i_4_2\ : in STD_LOGIC;
    \lastError_reg[3]_i_4_3\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lastError_reg[11]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \lastError_reg[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \lastError_reg[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \lastError_reg[0]_0\ : in STD_LOGIC;
    \lastError_reg[0]_1\ : in STD_LOGIC;
    \lastError_reg[0]_2\ : in STD_LOGIC;
    \pwmRef_reg[15]_i_48_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwmRef_reg[15]_i_49_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result3__4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result3__4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result3__3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwmRef_reg[15]_i_6_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwmRef_reg[15]_i_3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwmRef[15]_i_50_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lastError_reg[27]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    result3_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    myocontrol_aresetn : in STD_LOGIC;
    \counter_reg[0]\ : in STD_LOGIC;
    \counter_reg[0]_0\ : in STD_LOGIC;
    myocontrol_awvalid : in STD_LOGIC;
    myocontrol_wvalid : in STD_LOGIC
  );
end roboy_plexus_myoControl_3_1_PIDController;

architecture STRUCTURE of roboy_plexus_myoControl_3_1_PIDController is
  signal \^axi_awaddr_reg[10]\ : STD_LOGIC;
  signal \^axi_awaddr_reg[2]\ : STD_LOGIC;
  signal \^axi_awaddr_reg[4]\ : STD_LOGIC;
  signal \^axi_awaddr_reg[4]_0\ : STD_LOGIC;
  signal \^axi_awaddr_reg[7]\ : STD_LOGIC;
  signal \^axi_awaddr_reg[8]\ : STD_LOGIC;
  signal \^axi_awaddr_reg[8]_0\ : STD_LOGIC;
  signal \^axi_awaddr_reg[8]_1\ : STD_LOGIC;
  signal \^axi_awready_reg\ : STD_LOGIC;
  signal err0 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal err00_in : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal lastError : STD_LOGIC;
  signal \lastError[0]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[10]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_10_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_11_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_12_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_13_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_14_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_15_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_16_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_9_n_0\ : STD_LOGIC;
  signal \lastError[12]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[13]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[14]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_10_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_11_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_12_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_13_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_14_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_15_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_16_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_9_n_0\ : STD_LOGIC;
  signal \lastError[16]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[17]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[18]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_10_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_11_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_12_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_13_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_14_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_15_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_16_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_9_n_0\ : STD_LOGIC;
  signal \lastError[1]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[20]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[21]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[22]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_10_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_11_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_12_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_13_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_14_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_15_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_16_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_9_n_0\ : STD_LOGIC;
  signal \lastError[24]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[25]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[26]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_10_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_11_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_12_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_13_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_14_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_15_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_16_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_9_n_0\ : STD_LOGIC;
  signal \lastError[28]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[29]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[2]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[30]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_3_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_5_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_8_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_10_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_11_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_12_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_13_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_14_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_15_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_16_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_9_n_0\ : STD_LOGIC;
  signal \lastError[4]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[5]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[6]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_10_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_11_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_12_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_13_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_14_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_15_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_16_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_9_n_0\ : STD_LOGIC;
  signal \lastError[8]_i_1_n_0\ : STD_LOGIC;
  signal \lastError[9]_i_1_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4_n_1\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4_n_2\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4_n_3\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \lastError_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \lastError_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \lastError_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \lastError_reg[27]_i_4_n_1\ : STD_LOGIC;
  signal \lastError_reg[27]_i_4_n_2\ : STD_LOGIC;
  signal \lastError_reg[27]_i_4_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \lastError_reg_n_0_[0]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[10]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[11]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[12]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[13]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[14]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[15]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[16]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[17]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[18]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[19]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[1]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[20]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[21]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[22]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[23]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[24]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[25]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[26]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[27]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[28]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[29]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[2]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[30]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[31]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[3]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[4]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[5]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[6]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[7]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[8]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal p_1_in1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \pwmRef[0]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_10_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_11_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_12_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_13_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_14_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_7_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_8_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_9_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_100_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_101_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_102_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_103_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_104_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_106_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_107_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_108_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_109_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_10_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_110_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_111_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_112_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_113_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_115_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_116_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_117_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_118_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_119_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_11_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_120_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_121_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_122_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_123_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_124_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_125_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_126_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_12_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_131_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_132_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_133_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_134_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_135_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_136_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_137_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_139_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_13_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_140_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_141_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_142_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_143_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_144_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_145_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_146_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_147_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_148_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_149_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_14_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_150_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_151_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_152_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_153_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_154_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_155_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_156_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_157_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_158_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_159_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_15_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_160_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_161_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_162_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_163_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_164_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_165_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_166_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_167_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_168_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_169_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_16_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_170_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_171_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_172_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_173_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_174_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_175_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_177_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_178_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_179_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_17_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_180_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_181_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_182_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_183_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_184_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_188_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_189_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_18_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_190_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_191_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_192_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_193_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_194_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_195_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_196_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_197_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_198_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_199_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_19_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_200_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_201_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_202_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_203_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_204_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_205_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_206_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_207_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_208_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_209_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_20_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_210_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_211_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_212_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_213_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_214_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_215_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_216_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_217_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_218_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_219_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_21_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_220_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_221_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_222_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_223_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_224_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_225_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_226_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_227_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_232_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_233_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_234_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_235_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_236_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_237_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_238_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_239_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_23_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_240_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_241_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_242_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_243_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_244_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_246_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_247_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_248_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_249_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_24_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_250_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_251_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_252_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_253_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_25_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_260_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_261_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_262_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_263_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_265_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_266_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_267_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_268_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_269_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_26_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_270_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_271_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_272_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_277_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_278_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_279_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_27_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_280_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_281_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_282_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_283_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_284_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_285_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_286_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_287_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_288_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_289_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_28_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_290_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_291_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_292_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_293_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_294_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_295_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_296_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_297_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_298_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_299_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_29_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_300_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_303_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_304_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_305_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_306_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_307_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_308_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_309_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_30_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_310_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_311_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_312_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_313_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_314_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_315_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_316_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_317_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_318_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_319_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_320_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_321_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_322_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_323_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_324_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_325_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_326_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_327_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_328_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_329_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_32_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_330_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_331_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_332_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_335_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_336_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_337_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_338_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_339_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_33_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_340_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_341_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_342_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_343_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_344_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_345_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_346_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_347_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_348_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_349_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_34_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_35_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_36_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_37_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_38_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_39_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_40_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_41_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_42_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_43_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_44_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_45_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_46_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_47_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_50_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_51_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_52_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_53_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_54_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_55_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_56_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_57_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_58_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_59_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_60_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_63_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_64_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_65_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_66_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_67_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_68_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_69_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_70_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_72_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_73_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_74_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_75_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_76_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_77_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_78_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_79_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_80_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_81_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_82_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_83_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_84_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_85_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_86_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_87_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_88_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_89_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_8_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_90_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_91_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_92_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_93_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_94_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_95_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_97_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_98_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_99_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_9_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_10_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_11_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_12_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_13_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_7_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_8_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_9_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_10_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_11_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_12_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_13_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_14_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_7_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_8_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_9_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_1_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_2_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_4_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_5_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_105_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_105_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_105_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_105_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_186_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_186_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_186_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_228_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_228_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_228_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_229_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_229_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_229_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_61_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_61_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_61_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal result0 : STD_LOGIC_VECTOR ( 29 to 29 );
  signal result1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result10_in : STD_LOGIC;
  signal result30_in : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \result3__0__0\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \result3__0_i_10_n_0\ : STD_LOGIC;
  signal \result3__0_i_11_n_0\ : STD_LOGIC;
  signal \result3__0_i_12_n_0\ : STD_LOGIC;
  signal \result3__0_i_13_n_0\ : STD_LOGIC;
  signal \result3__0_i_14_n_0\ : STD_LOGIC;
  signal \result3__0_i_15_n_0\ : STD_LOGIC;
  signal \result3__0_i_16_n_0\ : STD_LOGIC;
  signal \result3__0_i_17_n_0\ : STD_LOGIC;
  signal \result3__0_i_18_n_0\ : STD_LOGIC;
  signal \result3__0_i_19_n_0\ : STD_LOGIC;
  signal \result3__0_i_1_n_0\ : STD_LOGIC;
  signal \result3__0_i_1_n_1\ : STD_LOGIC;
  signal \result3__0_i_1_n_2\ : STD_LOGIC;
  signal \result3__0_i_1_n_3\ : STD_LOGIC;
  signal \result3__0_i_1_n_4\ : STD_LOGIC;
  signal \result3__0_i_1_n_5\ : STD_LOGIC;
  signal \result3__0_i_1_n_6\ : STD_LOGIC;
  signal \result3__0_i_1_n_7\ : STD_LOGIC;
  signal \result3__0_i_20_n_0\ : STD_LOGIC;
  signal \result3__0_i_2_n_0\ : STD_LOGIC;
  signal \result3__0_i_2_n_1\ : STD_LOGIC;
  signal \result3__0_i_2_n_2\ : STD_LOGIC;
  signal \result3__0_i_2_n_3\ : STD_LOGIC;
  signal \result3__0_i_2_n_4\ : STD_LOGIC;
  signal \result3__0_i_2_n_5\ : STD_LOGIC;
  signal \result3__0_i_2_n_6\ : STD_LOGIC;
  signal \result3__0_i_2_n_7\ : STD_LOGIC;
  signal \result3__0_i_3_n_0\ : STD_LOGIC;
  signal \result3__0_i_3_n_1\ : STD_LOGIC;
  signal \result3__0_i_3_n_2\ : STD_LOGIC;
  signal \result3__0_i_3_n_3\ : STD_LOGIC;
  signal \result3__0_i_3_n_4\ : STD_LOGIC;
  signal \result3__0_i_3_n_5\ : STD_LOGIC;
  signal \result3__0_i_3_n_6\ : STD_LOGIC;
  signal \result3__0_i_3_n_7\ : STD_LOGIC;
  signal \result3__0_i_4_n_0\ : STD_LOGIC;
  signal \result3__0_i_4_n_1\ : STD_LOGIC;
  signal \result3__0_i_4_n_2\ : STD_LOGIC;
  signal \result3__0_i_4_n_3\ : STD_LOGIC;
  signal \result3__0_i_4_n_4\ : STD_LOGIC;
  signal \result3__0_i_4_n_5\ : STD_LOGIC;
  signal \result3__0_i_4_n_6\ : STD_LOGIC;
  signal \result3__0_i_4_n_7\ : STD_LOGIC;
  signal \result3__0_i_5_n_0\ : STD_LOGIC;
  signal \result3__0_i_6_n_0\ : STD_LOGIC;
  signal \result3__0_i_7_n_0\ : STD_LOGIC;
  signal \result3__0_i_8_n_0\ : STD_LOGIC;
  signal \result3__0_i_9_n_0\ : STD_LOGIC;
  signal \result3__0_n_100\ : STD_LOGIC;
  signal \result3__0_n_101\ : STD_LOGIC;
  signal \result3__0_n_102\ : STD_LOGIC;
  signal \result3__0_n_103\ : STD_LOGIC;
  signal \result3__0_n_104\ : STD_LOGIC;
  signal \result3__0_n_105\ : STD_LOGIC;
  signal \result3__0_n_106\ : STD_LOGIC;
  signal \result3__0_n_107\ : STD_LOGIC;
  signal \result3__0_n_108\ : STD_LOGIC;
  signal \result3__0_n_109\ : STD_LOGIC;
  signal \result3__0_n_110\ : STD_LOGIC;
  signal \result3__0_n_111\ : STD_LOGIC;
  signal \result3__0_n_112\ : STD_LOGIC;
  signal \result3__0_n_113\ : STD_LOGIC;
  signal \result3__0_n_114\ : STD_LOGIC;
  signal \result3__0_n_115\ : STD_LOGIC;
  signal \result3__0_n_116\ : STD_LOGIC;
  signal \result3__0_n_117\ : STD_LOGIC;
  signal \result3__0_n_118\ : STD_LOGIC;
  signal \result3__0_n_119\ : STD_LOGIC;
  signal \result3__0_n_120\ : STD_LOGIC;
  signal \result3__0_n_121\ : STD_LOGIC;
  signal \result3__0_n_122\ : STD_LOGIC;
  signal \result3__0_n_123\ : STD_LOGIC;
  signal \result3__0_n_124\ : STD_LOGIC;
  signal \result3__0_n_125\ : STD_LOGIC;
  signal \result3__0_n_126\ : STD_LOGIC;
  signal \result3__0_n_127\ : STD_LOGIC;
  signal \result3__0_n_128\ : STD_LOGIC;
  signal \result3__0_n_129\ : STD_LOGIC;
  signal \result3__0_n_130\ : STD_LOGIC;
  signal \result3__0_n_131\ : STD_LOGIC;
  signal \result3__0_n_132\ : STD_LOGIC;
  signal \result3__0_n_133\ : STD_LOGIC;
  signal \result3__0_n_134\ : STD_LOGIC;
  signal \result3__0_n_135\ : STD_LOGIC;
  signal \result3__0_n_136\ : STD_LOGIC;
  signal \result3__0_n_137\ : STD_LOGIC;
  signal \result3__0_n_138\ : STD_LOGIC;
  signal \result3__0_n_139\ : STD_LOGIC;
  signal \result3__0_n_140\ : STD_LOGIC;
  signal \result3__0_n_141\ : STD_LOGIC;
  signal \result3__0_n_142\ : STD_LOGIC;
  signal \result3__0_n_143\ : STD_LOGIC;
  signal \result3__0_n_144\ : STD_LOGIC;
  signal \result3__0_n_145\ : STD_LOGIC;
  signal \result3__0_n_146\ : STD_LOGIC;
  signal \result3__0_n_147\ : STD_LOGIC;
  signal \result3__0_n_148\ : STD_LOGIC;
  signal \result3__0_n_149\ : STD_LOGIC;
  signal \result3__0_n_150\ : STD_LOGIC;
  signal \result3__0_n_151\ : STD_LOGIC;
  signal \result3__0_n_152\ : STD_LOGIC;
  signal \result3__0_n_153\ : STD_LOGIC;
  signal \result3__0_n_58\ : STD_LOGIC;
  signal \result3__0_n_59\ : STD_LOGIC;
  signal \result3__0_n_60\ : STD_LOGIC;
  signal \result3__0_n_61\ : STD_LOGIC;
  signal \result3__0_n_62\ : STD_LOGIC;
  signal \result3__0_n_63\ : STD_LOGIC;
  signal \result3__0_n_64\ : STD_LOGIC;
  signal \result3__0_n_65\ : STD_LOGIC;
  signal \result3__0_n_66\ : STD_LOGIC;
  signal \result3__0_n_67\ : STD_LOGIC;
  signal \result3__0_n_68\ : STD_LOGIC;
  signal \result3__0_n_69\ : STD_LOGIC;
  signal \result3__0_n_70\ : STD_LOGIC;
  signal \result3__0_n_71\ : STD_LOGIC;
  signal \result3__0_n_72\ : STD_LOGIC;
  signal \result3__0_n_73\ : STD_LOGIC;
  signal \result3__0_n_74\ : STD_LOGIC;
  signal \result3__0_n_75\ : STD_LOGIC;
  signal \result3__0_n_76\ : STD_LOGIC;
  signal \result3__0_n_77\ : STD_LOGIC;
  signal \result3__0_n_78\ : STD_LOGIC;
  signal \result3__0_n_79\ : STD_LOGIC;
  signal \result3__0_n_80\ : STD_LOGIC;
  signal \result3__0_n_81\ : STD_LOGIC;
  signal \result3__0_n_82\ : STD_LOGIC;
  signal \result3__0_n_83\ : STD_LOGIC;
  signal \result3__0_n_84\ : STD_LOGIC;
  signal \result3__0_n_85\ : STD_LOGIC;
  signal \result3__0_n_86\ : STD_LOGIC;
  signal \result3__0_n_87\ : STD_LOGIC;
  signal \result3__0_n_88\ : STD_LOGIC;
  signal \result3__0_n_89\ : STD_LOGIC;
  signal \result3__0_n_90\ : STD_LOGIC;
  signal \result3__0_n_91\ : STD_LOGIC;
  signal \result3__0_n_92\ : STD_LOGIC;
  signal \result3__0_n_93\ : STD_LOGIC;
  signal \result3__0_n_94\ : STD_LOGIC;
  signal \result3__0_n_95\ : STD_LOGIC;
  signal \result3__0_n_96\ : STD_LOGIC;
  signal \result3__0_n_97\ : STD_LOGIC;
  signal \result3__0_n_98\ : STD_LOGIC;
  signal \result3__0_n_99\ : STD_LOGIC;
  signal \result3__1_n_100\ : STD_LOGIC;
  signal \result3__1_n_101\ : STD_LOGIC;
  signal \result3__1_n_102\ : STD_LOGIC;
  signal \result3__1_n_103\ : STD_LOGIC;
  signal \result3__1_n_104\ : STD_LOGIC;
  signal \result3__1_n_105\ : STD_LOGIC;
  signal \result3__1_n_91\ : STD_LOGIC;
  signal \result3__1_n_92\ : STD_LOGIC;
  signal \result3__1_n_93\ : STD_LOGIC;
  signal \result3__1_n_94\ : STD_LOGIC;
  signal \result3__1_n_95\ : STD_LOGIC;
  signal \result3__1_n_96\ : STD_LOGIC;
  signal \result3__1_n_97\ : STD_LOGIC;
  signal \result3__1_n_98\ : STD_LOGIC;
  signal \result3__1_n_99\ : STD_LOGIC;
  signal \result3__3_n_106\ : STD_LOGIC;
  signal \result3__3_n_107\ : STD_LOGIC;
  signal \result3__3_n_108\ : STD_LOGIC;
  signal \result3__3_n_109\ : STD_LOGIC;
  signal \result3__3_n_110\ : STD_LOGIC;
  signal \result3__3_n_111\ : STD_LOGIC;
  signal \result3__3_n_112\ : STD_LOGIC;
  signal \result3__3_n_113\ : STD_LOGIC;
  signal \result3__3_n_114\ : STD_LOGIC;
  signal \result3__3_n_115\ : STD_LOGIC;
  signal \result3__3_n_116\ : STD_LOGIC;
  signal \result3__3_n_117\ : STD_LOGIC;
  signal \result3__3_n_118\ : STD_LOGIC;
  signal \result3__3_n_119\ : STD_LOGIC;
  signal \result3__3_n_120\ : STD_LOGIC;
  signal \result3__3_n_121\ : STD_LOGIC;
  signal \result3__3_n_122\ : STD_LOGIC;
  signal \result3__3_n_123\ : STD_LOGIC;
  signal \result3__3_n_124\ : STD_LOGIC;
  signal \result3__3_n_125\ : STD_LOGIC;
  signal \result3__3_n_126\ : STD_LOGIC;
  signal \result3__3_n_127\ : STD_LOGIC;
  signal \result3__3_n_128\ : STD_LOGIC;
  signal \result3__3_n_129\ : STD_LOGIC;
  signal \result3__3_n_130\ : STD_LOGIC;
  signal \result3__3_n_131\ : STD_LOGIC;
  signal \result3__3_n_132\ : STD_LOGIC;
  signal \result3__3_n_133\ : STD_LOGIC;
  signal \result3__3_n_134\ : STD_LOGIC;
  signal \result3__3_n_135\ : STD_LOGIC;
  signal \result3__3_n_136\ : STD_LOGIC;
  signal \result3__3_n_137\ : STD_LOGIC;
  signal \result3__3_n_138\ : STD_LOGIC;
  signal \result3__3_n_139\ : STD_LOGIC;
  signal \result3__3_n_140\ : STD_LOGIC;
  signal \result3__3_n_141\ : STD_LOGIC;
  signal \result3__3_n_142\ : STD_LOGIC;
  signal \result3__3_n_143\ : STD_LOGIC;
  signal \result3__3_n_144\ : STD_LOGIC;
  signal \result3__3_n_145\ : STD_LOGIC;
  signal \result3__3_n_146\ : STD_LOGIC;
  signal \result3__3_n_147\ : STD_LOGIC;
  signal \result3__3_n_148\ : STD_LOGIC;
  signal \result3__3_n_149\ : STD_LOGIC;
  signal \result3__3_n_150\ : STD_LOGIC;
  signal \result3__3_n_151\ : STD_LOGIC;
  signal \result3__3_n_152\ : STD_LOGIC;
  signal \result3__3_n_153\ : STD_LOGIC;
  signal \result3__3_n_58\ : STD_LOGIC;
  signal \result3__3_n_59\ : STD_LOGIC;
  signal \result3__3_n_60\ : STD_LOGIC;
  signal \result3__3_n_61\ : STD_LOGIC;
  signal \result3__3_n_62\ : STD_LOGIC;
  signal \result3__3_n_63\ : STD_LOGIC;
  signal \result3__3_n_64\ : STD_LOGIC;
  signal \result3__3_n_65\ : STD_LOGIC;
  signal \result3__3_n_66\ : STD_LOGIC;
  signal \result3__3_n_67\ : STD_LOGIC;
  signal \result3__3_n_68\ : STD_LOGIC;
  signal \result3__3_n_69\ : STD_LOGIC;
  signal \result3__3_n_70\ : STD_LOGIC;
  signal \result3__3_n_71\ : STD_LOGIC;
  signal \result3__3_n_72\ : STD_LOGIC;
  signal \result3__3_n_73\ : STD_LOGIC;
  signal \result3__3_n_74\ : STD_LOGIC;
  signal \result3__3_n_75\ : STD_LOGIC;
  signal \result3__3_n_76\ : STD_LOGIC;
  signal \result3__3_n_77\ : STD_LOGIC;
  signal \result3__3_n_78\ : STD_LOGIC;
  signal \result3__3_n_79\ : STD_LOGIC;
  signal \result3__3_n_80\ : STD_LOGIC;
  signal \result3__3_n_81\ : STD_LOGIC;
  signal \result3__3_n_82\ : STD_LOGIC;
  signal \result3__3_n_83\ : STD_LOGIC;
  signal \result3__3_n_84\ : STD_LOGIC;
  signal \result3__3_n_85\ : STD_LOGIC;
  signal \result3__3_n_86\ : STD_LOGIC;
  signal \result3__3_n_87\ : STD_LOGIC;
  signal \result3__3_n_88\ : STD_LOGIC;
  signal \result3__5\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal result3_i_10_n_0 : STD_LOGIC;
  signal result3_i_11_n_0 : STD_LOGIC;
  signal result3_i_12_n_0 : STD_LOGIC;
  signal result3_i_13_n_0 : STD_LOGIC;
  signal result3_i_14_n_0 : STD_LOGIC;
  signal result3_i_15_n_0 : STD_LOGIC;
  signal result3_i_16_n_0 : STD_LOGIC;
  signal result3_i_17_n_0 : STD_LOGIC;
  signal result3_i_18_n_0 : STD_LOGIC;
  signal result3_i_19_n_0 : STD_LOGIC;
  signal result3_i_20_n_0 : STD_LOGIC;
  signal result3_i_21_n_0 : STD_LOGIC;
  signal result3_i_22_n_0 : STD_LOGIC;
  signal result3_i_23_n_0 : STD_LOGIC;
  signal result3_i_24_n_0 : STD_LOGIC;
  signal result3_i_25_n_0 : STD_LOGIC;
  signal result3_i_2_n_1 : STD_LOGIC;
  signal result3_i_2_n_2 : STD_LOGIC;
  signal result3_i_2_n_3 : STD_LOGIC;
  signal result3_i_2_n_4 : STD_LOGIC;
  signal result3_i_2_n_5 : STD_LOGIC;
  signal result3_i_2_n_6 : STD_LOGIC;
  signal result3_i_2_n_7 : STD_LOGIC;
  signal result3_i_3_n_0 : STD_LOGIC;
  signal result3_i_3_n_1 : STD_LOGIC;
  signal result3_i_3_n_2 : STD_LOGIC;
  signal result3_i_3_n_3 : STD_LOGIC;
  signal result3_i_3_n_4 : STD_LOGIC;
  signal result3_i_3_n_5 : STD_LOGIC;
  signal result3_i_3_n_6 : STD_LOGIC;
  signal result3_i_3_n_7 : STD_LOGIC;
  signal result3_i_4_n_0 : STD_LOGIC;
  signal result3_i_4_n_1 : STD_LOGIC;
  signal result3_i_4_n_2 : STD_LOGIC;
  signal result3_i_4_n_3 : STD_LOGIC;
  signal result3_i_4_n_4 : STD_LOGIC;
  signal result3_i_4_n_5 : STD_LOGIC;
  signal result3_i_4_n_6 : STD_LOGIC;
  signal result3_i_4_n_7 : STD_LOGIC;
  signal result3_i_5_n_0 : STD_LOGIC;
  signal result3_i_5_n_1 : STD_LOGIC;
  signal result3_i_5_n_2 : STD_LOGIC;
  signal result3_i_5_n_3 : STD_LOGIC;
  signal result3_i_5_n_4 : STD_LOGIC;
  signal result3_i_5_n_5 : STD_LOGIC;
  signal result3_i_5_n_6 : STD_LOGIC;
  signal result3_i_5_n_7 : STD_LOGIC;
  signal result3_n_100 : STD_LOGIC;
  signal result3_n_101 : STD_LOGIC;
  signal result3_n_102 : STD_LOGIC;
  signal result3_n_103 : STD_LOGIC;
  signal result3_n_104 : STD_LOGIC;
  signal result3_n_105 : STD_LOGIC;
  signal result3_n_91 : STD_LOGIC;
  signal result3_n_92 : STD_LOGIC;
  signal result3_n_93 : STD_LOGIC;
  signal result3_n_94 : STD_LOGIC;
  signal result3_n_95 : STD_LOGIC;
  signal result3_n_96 : STD_LOGIC;
  signal result3_n_97 : STD_LOGIC;
  signal result3_n_98 : STD_LOGIC;
  signal result3_n_99 : STD_LOGIC;
  signal update_controller_prev : STD_LOGIC;
  signal update_controller_prev_i_1_n_0 : STD_LOGIC;
  signal \NLW_pwmRef_reg[15]_i_105_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_114_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_138_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_176_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_187_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_228_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_229_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_245_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_264_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_61_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_62_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_71_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_result3_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_result3_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_result3_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_result3_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_result3_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result3__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal \NLW_result3__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result3__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal \NLW_result3__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result3__3_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__3_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__3_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__4_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__4_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__4_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__4_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal \NLW_result3__4_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_result3_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwmRef[0]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pwmRef[10]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pwmRef[11]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pwmRef[12]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pwmRef[13]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pwmRef[14]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_100\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_101\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_102\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_103\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_104\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_157\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_159\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_162\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_165\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_240\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_242\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_243\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_244\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_4\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_54\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_56\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_58\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_60\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_85\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_87\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_89\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_91\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_93\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_94\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_97\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_98\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_99\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \pwmRef[1]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pwmRef[2]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pwmRef[3]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \pwmRef[4]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pwmRef[5]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pwmRef[6]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pwmRef[7]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pwmRef[8]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pwmRef[9]_i_2\ : label is "soft_lutpair13";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[11]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_105\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_114\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_127\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_128\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_129\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_130\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_138\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_176\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_187\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_22\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_228\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_229\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_230\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_231\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_245\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_264\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_273\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_274\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_275\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_276\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_31\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_48\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_49\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_61\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_62\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_71\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[3]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[7]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of result3 : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__2\ : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__3\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__4\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of result3_i_2 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of result3_i_3 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of result3_i_4 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of result3_i_5 : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \axi_awaddr_reg[10]\ <= \^axi_awaddr_reg[10]\;
  \axi_awaddr_reg[2]\ <= \^axi_awaddr_reg[2]\;
  \axi_awaddr_reg[4]\ <= \^axi_awaddr_reg[4]\;
  \axi_awaddr_reg[4]_0\ <= \^axi_awaddr_reg[4]_0\;
  \axi_awaddr_reg[7]\ <= \^axi_awaddr_reg[7]\;
  \axi_awaddr_reg[8]\ <= \^axi_awaddr_reg[8]\;
  \axi_awaddr_reg[8]_0\ <= \^axi_awaddr_reg[8]_0\;
  \axi_awaddr_reg[8]_1\ <= \^axi_awaddr_reg[8]_1\;
  axi_awready_reg <= \^axi_awready_reg\;
\counter[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_reg[0]\,
      I1 => \counter_reg[0]_0\,
      I2 => myocontrol_awvalid,
      I3 => myocontrol_wvalid,
      O => \^axi_awready_reg\
    );
\lastError[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(0),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(0),
      I4 => err0(0),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[0]_i_1_n_0\
    );
\lastError[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(10),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(10),
      I4 => err0(10),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[10]_i_1_n_0\
    );
\lastError[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(11),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(11),
      I4 => err0(11),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[11]_i_1_n_0\
    );
\lastError[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(10),
      I1 => \lastError_reg[11]_i_3_0\(2),
      O => \lastError[11]_i_10_n_0\
    );
\lastError[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(9),
      I1 => \lastError_reg[11]_i_3_0\(1),
      O => \lastError[11]_i_11_n_0\
    );
\lastError[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(8),
      I1 => \lastError_reg[11]_i_3_0\(0),
      O => \lastError[11]_i_12_n_0\
    );
\lastError[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(11),
      I1 => \lastError_reg[11]_i_4_0\,
      O => \lastError[11]_i_13_n_0\
    );
\lastError[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(10),
      I1 => \lastError_reg[11]_i_4_1\,
      O => \lastError[11]_i_14_n_0\
    );
\lastError[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(9),
      I1 => \lastError_reg[11]_i_4_2\,
      O => \lastError[11]_i_15_n_0\
    );
\lastError[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(8),
      I1 => \lastError_reg[11]_i_4_3\,
      O => \lastError[11]_i_16_n_0\
    );
\lastError[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(11),
      I1 => \lastError_reg[11]_i_3_0\(3),
      O => \lastError[11]_i_9_n_0\
    );
\lastError[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(12),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(12),
      I4 => err0(12),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[12]_i_1_n_0\
    );
\lastError[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(13),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(13),
      I4 => err0(13),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[13]_i_1_n_0\
    );
\lastError[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(14),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(14),
      I4 => err0(14),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[14]_i_1_n_0\
    );
\lastError[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(15),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(15),
      I4 => err0(15),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[15]_i_1_n_0\
    );
\lastError[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(14),
      I1 => \lastError_reg[27]_i_3_0\(0),
      O => \lastError[15]_i_10_n_0\
    );
\lastError[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(13),
      I1 => O(1),
      O => \lastError[15]_i_11_n_0\
    );
\lastError[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(12),
      I1 => O(0),
      O => \lastError[15]_i_12_n_0\
    );
\lastError[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(15),
      I1 => \lastError_reg[15]_i_4_0\,
      O => \lastError[15]_i_13_n_0\
    );
\lastError[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(14),
      I1 => \lastError_reg[15]_i_4_0\,
      O => \lastError[15]_i_14_n_0\
    );
\lastError[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(13),
      I1 => \lastError_reg[15]_i_4_1\,
      O => \lastError[15]_i_15_n_0\
    );
\lastError[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(12),
      I1 => \lastError_reg[15]_i_4_2\,
      O => \lastError[15]_i_16_n_0\
    );
\lastError[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(15),
      I1 => \lastError_reg[27]_i_3_0\(0),
      O => \lastError[15]_i_9_n_0\
    );
\lastError[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(16),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(16),
      I4 => err0(16),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[16]_i_1_n_0\
    );
\lastError[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(17),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(17),
      I4 => err0(17),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[17]_i_1_n_0\
    );
\lastError[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(18),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(18),
      I4 => err0(18),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[18]_i_1_n_0\
    );
\lastError[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(19),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(19),
      I4 => err0(19),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[19]_i_1_n_0\
    );
\lastError[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(18),
      I1 => \lastError_reg[27]_i_3_0\(0),
      O => \lastError[19]_i_10_n_0\
    );
\lastError[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(17),
      I1 => \lastError_reg[27]_i_3_0\(0),
      O => \lastError[19]_i_11_n_0\
    );
\lastError[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(16),
      I1 => \lastError_reg[27]_i_3_0\(0),
      O => \lastError[19]_i_12_n_0\
    );
\lastError[19]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(19),
      I1 => \lastError_reg[15]_i_4_0\,
      O => \lastError[19]_i_13_n_0\
    );
\lastError[19]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(18),
      I1 => \lastError_reg[15]_i_4_0\,
      O => \lastError[19]_i_14_n_0\
    );
\lastError[19]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(17),
      I1 => \lastError_reg[15]_i_4_0\,
      O => \lastError[19]_i_15_n_0\
    );
\lastError[19]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(16),
      I1 => \lastError_reg[15]_i_4_0\,
      O => \lastError[19]_i_16_n_0\
    );
\lastError[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(19),
      I1 => \lastError_reg[27]_i_3_0\(0),
      O => \lastError[19]_i_9_n_0\
    );
\lastError[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(1),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(1),
      I4 => err0(1),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[1]_i_1_n_0\
    );
\lastError[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(20),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(20),
      I4 => err0(20),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[20]_i_1_n_0\
    );
\lastError[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(21),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(21),
      I4 => err0(21),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[21]_i_1_n_0\
    );
\lastError[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(22),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(22),
      I4 => err0(22),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[22]_i_1_n_0\
    );
\lastError[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(23),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(23),
      I4 => err0(23),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[23]_i_1_n_0\
    );
\lastError[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(22),
      I1 => \lastError_reg[27]_i_3_0\(0),
      O => \lastError[23]_i_10_n_0\
    );
\lastError[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(21),
      I1 => \lastError_reg[27]_i_3_0\(0),
      O => \lastError[23]_i_11_n_0\
    );
\lastError[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(20),
      I1 => \lastError_reg[27]_i_3_0\(0),
      O => \lastError[23]_i_12_n_0\
    );
\lastError[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(23),
      I1 => \lastError_reg[15]_i_4_0\,
      O => \lastError[23]_i_13_n_0\
    );
\lastError[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(22),
      I1 => \lastError_reg[15]_i_4_0\,
      O => \lastError[23]_i_14_n_0\
    );
\lastError[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(21),
      I1 => \lastError_reg[15]_i_4_0\,
      O => \lastError[23]_i_15_n_0\
    );
\lastError[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(20),
      I1 => \lastError_reg[15]_i_4_0\,
      O => \lastError[23]_i_16_n_0\
    );
\lastError[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(23),
      I1 => \lastError_reg[27]_i_3_0\(0),
      O => \lastError[23]_i_9_n_0\
    );
\lastError[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(24),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(24),
      I4 => err0(24),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[24]_i_1_n_0\
    );
\lastError[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(25),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(25),
      I4 => err0(25),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[25]_i_1_n_0\
    );
\lastError[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(26),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(26),
      I4 => err0(26),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[26]_i_1_n_0\
    );
\lastError[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(27),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(27),
      I4 => err0(27),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[27]_i_1_n_0\
    );
\lastError[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(26),
      I1 => \lastError_reg[27]_i_3_0\(0),
      O => \lastError[27]_i_10_n_0\
    );
\lastError[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(25),
      I1 => \lastError_reg[27]_i_3_0\(0),
      O => \lastError[27]_i_11_n_0\
    );
\lastError[27]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(24),
      I1 => \lastError_reg[27]_i_3_0\(0),
      O => \lastError[27]_i_12_n_0\
    );
\lastError[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(27),
      I1 => \lastError_reg[15]_i_4_0\,
      O => \lastError[27]_i_13_n_0\
    );
\lastError[27]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(26),
      I1 => \lastError_reg[15]_i_4_0\,
      O => \lastError[27]_i_14_n_0\
    );
\lastError[27]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(25),
      I1 => \lastError_reg[15]_i_4_0\,
      O => \lastError[27]_i_15_n_0\
    );
\lastError[27]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(24),
      I1 => \lastError_reg[15]_i_4_0\,
      O => \lastError[27]_i_16_n_0\
    );
\lastError[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(27),
      I1 => \lastError_reg[27]_i_3_0\(0),
      O => \lastError[27]_i_9_n_0\
    );
\lastError[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(28),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => \result3__4_0\(0),
      I4 => \result3__4_1\(0),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[28]_i_1_n_0\
    );
\lastError[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(29),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => \result3__4_0\(1),
      I4 => \result3__4_1\(1),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[29]_i_1_n_0\
    );
\lastError[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(2),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(2),
      I4 => err0(2),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[2]_i_1_n_0\
    );
\lastError[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(30),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => \result3__4_0\(2),
      I4 => \result3__4_1\(2),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[30]_i_1_n_0\
    );
\lastError[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222222"
    )
        port map (
      I0 => update_controller_prev_i_1_n_0,
      I1 => update_controller_prev,
      I2 => \lastError_reg[0]_0\,
      I3 => \lastError_reg[0]_1\,
      I4 => \lastError_reg[0]_2\,
      O => lastError
    );
\lastError[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(31),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => \result3__4_0\(3),
      I4 => \result3__4_1\(3),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[31]_i_2_n_0\
    );
\lastError[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \lastError_reg[0]_1\,
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_2\,
      O => \lastError[31]_i_3_n_0\
    );
\lastError[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => CO(0),
      I1 => \lastError_reg[0]_2\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_0\,
      I4 => \result3__3_0\(0),
      O => \lastError[31]_i_5_n_0\
    );
\lastError[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => CO(0),
      I1 => \lastError_reg[0]_2\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_0\,
      I4 => \result3__3_0\(0),
      O => \lastError[31]_i_8_n_0\
    );
\lastError[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(3),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(3),
      I4 => err0(3),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[3]_i_1_n_0\
    );
\lastError[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(2),
      I1 => \lastError_reg[3]_i_3_0\(2),
      O => \lastError[3]_i_10_n_0\
    );
\lastError[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(1),
      I1 => \lastError_reg[3]_i_3_0\(1),
      O => \lastError[3]_i_11_n_0\
    );
\lastError[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(0),
      I1 => \lastError_reg[3]_i_3_0\(0),
      O => \lastError[3]_i_12_n_0\
    );
\lastError[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(3),
      I1 => \lastError_reg[3]_i_4_0\,
      O => \lastError[3]_i_13_n_0\
    );
\lastError[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(2),
      I1 => \lastError_reg[3]_i_4_1\,
      O => \lastError[3]_i_14_n_0\
    );
\lastError[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(1),
      I1 => \lastError_reg[3]_i_4_2\,
      O => \lastError[3]_i_15_n_0\
    );
\lastError[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(0),
      I1 => \lastError_reg[3]_i_4_3\,
      O => \lastError[3]_i_16_n_0\
    );
\lastError[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(3),
      I1 => \lastError_reg[3]_i_3_0\(3),
      O => \lastError[3]_i_9_n_0\
    );
\lastError[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(4),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(4),
      I4 => err0(4),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[4]_i_1_n_0\
    );
\lastError[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(5),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(5),
      I4 => err0(5),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[5]_i_1_n_0\
    );
\lastError[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(6),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(6),
      I4 => err0(6),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[6]_i_1_n_0\
    );
\lastError[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(7),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(7),
      I4 => err0(7),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[7]_i_1_n_0\
    );
\lastError[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(6),
      I1 => \lastError_reg[7]_i_3_0\(2),
      O => \lastError[7]_i_10_n_0\
    );
\lastError[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(5),
      I1 => \lastError_reg[7]_i_3_0\(1),
      O => \lastError[7]_i_11_n_0\
    );
\lastError[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(4),
      I1 => \lastError_reg[7]_i_3_0\(0),
      O => \lastError[7]_i_12_n_0\
    );
\lastError[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(7),
      I1 => \lastError_reg[7]_i_4_0\,
      O => \lastError[7]_i_13_n_0\
    );
\lastError[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(6),
      I1 => \lastError_reg[7]_i_4_1\,
      O => \lastError[7]_i_14_n_0\
    );
\lastError[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(5),
      I1 => \lastError_reg[7]_i_4_2\,
      O => \lastError[7]_i_15_n_0\
    );
\lastError[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(4),
      I1 => \lastError_reg[7]_i_4_3\,
      O => \lastError[7]_i_16_n_0\
    );
\lastError[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(7),
      I1 => \lastError_reg[7]_i_3_0\(3),
      O => \lastError[7]_i_9_n_0\
    );
\lastError[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(8),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(8),
      I4 => err0(8),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[8]_i_1_n_0\
    );
\lastError[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3_n_0\,
      I1 => p_1_in(9),
      I2 => \lastError[31]_i_5_n_0\,
      I3 => err00_in(9),
      I4 => err0(9),
      I5 => \lastError[31]_i_8_n_0\,
      O => \lastError[9]_i_1_n_0\
    );
\lastError_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[0]_i_1_n_0\,
      Q => \lastError_reg_n_0_[0]\,
      R => '0'
    );
\lastError_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[10]_i_1_n_0\,
      Q => \lastError_reg_n_0_[10]\,
      R => '0'
    );
\lastError_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[11]_i_1_n_0\,
      Q => \lastError_reg_n_0_[11]\,
      R => '0'
    );
\lastError_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_3_n_0\,
      CO(3) => \lastError_reg[11]_i_3_n_0\,
      CO(2) => \lastError_reg[11]_i_3_n_1\,
      CO(1) => \lastError_reg[11]_i_3_n_2\,
      CO(0) => \lastError_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27_0\(11 downto 8),
      O(3 downto 0) => err00_in(11 downto 8),
      S(3) => \lastError[11]_i_9_n_0\,
      S(2) => \lastError[11]_i_10_n_0\,
      S(1) => \lastError[11]_i_11_n_0\,
      S(0) => \lastError[11]_i_12_n_0\
    );
\lastError_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_4_n_0\,
      CO(3) => \lastError_reg[11]_i_4_n_0\,
      CO(2) => \lastError_reg[11]_i_4_n_1\,
      CO(1) => \lastError_reg[11]_i_4_n_2\,
      CO(0) => \lastError_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27_0\(11 downto 8),
      O(3 downto 0) => err0(11 downto 8),
      S(3) => \lastError[11]_i_13_n_0\,
      S(2) => \lastError[11]_i_14_n_0\,
      S(1) => \lastError[11]_i_15_n_0\,
      S(0) => \lastError[11]_i_16_n_0\
    );
\lastError_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[12]_i_1_n_0\,
      Q => \lastError_reg_n_0_[12]\,
      R => '0'
    );
\lastError_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[13]_i_1_n_0\,
      Q => \lastError_reg_n_0_[13]\,
      R => '0'
    );
\lastError_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[14]_i_1_n_0\,
      Q => \lastError_reg_n_0_[14]\,
      R => '0'
    );
\lastError_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[15]_i_1_n_0\,
      Q => \lastError_reg_n_0_[15]\,
      R => '0'
    );
\lastError_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_3_n_0\,
      CO(3) => \lastError_reg[15]_i_3_n_0\,
      CO(2) => \lastError_reg[15]_i_3_n_1\,
      CO(1) => \lastError_reg[15]_i_3_n_2\,
      CO(0) => \lastError_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27_0\(15 downto 12),
      O(3 downto 0) => err00_in(15 downto 12),
      S(3) => \lastError[15]_i_9_n_0\,
      S(2) => \lastError[15]_i_10_n_0\,
      S(1) => \lastError[15]_i_11_n_0\,
      S(0) => \lastError[15]_i_12_n_0\
    );
\lastError_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_4_n_0\,
      CO(3) => \lastError_reg[15]_i_4_n_0\,
      CO(2) => \lastError_reg[15]_i_4_n_1\,
      CO(1) => \lastError_reg[15]_i_4_n_2\,
      CO(0) => \lastError_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27_0\(15 downto 12),
      O(3 downto 0) => err0(15 downto 12),
      S(3) => \lastError[15]_i_13_n_0\,
      S(2) => \lastError[15]_i_14_n_0\,
      S(1) => \lastError[15]_i_15_n_0\,
      S(0) => \lastError[15]_i_16_n_0\
    );
\lastError_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[16]_i_1_n_0\,
      Q => \lastError_reg_n_0_[16]\,
      R => '0'
    );
\lastError_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[17]_i_1_n_0\,
      Q => \lastError_reg_n_0_[17]\,
      R => '0'
    );
\lastError_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[18]_i_1_n_0\,
      Q => \lastError_reg_n_0_[18]\,
      R => '0'
    );
\lastError_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[19]_i_1_n_0\,
      Q => \lastError_reg_n_0_[19]\,
      R => '0'
    );
\lastError_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[15]_i_3_n_0\,
      CO(3) => \lastError_reg[19]_i_3_n_0\,
      CO(2) => \lastError_reg[19]_i_3_n_1\,
      CO(1) => \lastError_reg[19]_i_3_n_2\,
      CO(0) => \lastError_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27_0\(19 downto 16),
      O(3 downto 0) => err00_in(19 downto 16),
      S(3) => \lastError[19]_i_9_n_0\,
      S(2) => \lastError[19]_i_10_n_0\,
      S(1) => \lastError[19]_i_11_n_0\,
      S(0) => \lastError[19]_i_12_n_0\
    );
\lastError_reg[19]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[15]_i_4_n_0\,
      CO(3) => \lastError_reg[19]_i_4_n_0\,
      CO(2) => \lastError_reg[19]_i_4_n_1\,
      CO(1) => \lastError_reg[19]_i_4_n_2\,
      CO(0) => \lastError_reg[19]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27_0\(19 downto 16),
      O(3 downto 0) => err0(19 downto 16),
      S(3) => \lastError[19]_i_13_n_0\,
      S(2) => \lastError[19]_i_14_n_0\,
      S(1) => \lastError[19]_i_15_n_0\,
      S(0) => \lastError[19]_i_16_n_0\
    );
\lastError_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[1]_i_1_n_0\,
      Q => \lastError_reg_n_0_[1]\,
      R => '0'
    );
\lastError_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[20]_i_1_n_0\,
      Q => \lastError_reg_n_0_[20]\,
      R => '0'
    );
\lastError_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[21]_i_1_n_0\,
      Q => \lastError_reg_n_0_[21]\,
      R => '0'
    );
\lastError_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[22]_i_1_n_0\,
      Q => \lastError_reg_n_0_[22]\,
      R => '0'
    );
\lastError_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[23]_i_1_n_0\,
      Q => \lastError_reg_n_0_[23]\,
      R => '0'
    );
\lastError_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[19]_i_3_n_0\,
      CO(3) => \lastError_reg[23]_i_3_n_0\,
      CO(2) => \lastError_reg[23]_i_3_n_1\,
      CO(1) => \lastError_reg[23]_i_3_n_2\,
      CO(0) => \lastError_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27_0\(23 downto 20),
      O(3 downto 0) => err00_in(23 downto 20),
      S(3) => \lastError[23]_i_9_n_0\,
      S(2) => \lastError[23]_i_10_n_0\,
      S(1) => \lastError[23]_i_11_n_0\,
      S(0) => \lastError[23]_i_12_n_0\
    );
\lastError_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[19]_i_4_n_0\,
      CO(3) => \lastError_reg[23]_i_4_n_0\,
      CO(2) => \lastError_reg[23]_i_4_n_1\,
      CO(1) => \lastError_reg[23]_i_4_n_2\,
      CO(0) => \lastError_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27_0\(23 downto 20),
      O(3 downto 0) => err0(23 downto 20),
      S(3) => \lastError[23]_i_13_n_0\,
      S(2) => \lastError[23]_i_14_n_0\,
      S(1) => \lastError[23]_i_15_n_0\,
      S(0) => \lastError[23]_i_16_n_0\
    );
\lastError_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[24]_i_1_n_0\,
      Q => \lastError_reg_n_0_[24]\,
      R => '0'
    );
\lastError_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[25]_i_1_n_0\,
      Q => \lastError_reg_n_0_[25]\,
      R => '0'
    );
\lastError_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[26]_i_1_n_0\,
      Q => \lastError_reg_n_0_[26]\,
      R => '0'
    );
\lastError_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[27]_i_1_n_0\,
      Q => \lastError_reg_n_0_[27]\,
      R => '0'
    );
\lastError_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[23]_i_3_n_0\,
      CO(3) => \sp_reg[0][27]_0\(0),
      CO(2) => \lastError_reg[27]_i_3_n_1\,
      CO(1) => \lastError_reg[27]_i_3_n_2\,
      CO(0) => \lastError_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27_0\(27 downto 24),
      O(3 downto 0) => err00_in(27 downto 24),
      S(3) => \lastError[27]_i_9_n_0\,
      S(2) => \lastError[27]_i_10_n_0\,
      S(1) => \lastError[27]_i_11_n_0\,
      S(0) => \lastError[27]_i_12_n_0\
    );
\lastError_reg[27]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[23]_i_4_n_0\,
      CO(3) => \sp_reg[0][27]\(0),
      CO(2) => \lastError_reg[27]_i_4_n_1\,
      CO(1) => \lastError_reg[27]_i_4_n_2\,
      CO(0) => \lastError_reg[27]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27_0\(27 downto 24),
      O(3 downto 0) => err0(27 downto 24),
      S(3) => \lastError[27]_i_13_n_0\,
      S(2) => \lastError[27]_i_14_n_0\,
      S(1) => \lastError[27]_i_15_n_0\,
      S(0) => \lastError[27]_i_16_n_0\
    );
\lastError_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[28]_i_1_n_0\,
      Q => \lastError_reg_n_0_[28]\,
      R => '0'
    );
\lastError_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[29]_i_1_n_0\,
      Q => \lastError_reg_n_0_[29]\,
      R => '0'
    );
\lastError_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[2]_i_1_n_0\,
      Q => \lastError_reg_n_0_[2]\,
      R => '0'
    );
\lastError_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[30]_i_1_n_0\,
      Q => \lastError_reg_n_0_[30]\,
      R => '0'
    );
\lastError_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[31]_i_2_n_0\,
      Q => \lastError_reg_n_0_[31]\,
      R => '0'
    );
\lastError_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[3]_i_1_n_0\,
      Q => \lastError_reg_n_0_[3]\,
      R => '0'
    );
\lastError_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_3_n_0\,
      CO(2) => \lastError_reg[3]_i_3_n_1\,
      CO(1) => \lastError_reg[3]_i_3_n_2\,
      CO(0) => \lastError_reg[3]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \pwmRef[15]_i_27_0\(3 downto 0),
      O(3 downto 0) => err00_in(3 downto 0),
      S(3) => \lastError[3]_i_9_n_0\,
      S(2) => \lastError[3]_i_10_n_0\,
      S(1) => \lastError[3]_i_11_n_0\,
      S(0) => \lastError[3]_i_12_n_0\
    );
\lastError_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_4_n_0\,
      CO(2) => \lastError_reg[3]_i_4_n_1\,
      CO(1) => \lastError_reg[3]_i_4_n_2\,
      CO(0) => \lastError_reg[3]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \pwmRef[15]_i_27_0\(3 downto 0),
      O(3 downto 0) => err0(3 downto 0),
      S(3) => \lastError[3]_i_13_n_0\,
      S(2) => \lastError[3]_i_14_n_0\,
      S(1) => \lastError[3]_i_15_n_0\,
      S(0) => \lastError[3]_i_16_n_0\
    );
\lastError_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[4]_i_1_n_0\,
      Q => \lastError_reg_n_0_[4]\,
      R => '0'
    );
\lastError_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[5]_i_1_n_0\,
      Q => \lastError_reg_n_0_[5]\,
      R => '0'
    );
\lastError_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[6]_i_1_n_0\,
      Q => \lastError_reg_n_0_[6]\,
      R => '0'
    );
\lastError_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[7]_i_1_n_0\,
      Q => \lastError_reg_n_0_[7]\,
      R => '0'
    );
\lastError_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_3_n_0\,
      CO(3) => \lastError_reg[7]_i_3_n_0\,
      CO(2) => \lastError_reg[7]_i_3_n_1\,
      CO(1) => \lastError_reg[7]_i_3_n_2\,
      CO(0) => \lastError_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27_0\(7 downto 4),
      O(3 downto 0) => err00_in(7 downto 4),
      S(3) => \lastError[7]_i_9_n_0\,
      S(2) => \lastError[7]_i_10_n_0\,
      S(1) => \lastError[7]_i_11_n_0\,
      S(0) => \lastError[7]_i_12_n_0\
    );
\lastError_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_4_n_0\,
      CO(3) => \lastError_reg[7]_i_4_n_0\,
      CO(2) => \lastError_reg[7]_i_4_n_1\,
      CO(1) => \lastError_reg[7]_i_4_n_2\,
      CO(0) => \lastError_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27_0\(7 downto 4),
      O(3 downto 0) => err0(7 downto 4),
      S(3) => \lastError[7]_i_13_n_0\,
      S(2) => \lastError[7]_i_14_n_0\,
      S(1) => \lastError[7]_i_15_n_0\,
      S(0) => \lastError[7]_i_16_n_0\
    );
\lastError_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[8]_i_1_n_0\,
      Q => \lastError_reg_n_0_[8]\,
      R => '0'
    );
\lastError_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[9]_i_1_n_0\,
      Q => \lastError_reg_n_0_[9]\,
      R => '0'
    );
\pwmRef[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[0]_i_2_n_0\,
      I2 => \pwmRef[0]_i_3_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(0),
      I4 => \pwmRef_reg[15]_i_6_0\(0),
      I5 => result10_in,
      O => \pwmRef[0]_i_1_n_0\
    );
\pwmRef[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(0),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[0]_i_2_n_0\
    );
\pwmRef[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[1]_i_4_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[0]_i_4_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[0]_i_3_n_0\
    );
\pwmRef[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \pwmRef[0]_i_5_n_0\,
      I1 => \pwmRef[4]_i_5_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[6]_i_5_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[2]_i_5_n_0\,
      O => \pwmRef[0]_i_4_n_0\
    );
\pwmRef[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(0),
      I1 => result1(16),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(24),
      I4 => \pwmRef[15]_i_50_0\(4),
      I5 => result1(8),
      O => \pwmRef[0]_i_5_n_0\
    );
\pwmRef[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[10]_i_2_n_0\,
      I2 => \pwmRef[10]_i_3_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(10),
      I4 => \pwmRef_reg[15]_i_6_0\(10),
      I5 => result10_in,
      O => \pwmRef[10]_i_1_n_0\
    );
\pwmRef[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(10),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[10]_i_2_n_0\
    );
\pwmRef[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[11]_i_4_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[10]_i_4_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[10]_i_3_n_0\
    );
\pwmRef[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_56_n_0\,
      I1 => \pwmRef[12]_i_5_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[14]_i_5_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[10]_i_5_n_0\,
      O => \pwmRef[10]_i_4_n_0\
    );
\pwmRef[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(18),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(26),
      I4 => \pwmRef[15]_i_50_0\(4),
      I5 => result1(10),
      O => \pwmRef[10]_i_5_n_0\
    );
\pwmRef[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[11]_i_2_n_0\,
      I2 => \pwmRef[11]_i_3_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(11),
      I4 => \pwmRef_reg[15]_i_6_0\(11),
      I5 => result10_in,
      O => \pwmRef[11]_i_1_n_0\
    );
\pwmRef[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_98\,
      I1 => p_1_in1_in(7),
      O => \pwmRef[11]_i_10_n_0\
    );
\pwmRef[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(10),
      I1 => \result3__0_n_95\,
      I2 => \result3__0_n_94\,
      I3 => p_1_in1_in(11),
      O => \pwmRef[11]_i_11_n_0\
    );
\pwmRef[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(9),
      I1 => \result3__0_n_96\,
      I2 => \result3__0_n_95\,
      I3 => p_1_in1_in(10),
      O => \pwmRef[11]_i_12_n_0\
    );
\pwmRef[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(8),
      I1 => \result3__0_n_97\,
      I2 => \result3__0_n_96\,
      I3 => p_1_in1_in(9),
      O => \pwmRef[11]_i_13_n_0\
    );
\pwmRef[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => \result3__0_n_98\,
      I2 => \result3__0_n_97\,
      I3 => p_1_in1_in(8),
      O => \pwmRef[11]_i_14_n_0\
    );
\pwmRef[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(11),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[11]_i_2_n_0\
    );
\pwmRef[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[12]_i_4_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[11]_i_4_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[11]_i_3_n_0\
    );
\pwmRef[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_58_n_0\,
      I1 => \pwmRef[13]_i_5_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_60_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[11]_i_5_n_0\,
      O => \pwmRef[11]_i_4_n_0\
    );
\pwmRef[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(19),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(27),
      I4 => \pwmRef[15]_i_50_0\(4),
      I5 => result1(11),
      O => \pwmRef[11]_i_5_n_0\
    );
\pwmRef[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_95\,
      I1 => p_1_in1_in(10),
      O => \pwmRef[11]_i_7_n_0\
    );
\pwmRef[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_96\,
      I1 => p_1_in1_in(9),
      O => \pwmRef[11]_i_8_n_0\
    );
\pwmRef[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_97\,
      I1 => p_1_in1_in(8),
      O => \pwmRef[11]_i_9_n_0\
    );
\pwmRef[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[12]_i_2_n_0\,
      I2 => \pwmRef[12]_i_3_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(12),
      I4 => \pwmRef_reg[15]_i_6_0\(12),
      I5 => result10_in,
      O => \pwmRef[12]_i_1_n_0\
    );
\pwmRef[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(12),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[12]_i_2_n_0\
    );
\pwmRef[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[13]_i_4_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[12]_i_4_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[12]_i_3_n_0\
    );
\pwmRef[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_54_n_0\,
      I1 => \pwmRef[14]_i_5_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_56_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[12]_i_5_n_0\,
      O => \pwmRef[12]_i_4_n_0\
    );
\pwmRef[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(20),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(28),
      I4 => \pwmRef[15]_i_50_0\(4),
      I5 => result1(12),
      O => \pwmRef[12]_i_5_n_0\
    );
\pwmRef[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[13]_i_2_n_0\,
      I2 => \pwmRef[13]_i_3_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(13),
      I4 => \pwmRef_reg[15]_i_6_0\(13),
      I5 => result10_in,
      O => \pwmRef[13]_i_1_n_0\
    );
\pwmRef[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(13),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[13]_i_2_n_0\
    );
\pwmRef[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[14]_i_4_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[13]_i_4_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[13]_i_3_n_0\
    );
\pwmRef[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_59_n_0\,
      I1 => \pwmRef[15]_i_60_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_58_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[13]_i_5_n_0\,
      O => \pwmRef[13]_i_4_n_0\
    );
\pwmRef[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(21),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(29),
      I4 => \pwmRef[15]_i_50_0\(4),
      I5 => result1(13),
      O => \pwmRef[13]_i_5_n_0\
    );
\pwmRef[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[14]_i_2_n_0\,
      I2 => \pwmRef[14]_i_3_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(14),
      I4 => \pwmRef_reg[15]_i_6_0\(14),
      I5 => result10_in,
      O => \pwmRef[14]_i_1_n_0\
    );
\pwmRef[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(14),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[14]_i_2_n_0\
    );
\pwmRef[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[15]_i_20_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[14]_i_4_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[14]_i_3_n_0\
    );
\pwmRef[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_55_n_0\,
      I1 => \pwmRef[15]_i_56_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_54_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[14]_i_5_n_0\,
      O => \pwmRef[14]_i_4_n_0\
    );
\pwmRef[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(22),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(30),
      I4 => \pwmRef[15]_i_50_0\(4),
      I5 => result1(14),
      O => \pwmRef[14]_i_5_n_0\
    );
\pwmRef[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => update_controller_prev_i_1_n_0,
      I1 => update_controller_prev,
      O => \pwmRef[15]_i_1_n_0\
    );
\pwmRef[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_44_n_0\,
      I1 => \pwmRef_reg[15]_i_3_0\(26),
      I2 => \pwmRef_reg[15]_i_3_0\(27),
      I3 => \pwmRef[15]_i_45_n_0\,
      O => \pwmRef[15]_i_10_n_0\
    );
\pwmRef[15]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_169_n_0\,
      I1 => \pwmRef[15]_i_50_0\(1),
      I2 => \pwmRef[15]_i_170_n_0\,
      O => \pwmRef[15]_i_100_n_0\
    );
\pwmRef[15]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19_n_0\,
      I1 => \pwmRef[15]_i_171_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_174_n_0\,
      I4 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[15]_i_101_n_0\
    );
\pwmRef[15]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_173_n_0\,
      I1 => \pwmRef[15]_i_50_0\(1),
      I2 => \pwmRef[15]_i_175_n_0\,
      O => \pwmRef[15]_i_102_n_0\
    );
\pwmRef[15]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19_n_0\,
      I1 => \pwmRef[15]_i_173_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_175_n_0\,
      I4 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[15]_i_103_n_0\
    );
\pwmRef[15]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_170_n_0\,
      I1 => \pwmRef[15]_i_50_0\(1),
      I2 => \pwmRef[15]_i_171_n_0\,
      O => \pwmRef[15]_i_104_n_0\
    );
\pwmRef[15]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[30]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_48_0\(2),
      I2 => \pwmRef_reg[15]_i_48_0\(3),
      I3 => \lastError[31]_i_2_n_0\,
      O => \pwmRef[15]_i_106_n_0\
    );
\pwmRef[15]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[28]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_48_0\(0),
      I2 => \lastError[29]_i_1_n_0\,
      I3 => \pwmRef_reg[15]_i_48_0\(1),
      O => \pwmRef[15]_i_107_n_0\
    );
\pwmRef[15]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[26]_i_1_n_0\,
      I1 => \result3__5\(26),
      I2 => \lastError[27]_i_1_n_0\,
      I3 => \result3__5\(27),
      O => \pwmRef[15]_i_108_n_0\
    );
\pwmRef[15]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[24]_i_1_n_0\,
      I1 => \result3__5\(24),
      I2 => \lastError[25]_i_1_n_0\,
      I3 => \result3__5\(25),
      O => \pwmRef[15]_i_109_n_0\
    );
\pwmRef[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_46_n_0\,
      I1 => \pwmRef_reg[15]_i_3_0\(24),
      I2 => \pwmRef_reg[15]_i_3_0\(25),
      I3 => \pwmRef[15]_i_47_n_0\,
      O => \pwmRef[15]_i_11_n_0\
    );
\pwmRef[15]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[30]_i_1_n_0\,
      I1 => \lastError[31]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_48_0\(3),
      I3 => \pwmRef_reg[15]_i_48_0\(2),
      O => \pwmRef[15]_i_110_n_0\
    );
\pwmRef[15]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[28]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_48_0\(1),
      I2 => \lastError[29]_i_1_n_0\,
      I3 => \pwmRef_reg[15]_i_48_0\(0),
      O => \pwmRef[15]_i_111_n_0\
    );
\pwmRef[15]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[26]_i_1_n_0\,
      I1 => \result3__5\(27),
      I2 => \lastError[27]_i_1_n_0\,
      I3 => \result3__5\(26),
      O => \pwmRef[15]_i_112_n_0\
    );
\pwmRef[15]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[24]_i_1_n_0\,
      I1 => \result3__5\(25),
      I2 => \lastError[25]_i_1_n_0\,
      I3 => \result3__5\(24),
      O => \pwmRef[15]_i_113_n_0\
    );
\pwmRef[15]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[30]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(30),
      I2 => \lastError[31]_i_2_n_0\,
      I3 => \pwmRef_reg[15]_i_49_0\(31),
      O => \pwmRef[15]_i_115_n_0\
    );
\pwmRef[15]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[28]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(28),
      I2 => \pwmRef_reg[15]_i_49_0\(29),
      I3 => \lastError[29]_i_1_n_0\,
      O => \pwmRef[15]_i_116_n_0\
    );
\pwmRef[15]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[26]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(26),
      I2 => \pwmRef_reg[15]_i_49_0\(27),
      I3 => \lastError[27]_i_1_n_0\,
      O => \pwmRef[15]_i_117_n_0\
    );
\pwmRef[15]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[24]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(24),
      I2 => \pwmRef_reg[15]_i_49_0\(25),
      I3 => \lastError[25]_i_1_n_0\,
      O => \pwmRef[15]_i_118_n_0\
    );
\pwmRef[15]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[30]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(31),
      I2 => \lastError[31]_i_2_n_0\,
      I3 => \pwmRef_reg[15]_i_49_0\(30),
      O => \pwmRef[15]_i_119_n_0\
    );
\pwmRef[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_40_n_0\,
      I1 => \pwmRef_reg[15]_i_3_0\(31),
      I2 => \pwmRef[15]_i_41_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(30),
      O => \pwmRef[15]_i_12_n_0\
    );
\pwmRef[15]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[28]_i_1_n_0\,
      I1 => \lastError[29]_i_1_n_0\,
      I2 => \pwmRef_reg[15]_i_49_0\(29),
      I3 => \pwmRef_reg[15]_i_49_0\(28),
      O => \pwmRef[15]_i_120_n_0\
    );
\pwmRef[15]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[26]_i_1_n_0\,
      I1 => \lastError[27]_i_1_n_0\,
      I2 => \pwmRef_reg[15]_i_49_0\(27),
      I3 => \pwmRef_reg[15]_i_49_0\(26),
      O => \pwmRef[15]_i_121_n_0\
    );
\pwmRef[15]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[24]_i_1_n_0\,
      I1 => \lastError[25]_i_1_n_0\,
      I2 => \pwmRef_reg[15]_i_49_0\(25),
      I3 => \pwmRef_reg[15]_i_49_0\(24),
      O => \pwmRef[15]_i_122_n_0\
    );
\pwmRef[15]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwmRef[15]_i_50_0\(28),
      I1 => \pwmRef[15]_i_50_0\(25),
      I2 => \pwmRef[15]_i_50_0\(31),
      I3 => \pwmRef[15]_i_50_0\(27),
      O => \pwmRef[15]_i_123_n_0\
    );
\pwmRef[15]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwmRef[15]_i_50_0\(24),
      I1 => \pwmRef[15]_i_50_0\(21),
      I2 => \pwmRef[15]_i_50_0\(26),
      I3 => \pwmRef[15]_i_50_0\(23),
      O => \pwmRef[15]_i_124_n_0\
    );
\pwmRef[15]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pwmRef[15]_i_50_0\(12),
      I1 => \pwmRef[15]_i_50_0\(11),
      I2 => \pwmRef[15]_i_50_0\(10),
      I3 => \pwmRef[15]_i_50_0\(9),
      O => \pwmRef[15]_i_125_n_0\
    );
\pwmRef[15]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pwmRef[15]_i_50_0\(16),
      I1 => \pwmRef[15]_i_50_0\(15),
      I2 => \pwmRef[15]_i_50_0\(14),
      I3 => \pwmRef[15]_i_50_0\(13),
      O => \pwmRef[15]_i_126_n_0\
    );
\pwmRef[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_42_n_0\,
      I1 => \pwmRef[15]_i_43_n_0\,
      I2 => \pwmRef_reg[15]_i_3_0\(29),
      I3 => \pwmRef_reg[15]_i_3_0\(28),
      O => \pwmRef[15]_i_13_n_0\
    );
\pwmRef[15]_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(29),
      I1 => result30_in(29),
      O => \pwmRef[15]_i_131_n_0\
    );
\pwmRef[15]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(28),
      I1 => result30_in(28),
      O => \pwmRef[15]_i_132_n_0\
    );
\pwmRef[15]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(27),
      I1 => result30_in(27),
      O => \pwmRef[15]_i_133_n_0\
    );
\pwmRef[15]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(30),
      I1 => \result3__0__0\(30),
      I2 => \result3__0__0\(31),
      I3 => result30_in(31),
      O => \pwmRef[15]_i_134_n_0\
    );
\pwmRef[15]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(29),
      I1 => \result3__0__0\(29),
      I2 => \result3__0__0\(30),
      I3 => result30_in(30),
      O => \pwmRef[15]_i_135_n_0\
    );
\pwmRef[15]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(28),
      I1 => \result3__0__0\(28),
      I2 => \result3__0__0\(29),
      I3 => result30_in(29),
      O => \pwmRef[15]_i_136_n_0\
    );
\pwmRef[15]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(27),
      I1 => \result3__0__0\(27),
      I2 => \result3__0__0\(28),
      I3 => result30_in(28),
      O => \pwmRef[15]_i_137_n_0\
    );
\pwmRef[15]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[14]_i_3_n_0\,
      I1 => \pwmRef[14]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(14),
      I3 => \pwmRef[15]_i_5_n_0\,
      I4 => \pwmRef[15]_i_4_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(15),
      O => \pwmRef[15]_i_139_n_0\
    );
\pwmRef[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_44_n_0\,
      I1 => \pwmRef[15]_i_45_n_0\,
      I2 => \pwmRef_reg[15]_i_3_0\(27),
      I3 => \pwmRef_reg[15]_i_3_0\(26),
      O => \pwmRef[15]_i_14_n_0\
    );
\pwmRef[15]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[12]_i_3_n_0\,
      I1 => \pwmRef[12]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(12),
      I3 => \pwmRef[13]_i_3_n_0\,
      I4 => \pwmRef[13]_i_2_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(13),
      O => \pwmRef[15]_i_140_n_0\
    );
\pwmRef[15]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[10]_i_3_n_0\,
      I1 => \pwmRef[10]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(10),
      I3 => \pwmRef[11]_i_3_n_0\,
      I4 => \pwmRef[11]_i_2_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(11),
      O => \pwmRef[15]_i_141_n_0\
    );
\pwmRef[15]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[8]_i_3_n_0\,
      I1 => \pwmRef[8]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(8),
      I3 => \pwmRef[9]_i_3_n_0\,
      I4 => \pwmRef[9]_i_2_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(9),
      O => \pwmRef[15]_i_142_n_0\
    );
\pwmRef[15]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[14]_i_3_n_0\,
      I1 => \pwmRef[14]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(15),
      I3 => \pwmRef[15]_i_5_n_0\,
      I4 => \pwmRef[15]_i_4_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(14),
      O => \pwmRef[15]_i_143_n_0\
    );
\pwmRef[15]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[12]_i_3_n_0\,
      I1 => \pwmRef[12]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(13),
      I3 => \pwmRef[13]_i_3_n_0\,
      I4 => \pwmRef[13]_i_2_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(12),
      O => \pwmRef[15]_i_144_n_0\
    );
\pwmRef[15]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[10]_i_3_n_0\,
      I1 => \pwmRef[10]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(11),
      I3 => \pwmRef[11]_i_3_n_0\,
      I4 => \pwmRef[11]_i_2_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(10),
      O => \pwmRef[15]_i_145_n_0\
    );
\pwmRef[15]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[8]_i_3_n_0\,
      I1 => \pwmRef[8]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(9),
      I3 => \pwmRef[9]_i_3_n_0\,
      I4 => \pwmRef[9]_i_2_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(8),
      O => \pwmRef[15]_i_146_n_0\
    );
\pwmRef[15]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[6]_i_3_n_0\,
      I1 => \pwmRef[6]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_3_0\(6),
      I3 => \pwmRef_reg[15]_i_3_0\(7),
      I4 => \pwmRef[7]_i_3_n_0\,
      I5 => \pwmRef[7]_i_2_n_0\,
      O => \pwmRef[15]_i_147_n_0\
    );
\pwmRef[15]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[4]_i_3_n_0\,
      I1 => \pwmRef[4]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_3_0\(4),
      I3 => \pwmRef_reg[15]_i_3_0\(5),
      I4 => \pwmRef[5]_i_3_n_0\,
      I5 => \pwmRef[5]_i_2_n_0\,
      O => \pwmRef[15]_i_148_n_0\
    );
\pwmRef[15]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[2]_i_3_n_0\,
      I1 => \pwmRef[2]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_3_0\(2),
      I3 => \pwmRef_reg[15]_i_3_0\(3),
      I4 => \pwmRef[3]_i_3_n_0\,
      I5 => \pwmRef[3]_i_2_n_0\,
      O => \pwmRef[15]_i_149_n_0\
    );
\pwmRef[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_46_n_0\,
      I1 => \pwmRef[15]_i_47_n_0\,
      I2 => \pwmRef_reg[15]_i_3_0\(25),
      I3 => \pwmRef_reg[15]_i_3_0\(24),
      O => \pwmRef[15]_i_15_n_0\
    );
\pwmRef[15]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[0]_i_3_n_0\,
      I1 => \pwmRef[0]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_3_0\(0),
      I3 => \pwmRef_reg[15]_i_3_0\(1),
      I4 => \pwmRef[1]_i_3_n_0\,
      I5 => \pwmRef[1]_i_2_n_0\,
      O => \pwmRef[15]_i_150_n_0\
    );
\pwmRef[15]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[6]_i_3_n_0\,
      I1 => \pwmRef[6]_i_2_n_0\,
      I2 => \pwmRef[7]_i_3_n_0\,
      I3 => \pwmRef[7]_i_2_n_0\,
      I4 => \pwmRef_reg[15]_i_3_0\(7),
      I5 => \pwmRef_reg[15]_i_3_0\(6),
      O => \pwmRef[15]_i_151_n_0\
    );
\pwmRef[15]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[4]_i_3_n_0\,
      I1 => \pwmRef[4]_i_2_n_0\,
      I2 => \pwmRef[5]_i_3_n_0\,
      I3 => \pwmRef[5]_i_2_n_0\,
      I4 => \pwmRef_reg[15]_i_3_0\(5),
      I5 => \pwmRef_reg[15]_i_3_0\(4),
      O => \pwmRef[15]_i_152_n_0\
    );
\pwmRef[15]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[2]_i_3_n_0\,
      I1 => \pwmRef[2]_i_2_n_0\,
      I2 => \pwmRef[3]_i_3_n_0\,
      I3 => \pwmRef[3]_i_2_n_0\,
      I4 => \pwmRef_reg[15]_i_3_0\(3),
      I5 => \pwmRef_reg[15]_i_3_0\(2),
      O => \pwmRef[15]_i_153_n_0\
    );
\pwmRef[15]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[0]_i_3_n_0\,
      I1 => \pwmRef[0]_i_2_n_0\,
      I2 => \pwmRef[1]_i_3_n_0\,
      I3 => \pwmRef[1]_i_2_n_0\,
      I4 => \pwmRef_reg[15]_i_3_0\(1),
      I5 => \pwmRef_reg[15]_i_3_0\(0),
      O => \pwmRef[15]_i_154_n_0\
    );
\pwmRef[15]_i_155\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pwmRef[15]_i_174_n_0\,
      I1 => \pwmRef[15]_i_50_0\(1),
      I2 => \pwmRef[15]_i_240_n_0\,
      I3 => \pwmRef[15]_i_50_0\(2),
      I4 => \pwmRef[15]_i_53_n_0\,
      O => \pwmRef[15]_i_155_n_0\
    );
\pwmRef[15]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \pwmRef[15]_i_17_n_0\,
      I1 => \pwmRef[15]_i_241_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_175_n_0\,
      O => \pwmRef[15]_i_156_n_0\
    );
\pwmRef[15]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(22),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_157_n_0\
    );
\pwmRef[15]_i_158\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19_n_0\,
      I1 => \pwmRef[15]_i_175_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_241_n_0\,
      I4 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[15]_i_158_n_0\
    );
\pwmRef[15]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_171_n_0\,
      I1 => \pwmRef[15]_i_50_0\(1),
      I2 => \pwmRef[15]_i_174_n_0\,
      O => \pwmRef[15]_i_159_n_0\
    );
\pwmRef[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF00"
    )
        port map (
      I0 => \lastError_reg[0]_0\,
      I1 => \lastError_reg[0]_1\,
      I2 => \lastError_reg[0]_2\,
      I3 => \pwmRef_reg[15]_i_48_n_0\,
      I4 => \pwmRef_reg[15]_i_49_n_0\,
      O => \pwmRef[15]_i_16_n_0\
    );
\pwmRef[15]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_240_n_0\,
      I1 => \pwmRef[15]_i_53_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_242_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[15]_i_55_n_0\,
      O => \pwmRef[15]_i_160_n_0\
    );
\pwmRef[15]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \pwmRef[15]_i_17_n_0\,
      I1 => \pwmRef[15]_i_57_n_0\,
      I2 => \pwmRef[15]_i_50_0\(2),
      I3 => \pwmRef[15]_i_243_n_0\,
      I4 => \pwmRef[15]_i_50_0\(1),
      I5 => \pwmRef[15]_i_241_n_0\,
      O => \pwmRef[15]_i_161_n_0\
    );
\pwmRef[15]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(20),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_162_n_0\
    );
\pwmRef[15]_i_163\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pwmRef[15]_i_241_n_0\,
      I1 => \pwmRef[15]_i_50_0\(1),
      I2 => \pwmRef[15]_i_243_n_0\,
      I3 => \pwmRef[15]_i_50_0\(2),
      I4 => \pwmRef[15]_i_57_n_0\,
      O => \pwmRef[15]_i_163_n_0\
    );
\pwmRef[15]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \pwmRef[15]_i_17_n_0\,
      I1 => \pwmRef[15]_i_53_n_0\,
      I2 => \pwmRef[15]_i_50_0\(2),
      I3 => \pwmRef[15]_i_240_n_0\,
      I4 => \pwmRef[15]_i_50_0\(1),
      I5 => \pwmRef[15]_i_174_n_0\,
      O => \pwmRef[15]_i_164_n_0\
    );
\pwmRef[15]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(21),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_165_n_0\
    );
\pwmRef[15]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_243_n_0\,
      I1 => \pwmRef[15]_i_57_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_244_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[15]_i_59_n_0\,
      O => \pwmRef[15]_i_166_n_0\
    );
\pwmRef[15]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_242_n_0\,
      I1 => \pwmRef[15]_i_55_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_53_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[15]_i_54_n_0\,
      O => \pwmRef[15]_i_167_n_0\
    );
\pwmRef[15]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_244_n_0\,
      I1 => \pwmRef[15]_i_59_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_57_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[15]_i_58_n_0\,
      O => \pwmRef[15]_i_168_n_0\
    );
\pwmRef[15]_i_169\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(30),
      I1 => \pwmRef[15]_i_50_0\(4),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => \pwmRef[15]_i_50_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_169_n_0\
    );
\pwmRef[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \pwmRef[15]_i_50_n_0\,
      I1 => \pwmRef[15]_i_51_n_0\,
      I2 => \pwmRef[15]_i_52_n_0\,
      I3 => \pwmRef[15]_i_50_0\(0),
      O => \pwmRef[15]_i_17_n_0\
    );
\pwmRef[15]_i_170\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(28),
      I1 => \pwmRef[15]_i_50_0\(4),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => \pwmRef[15]_i_50_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_170_n_0\
    );
\pwmRef[15]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(30),
      I1 => \pwmRef[15]_i_50_0\(2),
      I2 => result1(26),
      I3 => \pwmRef[15]_i_50_0\(4),
      I4 => \pwmRef[15]_i_50_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_171_n_0\
    );
\pwmRef[15]_i_172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(29),
      I1 => \pwmRef[15]_i_50_0\(4),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => \pwmRef[15]_i_50_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_172_n_0\
    );
\pwmRef[15]_i_173\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(27),
      I1 => \pwmRef[15]_i_50_0\(4),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => \pwmRef[15]_i_50_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_173_n_0\
    );
\pwmRef[15]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(28),
      I1 => \pwmRef[15]_i_50_0\(2),
      I2 => result1(24),
      I3 => \pwmRef[15]_i_50_0\(4),
      I4 => \pwmRef[15]_i_50_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_174_n_0\
    );
\pwmRef[15]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(29),
      I1 => \pwmRef[15]_i_50_0\(2),
      I2 => result1(25),
      I3 => \pwmRef[15]_i_50_0\(4),
      I4 => \pwmRef[15]_i_50_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_175_n_0\
    );
\pwmRef[15]_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[22]_i_1_n_0\,
      I1 => \result3__5\(22),
      I2 => \lastError[23]_i_1_n_0\,
      I3 => \result3__5\(23),
      O => \pwmRef[15]_i_177_n_0\
    );
\pwmRef[15]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[20]_i_1_n_0\,
      I1 => \result3__5\(20),
      I2 => \lastError[21]_i_1_n_0\,
      I3 => \result3__5\(21),
      O => \pwmRef[15]_i_178_n_0\
    );
\pwmRef[15]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[18]_i_1_n_0\,
      I1 => \result3__5\(18),
      I2 => \lastError[19]_i_1_n_0\,
      I3 => \result3__5\(19),
      O => \pwmRef[15]_i_179_n_0\
    );
\pwmRef[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_53_n_0\,
      I1 => \pwmRef[15]_i_54_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_55_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[15]_i_56_n_0\,
      O => \pwmRef[15]_i_18_n_0\
    );
\pwmRef[15]_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[16]_i_1_n_0\,
      I1 => \result3__5\(16),
      I2 => \lastError[17]_i_1_n_0\,
      I3 => \result3__5\(17),
      O => \pwmRef[15]_i_180_n_0\
    );
\pwmRef[15]_i_181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[22]_i_1_n_0\,
      I1 => \result3__5\(23),
      I2 => \lastError[23]_i_1_n_0\,
      I3 => \result3__5\(22),
      O => \pwmRef[15]_i_181_n_0\
    );
\pwmRef[15]_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[20]_i_1_n_0\,
      I1 => \result3__5\(21),
      I2 => \lastError[21]_i_1_n_0\,
      I3 => \result3__5\(20),
      O => \pwmRef[15]_i_182_n_0\
    );
\pwmRef[15]_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[18]_i_1_n_0\,
      I1 => \result3__5\(19),
      I2 => \lastError[19]_i_1_n_0\,
      I3 => \result3__5\(18),
      O => \pwmRef[15]_i_183_n_0\
    );
\pwmRef[15]_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[16]_i_1_n_0\,
      I1 => \result3__5\(17),
      I2 => \lastError[17]_i_1_n_0\,
      I3 => \result3__5\(16),
      O => \pwmRef[15]_i_184_n_0\
    );
\pwmRef[15]_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[22]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(22),
      I2 => \pwmRef_reg[15]_i_49_0\(23),
      I3 => \lastError[23]_i_1_n_0\,
      O => \pwmRef[15]_i_188_n_0\
    );
\pwmRef[15]_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[20]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(20),
      I2 => \pwmRef_reg[15]_i_49_0\(21),
      I3 => \lastError[21]_i_1_n_0\,
      O => \pwmRef[15]_i_189_n_0\
    );
\pwmRef[15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \pwmRef[15]_i_50_0\(0),
      I1 => \pwmRef[15]_i_50_n_0\,
      I2 => \pwmRef[15]_i_51_n_0\,
      I3 => \pwmRef[15]_i_52_n_0\,
      O => \pwmRef[15]_i_19_n_0\
    );
\pwmRef[15]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[18]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(18),
      I2 => \pwmRef_reg[15]_i_49_0\(19),
      I3 => \lastError[19]_i_1_n_0\,
      O => \pwmRef[15]_i_190_n_0\
    );
\pwmRef[15]_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[16]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(16),
      I2 => \pwmRef_reg[15]_i_49_0\(17),
      I3 => \lastError[17]_i_1_n_0\,
      O => \pwmRef[15]_i_191_n_0\
    );
\pwmRef[15]_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[22]_i_1_n_0\,
      I1 => \lastError[23]_i_1_n_0\,
      I2 => \pwmRef_reg[15]_i_49_0\(23),
      I3 => \pwmRef_reg[15]_i_49_0\(22),
      O => \pwmRef[15]_i_192_n_0\
    );
\pwmRef[15]_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[20]_i_1_n_0\,
      I1 => \lastError[21]_i_1_n_0\,
      I2 => \pwmRef_reg[15]_i_49_0\(21),
      I3 => \pwmRef_reg[15]_i_49_0\(20),
      O => \pwmRef[15]_i_193_n_0\
    );
\pwmRef[15]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[18]_i_1_n_0\,
      I1 => \lastError[19]_i_1_n_0\,
      I2 => \pwmRef_reg[15]_i_49_0\(19),
      I3 => \pwmRef_reg[15]_i_49_0\(18),
      O => \pwmRef[15]_i_194_n_0\
    );
\pwmRef[15]_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[16]_i_1_n_0\,
      I1 => \lastError[17]_i_1_n_0\,
      I2 => \pwmRef_reg[15]_i_49_0\(17),
      I3 => \pwmRef_reg[15]_i_49_0\(16),
      O => \pwmRef[15]_i_195_n_0\
    );
\pwmRef[15]_i_196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(22),
      I1 => result30_in(22),
      O => \pwmRef[15]_i_196_n_0\
    );
\pwmRef[15]_i_197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(21),
      I1 => result30_in(21),
      O => \pwmRef[15]_i_197_n_0\
    );
\pwmRef[15]_i_198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(20),
      I1 => result30_in(20),
      O => \pwmRef[15]_i_198_n_0\
    );
\pwmRef[15]_i_199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(19),
      I1 => result30_in(19),
      O => \pwmRef[15]_i_199_n_0\
    );
\pwmRef[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[15]_i_4_n_0\,
      I2 => \pwmRef[15]_i_5_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(15),
      I4 => \pwmRef_reg[15]_i_6_0\(15),
      I5 => result10_in,
      O => \pwmRef[15]_i_2_n_0\
    );
\pwmRef[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_57_n_0\,
      I1 => \pwmRef[15]_i_58_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_59_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[15]_i_60_n_0\,
      O => \pwmRef[15]_i_20_n_0\
    );
\pwmRef[15]_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(22),
      I1 => \result3__0__0\(22),
      I2 => \result3__0__0\(23),
      I3 => result30_in(23),
      O => \pwmRef[15]_i_200_n_0\
    );
\pwmRef[15]_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(21),
      I1 => \result3__0__0\(21),
      I2 => \result3__0__0\(22),
      I3 => result30_in(22),
      O => \pwmRef[15]_i_201_n_0\
    );
\pwmRef[15]_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(20),
      I1 => \result3__0__0\(20),
      I2 => \result3__0__0\(21),
      I3 => result30_in(21),
      O => \pwmRef[15]_i_202_n_0\
    );
\pwmRef[15]_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(19),
      I1 => \result3__0__0\(19),
      I2 => \result3__0__0\(20),
      I3 => result30_in(20),
      O => \pwmRef[15]_i_203_n_0\
    );
\pwmRef[15]_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(26),
      I1 => result30_in(26),
      O => \pwmRef[15]_i_204_n_0\
    );
\pwmRef[15]_i_205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(25),
      I1 => result30_in(25),
      O => \pwmRef[15]_i_205_n_0\
    );
\pwmRef[15]_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(24),
      I1 => result30_in(24),
      O => \pwmRef[15]_i_206_n_0\
    );
\pwmRef[15]_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(23),
      I1 => result30_in(23),
      O => \pwmRef[15]_i_207_n_0\
    );
\pwmRef[15]_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(26),
      I1 => \result3__0__0\(26),
      I2 => \result3__0__0\(27),
      I3 => result30_in(27),
      O => \pwmRef[15]_i_208_n_0\
    );
\pwmRef[15]_i_209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(25),
      I1 => \result3__0__0\(25),
      I2 => \result3__0__0\(26),
      I3 => result30_in(26),
      O => \pwmRef[15]_i_209_n_0\
    );
\pwmRef[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => result1(31),
      I1 => \pwmRef[15]_i_50_n_0\,
      I2 => \pwmRef[15]_i_51_n_0\,
      I3 => \pwmRef[15]_i_52_n_0\,
      O => \pwmRef[15]_i_21_n_0\
    );
\pwmRef[15]_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(24),
      I1 => \result3__0__0\(24),
      I2 => \result3__0__0\(25),
      I3 => result30_in(25),
      O => \pwmRef[15]_i_210_n_0\
    );
\pwmRef[15]_i_211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(23),
      I1 => \result3__0__0\(23),
      I2 => \result3__0__0\(24),
      I3 => result30_in(24),
      O => \pwmRef[15]_i_211_n_0\
    );
\pwmRef[15]_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(18),
      I1 => result30_in(18),
      O => \pwmRef[15]_i_212_n_0\
    );
\pwmRef[15]_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(17),
      I1 => result30_in(17),
      O => \pwmRef[15]_i_213_n_0\
    );
\pwmRef[15]_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(16),
      I1 => result30_in(16),
      O => \pwmRef[15]_i_214_n_0\
    );
\pwmRef[15]_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_90\,
      I1 => p_1_in1_in(15),
      O => \pwmRef[15]_i_215_n_0\
    );
\pwmRef[15]_i_216\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(18),
      I1 => \result3__0__0\(18),
      I2 => \result3__0__0\(19),
      I3 => result30_in(19),
      O => \pwmRef[15]_i_216_n_0\
    );
\pwmRef[15]_i_217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(17),
      I1 => \result3__0__0\(17),
      I2 => \result3__0__0\(18),
      I3 => result30_in(18),
      O => \pwmRef[15]_i_217_n_0\
    );
\pwmRef[15]_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(16),
      I1 => \result3__0__0\(16),
      I2 => \result3__0__0\(17),
      I3 => result30_in(17),
      O => \pwmRef[15]_i_218_n_0\
    );
\pwmRef[15]_i_219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(15),
      I1 => \result3__0_n_90\,
      I2 => \result3__0__0\(16),
      I3 => result30_in(16),
      O => \pwmRef[15]_i_219_n_0\
    );
\pwmRef[15]_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_91\,
      I1 => p_1_in1_in(14),
      O => \pwmRef[15]_i_220_n_0\
    );
\pwmRef[15]_i_221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_92\,
      I1 => p_1_in1_in(13),
      O => \pwmRef[15]_i_221_n_0\
    );
\pwmRef[15]_i_222\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_93\,
      I1 => p_1_in1_in(12),
      O => \pwmRef[15]_i_222_n_0\
    );
\pwmRef[15]_i_223\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_94\,
      I1 => p_1_in1_in(11),
      O => \pwmRef[15]_i_223_n_0\
    );
\pwmRef[15]_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(14),
      I1 => \result3__0_n_91\,
      I2 => \result3__0_n_90\,
      I3 => p_1_in1_in(15),
      O => \pwmRef[15]_i_224_n_0\
    );
\pwmRef[15]_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(13),
      I1 => \result3__0_n_92\,
      I2 => \result3__0_n_91\,
      I3 => p_1_in1_in(14),
      O => \pwmRef[15]_i_225_n_0\
    );
\pwmRef[15]_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(12),
      I1 => \result3__0_n_93\,
      I2 => \result3__0_n_92\,
      I3 => p_1_in1_in(13),
      O => \pwmRef[15]_i_226_n_0\
    );
\pwmRef[15]_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(11),
      I1 => \result3__0_n_94\,
      I2 => \result3__0_n_93\,
      I3 => p_1_in1_in(12),
      O => \pwmRef[15]_i_227_n_0\
    );
\pwmRef[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_40_n_0\,
      I1 => \pwmRef_reg[15]_i_6_0\(30),
      I2 => \pwmRef_reg[15]_i_6_0\(31),
      I3 => \pwmRef[15]_i_41_n_0\,
      O => \pwmRef[15]_i_23_n_0\
    );
\pwmRef[15]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[6]_i_3_n_0\,
      I1 => \pwmRef[6]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(6),
      I3 => \pwmRef[7]_i_3_n_0\,
      I4 => \pwmRef[7]_i_2_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(7),
      O => \pwmRef[15]_i_232_n_0\
    );
\pwmRef[15]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[4]_i_3_n_0\,
      I1 => \pwmRef[4]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(4),
      I3 => \pwmRef[5]_i_3_n_0\,
      I4 => \pwmRef[5]_i_2_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(5),
      O => \pwmRef[15]_i_233_n_0\
    );
\pwmRef[15]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[2]_i_3_n_0\,
      I1 => \pwmRef[2]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(2),
      I3 => \pwmRef[3]_i_3_n_0\,
      I4 => \pwmRef[3]_i_2_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(3),
      O => \pwmRef[15]_i_234_n_0\
    );
\pwmRef[15]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[0]_i_3_n_0\,
      I1 => \pwmRef[0]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(0),
      I3 => \pwmRef[1]_i_3_n_0\,
      I4 => \pwmRef[1]_i_2_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(1),
      O => \pwmRef[15]_i_235_n_0\
    );
\pwmRef[15]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[6]_i_3_n_0\,
      I1 => \pwmRef[6]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(7),
      I3 => \pwmRef[7]_i_3_n_0\,
      I4 => \pwmRef[7]_i_2_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(6),
      O => \pwmRef[15]_i_236_n_0\
    );
\pwmRef[15]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[4]_i_3_n_0\,
      I1 => \pwmRef[4]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(5),
      I3 => \pwmRef[5]_i_3_n_0\,
      I4 => \pwmRef[5]_i_2_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(4),
      O => \pwmRef[15]_i_237_n_0\
    );
\pwmRef[15]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[2]_i_3_n_0\,
      I1 => \pwmRef[2]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(3),
      I3 => \pwmRef[3]_i_3_n_0\,
      I4 => \pwmRef[3]_i_2_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(2),
      O => \pwmRef[15]_i_238_n_0\
    );
\pwmRef[15]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[0]_i_3_n_0\,
      I1 => \pwmRef[0]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(1),
      I3 => \pwmRef[1]_i_3_n_0\,
      I4 => \pwmRef[1]_i_2_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(0),
      O => \pwmRef[15]_i_239_n_0\
    );
\pwmRef[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_42_n_0\,
      I1 => \pwmRef_reg[15]_i_6_0\(28),
      I2 => \pwmRef[15]_i_43_n_0\,
      I3 => \pwmRef_reg[15]_i_6_0\(29),
      O => \pwmRef[15]_i_24_n_0\
    );
\pwmRef[15]_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(26),
      I1 => \pwmRef[15]_i_50_0\(4),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_240_n_0\
    );
\pwmRef[15]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(27),
      I1 => \pwmRef[15]_i_50_0\(2),
      I2 => result1(23),
      I3 => \pwmRef[15]_i_50_0\(4),
      I4 => \pwmRef[15]_i_50_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_241_n_0\
    );
\pwmRef[15]_i_242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(24),
      I1 => \pwmRef[15]_i_50_0\(4),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_242_n_0\
    );
\pwmRef[15]_i_243\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(25),
      I1 => \pwmRef[15]_i_50_0\(4),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_243_n_0\
    );
\pwmRef[15]_i_244\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(23),
      I1 => \pwmRef[15]_i_50_0\(4),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_244_n_0\
    );
\pwmRef[15]_i_246\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[14]_i_1_n_0\,
      I1 => \result3__5\(14),
      I2 => \lastError[15]_i_1_n_0\,
      I3 => \result3__5\(15),
      O => \pwmRef[15]_i_246_n_0\
    );
\pwmRef[15]_i_247\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[12]_i_1_n_0\,
      I1 => \result3__5\(12),
      I2 => \lastError[13]_i_1_n_0\,
      I3 => \result3__5\(13),
      O => \pwmRef[15]_i_247_n_0\
    );
\pwmRef[15]_i_248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[10]_i_1_n_0\,
      I1 => \result3__5\(10),
      I2 => \lastError[11]_i_1_n_0\,
      I3 => \result3__5\(11),
      O => \pwmRef[15]_i_248_n_0\
    );
\pwmRef[15]_i_249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[8]_i_1_n_0\,
      I1 => \result3__5\(8),
      I2 => \lastError[9]_i_1_n_0\,
      I3 => \result3__5\(9),
      O => \pwmRef[15]_i_249_n_0\
    );
\pwmRef[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_44_n_0\,
      I1 => \pwmRef_reg[15]_i_6_0\(26),
      I2 => \pwmRef[15]_i_45_n_0\,
      I3 => \pwmRef_reg[15]_i_6_0\(27),
      O => \pwmRef[15]_i_25_n_0\
    );
\pwmRef[15]_i_250\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[14]_i_1_n_0\,
      I1 => \result3__5\(15),
      I2 => \lastError[15]_i_1_n_0\,
      I3 => \result3__5\(14),
      O => \pwmRef[15]_i_250_n_0\
    );
\pwmRef[15]_i_251\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[12]_i_1_n_0\,
      I1 => \result3__5\(13),
      I2 => \lastError[13]_i_1_n_0\,
      I3 => \result3__5\(12),
      O => \pwmRef[15]_i_251_n_0\
    );
\pwmRef[15]_i_252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[10]_i_1_n_0\,
      I1 => \result3__5\(11),
      I2 => \lastError[11]_i_1_n_0\,
      I3 => \result3__5\(10),
      O => \pwmRef[15]_i_252_n_0\
    );
\pwmRef[15]_i_253\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[8]_i_1_n_0\,
      I1 => \result3__5\(9),
      I2 => \lastError[9]_i_1_n_0\,
      I3 => \result3__5\(8),
      O => \pwmRef[15]_i_253_n_0\
    );
\pwmRef[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_46_n_0\,
      I1 => \pwmRef_reg[15]_i_6_0\(24),
      I2 => \pwmRef[15]_i_47_n_0\,
      I3 => \pwmRef_reg[15]_i_6_0\(25),
      O => \pwmRef[15]_i_26_n_0\
    );
\pwmRef[15]_i_260\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(27),
      O => \pwmRef[15]_i_260_n_0\
    );
\pwmRef[15]_i_261\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(26),
      O => \pwmRef[15]_i_261_n_0\
    );
\pwmRef[15]_i_262\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(25),
      O => \pwmRef[15]_i_262_n_0\
    );
\pwmRef[15]_i_263\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(24),
      O => \pwmRef[15]_i_263_n_0\
    );
\pwmRef[15]_i_265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[14]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(14),
      I2 => \pwmRef_reg[15]_i_49_0\(15),
      I3 => \lastError[15]_i_1_n_0\,
      O => \pwmRef[15]_i_265_n_0\
    );
\pwmRef[15]_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[12]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(12),
      I2 => \pwmRef_reg[15]_i_49_0\(13),
      I3 => \lastError[13]_i_1_n_0\,
      O => \pwmRef[15]_i_266_n_0\
    );
\pwmRef[15]_i_267\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[10]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(10),
      I2 => \pwmRef_reg[15]_i_49_0\(11),
      I3 => \lastError[11]_i_1_n_0\,
      O => \pwmRef[15]_i_267_n_0\
    );
\pwmRef[15]_i_268\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[8]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(8),
      I2 => \pwmRef_reg[15]_i_49_0\(9),
      I3 => \lastError[9]_i_1_n_0\,
      O => \pwmRef[15]_i_268_n_0\
    );
\pwmRef[15]_i_269\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[14]_i_1_n_0\,
      I1 => \lastError[15]_i_1_n_0\,
      I2 => \pwmRef_reg[15]_i_49_0\(15),
      I3 => \pwmRef_reg[15]_i_49_0\(14),
      O => \pwmRef[15]_i_269_n_0\
    );
\pwmRef[15]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_40_n_0\,
      I1 => \pwmRef[15]_i_41_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(31),
      I3 => \pwmRef_reg[15]_i_6_0\(30),
      O => \pwmRef[15]_i_27_n_0\
    );
\pwmRef[15]_i_270\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[12]_i_1_n_0\,
      I1 => \lastError[13]_i_1_n_0\,
      I2 => \pwmRef_reg[15]_i_49_0\(13),
      I3 => \pwmRef_reg[15]_i_49_0\(12),
      O => \pwmRef[15]_i_270_n_0\
    );
\pwmRef[15]_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[10]_i_1_n_0\,
      I1 => \lastError[11]_i_1_n_0\,
      I2 => \pwmRef_reg[15]_i_49_0\(11),
      I3 => \pwmRef_reg[15]_i_49_0\(10),
      O => \pwmRef[15]_i_271_n_0\
    );
\pwmRef[15]_i_272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[8]_i_1_n_0\,
      I1 => \lastError[9]_i_1_n_0\,
      I2 => \pwmRef_reg[15]_i_49_0\(9),
      I3 => \pwmRef_reg[15]_i_49_0\(8),
      O => \pwmRef[15]_i_272_n_0\
    );
\pwmRef[15]_i_277\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_91\,
      I1 => result3_n_91,
      O => \pwmRef[15]_i_277_n_0\
    );
\pwmRef[15]_i_278\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_92\,
      I1 => result3_n_92,
      O => \pwmRef[15]_i_278_n_0\
    );
\pwmRef[15]_i_279\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_93\,
      I1 => result3_n_93,
      O => \pwmRef[15]_i_279_n_0\
    );
\pwmRef[15]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_42_n_0\,
      I1 => \pwmRef_reg[15]_i_6_0\(29),
      I2 => \pwmRef[15]_i_43_n_0\,
      I3 => \pwmRef_reg[15]_i_6_0\(28),
      O => \pwmRef[15]_i_28_n_0\
    );
\pwmRef[15]_i_280\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_94\,
      I1 => result3_n_94,
      O => \pwmRef[15]_i_280_n_0\
    );
\pwmRef[15]_i_281\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(31),
      I1 => p_0_in0_in(31),
      O => \pwmRef[15]_i_281_n_0\
    );
\pwmRef[15]_i_282\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(30),
      I1 => p_0_in0_in(30),
      O => \pwmRef[15]_i_282_n_0\
    );
\pwmRef[15]_i_283\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(29),
      I1 => p_0_in0_in(29),
      O => \pwmRef[15]_i_283_n_0\
    );
\pwmRef[15]_i_284\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(28),
      I1 => p_0_in0_in(28),
      O => \pwmRef[15]_i_284_n_0\
    );
\pwmRef[15]_i_285\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_95\,
      I1 => result3_n_95,
      O => \pwmRef[15]_i_285_n_0\
    );
\pwmRef[15]_i_286\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_96\,
      I1 => result3_n_96,
      O => \pwmRef[15]_i_286_n_0\
    );
\pwmRef[15]_i_287\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_97\,
      I1 => result3_n_97,
      O => \pwmRef[15]_i_287_n_0\
    );
\pwmRef[15]_i_288\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_98\,
      I1 => result3_n_98,
      O => \pwmRef[15]_i_288_n_0\
    );
\pwmRef[15]_i_289\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(27),
      I1 => p_0_in0_in(27),
      O => \pwmRef[15]_i_289_n_0\
    );
\pwmRef[15]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_44_n_0\,
      I1 => \pwmRef_reg[15]_i_6_0\(27),
      I2 => \pwmRef[15]_i_45_n_0\,
      I3 => \pwmRef_reg[15]_i_6_0\(26),
      O => \pwmRef[15]_i_29_n_0\
    );
\pwmRef[15]_i_290\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(26),
      I1 => p_0_in0_in(26),
      O => \pwmRef[15]_i_290_n_0\
    );
\pwmRef[15]_i_291\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(25),
      I1 => p_0_in0_in(25),
      O => \pwmRef[15]_i_291_n_0\
    );
\pwmRef[15]_i_292\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(24),
      I1 => p_0_in0_in(24),
      O => \pwmRef[15]_i_292_n_0\
    );
\pwmRef[15]_i_293\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[6]_i_1_n_0\,
      I1 => \result3__5\(6),
      I2 => \lastError[7]_i_1_n_0\,
      I3 => \result3__5\(7),
      O => \pwmRef[15]_i_293_n_0\
    );
\pwmRef[15]_i_294\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[4]_i_1_n_0\,
      I1 => \result3__5\(4),
      I2 => \lastError[5]_i_1_n_0\,
      I3 => \result3__5\(5),
      O => \pwmRef[15]_i_294_n_0\
    );
\pwmRef[15]_i_295\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[2]_i_1_n_0\,
      I1 => \result3__5\(2),
      I2 => \lastError[3]_i_1_n_0\,
      I3 => \result3__5\(3),
      O => \pwmRef[15]_i_295_n_0\
    );
\pwmRef[15]_i_296\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[0]_i_1_n_0\,
      I1 => \result3__5\(0),
      I2 => \lastError[1]_i_1_n_0\,
      I3 => \result3__5\(1),
      O => \pwmRef[15]_i_296_n_0\
    );
\pwmRef[15]_i_297\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[6]_i_1_n_0\,
      I1 => \result3__5\(7),
      I2 => \lastError[7]_i_1_n_0\,
      I3 => \result3__5\(6),
      O => \pwmRef[15]_i_297_n_0\
    );
\pwmRef[15]_i_298\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[4]_i_1_n_0\,
      I1 => \result3__5\(5),
      I2 => \lastError[5]_i_1_n_0\,
      I3 => \result3__5\(4),
      O => \pwmRef[15]_i_298_n_0\
    );
\pwmRef[15]_i_299\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[2]_i_1_n_0\,
      I1 => \result3__5\(3),
      I2 => \lastError[3]_i_1_n_0\,
      I3 => \result3__5\(2),
      O => \pwmRef[15]_i_299_n_0\
    );
\pwmRef[15]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_46_n_0\,
      I1 => \pwmRef_reg[15]_i_6_0\(25),
      I2 => \pwmRef[15]_i_47_n_0\,
      I3 => \pwmRef_reg[15]_i_6_0\(24),
      O => \pwmRef[15]_i_30_n_0\
    );
\pwmRef[15]_i_300\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[0]_i_1_n_0\,
      I1 => \result3__5\(1),
      I2 => \lastError[1]_i_1_n_0\,
      I3 => \result3__5\(0),
      O => \pwmRef[15]_i_300_n_0\
    );
\pwmRef[15]_i_303\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(23),
      O => \pwmRef[15]_i_303_n_0\
    );
\pwmRef[15]_i_304\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(22),
      O => \pwmRef[15]_i_304_n_0\
    );
\pwmRef[15]_i_305\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(21),
      O => \pwmRef[15]_i_305_n_0\
    );
\pwmRef[15]_i_306\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(20),
      O => \pwmRef[15]_i_306_n_0\
    );
\pwmRef[15]_i_307\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(19),
      O => \pwmRef[15]_i_307_n_0\
    );
\pwmRef[15]_i_308\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(18),
      O => \pwmRef[15]_i_308_n_0\
    );
\pwmRef[15]_i_309\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(17),
      O => \pwmRef[15]_i_309_n_0\
    );
\pwmRef[15]_i_310\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(16),
      O => \pwmRef[15]_i_310_n_0\
    );
\pwmRef[15]_i_311\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[6]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(6),
      I2 => \pwmRef_reg[15]_i_49_0\(7),
      I3 => \lastError[7]_i_1_n_0\,
      O => \pwmRef[15]_i_311_n_0\
    );
\pwmRef[15]_i_312\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[4]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(4),
      I2 => \pwmRef_reg[15]_i_49_0\(5),
      I3 => \lastError[5]_i_1_n_0\,
      O => \pwmRef[15]_i_312_n_0\
    );
\pwmRef[15]_i_313\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[2]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(2),
      I2 => \pwmRef_reg[15]_i_49_0\(3),
      I3 => \lastError[3]_i_1_n_0\,
      O => \pwmRef[15]_i_313_n_0\
    );
\pwmRef[15]_i_314\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[0]_i_1_n_0\,
      I1 => \pwmRef_reg[15]_i_49_0\(0),
      I2 => \pwmRef_reg[15]_i_49_0\(1),
      I3 => \lastError[1]_i_1_n_0\,
      O => \pwmRef[15]_i_314_n_0\
    );
\pwmRef[15]_i_315\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[6]_i_1_n_0\,
      I1 => \lastError[7]_i_1_n_0\,
      I2 => \pwmRef_reg[15]_i_49_0\(7),
      I3 => \pwmRef_reg[15]_i_49_0\(6),
      O => \pwmRef[15]_i_315_n_0\
    );
\pwmRef[15]_i_316\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[4]_i_1_n_0\,
      I1 => \lastError[5]_i_1_n_0\,
      I2 => \pwmRef_reg[15]_i_49_0\(5),
      I3 => \pwmRef_reg[15]_i_49_0\(4),
      O => \pwmRef[15]_i_316_n_0\
    );
\pwmRef[15]_i_317\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[2]_i_1_n_0\,
      I1 => \lastError[3]_i_1_n_0\,
      I2 => \pwmRef_reg[15]_i_49_0\(3),
      I3 => \pwmRef_reg[15]_i_49_0\(2),
      O => \pwmRef[15]_i_317_n_0\
    );
\pwmRef[15]_i_318\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[0]_i_1_n_0\,
      I1 => \lastError[1]_i_1_n_0\,
      I2 => \pwmRef_reg[15]_i_49_0\(1),
      I3 => \pwmRef_reg[15]_i_49_0\(0),
      O => \pwmRef[15]_i_318_n_0\
    );
\pwmRef[15]_i_319\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_99\,
      I1 => result3_n_99,
      O => \pwmRef[15]_i_319_n_0\
    );
\pwmRef[15]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_80_n_0\,
      I1 => \pwmRef_reg[15]_i_3_0\(22),
      I2 => \pwmRef_reg[15]_i_3_0\(23),
      I3 => \pwmRef[15]_i_81_n_0\,
      O => \pwmRef[15]_i_32_n_0\
    );
\pwmRef[15]_i_320\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_100\,
      I1 => result3_n_100,
      O => \pwmRef[15]_i_320_n_0\
    );
\pwmRef[15]_i_321\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_101\,
      I1 => result3_n_101,
      O => \pwmRef[15]_i_321_n_0\
    );
\pwmRef[15]_i_322\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_102\,
      I1 => result3_n_102,
      O => \pwmRef[15]_i_322_n_0\
    );
\pwmRef[15]_i_323\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(23),
      I1 => p_0_in0_in(23),
      O => \pwmRef[15]_i_323_n_0\
    );
\pwmRef[15]_i_324\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(22),
      I1 => p_0_in0_in(22),
      O => \pwmRef[15]_i_324_n_0\
    );
\pwmRef[15]_i_325\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(21),
      I1 => p_0_in0_in(21),
      O => \pwmRef[15]_i_325_n_0\
    );
\pwmRef[15]_i_326\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(20),
      I1 => p_0_in0_in(20),
      O => \pwmRef[15]_i_326_n_0\
    );
\pwmRef[15]_i_327\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_103\,
      I1 => result3_n_103,
      O => \pwmRef[15]_i_327_n_0\
    );
\pwmRef[15]_i_328\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_104\,
      I1 => result3_n_104,
      O => \pwmRef[15]_i_328_n_0\
    );
\pwmRef[15]_i_329\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_105\,
      I1 => result3_n_105,
      O => \pwmRef[15]_i_329_n_0\
    );
\pwmRef[15]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_82_n_0\,
      I1 => \pwmRef_reg[15]_i_3_0\(20),
      I2 => \pwmRef_reg[15]_i_3_0\(21),
      I3 => \pwmRef[15]_i_83_n_0\,
      O => \pwmRef[15]_i_33_n_0\
    );
\pwmRef[15]_i_330\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(19),
      I1 => p_0_in0_in(19),
      O => \pwmRef[15]_i_330_n_0\
    );
\pwmRef[15]_i_331\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(18),
      I1 => p_0_in0_in(18),
      O => \pwmRef[15]_i_331_n_0\
    );
\pwmRef[15]_i_332\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(17),
      I1 => p_0_in0_in(17),
      O => \pwmRef[15]_i_332_n_0\
    );
\pwmRef[15]_i_335\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(15),
      O => \pwmRef[15]_i_335_n_0\
    );
\pwmRef[15]_i_336\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(14),
      O => \pwmRef[15]_i_336_n_0\
    );
\pwmRef[15]_i_337\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(13),
      O => \pwmRef[15]_i_337_n_0\
    );
\pwmRef[15]_i_338\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(12),
      O => \pwmRef[15]_i_338_n_0\
    );
\pwmRef[15]_i_339\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(11),
      O => \pwmRef[15]_i_339_n_0\
    );
\pwmRef[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[15]_i_84_n_0\,
      I1 => \pwmRef[15]_i_85_n_0\,
      I2 => \pwmRef_reg[15]_i_3_0\(18),
      I3 => \pwmRef_reg[15]_i_3_0\(19),
      I4 => \pwmRef[15]_i_86_n_0\,
      I5 => \pwmRef[15]_i_87_n_0\,
      O => \pwmRef[15]_i_34_n_0\
    );
\pwmRef[15]_i_340\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(10),
      O => \pwmRef[15]_i_340_n_0\
    );
\pwmRef[15]_i_341\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(9),
      O => \pwmRef[15]_i_341_n_0\
    );
\pwmRef[15]_i_342\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(8),
      O => \pwmRef[15]_i_342_n_0\
    );
\pwmRef[15]_i_343\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(7),
      O => \pwmRef[15]_i_343_n_0\
    );
\pwmRef[15]_i_344\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(6),
      O => \pwmRef[15]_i_344_n_0\
    );
\pwmRef[15]_i_345\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(5),
      O => \pwmRef[15]_i_345_n_0\
    );
\pwmRef[15]_i_346\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(4),
      O => \pwmRef[15]_i_346_n_0\
    );
\pwmRef[15]_i_347\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(3),
      O => \pwmRef[15]_i_347_n_0\
    );
\pwmRef[15]_i_348\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(2),
      O => \pwmRef[15]_i_348_n_0\
    );
\pwmRef[15]_i_349\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49_0\(1),
      O => \pwmRef[15]_i_349_n_0\
    );
\pwmRef[15]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[15]_i_88_n_0\,
      I1 => \pwmRef[15]_i_89_n_0\,
      I2 => \pwmRef_reg[15]_i_3_0\(16),
      I3 => \pwmRef_reg[15]_i_3_0\(17),
      I4 => \pwmRef[15]_i_90_n_0\,
      I5 => \pwmRef[15]_i_91_n_0\,
      O => \pwmRef[15]_i_35_n_0\
    );
\pwmRef[15]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_80_n_0\,
      I1 => \pwmRef[15]_i_81_n_0\,
      I2 => \pwmRef_reg[15]_i_3_0\(23),
      I3 => \pwmRef_reg[15]_i_3_0\(22),
      O => \pwmRef[15]_i_36_n_0\
    );
\pwmRef[15]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_82_n_0\,
      I1 => \pwmRef[15]_i_83_n_0\,
      I2 => \pwmRef_reg[15]_i_3_0\(21),
      I3 => \pwmRef_reg[15]_i_3_0\(20),
      O => \pwmRef[15]_i_37_n_0\
    );
\pwmRef[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[15]_i_84_n_0\,
      I1 => \pwmRef[15]_i_85_n_0\,
      I2 => \pwmRef[15]_i_86_n_0\,
      I3 => \pwmRef[15]_i_87_n_0\,
      I4 => \pwmRef_reg[15]_i_3_0\(19),
      I5 => \pwmRef_reg[15]_i_3_0\(18),
      O => \pwmRef[15]_i_38_n_0\
    );
\pwmRef[15]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[15]_i_88_n_0\,
      I1 => \pwmRef[15]_i_89_n_0\,
      I2 => \pwmRef[15]_i_90_n_0\,
      I3 => \pwmRef[15]_i_91_n_0\,
      I4 => \pwmRef_reg[15]_i_3_0\(17),
      I5 => \pwmRef_reg[15]_i_3_0\(16),
      O => \pwmRef[15]_i_39_n_0\
    );
\pwmRef[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(15),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_4_n_0\
    );
\pwmRef[15]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => result1(31),
      I1 => \pwmRef[15]_i_19_n_0\,
      I2 => \pwmRef[15]_i_92_n_0\,
      I3 => \pwmRef[15]_i_16_n_0\,
      I4 => \pwmRef[15]_i_93_n_0\,
      I5 => \pwmRef[15]_i_27_0\(30),
      O => \pwmRef[15]_i_40_n_0\
    );
\pwmRef[15]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => result1(31),
      I1 => \pwmRef_reg[15]_i_48_n_0\,
      I2 => \pwmRef_reg[15]_i_49_n_0\,
      I3 => \pwmRef[15]_i_93_n_0\,
      I4 => \pwmRef[15]_i_27_0\(31),
      O => \pwmRef[15]_i_41_n_0\
    );
\pwmRef[15]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_94_n_0\,
      I1 => \pwmRef[15]_i_95_n_0\,
      I2 => \pwmRef[15]_i_17_n_0\,
      I3 => \pwmRef[15]_i_16_n_0\,
      I4 => \pwmRef[15]_i_93_n_0\,
      I5 => \pwmRef[15]_i_27_0\(28),
      O => \pwmRef[15]_i_42_n_0\
    );
\pwmRef[15]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => result0(29),
      I1 => \pwmRef_reg[15]_i_48_n_0\,
      I2 => \pwmRef_reg[15]_i_49_n_0\,
      I3 => \pwmRef[15]_i_93_n_0\,
      I4 => \pwmRef[15]_i_27_0\(29),
      O => \pwmRef[15]_i_43_n_0\
    );
\pwmRef[15]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_97_n_0\,
      I1 => \pwmRef[15]_i_98_n_0\,
      I2 => \pwmRef[15]_i_17_n_0\,
      I3 => \pwmRef[15]_i_16_n_0\,
      I4 => \pwmRef[15]_i_93_n_0\,
      I5 => \pwmRef[15]_i_27_0\(26),
      O => \pwmRef[15]_i_44_n_0\
    );
\pwmRef[15]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_99_n_0\,
      I1 => \pwmRef[15]_i_100_n_0\,
      I2 => \pwmRef[15]_i_17_n_0\,
      I3 => \pwmRef[15]_i_16_n_0\,
      I4 => \pwmRef[15]_i_93_n_0\,
      I5 => \pwmRef[15]_i_27_0\(27),
      O => \pwmRef[15]_i_45_n_0\
    );
\pwmRef[15]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_101_n_0\,
      I1 => \pwmRef[15]_i_102_n_0\,
      I2 => \pwmRef[15]_i_17_n_0\,
      I3 => \pwmRef[15]_i_16_n_0\,
      I4 => \pwmRef[15]_i_93_n_0\,
      I5 => \pwmRef[15]_i_27_0\(24),
      O => \pwmRef[15]_i_46_n_0\
    );
\pwmRef[15]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_103_n_0\,
      I1 => \pwmRef[15]_i_104_n_0\,
      I2 => \pwmRef[15]_i_17_n_0\,
      I3 => \pwmRef[15]_i_16_n_0\,
      I4 => \pwmRef[15]_i_93_n_0\,
      I5 => \pwmRef[15]_i_27_0\(25),
      O => \pwmRef[15]_i_47_n_0\
    );
\pwmRef[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[15]_i_18_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[15]_i_20_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[15]_i_5_n_0\
    );
\pwmRef[15]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pwmRef[15]_i_50_0\(29),
      I1 => \pwmRef[15]_i_50_0\(30),
      I2 => \pwmRef[15]_i_50_0\(22),
      I3 => \pwmRef[15]_i_123_n_0\,
      I4 => \pwmRef[15]_i_124_n_0\,
      O => \pwmRef[15]_i_50_n_0\
    );
\pwmRef[15]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \pwmRef[15]_i_50_0\(7),
      I1 => \pwmRef[15]_i_50_0\(8),
      I2 => \pwmRef[15]_i_50_0\(5),
      I3 => \pwmRef[15]_i_50_0\(6),
      I4 => \pwmRef[15]_i_125_n_0\,
      O => \pwmRef[15]_i_51_n_0\
    );
\pwmRef[15]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \pwmRef[15]_i_50_0\(17),
      I1 => \pwmRef[15]_i_50_0\(18),
      I2 => \pwmRef[15]_i_50_0\(19),
      I3 => \pwmRef[15]_i_50_0\(20),
      I4 => \pwmRef[15]_i_126_n_0\,
      O => \pwmRef[15]_i_52_n_0\
    );
\pwmRef[15]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(30),
      I1 => \pwmRef[15]_i_50_0\(3),
      I2 => result1(22),
      I3 => \pwmRef[15]_i_50_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_53_n_0\
    );
\pwmRef[15]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(26),
      I1 => \pwmRef[15]_i_50_0\(3),
      I2 => result1(18),
      I3 => \pwmRef[15]_i_50_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_54_n_0\
    );
\pwmRef[15]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(28),
      I1 => \pwmRef[15]_i_50_0\(3),
      I2 => result1(20),
      I3 => \pwmRef[15]_i_50_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_55_n_0\
    );
\pwmRef[15]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(24),
      I1 => \pwmRef[15]_i_50_0\(3),
      I2 => result1(16),
      I3 => \pwmRef[15]_i_50_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_56_n_0\
    );
\pwmRef[15]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(29),
      I1 => \pwmRef[15]_i_50_0\(3),
      I2 => result1(21),
      I3 => \pwmRef[15]_i_50_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_57_n_0\
    );
\pwmRef[15]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(25),
      I1 => \pwmRef[15]_i_50_0\(3),
      I2 => result1(17),
      I3 => \pwmRef[15]_i_50_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_58_n_0\
    );
\pwmRef[15]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(27),
      I1 => \pwmRef[15]_i_50_0\(3),
      I2 => result1(19),
      I3 => \pwmRef[15]_i_50_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_59_n_0\
    );
\pwmRef[15]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(23),
      I1 => \pwmRef[15]_i_50_0\(3),
      I2 => result1(15),
      I3 => \pwmRef[15]_i_50_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_60_n_0\
    );
\pwmRef[15]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_80_n_0\,
      I1 => \pwmRef_reg[15]_i_6_0\(22),
      I2 => \pwmRef[15]_i_81_n_0\,
      I3 => \pwmRef_reg[15]_i_6_0\(23),
      O => \pwmRef[15]_i_63_n_0\
    );
\pwmRef[15]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_82_n_0\,
      I1 => \pwmRef_reg[15]_i_6_0\(20),
      I2 => \pwmRef[15]_i_83_n_0\,
      I3 => \pwmRef_reg[15]_i_6_0\(21),
      O => \pwmRef[15]_i_64_n_0\
    );
\pwmRef[15]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[15]_i_84_n_0\,
      I1 => \pwmRef[15]_i_85_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(18),
      I3 => \pwmRef[15]_i_86_n_0\,
      I4 => \pwmRef[15]_i_87_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(19),
      O => \pwmRef[15]_i_65_n_0\
    );
\pwmRef[15]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[15]_i_88_n_0\,
      I1 => \pwmRef[15]_i_89_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(16),
      I3 => \pwmRef[15]_i_90_n_0\,
      I4 => \pwmRef[15]_i_91_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(17),
      O => \pwmRef[15]_i_66_n_0\
    );
\pwmRef[15]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_80_n_0\,
      I1 => \pwmRef_reg[15]_i_6_0\(23),
      I2 => \pwmRef[15]_i_81_n_0\,
      I3 => \pwmRef_reg[15]_i_6_0\(22),
      O => \pwmRef[15]_i_67_n_0\
    );
\pwmRef[15]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_82_n_0\,
      I1 => \pwmRef_reg[15]_i_6_0\(21),
      I2 => \pwmRef[15]_i_83_n_0\,
      I3 => \pwmRef_reg[15]_i_6_0\(20),
      O => \pwmRef[15]_i_68_n_0\
    );
\pwmRef[15]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[15]_i_84_n_0\,
      I1 => \pwmRef[15]_i_85_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(19),
      I3 => \pwmRef[15]_i_86_n_0\,
      I4 => \pwmRef[15]_i_87_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(18),
      O => \pwmRef[15]_i_69_n_0\
    );
\pwmRef[15]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[15]_i_88_n_0\,
      I1 => \pwmRef[15]_i_89_n_0\,
      I2 => \pwmRef_reg[15]_i_6_0\(17),
      I3 => \pwmRef[15]_i_90_n_0\,
      I4 => \pwmRef[15]_i_91_n_0\,
      I5 => \pwmRef_reg[15]_i_6_0\(16),
      O => \pwmRef[15]_i_70_n_0\
    );
\pwmRef[15]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[14]_i_3_n_0\,
      I1 => \pwmRef[14]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_3_0\(14),
      I3 => \pwmRef_reg[15]_i_3_0\(15),
      I4 => \pwmRef[15]_i_5_n_0\,
      I5 => \pwmRef[15]_i_4_n_0\,
      O => \pwmRef[15]_i_72_n_0\
    );
\pwmRef[15]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[12]_i_3_n_0\,
      I1 => \pwmRef[12]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_3_0\(12),
      I3 => \pwmRef_reg[15]_i_3_0\(13),
      I4 => \pwmRef[13]_i_3_n_0\,
      I5 => \pwmRef[13]_i_2_n_0\,
      O => \pwmRef[15]_i_73_n_0\
    );
\pwmRef[15]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[10]_i_3_n_0\,
      I1 => \pwmRef[10]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_3_0\(10),
      I3 => \pwmRef_reg[15]_i_3_0\(11),
      I4 => \pwmRef[11]_i_3_n_0\,
      I5 => \pwmRef[11]_i_2_n_0\,
      O => \pwmRef[15]_i_74_n_0\
    );
\pwmRef[15]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[8]_i_3_n_0\,
      I1 => \pwmRef[8]_i_2_n_0\,
      I2 => \pwmRef_reg[15]_i_3_0\(8),
      I3 => \pwmRef_reg[15]_i_3_0\(9),
      I4 => \pwmRef[9]_i_3_n_0\,
      I5 => \pwmRef[9]_i_2_n_0\,
      O => \pwmRef[15]_i_75_n_0\
    );
\pwmRef[15]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[14]_i_3_n_0\,
      I1 => \pwmRef[14]_i_2_n_0\,
      I2 => \pwmRef[15]_i_5_n_0\,
      I3 => \pwmRef[15]_i_4_n_0\,
      I4 => \pwmRef_reg[15]_i_3_0\(15),
      I5 => \pwmRef_reg[15]_i_3_0\(14),
      O => \pwmRef[15]_i_76_n_0\
    );
\pwmRef[15]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[12]_i_3_n_0\,
      I1 => \pwmRef[12]_i_2_n_0\,
      I2 => \pwmRef[13]_i_3_n_0\,
      I3 => \pwmRef[13]_i_2_n_0\,
      I4 => \pwmRef_reg[15]_i_3_0\(13),
      I5 => \pwmRef_reg[15]_i_3_0\(12),
      O => \pwmRef[15]_i_77_n_0\
    );
\pwmRef[15]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[10]_i_3_n_0\,
      I1 => \pwmRef[10]_i_2_n_0\,
      I2 => \pwmRef[11]_i_3_n_0\,
      I3 => \pwmRef[11]_i_2_n_0\,
      I4 => \pwmRef_reg[15]_i_3_0\(11),
      I5 => \pwmRef_reg[15]_i_3_0\(10),
      O => \pwmRef[15]_i_78_n_0\
    );
\pwmRef[15]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[8]_i_3_n_0\,
      I1 => \pwmRef[8]_i_2_n_0\,
      I2 => \pwmRef[9]_i_3_n_0\,
      I3 => \pwmRef[9]_i_2_n_0\,
      I4 => \pwmRef_reg[15]_i_3_0\(9),
      I5 => \pwmRef_reg[15]_i_3_0\(8),
      O => \pwmRef[15]_i_79_n_0\
    );
\pwmRef[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_40_n_0\,
      I1 => \pwmRef_reg[15]_i_3_0\(30),
      I2 => \pwmRef[15]_i_41_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(31),
      O => \pwmRef[15]_i_8_n_0\
    );
\pwmRef[15]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAE0000"
    )
        port map (
      I0 => \pwmRef[15]_i_21_n_0\,
      I1 => \pwmRef[15]_i_155_n_0\,
      I2 => \pwmRef[15]_i_19_n_0\,
      I3 => \pwmRef[15]_i_156_n_0\,
      I4 => \pwmRef[15]_i_16_n_0\,
      I5 => \pwmRef[15]_i_157_n_0\,
      O => \pwmRef[15]_i_80_n_0\
    );
\pwmRef[15]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_158_n_0\,
      I1 => \pwmRef[15]_i_159_n_0\,
      I2 => \pwmRef[15]_i_17_n_0\,
      I3 => \pwmRef[15]_i_16_n_0\,
      I4 => \pwmRef[15]_i_93_n_0\,
      I5 => \pwmRef[15]_i_27_0\(23),
      O => \pwmRef[15]_i_81_n_0\
    );
\pwmRef[15]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAE0000"
    )
        port map (
      I0 => \pwmRef[15]_i_21_n_0\,
      I1 => \pwmRef[15]_i_160_n_0\,
      I2 => \pwmRef[15]_i_19_n_0\,
      I3 => \pwmRef[15]_i_161_n_0\,
      I4 => \pwmRef[15]_i_16_n_0\,
      I5 => \pwmRef[15]_i_162_n_0\,
      O => \pwmRef[15]_i_82_n_0\
    );
\pwmRef[15]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAE0000"
    )
        port map (
      I0 => \pwmRef[15]_i_21_n_0\,
      I1 => \pwmRef[15]_i_163_n_0\,
      I2 => \pwmRef[15]_i_19_n_0\,
      I3 => \pwmRef[15]_i_164_n_0\,
      I4 => \pwmRef[15]_i_16_n_0\,
      I5 => \pwmRef[15]_i_165_n_0\,
      O => \pwmRef[15]_i_83_n_0\
    );
\pwmRef[15]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[15]_i_166_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[15]_i_167_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[15]_i_84_n_0\
    );
\pwmRef[15]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(18),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_85_n_0\
    );
\pwmRef[15]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[15]_i_160_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[15]_i_166_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[15]_i_86_n_0\
    );
\pwmRef[15]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(19),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_87_n_0\
    );
\pwmRef[15]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[15]_i_168_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[15]_i_18_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[15]_i_88_n_0\
    );
\pwmRef[15]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(16),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_89_n_0\
    );
\pwmRef[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_42_n_0\,
      I1 => \pwmRef_reg[15]_i_3_0\(28),
      I2 => \pwmRef_reg[15]_i_3_0\(29),
      I3 => \pwmRef[15]_i_43_n_0\,
      O => \pwmRef[15]_i_9_n_0\
    );
\pwmRef[15]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[15]_i_167_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[15]_i_168_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[15]_i_90_n_0\
    );
\pwmRef[15]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(17),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_91_n_0\
    );
\pwmRef[15]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000004"
    )
        port map (
      I0 => \pwmRef[15]_i_50_0\(1),
      I1 => result1(30),
      I2 => \pwmRef[15]_i_50_0\(4),
      I3 => \pwmRef[15]_i_50_0\(3),
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => result1(31),
      O => \pwmRef[15]_i_92_n_0\
    );
\pwmRef[15]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \lastError_reg[0]_2\,
      I1 => \lastError_reg[0]_1\,
      I2 => \lastError_reg[0]_0\,
      O => \pwmRef[15]_i_93_n_0\
    );
\pwmRef[15]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19_n_0\,
      I1 => \pwmRef[15]_i_169_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_170_n_0\,
      I4 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[15]_i_94_n_0\
    );
\pwmRef[15]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000004"
    )
        port map (
      I0 => \pwmRef[15]_i_50_0\(1),
      I1 => result1(29),
      I2 => \pwmRef[15]_i_50_0\(4),
      I3 => \pwmRef[15]_i_50_0\(3),
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => result1(31),
      O => \pwmRef[15]_i_95_n_0\
    );
\pwmRef[15]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \pwmRef[15]_i_21_n_0\,
      I1 => \pwmRef[15]_i_95_n_0\,
      I2 => \pwmRef[15]_i_19_n_0\,
      I3 => \pwmRef[15]_i_92_n_0\,
      I4 => \pwmRef[15]_i_17_n_0\,
      O => result0(29)
    );
\pwmRef[15]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19_n_0\,
      I1 => \pwmRef[15]_i_170_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_171_n_0\,
      I4 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[15]_i_97_n_0\
    );
\pwmRef[15]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_172_n_0\,
      I1 => \pwmRef[15]_i_50_0\(1),
      I2 => \pwmRef[15]_i_173_n_0\,
      O => \pwmRef[15]_i_98_n_0\
    );
\pwmRef[15]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19_n_0\,
      I1 => \pwmRef[15]_i_172_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[15]_i_173_n_0\,
      I4 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[15]_i_99_n_0\
    );
\pwmRef[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[1]_i_2_n_0\,
      I2 => \pwmRef[1]_i_3_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(1),
      I4 => \pwmRef_reg[15]_i_6_0\(1),
      I5 => result10_in,
      O => \pwmRef[1]_i_1_n_0\
    );
\pwmRef[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(1),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[1]_i_2_n_0\
    );
\pwmRef[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[1]_i_4_n_0\,
      I2 => \pwmRef[15]_i_19_n_0\,
      I3 => \pwmRef[2]_i_4_n_0\,
      I4 => \pwmRef[15]_i_17_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[1]_i_3_n_0\
    );
\pwmRef[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \pwmRef[1]_i_5_n_0\,
      I1 => \pwmRef[5]_i_5_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[7]_i_5_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[3]_i_5_n_0\,
      O => \pwmRef[1]_i_4_n_0\
    );
\pwmRef[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(1),
      I1 => result1(17),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(25),
      I4 => \pwmRef[15]_i_50_0\(4),
      I5 => result1(9),
      O => \pwmRef[1]_i_5_n_0\
    );
\pwmRef[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[2]_i_2_n_0\,
      I2 => \pwmRef[2]_i_3_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(2),
      I4 => \pwmRef_reg[15]_i_6_0\(2),
      I5 => result10_in,
      O => \pwmRef[2]_i_1_n_0\
    );
\pwmRef[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(2),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[2]_i_2_n_0\
    );
\pwmRef[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[3]_i_4_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[2]_i_4_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[2]_i_3_n_0\
    );
\pwmRef[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[8]_i_5_n_0\,
      I1 => \pwmRef[4]_i_5_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[6]_i_5_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[2]_i_5_n_0\,
      O => \pwmRef[2]_i_4_n_0\
    );
\pwmRef[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(2),
      I1 => result1(18),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(26),
      I4 => \pwmRef[15]_i_50_0\(4),
      I5 => result1(10),
      O => \pwmRef[2]_i_5_n_0\
    );
\pwmRef[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[3]_i_2_n_0\,
      I2 => \pwmRef[3]_i_3_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(3),
      I4 => \pwmRef_reg[15]_i_6_0\(3),
      I5 => result10_in,
      O => \pwmRef[3]_i_1_n_0\
    );
\pwmRef[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(2),
      I1 => \result3__0_n_103\,
      I2 => \result3__0_n_102\,
      I3 => p_1_in1_in(3),
      O => \pwmRef[3]_i_10_n_0\
    );
\pwmRef[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(1),
      I1 => \result3__0_n_104\,
      I2 => \result3__0_n_103\,
      I3 => p_1_in1_in(2),
      O => \pwmRef[3]_i_11_n_0\
    );
\pwmRef[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(0),
      I1 => \result3__0_n_105\,
      I2 => \result3__0_n_104\,
      I3 => p_1_in1_in(1),
      O => \pwmRef[3]_i_12_n_0\
    );
\pwmRef[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(0),
      I1 => \result3__0_n_105\,
      O => \pwmRef[3]_i_13_n_0\
    );
\pwmRef[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(3),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[3]_i_2_n_0\
    );
\pwmRef[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[4]_i_4_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[3]_i_4_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[3]_i_3_n_0\
    );
\pwmRef[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[9]_i_5_n_0\,
      I1 => \pwmRef[5]_i_5_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[7]_i_5_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[3]_i_5_n_0\,
      O => \pwmRef[3]_i_4_n_0\
    );
\pwmRef[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(3),
      I1 => result1(19),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(27),
      I4 => \pwmRef[15]_i_50_0\(4),
      I5 => result1(11),
      O => \pwmRef[3]_i_5_n_0\
    );
\pwmRef[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_103\,
      I1 => p_1_in1_in(2),
      O => \pwmRef[3]_i_7_n_0\
    );
\pwmRef[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_104\,
      I1 => p_1_in1_in(1),
      O => \pwmRef[3]_i_8_n_0\
    );
\pwmRef[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_105\,
      I1 => p_1_in1_in(0),
      O => \pwmRef[3]_i_9_n_0\
    );
\pwmRef[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[4]_i_2_n_0\,
      I2 => \pwmRef[4]_i_3_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(4),
      I4 => \pwmRef_reg[15]_i_6_0\(4),
      I5 => result10_in,
      O => \pwmRef[4]_i_1_n_0\
    );
\pwmRef[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(4),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[4]_i_2_n_0\
    );
\pwmRef[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[5]_i_4_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[4]_i_4_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[4]_i_3_n_0\
    );
\pwmRef[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[10]_i_5_n_0\,
      I1 => \pwmRef[6]_i_5_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[8]_i_5_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[4]_i_5_n_0\,
      O => \pwmRef[4]_i_4_n_0\
    );
\pwmRef[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(4),
      I1 => result1(20),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(28),
      I4 => \pwmRef[15]_i_50_0\(4),
      I5 => result1(12),
      O => \pwmRef[4]_i_5_n_0\
    );
\pwmRef[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[5]_i_2_n_0\,
      I2 => \pwmRef[5]_i_3_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(5),
      I4 => \pwmRef_reg[15]_i_6_0\(5),
      I5 => result10_in,
      O => \pwmRef[5]_i_1_n_0\
    );
\pwmRef[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(5),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[5]_i_2_n_0\
    );
\pwmRef[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[6]_i_4_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[5]_i_4_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[5]_i_3_n_0\
    );
\pwmRef[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[11]_i_5_n_0\,
      I1 => \pwmRef[7]_i_5_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[9]_i_5_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[5]_i_5_n_0\,
      O => \pwmRef[5]_i_4_n_0\
    );
\pwmRef[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(5),
      I1 => result1(21),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(29),
      I4 => \pwmRef[15]_i_50_0\(4),
      I5 => result1(13),
      O => \pwmRef[5]_i_5_n_0\
    );
\pwmRef[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[6]_i_2_n_0\,
      I2 => \pwmRef[6]_i_3_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(6),
      I4 => \pwmRef_reg[15]_i_6_0\(6),
      I5 => result10_in,
      O => \pwmRef[6]_i_1_n_0\
    );
\pwmRef[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(6),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[6]_i_2_n_0\
    );
\pwmRef[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[7]_i_4_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[6]_i_4_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[6]_i_3_n_0\
    );
\pwmRef[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[12]_i_5_n_0\,
      I1 => \pwmRef[8]_i_5_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[10]_i_5_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[6]_i_5_n_0\,
      O => \pwmRef[6]_i_4_n_0\
    );
\pwmRef[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(6),
      I1 => result1(22),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(30),
      I4 => \pwmRef[15]_i_50_0\(4),
      I5 => result1(14),
      O => \pwmRef[6]_i_5_n_0\
    );
\pwmRef[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[7]_i_2_n_0\,
      I2 => \pwmRef[7]_i_3_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(7),
      I4 => \pwmRef_reg[15]_i_6_0\(7),
      I5 => result10_in,
      O => \pwmRef[7]_i_1_n_0\
    );
\pwmRef[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_102\,
      I1 => p_1_in1_in(3),
      O => \pwmRef[7]_i_10_n_0\
    );
\pwmRef[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(6),
      I1 => \result3__0_n_99\,
      I2 => \result3__0_n_98\,
      I3 => p_1_in1_in(7),
      O => \pwmRef[7]_i_11_n_0\
    );
\pwmRef[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => \result3__0_n_100\,
      I2 => \result3__0_n_99\,
      I3 => p_1_in1_in(6),
      O => \pwmRef[7]_i_12_n_0\
    );
\pwmRef[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(4),
      I1 => \result3__0_n_101\,
      I2 => \result3__0_n_100\,
      I3 => p_1_in1_in(5),
      O => \pwmRef[7]_i_13_n_0\
    );
\pwmRef[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => \result3__0_n_102\,
      I2 => \result3__0_n_101\,
      I3 => p_1_in1_in(4),
      O => \pwmRef[7]_i_14_n_0\
    );
\pwmRef[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(7),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[7]_i_2_n_0\
    );
\pwmRef[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[8]_i_4_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[7]_i_4_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[7]_i_3_n_0\
    );
\pwmRef[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[13]_i_5_n_0\,
      I1 => \pwmRef[9]_i_5_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[11]_i_5_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[7]_i_5_n_0\,
      O => \pwmRef[7]_i_4_n_0\
    );
\pwmRef[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0A0C0CFA0A"
    )
        port map (
      I0 => result1(7),
      I1 => result1(23),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(15),
      I4 => \pwmRef[15]_i_50_0\(4),
      I5 => result1(31),
      O => \pwmRef[7]_i_5_n_0\
    );
\pwmRef[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_99\,
      I1 => p_1_in1_in(6),
      O => \pwmRef[7]_i_7_n_0\
    );
\pwmRef[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_100\,
      I1 => p_1_in1_in(5),
      O => \pwmRef[7]_i_8_n_0\
    );
\pwmRef[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_101\,
      I1 => p_1_in1_in(4),
      O => \pwmRef[7]_i_9_n_0\
    );
\pwmRef[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[8]_i_2_n_0\,
      I2 => \pwmRef[8]_i_3_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(8),
      I4 => \pwmRef_reg[15]_i_6_0\(8),
      I5 => result10_in,
      O => \pwmRef[8]_i_1_n_0\
    );
\pwmRef[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(8),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[8]_i_2_n_0\
    );
\pwmRef[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[9]_i_4_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[8]_i_4_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[8]_i_3_n_0\
    );
\pwmRef[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[14]_i_5_n_0\,
      I1 => \pwmRef[10]_i_5_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[12]_i_5_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[8]_i_5_n_0\,
      O => \pwmRef[8]_i_4_n_0\
    );
\pwmRef[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(16),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(24),
      I4 => \pwmRef[15]_i_50_0\(4),
      I5 => result1(8),
      O => \pwmRef[8]_i_5_n_0\
    );
\pwmRef[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3_n_0\,
      I1 => \pwmRef[9]_i_2_n_0\,
      I2 => \pwmRef[9]_i_3_n_0\,
      I3 => \pwmRef_reg[15]_i_3_0\(9),
      I4 => \pwmRef_reg[15]_i_6_0\(9),
      I5 => result10_in,
      O => \pwmRef[9]_i_1_n_0\
    );
\pwmRef[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27_0\(9),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[9]_i_2_n_0\
    );
\pwmRef[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16_n_0\,
      I1 => \pwmRef[15]_i_17_n_0\,
      I2 => \pwmRef[10]_i_4_n_0\,
      I3 => \pwmRef[15]_i_19_n_0\,
      I4 => \pwmRef[9]_i_4_n_0\,
      I5 => \pwmRef[15]_i_21_n_0\,
      O => \pwmRef[9]_i_3_n_0\
    );
\pwmRef[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_60_n_0\,
      I1 => \pwmRef[11]_i_5_n_0\,
      I2 => \pwmRef[15]_i_50_0\(1),
      I3 => \pwmRef[13]_i_5_n_0\,
      I4 => \pwmRef[15]_i_50_0\(2),
      I5 => \pwmRef[9]_i_5_n_0\,
      O => \pwmRef[9]_i_4_n_0\
    );
\pwmRef[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(17),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50_0\(3),
      I3 => result1(25),
      I4 => \pwmRef[15]_i_50_0\(4),
      I5 => result1(9),
      O => \pwmRef[9]_i_5_n_0\
    );
\pwmRef_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[0]_i_1_n_0\,
      Q => \pwmRef_reg[15]_0\(0),
      R => '0'
    );
\pwmRef_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[10]_i_1_n_0\,
      Q => \pwmRef_reg[15]_0\(10),
      R => '0'
    );
\pwmRef_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[11]_i_1_n_0\,
      Q => \pwmRef_reg[15]_0\(11),
      R => '0'
    );
\pwmRef_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[7]_i_6_n_0\,
      CO(3) => \pwmRef_reg[11]_i_6_n_0\,
      CO(2) => \pwmRef_reg[11]_i_6_n_1\,
      CO(1) => \pwmRef_reg[11]_i_6_n_2\,
      CO(0) => \pwmRef_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[11]_i_7_n_0\,
      DI(2) => \pwmRef[11]_i_8_n_0\,
      DI(1) => \pwmRef[11]_i_9_n_0\,
      DI(0) => \pwmRef[11]_i_10_n_0\,
      O(3 downto 0) => result1(11 downto 8),
      S(3) => \pwmRef[11]_i_11_n_0\,
      S(2) => \pwmRef[11]_i_12_n_0\,
      S(1) => \pwmRef[11]_i_13_n_0\,
      S(0) => \pwmRef[11]_i_14_n_0\
    );
\pwmRef_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[12]_i_1_n_0\,
      Q => \pwmRef_reg[15]_0\(12),
      R => '0'
    );
\pwmRef_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[13]_i_1_n_0\,
      Q => \pwmRef_reg[15]_0\(13),
      R => '0'
    );
\pwmRef_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[14]_i_1_n_0\,
      Q => \pwmRef_reg[15]_0\(14),
      R => '0'
    );
\pwmRef_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[15]_i_2_n_0\,
      Q => \pwmRef_reg[15]_0\(15),
      R => '0'
    );
\pwmRef_reg[15]_i_105\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_176_n_0\,
      CO(3) => \pwmRef_reg[15]_i_105_n_0\,
      CO(2) => \pwmRef_reg[15]_i_105_n_1\,
      CO(1) => \pwmRef_reg[15]_i_105_n_2\,
      CO(0) => \pwmRef_reg[15]_i_105_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_177_n_0\,
      DI(2) => \pwmRef[15]_i_178_n_0\,
      DI(1) => \pwmRef[15]_i_179_n_0\,
      DI(0) => \pwmRef[15]_i_180_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_105_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_181_n_0\,
      S(2) => \pwmRef[15]_i_182_n_0\,
      S(1) => \pwmRef[15]_i_183_n_0\,
      S(0) => \pwmRef[15]_i_184_n_0\
    );
\pwmRef_reg[15]_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_187_n_0\,
      CO(3) => \pwmRef_reg[15]_i_114_n_0\,
      CO(2) => \pwmRef_reg[15]_i_114_n_1\,
      CO(1) => \pwmRef_reg[15]_i_114_n_2\,
      CO(0) => \pwmRef_reg[15]_i_114_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_188_n_0\,
      DI(2) => \pwmRef[15]_i_189_n_0\,
      DI(1) => \pwmRef[15]_i_190_n_0\,
      DI(0) => \pwmRef[15]_i_191_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_114_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_192_n_0\,
      S(2) => \pwmRef[15]_i_193_n_0\,
      S(1) => \pwmRef[15]_i_194_n_0\,
      S(0) => \pwmRef[15]_i_195_n_0\
    );
\pwmRef_reg[15]_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_129_n_0\,
      CO(3) => \pwmRef_reg[15]_i_127_n_0\,
      CO(2) => \pwmRef_reg[15]_i_127_n_1\,
      CO(1) => \pwmRef_reg[15]_i_127_n_2\,
      CO(0) => \pwmRef_reg[15]_i_127_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_196_n_0\,
      DI(2) => \pwmRef[15]_i_197_n_0\,
      DI(1) => \pwmRef[15]_i_198_n_0\,
      DI(0) => \pwmRef[15]_i_199_n_0\,
      O(3 downto 0) => result1(23 downto 20),
      S(3) => \pwmRef[15]_i_200_n_0\,
      S(2) => \pwmRef[15]_i_201_n_0\,
      S(1) => \pwmRef[15]_i_202_n_0\,
      S(0) => \pwmRef[15]_i_203_n_0\
    );
\pwmRef_reg[15]_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_127_n_0\,
      CO(3) => \pwmRef_reg[15]_i_128_n_0\,
      CO(2) => \pwmRef_reg[15]_i_128_n_1\,
      CO(1) => \pwmRef_reg[15]_i_128_n_2\,
      CO(0) => \pwmRef_reg[15]_i_128_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_204_n_0\,
      DI(2) => \pwmRef[15]_i_205_n_0\,
      DI(1) => \pwmRef[15]_i_206_n_0\,
      DI(0) => \pwmRef[15]_i_207_n_0\,
      O(3 downto 0) => result1(27 downto 24),
      S(3) => \pwmRef[15]_i_208_n_0\,
      S(2) => \pwmRef[15]_i_209_n_0\,
      S(1) => \pwmRef[15]_i_210_n_0\,
      S(0) => \pwmRef[15]_i_211_n_0\
    );
\pwmRef_reg[15]_i_129\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_130_n_0\,
      CO(3) => \pwmRef_reg[15]_i_129_n_0\,
      CO(2) => \pwmRef_reg[15]_i_129_n_1\,
      CO(1) => \pwmRef_reg[15]_i_129_n_2\,
      CO(0) => \pwmRef_reg[15]_i_129_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_212_n_0\,
      DI(2) => \pwmRef[15]_i_213_n_0\,
      DI(1) => \pwmRef[15]_i_214_n_0\,
      DI(0) => \pwmRef[15]_i_215_n_0\,
      O(3 downto 0) => result1(19 downto 16),
      S(3) => \pwmRef[15]_i_216_n_0\,
      S(2) => \pwmRef[15]_i_217_n_0\,
      S(1) => \pwmRef[15]_i_218_n_0\,
      S(0) => \pwmRef[15]_i_219_n_0\
    );
\pwmRef_reg[15]_i_130\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[11]_i_6_n_0\,
      CO(3) => \pwmRef_reg[15]_i_130_n_0\,
      CO(2) => \pwmRef_reg[15]_i_130_n_1\,
      CO(1) => \pwmRef_reg[15]_i_130_n_2\,
      CO(0) => \pwmRef_reg[15]_i_130_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_220_n_0\,
      DI(2) => \pwmRef[15]_i_221_n_0\,
      DI(1) => \pwmRef[15]_i_222_n_0\,
      DI(0) => \pwmRef[15]_i_223_n_0\,
      O(3 downto 0) => result1(15 downto 12),
      S(3) => \pwmRef[15]_i_224_n_0\,
      S(2) => \pwmRef[15]_i_225_n_0\,
      S(1) => \pwmRef[15]_i_226_n_0\,
      S(0) => \pwmRef[15]_i_227_n_0\
    );
\pwmRef_reg[15]_i_138\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_138_n_0\,
      CO(2) => \pwmRef_reg[15]_i_138_n_1\,
      CO(1) => \pwmRef_reg[15]_i_138_n_2\,
      CO(0) => \pwmRef_reg[15]_i_138_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_232_n_0\,
      DI(2) => \pwmRef[15]_i_233_n_0\,
      DI(1) => \pwmRef[15]_i_234_n_0\,
      DI(0) => \pwmRef[15]_i_235_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_138_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_236_n_0\,
      S(2) => \pwmRef[15]_i_237_n_0\,
      S(1) => \pwmRef[15]_i_238_n_0\,
      S(0) => \pwmRef[15]_i_239_n_0\
    );
\pwmRef_reg[15]_i_176\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_245_n_0\,
      CO(3) => \pwmRef_reg[15]_i_176_n_0\,
      CO(2) => \pwmRef_reg[15]_i_176_n_1\,
      CO(1) => \pwmRef_reg[15]_i_176_n_2\,
      CO(0) => \pwmRef_reg[15]_i_176_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_246_n_0\,
      DI(2) => \pwmRef[15]_i_247_n_0\,
      DI(1) => \pwmRef[15]_i_248_n_0\,
      DI(0) => \pwmRef[15]_i_249_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_176_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_250_n_0\,
      S(2) => \pwmRef[15]_i_251_n_0\,
      S(1) => \pwmRef[15]_i_252_n_0\,
      S(0) => \pwmRef[15]_i_253_n_0\
    );
\pwmRef_reg[15]_i_186\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_254_n_0\,
      CO(3) => \deadBand_reg[0][27]\(0),
      CO(2) => \pwmRef_reg[15]_i_186_n_1\,
      CO(1) => \pwmRef_reg[15]_i_186_n_2\,
      CO(0) => \pwmRef_reg[15]_i_186_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(27 downto 24),
      S(3) => \pwmRef[15]_i_260_n_0\,
      S(2) => \pwmRef[15]_i_261_n_0\,
      S(1) => \pwmRef[15]_i_262_n_0\,
      S(0) => \pwmRef[15]_i_263_n_0\
    );
\pwmRef_reg[15]_i_187\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_264_n_0\,
      CO(3) => \pwmRef_reg[15]_i_187_n_0\,
      CO(2) => \pwmRef_reg[15]_i_187_n_1\,
      CO(1) => \pwmRef_reg[15]_i_187_n_2\,
      CO(0) => \pwmRef_reg[15]_i_187_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_265_n_0\,
      DI(2) => \pwmRef[15]_i_266_n_0\,
      DI(1) => \pwmRef[15]_i_267_n_0\,
      DI(0) => \pwmRef[15]_i_268_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_187_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_269_n_0\,
      S(2) => \pwmRef[15]_i_270_n_0\,
      S(1) => \pwmRef[15]_i_271_n_0\,
      S(0) => \pwmRef[15]_i_272_n_0\
    );
\pwmRef_reg[15]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_62_n_0\,
      CO(3) => \pwmRef_reg[15]_i_22_n_0\,
      CO(2) => \pwmRef_reg[15]_i_22_n_1\,
      CO(1) => \pwmRef_reg[15]_i_22_n_2\,
      CO(0) => \pwmRef_reg[15]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_63_n_0\,
      DI(2) => \pwmRef[15]_i_64_n_0\,
      DI(1) => \pwmRef[15]_i_65_n_0\,
      DI(0) => \pwmRef[15]_i_66_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_67_n_0\,
      S(2) => \pwmRef[15]_i_68_n_0\,
      S(1) => \pwmRef[15]_i_69_n_0\,
      S(0) => \pwmRef[15]_i_70_n_0\
    );
\pwmRef_reg[15]_i_228\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_230_n_0\,
      CO(3) => \NLW_pwmRef_reg[15]_i_228_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_228_n_1\,
      CO(1) => \pwmRef_reg[15]_i_228_n_2\,
      CO(0) => \pwmRef_reg[15]_i_228_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result3__1_n_92\,
      DI(1) => \result3__1_n_93\,
      DI(0) => \result3__1_n_94\,
      O(3 downto 0) => \result3__0__0\(31 downto 28),
      S(3) => \pwmRef[15]_i_277_n_0\,
      S(2) => \pwmRef[15]_i_278_n_0\,
      S(1) => \pwmRef[15]_i_279_n_0\,
      S(0) => \pwmRef[15]_i_280_n_0\
    );
\pwmRef_reg[15]_i_229\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_231_n_0\,
      CO(3) => \NLW_pwmRef_reg[15]_i_229_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_229_n_1\,
      CO(1) => \pwmRef_reg[15]_i_229_n_2\,
      CO(0) => \pwmRef_reg[15]_i_229_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in1_in(30 downto 28),
      O(3 downto 0) => result30_in(31 downto 28),
      S(3) => \pwmRef[15]_i_281_n_0\,
      S(2) => \pwmRef[15]_i_282_n_0\,
      S(1) => \pwmRef[15]_i_283_n_0\,
      S(0) => \pwmRef[15]_i_284_n_0\
    );
\pwmRef_reg[15]_i_230\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_273_n_0\,
      CO(3) => \pwmRef_reg[15]_i_230_n_0\,
      CO(2) => \pwmRef_reg[15]_i_230_n_1\,
      CO(1) => \pwmRef_reg[15]_i_230_n_2\,
      CO(0) => \pwmRef_reg[15]_i_230_n_3\,
      CYINIT => '0',
      DI(3) => \result3__1_n_95\,
      DI(2) => \result3__1_n_96\,
      DI(1) => \result3__1_n_97\,
      DI(0) => \result3__1_n_98\,
      O(3 downto 0) => \result3__0__0\(27 downto 24),
      S(3) => \pwmRef[15]_i_285_n_0\,
      S(2) => \pwmRef[15]_i_286_n_0\,
      S(1) => \pwmRef[15]_i_287_n_0\,
      S(0) => \pwmRef[15]_i_288_n_0\
    );
\pwmRef_reg[15]_i_231\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_274_n_0\,
      CO(3) => \pwmRef_reg[15]_i_231_n_0\,
      CO(2) => \pwmRef_reg[15]_i_231_n_1\,
      CO(1) => \pwmRef_reg[15]_i_231_n_2\,
      CO(0) => \pwmRef_reg[15]_i_231_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in1_in(27 downto 24),
      O(3 downto 0) => result30_in(27 downto 24),
      S(3) => \pwmRef[15]_i_289_n_0\,
      S(2) => \pwmRef[15]_i_290_n_0\,
      S(1) => \pwmRef[15]_i_291_n_0\,
      S(0) => \pwmRef[15]_i_292_n_0\
    );
\pwmRef_reg[15]_i_245\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_245_n_0\,
      CO(2) => \pwmRef_reg[15]_i_245_n_1\,
      CO(1) => \pwmRef_reg[15]_i_245_n_2\,
      CO(0) => \pwmRef_reg[15]_i_245_n_3\,
      CYINIT => '1',
      DI(3) => \pwmRef[15]_i_293_n_0\,
      DI(2) => \pwmRef[15]_i_294_n_0\,
      DI(1) => \pwmRef[15]_i_295_n_0\,
      DI(0) => \pwmRef[15]_i_296_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_245_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_297_n_0\,
      S(2) => \pwmRef[15]_i_298_n_0\,
      S(1) => \pwmRef[15]_i_299_n_0\,
      S(0) => \pwmRef[15]_i_300_n_0\
    );
\pwmRef_reg[15]_i_254\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_255_n_0\,
      CO(3) => \pwmRef_reg[15]_i_254_n_0\,
      CO(2) => \pwmRef_reg[15]_i_254_n_1\,
      CO(1) => \pwmRef_reg[15]_i_254_n_2\,
      CO(0) => \pwmRef_reg[15]_i_254_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(23 downto 20),
      S(3) => \pwmRef[15]_i_303_n_0\,
      S(2) => \pwmRef[15]_i_304_n_0\,
      S(1) => \pwmRef[15]_i_305_n_0\,
      S(0) => \pwmRef[15]_i_306_n_0\
    );
\pwmRef_reg[15]_i_255\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_301_n_0\,
      CO(3) => \pwmRef_reg[15]_i_255_n_0\,
      CO(2) => \pwmRef_reg[15]_i_255_n_1\,
      CO(1) => \pwmRef_reg[15]_i_255_n_2\,
      CO(0) => \pwmRef_reg[15]_i_255_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(19 downto 16),
      S(3) => \pwmRef[15]_i_307_n_0\,
      S(2) => \pwmRef[15]_i_308_n_0\,
      S(1) => \pwmRef[15]_i_309_n_0\,
      S(0) => \pwmRef[15]_i_310_n_0\
    );
\pwmRef_reg[15]_i_264\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_264_n_0\,
      CO(2) => \pwmRef_reg[15]_i_264_n_1\,
      CO(1) => \pwmRef_reg[15]_i_264_n_2\,
      CO(0) => \pwmRef_reg[15]_i_264_n_3\,
      CYINIT => '1',
      DI(3) => \pwmRef[15]_i_311_n_0\,
      DI(2) => \pwmRef[15]_i_312_n_0\,
      DI(1) => \pwmRef[15]_i_313_n_0\,
      DI(0) => \pwmRef[15]_i_314_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_264_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_315_n_0\,
      S(2) => \pwmRef[15]_i_316_n_0\,
      S(1) => \pwmRef[15]_i_317_n_0\,
      S(0) => \pwmRef[15]_i_318_n_0\
    );
\pwmRef_reg[15]_i_273\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_275_n_0\,
      CO(3) => \pwmRef_reg[15]_i_273_n_0\,
      CO(2) => \pwmRef_reg[15]_i_273_n_1\,
      CO(1) => \pwmRef_reg[15]_i_273_n_2\,
      CO(0) => \pwmRef_reg[15]_i_273_n_3\,
      CYINIT => '0',
      DI(3) => \result3__1_n_99\,
      DI(2) => \result3__1_n_100\,
      DI(1) => \result3__1_n_101\,
      DI(0) => \result3__1_n_102\,
      O(3 downto 0) => \result3__0__0\(23 downto 20),
      S(3) => \pwmRef[15]_i_319_n_0\,
      S(2) => \pwmRef[15]_i_320_n_0\,
      S(1) => \pwmRef[15]_i_321_n_0\,
      S(0) => \pwmRef[15]_i_322_n_0\
    );
\pwmRef_reg[15]_i_274\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_276_n_0\,
      CO(3) => \pwmRef_reg[15]_i_274_n_0\,
      CO(2) => \pwmRef_reg[15]_i_274_n_1\,
      CO(1) => \pwmRef_reg[15]_i_274_n_2\,
      CO(0) => \pwmRef_reg[15]_i_274_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in1_in(23 downto 20),
      O(3 downto 0) => result30_in(23 downto 20),
      S(3) => \pwmRef[15]_i_323_n_0\,
      S(2) => \pwmRef[15]_i_324_n_0\,
      S(1) => \pwmRef[15]_i_325_n_0\,
      S(0) => \pwmRef[15]_i_326_n_0\
    );
\pwmRef_reg[15]_i_275\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_275_n_0\,
      CO(2) => \pwmRef_reg[15]_i_275_n_1\,
      CO(1) => \pwmRef_reg[15]_i_275_n_2\,
      CO(0) => \pwmRef_reg[15]_i_275_n_3\,
      CYINIT => '0',
      DI(3) => \result3__1_n_103\,
      DI(2) => \result3__1_n_104\,
      DI(1) => \result3__1_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \result3__0__0\(19 downto 16),
      S(3) => \pwmRef[15]_i_327_n_0\,
      S(2) => \pwmRef[15]_i_328_n_0\,
      S(1) => \pwmRef[15]_i_329_n_0\,
      S(0) => \result3__0_n_89\
    );
\pwmRef_reg[15]_i_276\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_276_n_0\,
      CO(2) => \pwmRef_reg[15]_i_276_n_1\,
      CO(1) => \pwmRef_reg[15]_i_276_n_2\,
      CO(0) => \pwmRef_reg[15]_i_276_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in1_in(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => result30_in(19 downto 16),
      S(3) => \pwmRef[15]_i_330_n_0\,
      S(2) => \pwmRef[15]_i_331_n_0\,
      S(1) => \pwmRef[15]_i_332_n_0\,
      S(0) => p_1_in1_in(16)
    );
\pwmRef_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_7_n_0\,
      CO(3) => \pwmRef_reg[15]_i_3_n_0\,
      CO(2) => \pwmRef_reg[15]_i_3_n_1\,
      CO(1) => \pwmRef_reg[15]_i_3_n_2\,
      CO(0) => \pwmRef_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_8_n_0\,
      DI(2) => \pwmRef[15]_i_9_n_0\,
      DI(1) => \pwmRef[15]_i_10_n_0\,
      DI(0) => \pwmRef[15]_i_11_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_12_n_0\,
      S(2) => \pwmRef[15]_i_13_n_0\,
      S(1) => \pwmRef[15]_i_14_n_0\,
      S(0) => \pwmRef[15]_i_15_n_0\
    );
\pwmRef_reg[15]_i_301\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_302_n_0\,
      CO(3) => \pwmRef_reg[15]_i_301_n_0\,
      CO(2) => \pwmRef_reg[15]_i_301_n_1\,
      CO(1) => \pwmRef_reg[15]_i_301_n_2\,
      CO(0) => \pwmRef_reg[15]_i_301_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(15 downto 12),
      S(3) => \pwmRef[15]_i_335_n_0\,
      S(2) => \pwmRef[15]_i_336_n_0\,
      S(1) => \pwmRef[15]_i_337_n_0\,
      S(0) => \pwmRef[15]_i_338_n_0\
    );
\pwmRef_reg[15]_i_302\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_333_n_0\,
      CO(3) => \pwmRef_reg[15]_i_302_n_0\,
      CO(2) => \pwmRef_reg[15]_i_302_n_1\,
      CO(1) => \pwmRef_reg[15]_i_302_n_2\,
      CO(0) => \pwmRef_reg[15]_i_302_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(11 downto 8),
      S(3) => \pwmRef[15]_i_339_n_0\,
      S(2) => \pwmRef[15]_i_340_n_0\,
      S(1) => \pwmRef[15]_i_341_n_0\,
      S(0) => \pwmRef[15]_i_342_n_0\
    );
\pwmRef_reg[15]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_71_n_0\,
      CO(3) => \pwmRef_reg[15]_i_31_n_0\,
      CO(2) => \pwmRef_reg[15]_i_31_n_1\,
      CO(1) => \pwmRef_reg[15]_i_31_n_2\,
      CO(0) => \pwmRef_reg[15]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_72_n_0\,
      DI(2) => \pwmRef[15]_i_73_n_0\,
      DI(1) => \pwmRef[15]_i_74_n_0\,
      DI(0) => \pwmRef[15]_i_75_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_76_n_0\,
      S(2) => \pwmRef[15]_i_77_n_0\,
      S(1) => \pwmRef[15]_i_78_n_0\,
      S(0) => \pwmRef[15]_i_79_n_0\
    );
\pwmRef_reg[15]_i_333\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_334_n_0\,
      CO(3) => \pwmRef_reg[15]_i_333_n_0\,
      CO(2) => \pwmRef_reg[15]_i_333_n_1\,
      CO(1) => \pwmRef_reg[15]_i_333_n_2\,
      CO(0) => \pwmRef_reg[15]_i_333_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(7 downto 4),
      S(3) => \pwmRef[15]_i_343_n_0\,
      S(2) => \pwmRef[15]_i_344_n_0\,
      S(1) => \pwmRef[15]_i_345_n_0\,
      S(0) => \pwmRef[15]_i_346_n_0\
    );
\pwmRef_reg[15]_i_334\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_334_n_0\,
      CO(2) => \pwmRef_reg[15]_i_334_n_1\,
      CO(1) => \pwmRef_reg[15]_i_334_n_2\,
      CO(0) => \pwmRef_reg[15]_i_334_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \result3__5\(3 downto 0),
      S(3) => \pwmRef[15]_i_347_n_0\,
      S(2) => \pwmRef[15]_i_348_n_0\,
      S(1) => \pwmRef[15]_i_349_n_0\,
      S(0) => \pwmRef_reg[15]_i_49_0\(0)
    );
\pwmRef_reg[15]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_105_n_0\,
      CO(3) => \pwmRef_reg[15]_i_48_n_0\,
      CO(2) => \pwmRef_reg[15]_i_48_n_1\,
      CO(1) => \pwmRef_reg[15]_i_48_n_2\,
      CO(0) => \pwmRef_reg[15]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_106_n_0\,
      DI(2) => \pwmRef[15]_i_107_n_0\,
      DI(1) => \pwmRef[15]_i_108_n_0\,
      DI(0) => \pwmRef[15]_i_109_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_110_n_0\,
      S(2) => \pwmRef[15]_i_111_n_0\,
      S(1) => \pwmRef[15]_i_112_n_0\,
      S(0) => \pwmRef[15]_i_113_n_0\
    );
\pwmRef_reg[15]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_114_n_0\,
      CO(3) => \pwmRef_reg[15]_i_49_n_0\,
      CO(2) => \pwmRef_reg[15]_i_49_n_1\,
      CO(1) => \pwmRef_reg[15]_i_49_n_2\,
      CO(0) => \pwmRef_reg[15]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_115_n_0\,
      DI(2) => \pwmRef[15]_i_116_n_0\,
      DI(1) => \pwmRef[15]_i_117_n_0\,
      DI(0) => \pwmRef[15]_i_118_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_49_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_119_n_0\,
      S(2) => \pwmRef[15]_i_120_n_0\,
      S(1) => \pwmRef[15]_i_121_n_0\,
      S(0) => \pwmRef[15]_i_122_n_0\
    );
\pwmRef_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_22_n_0\,
      CO(3) => result10_in,
      CO(2) => \pwmRef_reg[15]_i_6_n_1\,
      CO(1) => \pwmRef_reg[15]_i_6_n_2\,
      CO(0) => \pwmRef_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_23_n_0\,
      DI(2) => \pwmRef[15]_i_24_n_0\,
      DI(1) => \pwmRef[15]_i_25_n_0\,
      DI(0) => \pwmRef[15]_i_26_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_27_n_0\,
      S(2) => \pwmRef[15]_i_28_n_0\,
      S(1) => \pwmRef[15]_i_29_n_0\,
      S(0) => \pwmRef[15]_i_30_n_0\
    );
\pwmRef_reg[15]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_128_n_0\,
      CO(3) => \NLW_pwmRef_reg[15]_i_61_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_61_n_1\,
      CO(1) => \pwmRef_reg[15]_i_61_n_2\,
      CO(0) => \pwmRef_reg[15]_i_61_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pwmRef[15]_i_131_n_0\,
      DI(1) => \pwmRef[15]_i_132_n_0\,
      DI(0) => \pwmRef[15]_i_133_n_0\,
      O(3 downto 0) => result1(31 downto 28),
      S(3) => \pwmRef[15]_i_134_n_0\,
      S(2) => \pwmRef[15]_i_135_n_0\,
      S(1) => \pwmRef[15]_i_136_n_0\,
      S(0) => \pwmRef[15]_i_137_n_0\
    );
\pwmRef_reg[15]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_138_n_0\,
      CO(3) => \pwmRef_reg[15]_i_62_n_0\,
      CO(2) => \pwmRef_reg[15]_i_62_n_1\,
      CO(1) => \pwmRef_reg[15]_i_62_n_2\,
      CO(0) => \pwmRef_reg[15]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_139_n_0\,
      DI(2) => \pwmRef[15]_i_140_n_0\,
      DI(1) => \pwmRef[15]_i_141_n_0\,
      DI(0) => \pwmRef[15]_i_142_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_62_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_143_n_0\,
      S(2) => \pwmRef[15]_i_144_n_0\,
      S(1) => \pwmRef[15]_i_145_n_0\,
      S(0) => \pwmRef[15]_i_146_n_0\
    );
\pwmRef_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_31_n_0\,
      CO(3) => \pwmRef_reg[15]_i_7_n_0\,
      CO(2) => \pwmRef_reg[15]_i_7_n_1\,
      CO(1) => \pwmRef_reg[15]_i_7_n_2\,
      CO(0) => \pwmRef_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_32_n_0\,
      DI(2) => \pwmRef[15]_i_33_n_0\,
      DI(1) => \pwmRef[15]_i_34_n_0\,
      DI(0) => \pwmRef[15]_i_35_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_36_n_0\,
      S(2) => \pwmRef[15]_i_37_n_0\,
      S(1) => \pwmRef[15]_i_38_n_0\,
      S(0) => \pwmRef[15]_i_39_n_0\
    );
\pwmRef_reg[15]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_71_n_0\,
      CO(2) => \pwmRef_reg[15]_i_71_n_1\,
      CO(1) => \pwmRef_reg[15]_i_71_n_2\,
      CO(0) => \pwmRef_reg[15]_i_71_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_147_n_0\,
      DI(2) => \pwmRef[15]_i_148_n_0\,
      DI(1) => \pwmRef[15]_i_149_n_0\,
      DI(0) => \pwmRef[15]_i_150_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_71_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_151_n_0\,
      S(2) => \pwmRef[15]_i_152_n_0\,
      S(1) => \pwmRef[15]_i_153_n_0\,
      S(0) => \pwmRef[15]_i_154_n_0\
    );
\pwmRef_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[1]_i_1_n_0\,
      Q => \pwmRef_reg[15]_0\(1),
      R => '0'
    );
\pwmRef_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[2]_i_1_n_0\,
      Q => \pwmRef_reg[15]_0\(2),
      R => '0'
    );
\pwmRef_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[3]_i_1_n_0\,
      Q => \pwmRef_reg[15]_0\(3),
      R => '0'
    );
\pwmRef_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[3]_i_6_n_0\,
      CO(2) => \pwmRef_reg[3]_i_6_n_1\,
      CO(1) => \pwmRef_reg[3]_i_6_n_2\,
      CO(0) => \pwmRef_reg[3]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[3]_i_7_n_0\,
      DI(2) => \pwmRef[3]_i_8_n_0\,
      DI(1) => \pwmRef[3]_i_9_n_0\,
      DI(0) => '0',
      O(3 downto 0) => result1(3 downto 0),
      S(3) => \pwmRef[3]_i_10_n_0\,
      S(2) => \pwmRef[3]_i_11_n_0\,
      S(1) => \pwmRef[3]_i_12_n_0\,
      S(0) => \pwmRef[3]_i_13_n_0\
    );
\pwmRef_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[4]_i_1_n_0\,
      Q => \pwmRef_reg[15]_0\(4),
      R => '0'
    );
\pwmRef_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[5]_i_1_n_0\,
      Q => \pwmRef_reg[15]_0\(5),
      R => '0'
    );
\pwmRef_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[6]_i_1_n_0\,
      Q => \pwmRef_reg[15]_0\(6),
      R => '0'
    );
\pwmRef_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[7]_i_1_n_0\,
      Q => \pwmRef_reg[15]_0\(7),
      R => '0'
    );
\pwmRef_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[3]_i_6_n_0\,
      CO(3) => \pwmRef_reg[7]_i_6_n_0\,
      CO(2) => \pwmRef_reg[7]_i_6_n_1\,
      CO(1) => \pwmRef_reg[7]_i_6_n_2\,
      CO(0) => \pwmRef_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[7]_i_7_n_0\,
      DI(2) => \pwmRef[7]_i_8_n_0\,
      DI(1) => \pwmRef[7]_i_9_n_0\,
      DI(0) => \pwmRef[7]_i_10_n_0\,
      O(3 downto 0) => result1(7 downto 4),
      S(3) => \pwmRef[7]_i_11_n_0\,
      S(2) => \pwmRef[7]_i_12_n_0\,
      S(1) => \pwmRef[7]_i_13_n_0\,
      S(0) => \pwmRef[7]_i_14_n_0\
    );
\pwmRef_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[8]_i_1_n_0\,
      Q => \pwmRef_reg[15]_0\(8),
      R => '0'
    );
\pwmRef_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1_n_0\,
      D => \pwmRef[9]_i_1_n_0\,
      Q => \pwmRef_reg[15]_0\(9),
      R => '0'
    );
result3: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => result3_i_2_n_4,
      A(28) => result3_i_2_n_4,
      A(27) => result3_i_2_n_4,
      A(26) => result3_i_2_n_4,
      A(25) => result3_i_2_n_4,
      A(24) => result3_i_2_n_4,
      A(23) => result3_i_2_n_4,
      A(22) => result3_i_2_n_4,
      A(21) => result3_i_2_n_4,
      A(20) => result3_i_2_n_4,
      A(19) => result3_i_2_n_4,
      A(18) => result3_i_2_n_4,
      A(17) => result3_i_2_n_4,
      A(16) => result3_i_2_n_4,
      A(15) => result3_i_2_n_4,
      A(14) => result3_i_2_n_4,
      A(13) => result3_i_2_n_5,
      A(12) => result3_i_2_n_6,
      A(11) => result3_i_2_n_7,
      A(10) => result3_i_3_n_4,
      A(9) => result3_i_3_n_5,
      A(8) => result3_i_3_n_6,
      A(7) => result3_i_3_n_7,
      A(6) => result3_i_4_n_4,
      A(5) => result3_i_4_n_5,
      A(4) => result3_i_4_n_6,
      A(3) => result3_i_4_n_7,
      A(2) => result3_i_5_n_4,
      A(1) => result3_i_5_n_5,
      A(0) => result3_i_5_n_6,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_result3_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => myocontrol_wdata(14),
      B(16) => myocontrol_wdata(14),
      B(15) => myocontrol_wdata(14),
      B(14 downto 0) => myocontrol_wdata(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_result3_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_result3_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_result3_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^axi_awaddr_reg[4]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_result3_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_result3_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_result3_P_UNCONNECTED(47 downto 15),
      P(14) => result3_n_91,
      P(13) => result3_n_92,
      P(12) => result3_n_93,
      P(11) => result3_n_94,
      P(10) => result3_n_95,
      P(9) => result3_n_96,
      P(8) => result3_n_97,
      P(7) => result3_n_98,
      P(6) => result3_n_99,
      P(5) => result3_n_100,
      P(4) => result3_n_101,
      P(3) => result3_n_102,
      P(2) => result3_n_103,
      P(1) => result3_n_104,
      P(0) => result3_n_105,
      PATTERNBDETECT => NLW_result3_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_result3_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_result3_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_result3_UNDERFLOW_UNCONNECTED
    );
\result3__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => result3_i_5_n_7,
      A(15) => \result3__0_i_1_n_4\,
      A(14) => \result3__0_i_1_n_5\,
      A(13) => \result3__0_i_1_n_6\,
      A(12) => \result3__0_i_1_n_7\,
      A(11) => \result3__0_i_2_n_4\,
      A(10) => \result3__0_i_2_n_5\,
      A(9) => \result3__0_i_2_n_6\,
      A(8) => \result3__0_i_2_n_7\,
      A(7) => \result3__0_i_3_n_4\,
      A(6) => \result3__0_i_3_n_5\,
      A(5) => \result3__0_i_3_n_6\,
      A(4) => \result3__0_i_3_n_7\,
      A(3) => \result3__0_i_4_n_4\,
      A(2) => \result3__0_i_4_n_5\,
      A(1) => \result3__0_i_4_n_6\,
      A(0) => \result3__0_i_4_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => myocontrol_wdata(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^axi_awaddr_reg[4]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result3__0_OVERFLOW_UNCONNECTED\,
      P(47) => \result3__0_n_58\,
      P(46) => \result3__0_n_59\,
      P(45) => \result3__0_n_60\,
      P(44) => \result3__0_n_61\,
      P(43) => \result3__0_n_62\,
      P(42) => \result3__0_n_63\,
      P(41) => \result3__0_n_64\,
      P(40) => \result3__0_n_65\,
      P(39) => \result3__0_n_66\,
      P(38) => \result3__0_n_67\,
      P(37) => \result3__0_n_68\,
      P(36) => \result3__0_n_69\,
      P(35) => \result3__0_n_70\,
      P(34) => \result3__0_n_71\,
      P(33) => \result3__0_n_72\,
      P(32) => \result3__0_n_73\,
      P(31) => \result3__0_n_74\,
      P(30) => \result3__0_n_75\,
      P(29) => \result3__0_n_76\,
      P(28) => \result3__0_n_77\,
      P(27) => \result3__0_n_78\,
      P(26) => \result3__0_n_79\,
      P(25) => \result3__0_n_80\,
      P(24) => \result3__0_n_81\,
      P(23) => \result3__0_n_82\,
      P(22) => \result3__0_n_83\,
      P(21) => \result3__0_n_84\,
      P(20) => \result3__0_n_85\,
      P(19) => \result3__0_n_86\,
      P(18) => \result3__0_n_87\,
      P(17) => \result3__0_n_88\,
      P(16) => \result3__0_n_89\,
      P(15) => \result3__0_n_90\,
      P(14) => \result3__0_n_91\,
      P(13) => \result3__0_n_92\,
      P(12) => \result3__0_n_93\,
      P(11) => \result3__0_n_94\,
      P(10) => \result3__0_n_95\,
      P(9) => \result3__0_n_96\,
      P(8) => \result3__0_n_97\,
      P(7) => \result3__0_n_98\,
      P(6) => \result3__0_n_99\,
      P(5) => \result3__0_n_100\,
      P(4) => \result3__0_n_101\,
      P(3) => \result3__0_n_102\,
      P(2) => \result3__0_n_103\,
      P(1) => \result3__0_n_104\,
      P(0) => \result3__0_n_105\,
      PATTERNBDETECT => \NLW_result3__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result3__0_n_106\,
      PCOUT(46) => \result3__0_n_107\,
      PCOUT(45) => \result3__0_n_108\,
      PCOUT(44) => \result3__0_n_109\,
      PCOUT(43) => \result3__0_n_110\,
      PCOUT(42) => \result3__0_n_111\,
      PCOUT(41) => \result3__0_n_112\,
      PCOUT(40) => \result3__0_n_113\,
      PCOUT(39) => \result3__0_n_114\,
      PCOUT(38) => \result3__0_n_115\,
      PCOUT(37) => \result3__0_n_116\,
      PCOUT(36) => \result3__0_n_117\,
      PCOUT(35) => \result3__0_n_118\,
      PCOUT(34) => \result3__0_n_119\,
      PCOUT(33) => \result3__0_n_120\,
      PCOUT(32) => \result3__0_n_121\,
      PCOUT(31) => \result3__0_n_122\,
      PCOUT(30) => \result3__0_n_123\,
      PCOUT(29) => \result3__0_n_124\,
      PCOUT(28) => \result3__0_n_125\,
      PCOUT(27) => \result3__0_n_126\,
      PCOUT(26) => \result3__0_n_127\,
      PCOUT(25) => \result3__0_n_128\,
      PCOUT(24) => \result3__0_n_129\,
      PCOUT(23) => \result3__0_n_130\,
      PCOUT(22) => \result3__0_n_131\,
      PCOUT(21) => \result3__0_n_132\,
      PCOUT(20) => \result3__0_n_133\,
      PCOUT(19) => \result3__0_n_134\,
      PCOUT(18) => \result3__0_n_135\,
      PCOUT(17) => \result3__0_n_136\,
      PCOUT(16) => \result3__0_n_137\,
      PCOUT(15) => \result3__0_n_138\,
      PCOUT(14) => \result3__0_n_139\,
      PCOUT(13) => \result3__0_n_140\,
      PCOUT(12) => \result3__0_n_141\,
      PCOUT(11) => \result3__0_n_142\,
      PCOUT(10) => \result3__0_n_143\,
      PCOUT(9) => \result3__0_n_144\,
      PCOUT(8) => \result3__0_n_145\,
      PCOUT(7) => \result3__0_n_146\,
      PCOUT(6) => \result3__0_n_147\,
      PCOUT(5) => \result3__0_n_148\,
      PCOUT(4) => \result3__0_n_149\,
      PCOUT(3) => \result3__0_n_150\,
      PCOUT(2) => \result3__0_n_151\,
      PCOUT(1) => \result3__0_n_152\,
      PCOUT(0) => \result3__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__0_UNDERFLOW_UNCONNECTED\
    );
\result3__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_2_n_0\,
      CO(3) => \result3__0_i_1_n_0\,
      CO(2) => \result3__0_i_1_n_1\,
      CO(1) => \result3__0_i_1_n_2\,
      CO(0) => \result3__0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[15]_i_1_n_0\,
      DI(2) => \lastError[14]_i_1_n_0\,
      DI(1) => \lastError[13]_i_1_n_0\,
      DI(0) => \lastError[12]_i_1_n_0\,
      O(3) => \result3__0_i_1_n_4\,
      O(2) => \result3__0_i_1_n_5\,
      O(1) => \result3__0_i_1_n_6\,
      O(0) => \result3__0_i_1_n_7\,
      S(3) => \result3__0_i_5_n_0\,
      S(2) => \result3__0_i_6_n_0\,
      S(1) => \result3__0_i_7_n_0\,
      S(0) => \result3__0_i_8_n_0\
    );
\result3__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[10]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[10]\,
      O => \result3__0_i_10_n_0\
    );
\result3__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[9]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[9]\,
      O => \result3__0_i_11_n_0\
    );
\result3__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[8]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[8]\,
      O => \result3__0_i_12_n_0\
    );
\result3__0_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[7]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[7]\,
      O => \result3__0_i_13_n_0\
    );
\result3__0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[6]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[6]\,
      O => \result3__0_i_14_n_0\
    );
\result3__0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[5]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[5]\,
      O => \result3__0_i_15_n_0\
    );
\result3__0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[4]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[4]\,
      O => \result3__0_i_16_n_0\
    );
\result3__0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[3]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[3]\,
      O => \result3__0_i_17_n_0\
    );
\result3__0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[2]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[2]\,
      O => \result3__0_i_18_n_0\
    );
\result3__0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[1]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[1]\,
      O => \result3__0_i_19_n_0\
    );
\result3__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_3_n_0\,
      CO(3) => \result3__0_i_2_n_0\,
      CO(2) => \result3__0_i_2_n_1\,
      CO(1) => \result3__0_i_2_n_2\,
      CO(0) => \result3__0_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[11]_i_1_n_0\,
      DI(2) => \lastError[10]_i_1_n_0\,
      DI(1) => \lastError[9]_i_1_n_0\,
      DI(0) => \lastError[8]_i_1_n_0\,
      O(3) => \result3__0_i_2_n_4\,
      O(2) => \result3__0_i_2_n_5\,
      O(1) => \result3__0_i_2_n_6\,
      O(0) => \result3__0_i_2_n_7\,
      S(3) => \result3__0_i_9_n_0\,
      S(2) => \result3__0_i_10_n_0\,
      S(1) => \result3__0_i_11_n_0\,
      S(0) => \result3__0_i_12_n_0\
    );
\result3__0_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[0]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[0]\,
      O => \result3__0_i_20_n_0\
    );
\result3__0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_4_n_0\,
      CO(3) => \result3__0_i_3_n_0\,
      CO(2) => \result3__0_i_3_n_1\,
      CO(1) => \result3__0_i_3_n_2\,
      CO(0) => \result3__0_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[7]_i_1_n_0\,
      DI(2) => \lastError[6]_i_1_n_0\,
      DI(1) => \lastError[5]_i_1_n_0\,
      DI(0) => \lastError[4]_i_1_n_0\,
      O(3) => \result3__0_i_3_n_4\,
      O(2) => \result3__0_i_3_n_5\,
      O(1) => \result3__0_i_3_n_6\,
      O(0) => \result3__0_i_3_n_7\,
      S(3) => \result3__0_i_13_n_0\,
      S(2) => \result3__0_i_14_n_0\,
      S(1) => \result3__0_i_15_n_0\,
      S(0) => \result3__0_i_16_n_0\
    );
\result3__0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result3__0_i_4_n_0\,
      CO(2) => \result3__0_i_4_n_1\,
      CO(1) => \result3__0_i_4_n_2\,
      CO(0) => \result3__0_i_4_n_3\,
      CYINIT => '1',
      DI(3) => \lastError[3]_i_1_n_0\,
      DI(2) => \lastError[2]_i_1_n_0\,
      DI(1) => \lastError[1]_i_1_n_0\,
      DI(0) => \lastError[0]_i_1_n_0\,
      O(3) => \result3__0_i_4_n_4\,
      O(2) => \result3__0_i_4_n_5\,
      O(1) => \result3__0_i_4_n_6\,
      O(0) => \result3__0_i_4_n_7\,
      S(3) => \result3__0_i_17_n_0\,
      S(2) => \result3__0_i_18_n_0\,
      S(1) => \result3__0_i_19_n_0\,
      S(0) => \result3__0_i_20_n_0\
    );
\result3__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[15]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[15]\,
      O => \result3__0_i_5_n_0\
    );
\result3__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[14]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[14]\,
      O => \result3__0_i_6_n_0\
    );
\result3__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[13]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[13]\,
      O => \result3__0_i_7_n_0\
    );
\result3__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[12]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[12]\,
      O => \result3__0_i_8_n_0\
    );
\result3__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[11]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[11]\,
      O => \result3__0_i_9_n_0\
    );
\result3__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \result3__0_i_1_n_5\,
      A(28) => \result3__0_i_1_n_5\,
      A(27) => \result3__0_i_1_n_5\,
      A(26) => \result3__0_i_1_n_5\,
      A(25) => \result3__0_i_1_n_5\,
      A(24) => \result3__0_i_1_n_5\,
      A(23) => \result3__0_i_1_n_5\,
      A(22) => \result3__0_i_1_n_5\,
      A(21) => \result3__0_i_1_n_5\,
      A(20) => \result3__0_i_1_n_5\,
      A(19) => \result3__0_i_1_n_5\,
      A(18) => \result3__0_i_1_n_5\,
      A(17) => \result3__0_i_1_n_5\,
      A(16) => \result3__0_i_1_n_5\,
      A(15) => \result3__0_i_1_n_5\,
      A(14) => \result3__0_i_1_n_5\,
      A(13) => \result3__0_i_1_n_6\,
      A(12) => \result3__0_i_1_n_7\,
      A(11) => \result3__0_i_2_n_4\,
      A(10) => \result3__0_i_2_n_5\,
      A(9) => \result3__0_i_2_n_6\,
      A(8) => \result3__0_i_2_n_7\,
      A(7) => \result3__0_i_3_n_4\,
      A(6) => \result3__0_i_3_n_5\,
      A(5) => \result3__0_i_3_n_6\,
      A(4) => \result3__0_i_3_n_7\,
      A(3) => \result3__0_i_4_n_4\,
      A(2) => \result3__0_i_4_n_5\,
      A(1) => \result3__0_i_4_n_6\,
      A(0) => \result3__0_i_4_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => myocontrol_wdata(31),
      B(16) => myocontrol_wdata(31),
      B(15) => myocontrol_wdata(31),
      B(14 downto 0) => myocontrol_wdata(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^axi_awaddr_reg[4]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result3__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 15) => \NLW_result3__1_P_UNCONNECTED\(47 downto 15),
      P(14) => \result3__1_n_91\,
      P(13) => \result3__1_n_92\,
      P(12) => \result3__1_n_93\,
      P(11) => \result3__1_n_94\,
      P(10) => \result3__1_n_95\,
      P(9) => \result3__1_n_96\,
      P(8) => \result3__1_n_97\,
      P(7) => \result3__1_n_98\,
      P(6) => \result3__1_n_99\,
      P(5) => \result3__1_n_100\,
      P(4) => \result3__1_n_101\,
      P(3) => \result3__1_n_102\,
      P(2) => \result3__1_n_103\,
      P(1) => \result3__1_n_104\,
      P(0) => \result3__1_n_105\,
      PATTERNBDETECT => \NLW_result3__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result3__0_n_106\,
      PCIN(46) => \result3__0_n_107\,
      PCIN(45) => \result3__0_n_108\,
      PCIN(44) => \result3__0_n_109\,
      PCIN(43) => \result3__0_n_110\,
      PCIN(42) => \result3__0_n_111\,
      PCIN(41) => \result3__0_n_112\,
      PCIN(40) => \result3__0_n_113\,
      PCIN(39) => \result3__0_n_114\,
      PCIN(38) => \result3__0_n_115\,
      PCIN(37) => \result3__0_n_116\,
      PCIN(36) => \result3__0_n_117\,
      PCIN(35) => \result3__0_n_118\,
      PCIN(34) => \result3__0_n_119\,
      PCIN(33) => \result3__0_n_120\,
      PCIN(32) => \result3__0_n_121\,
      PCIN(31) => \result3__0_n_122\,
      PCIN(30) => \result3__0_n_123\,
      PCIN(29) => \result3__0_n_124\,
      PCIN(28) => \result3__0_n_125\,
      PCIN(27) => \result3__0_n_126\,
      PCIN(26) => \result3__0_n_127\,
      PCIN(25) => \result3__0_n_128\,
      PCIN(24) => \result3__0_n_129\,
      PCIN(23) => \result3__0_n_130\,
      PCIN(22) => \result3__0_n_131\,
      PCIN(21) => \result3__0_n_132\,
      PCIN(20) => \result3__0_n_133\,
      PCIN(19) => \result3__0_n_134\,
      PCIN(18) => \result3__0_n_135\,
      PCIN(17) => \result3__0_n_136\,
      PCIN(16) => \result3__0_n_137\,
      PCIN(15) => \result3__0_n_138\,
      PCIN(14) => \result3__0_n_139\,
      PCIN(13) => \result3__0_n_140\,
      PCIN(12) => \result3__0_n_141\,
      PCIN(11) => \result3__0_n_142\,
      PCIN(10) => \result3__0_n_143\,
      PCIN(9) => \result3__0_n_144\,
      PCIN(8) => \result3__0_n_145\,
      PCIN(7) => \result3__0_n_146\,
      PCIN(6) => \result3__0_n_147\,
      PCIN(5) => \result3__0_n_148\,
      PCIN(4) => \result3__0_n_149\,
      PCIN(3) => \result3__0_n_150\,
      PCIN(2) => \result3__0_n_151\,
      PCIN(1) => \result3__0_n_152\,
      PCIN(0) => \result3__0_n_153\,
      PCOUT(47 downto 0) => \NLW_result3__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__1_UNDERFLOW_UNCONNECTED\
    );
\result3__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => myocontrol_wdata(31),
      A(28) => myocontrol_wdata(31),
      A(27) => myocontrol_wdata(31),
      A(26) => myocontrol_wdata(31),
      A(25) => myocontrol_wdata(31),
      A(24) => myocontrol_wdata(31),
      A(23) => myocontrol_wdata(31),
      A(22) => myocontrol_wdata(31),
      A(21) => myocontrol_wdata(31),
      A(20) => myocontrol_wdata(31),
      A(19) => myocontrol_wdata(31),
      A(18) => myocontrol_wdata(31),
      A(17) => myocontrol_wdata(31),
      A(16) => myocontrol_wdata(31),
      A(15) => myocontrol_wdata(31),
      A(14 downto 0) => myocontrol_wdata(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \lastError[14]_i_1_n_0\,
      B(16) => \lastError[14]_i_1_n_0\,
      B(15) => \lastError[14]_i_1_n_0\,
      B(14) => \lastError[14]_i_1_n_0\,
      B(13) => \lastError[13]_i_1_n_0\,
      B(12) => \lastError[12]_i_1_n_0\,
      B(11) => \lastError[11]_i_1_n_0\,
      B(10) => \lastError[10]_i_1_n_0\,
      B(9) => \lastError[9]_i_1_n_0\,
      B(8) => \lastError[8]_i_1_n_0\,
      B(7) => \lastError[7]_i_1_n_0\,
      B(6) => \lastError[6]_i_1_n_0\,
      B(5) => \lastError[5]_i_1_n_0\,
      B(4) => \lastError[4]_i_1_n_0\,
      B(3) => \lastError[3]_i_1_n_0\,
      B(2) => \lastError[2]_i_1_n_0\,
      B(1) => \lastError[1]_i_1_n_0\,
      B(0) => \lastError[0]_i_1_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \^axi_awaddr_reg[4]_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result3__2_OVERFLOW_UNCONNECTED\,
      P(47 downto 15) => \NLW_result3__2_P_UNCONNECTED\(47 downto 15),
      P(14 downto 0) => p_0_in0_in(31 downto 17),
      PATTERNBDETECT => \NLW_result3__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_result3__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__2_UNDERFLOW_UNCONNECTED\
    );
\result3__2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^axi_awaddr_reg[8]_1\,
      I1 => \^axi_awaddr_reg[2]\,
      I2 => \^axi_awaddr_reg[7]\,
      I3 => \^axi_awaddr_reg[8]_0\,
      I4 => result3_0(2),
      I5 => result3_0(3),
      O => \^axi_awaddr_reg[4]_0\
    );
\result3__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => result3_0(6),
      I1 => result3_0(7),
      I2 => \^axi_awaddr_reg[10]\,
      I3 => result3_0(4),
      I4 => result3_0(8),
      I5 => result3_0(5),
      O => \^axi_awaddr_reg[8]_1\
    );
\result3__3\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => myocontrol_wdata(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__3_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \lastError[16]_i_1_n_0\,
      B(15) => \lastError[15]_i_1_n_0\,
      B(14) => \lastError[14]_i_1_n_0\,
      B(13) => \lastError[13]_i_1_n_0\,
      B(12) => \lastError[12]_i_1_n_0\,
      B(11) => \lastError[11]_i_1_n_0\,
      B(10) => \lastError[10]_i_1_n_0\,
      B(9) => \lastError[9]_i_1_n_0\,
      B(8) => \lastError[8]_i_1_n_0\,
      B(7) => \lastError[7]_i_1_n_0\,
      B(6) => \lastError[6]_i_1_n_0\,
      B(5) => \lastError[5]_i_1_n_0\,
      B(4) => \lastError[4]_i_1_n_0\,
      B(3) => \lastError[3]_i_1_n_0\,
      B(2) => \lastError[2]_i_1_n_0\,
      B(1) => \lastError[1]_i_1_n_0\,
      B(0) => \lastError[0]_i_1_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__3_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__3_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__3_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \^axi_awaddr_reg[4]_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__3_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result3__3_OVERFLOW_UNCONNECTED\,
      P(47) => \result3__3_n_58\,
      P(46) => \result3__3_n_59\,
      P(45) => \result3__3_n_60\,
      P(44) => \result3__3_n_61\,
      P(43) => \result3__3_n_62\,
      P(42) => \result3__3_n_63\,
      P(41) => \result3__3_n_64\,
      P(40) => \result3__3_n_65\,
      P(39) => \result3__3_n_66\,
      P(38) => \result3__3_n_67\,
      P(37) => \result3__3_n_68\,
      P(36) => \result3__3_n_69\,
      P(35) => \result3__3_n_70\,
      P(34) => \result3__3_n_71\,
      P(33) => \result3__3_n_72\,
      P(32) => \result3__3_n_73\,
      P(31) => \result3__3_n_74\,
      P(30) => \result3__3_n_75\,
      P(29) => \result3__3_n_76\,
      P(28) => \result3__3_n_77\,
      P(27) => \result3__3_n_78\,
      P(26) => \result3__3_n_79\,
      P(25) => \result3__3_n_80\,
      P(24) => \result3__3_n_81\,
      P(23) => \result3__3_n_82\,
      P(22) => \result3__3_n_83\,
      P(21) => \result3__3_n_84\,
      P(20) => \result3__3_n_85\,
      P(19) => \result3__3_n_86\,
      P(18) => \result3__3_n_87\,
      P(17) => \result3__3_n_88\,
      P(16 downto 0) => p_1_in1_in(16 downto 0),
      PATTERNBDETECT => \NLW_result3__3_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__3_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result3__3_n_106\,
      PCOUT(46) => \result3__3_n_107\,
      PCOUT(45) => \result3__3_n_108\,
      PCOUT(44) => \result3__3_n_109\,
      PCOUT(43) => \result3__3_n_110\,
      PCOUT(42) => \result3__3_n_111\,
      PCOUT(41) => \result3__3_n_112\,
      PCOUT(40) => \result3__3_n_113\,
      PCOUT(39) => \result3__3_n_114\,
      PCOUT(38) => \result3__3_n_115\,
      PCOUT(37) => \result3__3_n_116\,
      PCOUT(36) => \result3__3_n_117\,
      PCOUT(35) => \result3__3_n_118\,
      PCOUT(34) => \result3__3_n_119\,
      PCOUT(33) => \result3__3_n_120\,
      PCOUT(32) => \result3__3_n_121\,
      PCOUT(31) => \result3__3_n_122\,
      PCOUT(30) => \result3__3_n_123\,
      PCOUT(29) => \result3__3_n_124\,
      PCOUT(28) => \result3__3_n_125\,
      PCOUT(27) => \result3__3_n_126\,
      PCOUT(26) => \result3__3_n_127\,
      PCOUT(25) => \result3__3_n_128\,
      PCOUT(24) => \result3__3_n_129\,
      PCOUT(23) => \result3__3_n_130\,
      PCOUT(22) => \result3__3_n_131\,
      PCOUT(21) => \result3__3_n_132\,
      PCOUT(20) => \result3__3_n_133\,
      PCOUT(19) => \result3__3_n_134\,
      PCOUT(18) => \result3__3_n_135\,
      PCOUT(17) => \result3__3_n_136\,
      PCOUT(16) => \result3__3_n_137\,
      PCOUT(15) => \result3__3_n_138\,
      PCOUT(14) => \result3__3_n_139\,
      PCOUT(13) => \result3__3_n_140\,
      PCOUT(12) => \result3__3_n_141\,
      PCOUT(11) => \result3__3_n_142\,
      PCOUT(10) => \result3__3_n_143\,
      PCOUT(9) => \result3__3_n_144\,
      PCOUT(8) => \result3__3_n_145\,
      PCOUT(7) => \result3__3_n_146\,
      PCOUT(6) => \result3__3_n_147\,
      PCOUT(5) => \result3__3_n_148\,
      PCOUT(4) => \result3__3_n_149\,
      PCOUT(3) => \result3__3_n_150\,
      PCOUT(2) => \result3__3_n_151\,
      PCOUT(1) => \result3__3_n_152\,
      PCOUT(0) => \result3__3_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__3_UNDERFLOW_UNCONNECTED\
    );
\result3__4\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => myocontrol_wdata(14),
      A(28) => myocontrol_wdata(14),
      A(27) => myocontrol_wdata(14),
      A(26) => myocontrol_wdata(14),
      A(25) => myocontrol_wdata(14),
      A(24) => myocontrol_wdata(14),
      A(23) => myocontrol_wdata(14),
      A(22) => myocontrol_wdata(14),
      A(21) => myocontrol_wdata(14),
      A(20) => myocontrol_wdata(14),
      A(19) => myocontrol_wdata(14),
      A(18) => myocontrol_wdata(14),
      A(17) => myocontrol_wdata(14),
      A(16) => myocontrol_wdata(14),
      A(15) => myocontrol_wdata(14),
      A(14 downto 0) => myocontrol_wdata(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__4_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \lastError[31]_i_2_n_0\,
      B(16) => \lastError[31]_i_2_n_0\,
      B(15) => \lastError[31]_i_2_n_0\,
      B(14) => \lastError[31]_i_2_n_0\,
      B(13) => \lastError[30]_i_1_n_0\,
      B(12) => \lastError[29]_i_1_n_0\,
      B(11) => \lastError[28]_i_1_n_0\,
      B(10) => \lastError[27]_i_1_n_0\,
      B(9) => \lastError[26]_i_1_n_0\,
      B(8) => \lastError[25]_i_1_n_0\,
      B(7) => \lastError[24]_i_1_n_0\,
      B(6) => \lastError[23]_i_1_n_0\,
      B(5) => \lastError[22]_i_1_n_0\,
      B(4) => \lastError[21]_i_1_n_0\,
      B(3) => \lastError[20]_i_1_n_0\,
      B(2) => \lastError[19]_i_1_n_0\,
      B(1) => \lastError[18]_i_1_n_0\,
      B(0) => \lastError[17]_i_1_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__4_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__4_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__4_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \^axi_awaddr_reg[4]_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__4_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result3__4_OVERFLOW_UNCONNECTED\,
      P(47 downto 15) => \NLW_result3__4_P_UNCONNECTED\(47 downto 15),
      P(14 downto 0) => p_1_in1_in(31 downto 17),
      PATTERNBDETECT => \NLW_result3__4_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__4_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result3__3_n_106\,
      PCIN(46) => \result3__3_n_107\,
      PCIN(45) => \result3__3_n_108\,
      PCIN(44) => \result3__3_n_109\,
      PCIN(43) => \result3__3_n_110\,
      PCIN(42) => \result3__3_n_111\,
      PCIN(41) => \result3__3_n_112\,
      PCIN(40) => \result3__3_n_113\,
      PCIN(39) => \result3__3_n_114\,
      PCIN(38) => \result3__3_n_115\,
      PCIN(37) => \result3__3_n_116\,
      PCIN(36) => \result3__3_n_117\,
      PCIN(35) => \result3__3_n_118\,
      PCIN(34) => \result3__3_n_119\,
      PCIN(33) => \result3__3_n_120\,
      PCIN(32) => \result3__3_n_121\,
      PCIN(31) => \result3__3_n_122\,
      PCIN(30) => \result3__3_n_123\,
      PCIN(29) => \result3__3_n_124\,
      PCIN(28) => \result3__3_n_125\,
      PCIN(27) => \result3__3_n_126\,
      PCIN(26) => \result3__3_n_127\,
      PCIN(25) => \result3__3_n_128\,
      PCIN(24) => \result3__3_n_129\,
      PCIN(23) => \result3__3_n_130\,
      PCIN(22) => \result3__3_n_131\,
      PCIN(21) => \result3__3_n_132\,
      PCIN(20) => \result3__3_n_133\,
      PCIN(19) => \result3__3_n_134\,
      PCIN(18) => \result3__3_n_135\,
      PCIN(17) => \result3__3_n_136\,
      PCIN(16) => \result3__3_n_137\,
      PCIN(15) => \result3__3_n_138\,
      PCIN(14) => \result3__3_n_139\,
      PCIN(13) => \result3__3_n_140\,
      PCIN(12) => \result3__3_n_141\,
      PCIN(11) => \result3__3_n_142\,
      PCIN(10) => \result3__3_n_143\,
      PCIN(9) => \result3__3_n_144\,
      PCIN(8) => \result3__3_n_145\,
      PCIN(7) => \result3__3_n_146\,
      PCIN(6) => \result3__3_n_147\,
      PCIN(5) => \result3__3_n_148\,
      PCIN(4) => \result3__3_n_149\,
      PCIN(3) => \result3__3_n_150\,
      PCIN(2) => \result3__3_n_151\,
      PCIN(1) => \result3__3_n_152\,
      PCIN(0) => \result3__3_n_153\,
      PCOUT(47 downto 0) => \NLW_result3__4_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__4_UNDERFLOW_UNCONNECTED\
    );
result3_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[31]_i_2_n_0\,
      I1 => \lastError_reg_n_0_[31]\,
      O => result3_i_10_n_0
    );
result3_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[30]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[30]\,
      O => result3_i_11_n_0
    );
result3_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[29]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[29]\,
      O => result3_i_12_n_0
    );
result3_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[28]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[28]\,
      O => result3_i_13_n_0
    );
result3_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[27]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[27]\,
      O => result3_i_14_n_0
    );
result3_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[26]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[26]\,
      O => result3_i_15_n_0
    );
result3_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[25]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[25]\,
      O => result3_i_16_n_0
    );
result3_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[24]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[24]\,
      O => result3_i_17_n_0
    );
result3_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[23]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[23]\,
      O => result3_i_18_n_0
    );
result3_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[22]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[22]\,
      O => result3_i_19_n_0
    );
\result3_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^axi_awaddr_reg[8]\,
      I1 => \^axi_awaddr_reg[2]\,
      I2 => \^axi_awaddr_reg[7]\,
      I3 => \^axi_awaddr_reg[8]_0\,
      I4 => result3_0(2),
      I5 => result3_0(3),
      O => \^axi_awaddr_reg[4]\
    );
result3_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => result3_i_3_n_0,
      CO(3) => NLW_result3_i_2_CO_UNCONNECTED(3),
      CO(2) => result3_i_2_n_1,
      CO(1) => result3_i_2_n_2,
      CO(0) => result3_i_2_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \lastError[30]_i_1_n_0\,
      DI(1) => \lastError[29]_i_1_n_0\,
      DI(0) => \lastError[28]_i_1_n_0\,
      O(3) => result3_i_2_n_4,
      O(2) => result3_i_2_n_5,
      O(1) => result3_i_2_n_6,
      O(0) => result3_i_2_n_7,
      S(3) => result3_i_10_n_0,
      S(2) => result3_i_11_n_0,
      S(1) => result3_i_12_n_0,
      S(0) => result3_i_13_n_0
    );
result3_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[21]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[21]\,
      O => result3_i_20_n_0
    );
result3_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[20]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[20]\,
      O => result3_i_21_n_0
    );
result3_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[19]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[19]\,
      O => result3_i_22_n_0
    );
result3_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[18]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[18]\,
      O => result3_i_23_n_0
    );
result3_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[17]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[17]\,
      O => result3_i_24_n_0
    );
result3_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[16]_i_1_n_0\,
      I1 => \lastError_reg_n_0_[16]\,
      O => result3_i_25_n_0
    );
result3_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => result3_i_4_n_0,
      CO(3) => result3_i_3_n_0,
      CO(2) => result3_i_3_n_1,
      CO(1) => result3_i_3_n_2,
      CO(0) => result3_i_3_n_3,
      CYINIT => '0',
      DI(3) => \lastError[27]_i_1_n_0\,
      DI(2) => \lastError[26]_i_1_n_0\,
      DI(1) => \lastError[25]_i_1_n_0\,
      DI(0) => \lastError[24]_i_1_n_0\,
      O(3) => result3_i_3_n_4,
      O(2) => result3_i_3_n_5,
      O(1) => result3_i_3_n_6,
      O(0) => result3_i_3_n_7,
      S(3) => result3_i_14_n_0,
      S(2) => result3_i_15_n_0,
      S(1) => result3_i_16_n_0,
      S(0) => result3_i_17_n_0
    );
result3_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => result3_i_5_n_0,
      CO(3) => result3_i_4_n_0,
      CO(2) => result3_i_4_n_1,
      CO(1) => result3_i_4_n_2,
      CO(0) => result3_i_4_n_3,
      CYINIT => '0',
      DI(3) => \lastError[23]_i_1_n_0\,
      DI(2) => \lastError[22]_i_1_n_0\,
      DI(1) => \lastError[21]_i_1_n_0\,
      DI(0) => \lastError[20]_i_1_n_0\,
      O(3) => result3_i_4_n_4,
      O(2) => result3_i_4_n_5,
      O(1) => result3_i_4_n_6,
      O(0) => result3_i_4_n_7,
      S(3) => result3_i_18_n_0,
      S(2) => result3_i_19_n_0,
      S(1) => result3_i_20_n_0,
      S(0) => result3_i_21_n_0
    );
result3_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_1_n_0\,
      CO(3) => result3_i_5_n_0,
      CO(2) => result3_i_5_n_1,
      CO(1) => result3_i_5_n_2,
      CO(0) => result3_i_5_n_3,
      CYINIT => '0',
      DI(3) => \lastError[19]_i_1_n_0\,
      DI(2) => \lastError[18]_i_1_n_0\,
      DI(1) => \lastError[17]_i_1_n_0\,
      DI(0) => \lastError[16]_i_1_n_0\,
      O(3) => result3_i_5_n_4,
      O(2) => result3_i_5_n_5,
      O(1) => result3_i_5_n_6,
      O(0) => result3_i_5_n_7,
      S(3) => result3_i_22_n_0,
      S(2) => result3_i_23_n_0,
      S(1) => result3_i_24_n_0,
      S(0) => result3_i_25_n_0
    );
result3_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => result3_0(6),
      I1 => result3_0(7),
      I2 => \^axi_awaddr_reg[10]\,
      I3 => result3_0(4),
      I4 => result3_0(8),
      I5 => result3_0(5),
      O => \^axi_awaddr_reg[8]\
    );
\result3_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result3_0(0),
      I1 => result3_0(1),
      O => \^axi_awaddr_reg[2]\
    );
result3_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => result3_0(5),
      I1 => result3_0(4),
      O => \^axi_awaddr_reg[7]\
    );
result3_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => result3_0(6),
      I1 => result3_0(7),
      O => \^axi_awaddr_reg[8]_0\
    );
\sp[0][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0103000000000000"
    )
        port map (
      I0 => result3_0(8),
      I1 => result3_0(2),
      I2 => result3_0(3),
      I3 => \^axi_awaddr_reg[8]_0\,
      I4 => \^axi_awready_reg\,
      I5 => myocontrol_aresetn,
      O => \^axi_awaddr_reg[10]\
    );
update_controller_prev_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => update_controller_prev_reg_0,
      I4 => update_controller_prev_reg_1,
      I5 => Q(0),
      O => update_controller_prev_i_1_n_0
    );
update_controller_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => update_controller_prev_i_1_n_0,
      Q => update_controller_prev,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity roboy_plexus_myoControl_3_1_PIDController_0 is
  port (
    \axi_awaddr_reg[4]\ : out STD_LOGIC;
    \axi_awaddr_reg[4]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \deadBand_reg[1][27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sp_reg[1][27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sp_reg[1][27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_awaddr_reg[2]\ : out STD_LOGIC;
    pwmRef : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \pwmRef_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    myocontrol_aclk : in STD_LOGIC;
    myocontrol_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_5_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lastError_reg[15]_i_4__0_0\ : in STD_LOGIC;
    \lastError_reg[15]_i_4__0_1\ : in STD_LOGIC;
    \lastError_reg[15]_i_4__0_2\ : in STD_LOGIC;
    \lastError_reg[11]_i_4__0_0\ : in STD_LOGIC;
    \lastError_reg[11]_i_4__0_1\ : in STD_LOGIC;
    \lastError_reg[11]_i_4__0_2\ : in STD_LOGIC;
    \lastError_reg[11]_i_4__0_3\ : in STD_LOGIC;
    \lastError_reg[7]_i_4__0_0\ : in STD_LOGIC;
    \lastError_reg[7]_i_4__0_1\ : in STD_LOGIC;
    \lastError_reg[7]_i_4__0_2\ : in STD_LOGIC;
    \lastError_reg[7]_i_4__0_3\ : in STD_LOGIC;
    \lastError_reg[3]_i_4__0_0\ : in STD_LOGIC;
    \lastError_reg[3]_i_4__0_1\ : in STD_LOGIC;
    \lastError_reg[3]_i_4__0_2\ : in STD_LOGIC;
    \lastError_reg[3]_i_4__0_3\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lastError_reg[11]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \lastError_reg[7]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \lastError_reg[3]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \lastError_reg[0]_0\ : in STD_LOGIC;
    \lastError_reg[0]_1\ : in STD_LOGIC;
    \lastError_reg[0]_2\ : in STD_LOGIC;
    \axi_rdata_reg[15]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    data12 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[15]_1\ : in STD_LOGIC;
    \axi_rdata_reg[15]_2\ : in STD_LOGIC;
    \axi_rdata_reg[15]_3\ : in STD_LOGIC;
    \axi_rdata_reg[15]_4\ : in STD_LOGIC;
    \axi_rdata_reg[14]\ : in STD_LOGIC;
    \axi_rdata_reg[14]_0\ : in STD_LOGIC;
    \axi_rdata_reg[14]_1\ : in STD_LOGIC;
    \axi_rdata_reg[13]\ : in STD_LOGIC;
    \axi_rdata_reg[13]_0\ : in STD_LOGIC;
    \axi_rdata_reg[13]_1\ : in STD_LOGIC;
    \axi_rdata_reg[12]\ : in STD_LOGIC;
    \axi_rdata_reg[12]_0\ : in STD_LOGIC;
    \axi_rdata_reg[12]_1\ : in STD_LOGIC;
    \axi_rdata_reg[11]\ : in STD_LOGIC;
    \axi_rdata_reg[11]_0\ : in STD_LOGIC;
    \axi_rdata_reg[11]_1\ : in STD_LOGIC;
    \axi_rdata_reg[10]\ : in STD_LOGIC;
    \axi_rdata_reg[10]_0\ : in STD_LOGIC;
    \axi_rdata_reg[10]_1\ : in STD_LOGIC;
    \axi_rdata_reg[9]\ : in STD_LOGIC;
    \axi_rdata_reg[9]_0\ : in STD_LOGIC;
    \axi_rdata_reg[9]_1\ : in STD_LOGIC;
    \axi_rdata_reg[8]\ : in STD_LOGIC;
    \axi_rdata_reg[8]_0\ : in STD_LOGIC;
    \axi_rdata_reg[8]_1\ : in STD_LOGIC;
    \axi_rdata_reg[7]\ : in STD_LOGIC;
    \axi_rdata_reg[7]_0\ : in STD_LOGIC;
    \axi_rdata_reg[7]_1\ : in STD_LOGIC;
    \axi_rdata_reg[6]\ : in STD_LOGIC;
    \axi_rdata_reg[6]_0\ : in STD_LOGIC;
    \axi_rdata_reg[6]_1\ : in STD_LOGIC;
    \axi_rdata_reg[5]\ : in STD_LOGIC;
    \axi_rdata_reg[5]_0\ : in STD_LOGIC;
    \axi_rdata_reg[5]_1\ : in STD_LOGIC;
    \axi_rdata_reg[4]\ : in STD_LOGIC;
    \axi_rdata_reg[4]_0\ : in STD_LOGIC;
    \axi_rdata_reg[4]_1\ : in STD_LOGIC;
    \axi_rdata_reg[0]\ : in STD_LOGIC;
    \axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \axi_rdata_reg[0]_1\ : in STD_LOGIC;
    \axi_rdata_reg[0]_2\ : in STD_LOGIC;
    \pwmRef_reg[15]_i_48__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwmRef_reg[15]_i_49__0_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result3__4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result3__4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result3__3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwmRef_reg[15]_i_6__0_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwmRef_reg[15]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwmRef[15]_i_50__0_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lastError_reg[27]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    result3_0 : in STD_LOGIC;
    result3_1 : in STD_LOGIC;
    result3_2 : in STD_LOGIC;
    \result3__2_0\ : in STD_LOGIC;
    \axi_rdata[15]_i_5_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Word_reg[1]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    motor : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Word_reg[1]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \axi_rdata_reg[0]_3\ : in STD_LOGIC;
    \axi_rdata_reg[0]_4\ : in STD_LOGIC;
    \axi_rdata_reg[0]_5\ : in STD_LOGIC;
    \axi_rdata[15]_i_5_1\ : in STD_LOGIC;
    \axi_rdata[0]_i_11_0\ : in STD_LOGIC;
    \axi_rdata[4]_i_3_0\ : in STD_LOGIC;
    \axi_rdata[5]_i_4_0\ : in STD_LOGIC;
    \axi_rdata[6]_i_4_0\ : in STD_LOGIC;
    \axi_rdata[7]_i_4_0\ : in STD_LOGIC;
    \axi_rdata[8]_i_3_0\ : in STD_LOGIC;
    \axi_rdata[9]_i_4_0\ : in STD_LOGIC;
    \axi_rdata[10]_i_4_0\ : in STD_LOGIC;
    \axi_rdata[11]_i_4_0\ : in STD_LOGIC;
    \axi_rdata[12]_i_4_0\ : in STD_LOGIC;
    \axi_rdata[13]_i_4_0\ : in STD_LOGIC;
    \axi_rdata[14]_i_3_0\ : in STD_LOGIC;
    \axi_rdata[15]_i_5_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of roboy_plexus_myoControl_3_1_PIDController_0 : entity is "PIDController";
end roboy_plexus_myoControl_3_1_PIDController_0;

architecture STRUCTURE of roboy_plexus_myoControl_3_1_PIDController_0 is
  signal \^axi_awaddr_reg[2]\ : STD_LOGIC;
  signal \^axi_awaddr_reg[4]\ : STD_LOGIC;
  signal \^axi_awaddr_reg[4]_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal data14 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal err0 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal err00_in : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal lastError : STD_LOGIC;
  signal \lastError[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_12__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_13__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_14__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_15__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_16__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \lastError[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_15__0_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_16__0_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \lastError[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_10__0_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_11__0_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_12__0_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_13__0_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_14__0_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_15__0_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_16__0_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_9__0_n_0\ : STD_LOGIC;
  signal \lastError[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_11__0_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_12__0_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_13__0_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_14__0_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_15__0_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_16__0_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \lastError[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_10__0_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_11__0_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_12__0_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_13__0_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_14__0_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_15__0_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_16__0_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_9__0_n_0\ : STD_LOGIC;
  signal \lastError[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_14__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_15__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_16__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \lastError[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_14__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_16__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \lastError[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[27]_i_3__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[27]_i_3__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[27]_i_3__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[27]_i_4__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[27]_i_4__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[27]_i_4__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4__0_n_3\ : STD_LOGIC;
  signal \lastError_reg_n_0_[0]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[10]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[11]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[12]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[13]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[14]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[15]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[16]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[17]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[18]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[19]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[1]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[20]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[21]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[22]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[23]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[24]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[25]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[26]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[27]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[28]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[29]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[2]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[30]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[31]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[3]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[4]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[5]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[6]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[7]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[8]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal p_1_in1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \pwmRef[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_12__0_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_13__0_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_14__0_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_100__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_101__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_102__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_103__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_104__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_106__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_107__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_108__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_109__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_110__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_111__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_112__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_113__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_115__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_116__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_117__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_118__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_119__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_120__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_121__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_122__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_123__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_124__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_125__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_126__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_131__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_132__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_133__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_134__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_135__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_136__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_137__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_139__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_140__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_141__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_142__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_143__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_144__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_145__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_146__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_147__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_148__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_149__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_150__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_151__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_152__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_153__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_154__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_155__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_156__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_157__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_158__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_159__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_15__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_160__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_161__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_162__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_163__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_164__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_165__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_166__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_167__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_168__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_169__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_16__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_170__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_171__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_172__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_173__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_174__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_175__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_177__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_178__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_179__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_17__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_180__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_181__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_182__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_183__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_184__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_188__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_189__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_18__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_190__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_191__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_192__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_193__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_194__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_195__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_196__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_197__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_198__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_199__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_19__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_200__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_201__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_202__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_203__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_204__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_205__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_206__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_207__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_208__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_209__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_20__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_210__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_211__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_212__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_213__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_214__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_215__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_216__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_217__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_218__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_219__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_21__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_220__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_221__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_222__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_223__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_224__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_225__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_226__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_227__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_232__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_233__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_234__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_235__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_236__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_237__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_238__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_239__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_23__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_240__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_241__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_242__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_243__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_244__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_246__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_247__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_248__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_249__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_24__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_250__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_251__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_252__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_253__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_25__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_260__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_261__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_262__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_263__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_265__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_266__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_267__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_268__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_269__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_26__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_270__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_271__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_272__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_277__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_278__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_279__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_27__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_280__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_281__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_282__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_283__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_284__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_285__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_286__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_287__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_288__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_289__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_28__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_290__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_291__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_292__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_293__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_294__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_295__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_296__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_297__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_298__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_299__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_29__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_300__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_303__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_304__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_305__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_306__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_307__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_308__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_309__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_30__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_310__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_311__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_312__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_313__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_314__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_315__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_316__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_317__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_318__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_319__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_320__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_321__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_322__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_323__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_324__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_325__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_326__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_327__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_328__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_329__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_32__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_330__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_331__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_332__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_335__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_336__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_337__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_338__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_339__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_33__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_340__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_341__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_342__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_343__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_344__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_345__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_346__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_347__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_348__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_349__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_34__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_35__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_36__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_37__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_38__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_39__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_40__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_41__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_42__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_43__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_44__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_45__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_46__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_47__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_50__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_51__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_52__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_53__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_54__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_55__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_56__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_57__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_58__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_59__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_60__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_63__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_64__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_65__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_66__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_67__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_68__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_69__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_70__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_72__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_73__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_74__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_75__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_76__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_77__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_78__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_79__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_80__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_81__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_82__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_83__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_84__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_85__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_86__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_87__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_88__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_89__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_90__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_91__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_92__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_93__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_94__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_95__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_97__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_98__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_99__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_14__0_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_105__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_105__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_105__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_105__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_186__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_186__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_186__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_228__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_228__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_228__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_229__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_229__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_229__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_61__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_61__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_61__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_6__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_6__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_6__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7__0_n_3\ : STD_LOGIC;
  signal \^pwmref_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pwmRef_reg[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[3]_i_6__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[3]_i_6__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[3]_i_6__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6__0_n_3\ : STD_LOGIC;
  signal \pwmRefs[1]_1\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal result0 : STD_LOGIC_VECTOR ( 29 to 29 );
  signal result1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result10_in : STD_LOGIC;
  signal result30_in : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \result3__0__0\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \result3__0_i_10__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_11__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_12__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_13__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_14__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_15__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_16__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_17__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_18__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_19__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_1__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_1__0_n_1\ : STD_LOGIC;
  signal \result3__0_i_1__0_n_2\ : STD_LOGIC;
  signal \result3__0_i_1__0_n_3\ : STD_LOGIC;
  signal \result3__0_i_1__0_n_4\ : STD_LOGIC;
  signal \result3__0_i_1__0_n_5\ : STD_LOGIC;
  signal \result3__0_i_1__0_n_6\ : STD_LOGIC;
  signal \result3__0_i_1__0_n_7\ : STD_LOGIC;
  signal \result3__0_i_20__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_2__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_2__0_n_1\ : STD_LOGIC;
  signal \result3__0_i_2__0_n_2\ : STD_LOGIC;
  signal \result3__0_i_2__0_n_3\ : STD_LOGIC;
  signal \result3__0_i_2__0_n_4\ : STD_LOGIC;
  signal \result3__0_i_2__0_n_5\ : STD_LOGIC;
  signal \result3__0_i_2__0_n_6\ : STD_LOGIC;
  signal \result3__0_i_2__0_n_7\ : STD_LOGIC;
  signal \result3__0_i_3__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_3__0_n_1\ : STD_LOGIC;
  signal \result3__0_i_3__0_n_2\ : STD_LOGIC;
  signal \result3__0_i_3__0_n_3\ : STD_LOGIC;
  signal \result3__0_i_3__0_n_4\ : STD_LOGIC;
  signal \result3__0_i_3__0_n_5\ : STD_LOGIC;
  signal \result3__0_i_3__0_n_6\ : STD_LOGIC;
  signal \result3__0_i_3__0_n_7\ : STD_LOGIC;
  signal \result3__0_i_4__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_4__0_n_1\ : STD_LOGIC;
  signal \result3__0_i_4__0_n_2\ : STD_LOGIC;
  signal \result3__0_i_4__0_n_3\ : STD_LOGIC;
  signal \result3__0_i_4__0_n_4\ : STD_LOGIC;
  signal \result3__0_i_4__0_n_5\ : STD_LOGIC;
  signal \result3__0_i_4__0_n_6\ : STD_LOGIC;
  signal \result3__0_i_4__0_n_7\ : STD_LOGIC;
  signal \result3__0_i_5__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_6__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_7__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_8__0_n_0\ : STD_LOGIC;
  signal \result3__0_i_9__0_n_0\ : STD_LOGIC;
  signal \result3__0_n_100\ : STD_LOGIC;
  signal \result3__0_n_101\ : STD_LOGIC;
  signal \result3__0_n_102\ : STD_LOGIC;
  signal \result3__0_n_103\ : STD_LOGIC;
  signal \result3__0_n_104\ : STD_LOGIC;
  signal \result3__0_n_105\ : STD_LOGIC;
  signal \result3__0_n_106\ : STD_LOGIC;
  signal \result3__0_n_107\ : STD_LOGIC;
  signal \result3__0_n_108\ : STD_LOGIC;
  signal \result3__0_n_109\ : STD_LOGIC;
  signal \result3__0_n_110\ : STD_LOGIC;
  signal \result3__0_n_111\ : STD_LOGIC;
  signal \result3__0_n_112\ : STD_LOGIC;
  signal \result3__0_n_113\ : STD_LOGIC;
  signal \result3__0_n_114\ : STD_LOGIC;
  signal \result3__0_n_115\ : STD_LOGIC;
  signal \result3__0_n_116\ : STD_LOGIC;
  signal \result3__0_n_117\ : STD_LOGIC;
  signal \result3__0_n_118\ : STD_LOGIC;
  signal \result3__0_n_119\ : STD_LOGIC;
  signal \result3__0_n_120\ : STD_LOGIC;
  signal \result3__0_n_121\ : STD_LOGIC;
  signal \result3__0_n_122\ : STD_LOGIC;
  signal \result3__0_n_123\ : STD_LOGIC;
  signal \result3__0_n_124\ : STD_LOGIC;
  signal \result3__0_n_125\ : STD_LOGIC;
  signal \result3__0_n_126\ : STD_LOGIC;
  signal \result3__0_n_127\ : STD_LOGIC;
  signal \result3__0_n_128\ : STD_LOGIC;
  signal \result3__0_n_129\ : STD_LOGIC;
  signal \result3__0_n_130\ : STD_LOGIC;
  signal \result3__0_n_131\ : STD_LOGIC;
  signal \result3__0_n_132\ : STD_LOGIC;
  signal \result3__0_n_133\ : STD_LOGIC;
  signal \result3__0_n_134\ : STD_LOGIC;
  signal \result3__0_n_135\ : STD_LOGIC;
  signal \result3__0_n_136\ : STD_LOGIC;
  signal \result3__0_n_137\ : STD_LOGIC;
  signal \result3__0_n_138\ : STD_LOGIC;
  signal \result3__0_n_139\ : STD_LOGIC;
  signal \result3__0_n_140\ : STD_LOGIC;
  signal \result3__0_n_141\ : STD_LOGIC;
  signal \result3__0_n_142\ : STD_LOGIC;
  signal \result3__0_n_143\ : STD_LOGIC;
  signal \result3__0_n_144\ : STD_LOGIC;
  signal \result3__0_n_145\ : STD_LOGIC;
  signal \result3__0_n_146\ : STD_LOGIC;
  signal \result3__0_n_147\ : STD_LOGIC;
  signal \result3__0_n_148\ : STD_LOGIC;
  signal \result3__0_n_149\ : STD_LOGIC;
  signal \result3__0_n_150\ : STD_LOGIC;
  signal \result3__0_n_151\ : STD_LOGIC;
  signal \result3__0_n_152\ : STD_LOGIC;
  signal \result3__0_n_153\ : STD_LOGIC;
  signal \result3__0_n_58\ : STD_LOGIC;
  signal \result3__0_n_59\ : STD_LOGIC;
  signal \result3__0_n_60\ : STD_LOGIC;
  signal \result3__0_n_61\ : STD_LOGIC;
  signal \result3__0_n_62\ : STD_LOGIC;
  signal \result3__0_n_63\ : STD_LOGIC;
  signal \result3__0_n_64\ : STD_LOGIC;
  signal \result3__0_n_65\ : STD_LOGIC;
  signal \result3__0_n_66\ : STD_LOGIC;
  signal \result3__0_n_67\ : STD_LOGIC;
  signal \result3__0_n_68\ : STD_LOGIC;
  signal \result3__0_n_69\ : STD_LOGIC;
  signal \result3__0_n_70\ : STD_LOGIC;
  signal \result3__0_n_71\ : STD_LOGIC;
  signal \result3__0_n_72\ : STD_LOGIC;
  signal \result3__0_n_73\ : STD_LOGIC;
  signal \result3__0_n_74\ : STD_LOGIC;
  signal \result3__0_n_75\ : STD_LOGIC;
  signal \result3__0_n_76\ : STD_LOGIC;
  signal \result3__0_n_77\ : STD_LOGIC;
  signal \result3__0_n_78\ : STD_LOGIC;
  signal \result3__0_n_79\ : STD_LOGIC;
  signal \result3__0_n_80\ : STD_LOGIC;
  signal \result3__0_n_81\ : STD_LOGIC;
  signal \result3__0_n_82\ : STD_LOGIC;
  signal \result3__0_n_83\ : STD_LOGIC;
  signal \result3__0_n_84\ : STD_LOGIC;
  signal \result3__0_n_85\ : STD_LOGIC;
  signal \result3__0_n_86\ : STD_LOGIC;
  signal \result3__0_n_87\ : STD_LOGIC;
  signal \result3__0_n_88\ : STD_LOGIC;
  signal \result3__0_n_89\ : STD_LOGIC;
  signal \result3__0_n_90\ : STD_LOGIC;
  signal \result3__0_n_91\ : STD_LOGIC;
  signal \result3__0_n_92\ : STD_LOGIC;
  signal \result3__0_n_93\ : STD_LOGIC;
  signal \result3__0_n_94\ : STD_LOGIC;
  signal \result3__0_n_95\ : STD_LOGIC;
  signal \result3__0_n_96\ : STD_LOGIC;
  signal \result3__0_n_97\ : STD_LOGIC;
  signal \result3__0_n_98\ : STD_LOGIC;
  signal \result3__0_n_99\ : STD_LOGIC;
  signal \result3__1_n_100\ : STD_LOGIC;
  signal \result3__1_n_101\ : STD_LOGIC;
  signal \result3__1_n_102\ : STD_LOGIC;
  signal \result3__1_n_103\ : STD_LOGIC;
  signal \result3__1_n_104\ : STD_LOGIC;
  signal \result3__1_n_105\ : STD_LOGIC;
  signal \result3__1_n_91\ : STD_LOGIC;
  signal \result3__1_n_92\ : STD_LOGIC;
  signal \result3__1_n_93\ : STD_LOGIC;
  signal \result3__1_n_94\ : STD_LOGIC;
  signal \result3__1_n_95\ : STD_LOGIC;
  signal \result3__1_n_96\ : STD_LOGIC;
  signal \result3__1_n_97\ : STD_LOGIC;
  signal \result3__1_n_98\ : STD_LOGIC;
  signal \result3__1_n_99\ : STD_LOGIC;
  signal \result3__3_n_106\ : STD_LOGIC;
  signal \result3__3_n_107\ : STD_LOGIC;
  signal \result3__3_n_108\ : STD_LOGIC;
  signal \result3__3_n_109\ : STD_LOGIC;
  signal \result3__3_n_110\ : STD_LOGIC;
  signal \result3__3_n_111\ : STD_LOGIC;
  signal \result3__3_n_112\ : STD_LOGIC;
  signal \result3__3_n_113\ : STD_LOGIC;
  signal \result3__3_n_114\ : STD_LOGIC;
  signal \result3__3_n_115\ : STD_LOGIC;
  signal \result3__3_n_116\ : STD_LOGIC;
  signal \result3__3_n_117\ : STD_LOGIC;
  signal \result3__3_n_118\ : STD_LOGIC;
  signal \result3__3_n_119\ : STD_LOGIC;
  signal \result3__3_n_120\ : STD_LOGIC;
  signal \result3__3_n_121\ : STD_LOGIC;
  signal \result3__3_n_122\ : STD_LOGIC;
  signal \result3__3_n_123\ : STD_LOGIC;
  signal \result3__3_n_124\ : STD_LOGIC;
  signal \result3__3_n_125\ : STD_LOGIC;
  signal \result3__3_n_126\ : STD_LOGIC;
  signal \result3__3_n_127\ : STD_LOGIC;
  signal \result3__3_n_128\ : STD_LOGIC;
  signal \result3__3_n_129\ : STD_LOGIC;
  signal \result3__3_n_130\ : STD_LOGIC;
  signal \result3__3_n_131\ : STD_LOGIC;
  signal \result3__3_n_132\ : STD_LOGIC;
  signal \result3__3_n_133\ : STD_LOGIC;
  signal \result3__3_n_134\ : STD_LOGIC;
  signal \result3__3_n_135\ : STD_LOGIC;
  signal \result3__3_n_136\ : STD_LOGIC;
  signal \result3__3_n_137\ : STD_LOGIC;
  signal \result3__3_n_138\ : STD_LOGIC;
  signal \result3__3_n_139\ : STD_LOGIC;
  signal \result3__3_n_140\ : STD_LOGIC;
  signal \result3__3_n_141\ : STD_LOGIC;
  signal \result3__3_n_142\ : STD_LOGIC;
  signal \result3__3_n_143\ : STD_LOGIC;
  signal \result3__3_n_144\ : STD_LOGIC;
  signal \result3__3_n_145\ : STD_LOGIC;
  signal \result3__3_n_146\ : STD_LOGIC;
  signal \result3__3_n_147\ : STD_LOGIC;
  signal \result3__3_n_148\ : STD_LOGIC;
  signal \result3__3_n_149\ : STD_LOGIC;
  signal \result3__3_n_150\ : STD_LOGIC;
  signal \result3__3_n_151\ : STD_LOGIC;
  signal \result3__3_n_152\ : STD_LOGIC;
  signal \result3__3_n_153\ : STD_LOGIC;
  signal \result3__3_n_58\ : STD_LOGIC;
  signal \result3__3_n_59\ : STD_LOGIC;
  signal \result3__3_n_60\ : STD_LOGIC;
  signal \result3__3_n_61\ : STD_LOGIC;
  signal \result3__3_n_62\ : STD_LOGIC;
  signal \result3__3_n_63\ : STD_LOGIC;
  signal \result3__3_n_64\ : STD_LOGIC;
  signal \result3__3_n_65\ : STD_LOGIC;
  signal \result3__3_n_66\ : STD_LOGIC;
  signal \result3__3_n_67\ : STD_LOGIC;
  signal \result3__3_n_68\ : STD_LOGIC;
  signal \result3__3_n_69\ : STD_LOGIC;
  signal \result3__3_n_70\ : STD_LOGIC;
  signal \result3__3_n_71\ : STD_LOGIC;
  signal \result3__3_n_72\ : STD_LOGIC;
  signal \result3__3_n_73\ : STD_LOGIC;
  signal \result3__3_n_74\ : STD_LOGIC;
  signal \result3__3_n_75\ : STD_LOGIC;
  signal \result3__3_n_76\ : STD_LOGIC;
  signal \result3__3_n_77\ : STD_LOGIC;
  signal \result3__3_n_78\ : STD_LOGIC;
  signal \result3__3_n_79\ : STD_LOGIC;
  signal \result3__3_n_80\ : STD_LOGIC;
  signal \result3__3_n_81\ : STD_LOGIC;
  signal \result3__3_n_82\ : STD_LOGIC;
  signal \result3__3_n_83\ : STD_LOGIC;
  signal \result3__3_n_84\ : STD_LOGIC;
  signal \result3__3_n_85\ : STD_LOGIC;
  signal \result3__3_n_86\ : STD_LOGIC;
  signal \result3__3_n_87\ : STD_LOGIC;
  signal \result3__3_n_88\ : STD_LOGIC;
  signal \result3__5\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \result3_i_10__0_n_0\ : STD_LOGIC;
  signal \result3_i_11__0_n_0\ : STD_LOGIC;
  signal \result3_i_12__0_n_0\ : STD_LOGIC;
  signal \result3_i_13__0_n_0\ : STD_LOGIC;
  signal \result3_i_14__0_n_0\ : STD_LOGIC;
  signal \result3_i_15__0_n_0\ : STD_LOGIC;
  signal \result3_i_16__0_n_0\ : STD_LOGIC;
  signal \result3_i_17__0_n_0\ : STD_LOGIC;
  signal \result3_i_18__0_n_0\ : STD_LOGIC;
  signal \result3_i_19__0_n_0\ : STD_LOGIC;
  signal \result3_i_20__0_n_0\ : STD_LOGIC;
  signal \result3_i_21__0_n_0\ : STD_LOGIC;
  signal \result3_i_22__0_n_0\ : STD_LOGIC;
  signal \result3_i_2__0_n_1\ : STD_LOGIC;
  signal \result3_i_2__0_n_2\ : STD_LOGIC;
  signal \result3_i_2__0_n_3\ : STD_LOGIC;
  signal \result3_i_2__0_n_4\ : STD_LOGIC;
  signal \result3_i_2__0_n_5\ : STD_LOGIC;
  signal \result3_i_2__0_n_6\ : STD_LOGIC;
  signal \result3_i_2__0_n_7\ : STD_LOGIC;
  signal \result3_i_3__0_n_0\ : STD_LOGIC;
  signal \result3_i_3__0_n_1\ : STD_LOGIC;
  signal \result3_i_3__0_n_2\ : STD_LOGIC;
  signal \result3_i_3__0_n_3\ : STD_LOGIC;
  signal \result3_i_3__0_n_4\ : STD_LOGIC;
  signal \result3_i_3__0_n_5\ : STD_LOGIC;
  signal \result3_i_3__0_n_6\ : STD_LOGIC;
  signal \result3_i_3__0_n_7\ : STD_LOGIC;
  signal \result3_i_4__0_n_0\ : STD_LOGIC;
  signal \result3_i_4__0_n_1\ : STD_LOGIC;
  signal \result3_i_4__0_n_2\ : STD_LOGIC;
  signal \result3_i_4__0_n_3\ : STD_LOGIC;
  signal \result3_i_4__0_n_4\ : STD_LOGIC;
  signal \result3_i_4__0_n_5\ : STD_LOGIC;
  signal \result3_i_4__0_n_6\ : STD_LOGIC;
  signal \result3_i_4__0_n_7\ : STD_LOGIC;
  signal \result3_i_5__0_n_0\ : STD_LOGIC;
  signal \result3_i_5__0_n_1\ : STD_LOGIC;
  signal \result3_i_5__0_n_2\ : STD_LOGIC;
  signal \result3_i_5__0_n_3\ : STD_LOGIC;
  signal \result3_i_5__0_n_4\ : STD_LOGIC;
  signal \result3_i_5__0_n_5\ : STD_LOGIC;
  signal \result3_i_5__0_n_6\ : STD_LOGIC;
  signal \result3_i_5__0_n_7\ : STD_LOGIC;
  signal result3_i_7_n_0 : STD_LOGIC;
  signal \result3_i_8__0_n_0\ : STD_LOGIC;
  signal \result3_i_9__0_n_0\ : STD_LOGIC;
  signal result3_n_100 : STD_LOGIC;
  signal result3_n_101 : STD_LOGIC;
  signal result3_n_102 : STD_LOGIC;
  signal result3_n_103 : STD_LOGIC;
  signal result3_n_104 : STD_LOGIC;
  signal result3_n_105 : STD_LOGIC;
  signal result3_n_91 : STD_LOGIC;
  signal result3_n_92 : STD_LOGIC;
  signal result3_n_93 : STD_LOGIC;
  signal result3_n_94 : STD_LOGIC;
  signal result3_n_95 : STD_LOGIC;
  signal result3_n_96 : STD_LOGIC;
  signal result3_n_97 : STD_LOGIC;
  signal result3_n_98 : STD_LOGIC;
  signal result3_n_99 : STD_LOGIC;
  signal update_controller_prev : STD_LOGIC;
  signal \NLW_pwmRef_reg[15]_i_105__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_114__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_138__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_176__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_187__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_228__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_229__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_22__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_245__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_264__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_31__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_48__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_49__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_61__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_62__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_71__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_result3_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_result3_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_result3_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_result3_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_result3_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result3__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal \NLW_result3__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result3__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal \NLW_result3__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result3__3_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__3_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__3_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__4_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__4_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__4_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__4_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal \NLW_result3__4_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result3_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwmRef[0]_i_2__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pwmRef[10]_i_2__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \pwmRef[11]_i_2__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \pwmRef[12]_i_2__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \pwmRef[13]_i_2__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \pwmRef[14]_i_2__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_100__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_101__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_102__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_103__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_104__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_157__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_159__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_162__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_165__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_240__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_242__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_243__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_244__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_4__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_54__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_56__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_58__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_60__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_85__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_87__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_89__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_91__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_93__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_94__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_97__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_98__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_99__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pwmRef[1]_i_2__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pwmRef[2]_i_2__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \pwmRef[3]_i_2__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \pwmRef[4]_i_2__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \pwmRef[5]_i_2__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \pwmRef[6]_i_2__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \pwmRef[7]_i_2__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \pwmRef[8]_i_2__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \pwmRef[9]_i_2__0\ : label is "soft_lutpair40";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[11]_i_6__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_105__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_114__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_127__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_128__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_129__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_130__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_138__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_176__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_187__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_228__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_229__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_22__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_230__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_231__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_245__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_264__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_273__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_274__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_275__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_276__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_31__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_48__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_49__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_61__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_62__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_6__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_71__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_7__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[3]_i_6__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[7]_i_6__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of result3 : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_4__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__2\ : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__3\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__4\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3_i_4__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3_i_5__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \axi_awaddr_reg[2]\ <= \^axi_awaddr_reg[2]\;
  \axi_awaddr_reg[4]\ <= \^axi_awaddr_reg[4]\;
  \axi_awaddr_reg[4]_0\ <= \^axi_awaddr_reg[4]_0\;
  \pwmRef_reg[3]_0\(2 downto 0) <= \^pwmref_reg[3]_0\(2 downto 0);
\Word[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \pwmRefs[1]_1\(10),
      I1 => \axi_rdata[15]_i_5_0\(5),
      I2 => \Word_reg[1]\(5),
      I3 => motor(0),
      I4 => motor(1),
      I5 => \Word_reg[1]_0\(5),
      O => pwmRef(5)
    );
\Word[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \pwmRefs[1]_1\(11),
      I1 => \axi_rdata[15]_i_5_0\(4),
      I2 => \Word_reg[1]\(4),
      I3 => motor(0),
      I4 => motor(1),
      I5 => \Word_reg[1]_0\(4),
      O => pwmRef(4)
    );
\Word[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^pwmref_reg[3]_0\(2),
      I1 => \axi_rdata[15]_i_5_0\(3),
      I2 => \Word_reg[1]\(3),
      I3 => motor(0),
      I4 => motor(1),
      I5 => \Word_reg[1]_0\(3),
      O => pwmRef(3)
    );
\Word[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^pwmref_reg[3]_0\(1),
      I1 => \axi_rdata[15]_i_5_0\(2),
      I2 => \Word_reg[1]\(2),
      I3 => motor(0),
      I4 => motor(1),
      I5 => \Word_reg[1]_0\(2),
      O => pwmRef(2)
    );
\Word[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^pwmref_reg[3]_0\(0),
      I1 => \axi_rdata[15]_i_5_0\(1),
      I2 => \Word_reg[1]\(1),
      I3 => motor(0),
      I4 => motor(1),
      I5 => \Word_reg[1]_0\(1),
      O => pwmRef(1)
    );
\Word[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \pwmRefs[1]_1\(15),
      I1 => \axi_rdata[15]_i_5_0\(0),
      I2 => \Word_reg[1]\(0),
      I3 => motor(0),
      I4 => motor(1),
      I5 => \Word_reg[1]_0\(0),
      O => pwmRef(0)
    );
\Word[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \pwmRefs[1]_1\(1),
      I1 => \axi_rdata[15]_i_5_0\(14),
      I2 => \Word_reg[1]\(14),
      I3 => motor(0),
      I4 => motor(1),
      I5 => \Word_reg[1]_0\(14),
      O => pwmRef(14)
    );
\Word[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \pwmRefs[1]_1\(2),
      I1 => \axi_rdata[15]_i_5_0\(13),
      I2 => \Word_reg[1]\(13),
      I3 => motor(0),
      I4 => motor(1),
      I5 => \Word_reg[1]_0\(13),
      O => pwmRef(13)
    );
\Word[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \pwmRefs[1]_1\(3),
      I1 => \axi_rdata[15]_i_5_0\(12),
      I2 => \Word_reg[1]\(12),
      I3 => motor(0),
      I4 => motor(1),
      I5 => \Word_reg[1]_0\(12),
      O => pwmRef(12)
    );
\Word[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \pwmRefs[1]_1\(4),
      I1 => \axi_rdata[15]_i_5_0\(11),
      I2 => \Word_reg[1]\(11),
      I3 => motor(0),
      I4 => motor(1),
      I5 => \Word_reg[1]_0\(11),
      O => pwmRef(11)
    );
\Word[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \pwmRefs[1]_1\(5),
      I1 => \axi_rdata[15]_i_5_0\(10),
      I2 => \Word_reg[1]\(10),
      I3 => motor(0),
      I4 => motor(1),
      I5 => \Word_reg[1]_0\(10),
      O => pwmRef(10)
    );
\Word[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \pwmRefs[1]_1\(6),
      I1 => \axi_rdata[15]_i_5_0\(9),
      I2 => \Word_reg[1]\(9),
      I3 => motor(0),
      I4 => motor(1),
      I5 => \Word_reg[1]_0\(9),
      O => pwmRef(9)
    );
\Word[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \pwmRefs[1]_1\(7),
      I1 => \axi_rdata[15]_i_5_0\(8),
      I2 => \Word_reg[1]\(8),
      I3 => motor(0),
      I4 => motor(1),
      I5 => \Word_reg[1]_0\(8),
      O => pwmRef(8)
    );
\Word[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \pwmRefs[1]_1\(8),
      I1 => \axi_rdata[15]_i_5_0\(7),
      I2 => \Word_reg[1]\(7),
      I3 => motor(0),
      I4 => motor(1),
      I5 => \Word_reg[1]_0\(7),
      O => pwmRef(7)
    );
\Word[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \pwmRefs[1]_1\(9),
      I1 => \axi_rdata[15]_i_5_0\(6),
      I2 => \Word_reg[1]\(6),
      I3 => motor(0),
      I4 => motor(1),
      I5 => \Word_reg[1]_0\(6),
      O => pwmRef(6)
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFDCCCCFFFC"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(8),
      I1 => \axi_rdata_reg[0]\,
      I2 => \axi_rdata_reg[0]_0\,
      I3 => \axi_rdata_reg[0]_1\,
      I4 => \axi_rdata_reg[0]_2\,
      I5 => \axi_rdata[0]_i_4_n_0\,
      O => D(0)
    );
\axi_rdata[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCB08C8000000000"
    )
        port map (
      I0 => \axi_rdata_reg[15]_0\(0),
      I1 => \axi_rdata_reg[15]\(4),
      I2 => \axi_rdata_reg[15]\(5),
      I3 => data13(0),
      I4 => data14(0),
      I5 => \axi_rdata_reg[15]\(6),
      O => \axi_rdata[0]_i_11_n_0\
    );
\axi_rdata[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pwmRefs[1]_1\(15),
      I1 => \^axi_awaddr_reg[2]\,
      I2 => \axi_rdata[15]_i_5_0\(0),
      I3 => \axi_rdata[15]_i_5_1\,
      I4 => \axi_rdata[0]_i_11_0\,
      O => data14(0)
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFE200E2"
    )
        port map (
      I0 => \axi_rdata_reg[0]_3\,
      I1 => \axi_rdata_reg[15]\(6),
      I2 => \axi_rdata_reg[0]_4\,
      I3 => \axi_rdata_reg[15]\(7),
      I4 => \axi_rdata_reg[0]_5\,
      I5 => \axi_rdata[0]_i_11_n_0\,
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDCDCDC"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(8),
      I1 => \axi_rdata_reg[10]\,
      I2 => \axi_rdata_reg[10]_0\,
      I3 => \axi_rdata_reg[15]_3\,
      I4 => \axi_rdata[10]_i_4_n_0\,
      I5 => \axi_rdata_reg[10]_1\,
      O => D(7)
    );
\axi_rdata[10]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pwmRefs[1]_1\(5),
      I1 => \^axi_awaddr_reg[2]\,
      I2 => \axi_rdata[15]_i_5_0\(10),
      I3 => \axi_rdata[15]_i_5_1\,
      I4 => \axi_rdata[10]_i_4_0\,
      O => data14(10)
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data13(7),
      I1 => \axi_rdata_reg[15]_0\(7),
      I2 => data12(6),
      I3 => \axi_rdata_reg[15]\(4),
      I4 => \axi_rdata_reg[15]\(5),
      I5 => data14(10),
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDCDCDC"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(8),
      I1 => \axi_rdata_reg[11]\,
      I2 => \axi_rdata_reg[11]_0\,
      I3 => \axi_rdata_reg[15]_3\,
      I4 => \axi_rdata[11]_i_4_n_0\,
      I5 => \axi_rdata_reg[11]_1\,
      O => D(8)
    );
\axi_rdata[11]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pwmRefs[1]_1\(4),
      I1 => \^axi_awaddr_reg[2]\,
      I2 => \axi_rdata[15]_i_5_0\(11),
      I3 => \axi_rdata[15]_i_5_1\,
      I4 => \axi_rdata[11]_i_4_0\,
      O => data14(11)
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data13(8),
      I1 => \axi_rdata_reg[15]_0\(8),
      I2 => data12(7),
      I3 => \axi_rdata_reg[15]\(4),
      I4 => \axi_rdata_reg[15]\(5),
      I5 => data14(11),
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDCDCDC"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(8),
      I1 => \axi_rdata_reg[12]\,
      I2 => \axi_rdata_reg[12]_0\,
      I3 => \axi_rdata_reg[15]_3\,
      I4 => \axi_rdata[12]_i_4_n_0\,
      I5 => \axi_rdata_reg[12]_1\,
      O => D(9)
    );
\axi_rdata[12]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pwmRefs[1]_1\(3),
      I1 => \^axi_awaddr_reg[2]\,
      I2 => \axi_rdata[15]_i_5_0\(12),
      I3 => \axi_rdata[15]_i_5_1\,
      I4 => \axi_rdata[12]_i_4_0\,
      O => data14(12)
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data13(9),
      I1 => \axi_rdata_reg[15]_0\(9),
      I2 => data12(8),
      I3 => \axi_rdata_reg[15]\(4),
      I4 => \axi_rdata_reg[15]\(5),
      I5 => data14(12),
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDCDCDC"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(8),
      I1 => \axi_rdata_reg[13]\,
      I2 => \axi_rdata_reg[13]_0\,
      I3 => \axi_rdata_reg[15]_3\,
      I4 => \axi_rdata[13]_i_4_n_0\,
      I5 => \axi_rdata_reg[13]_1\,
      O => D(10)
    );
\axi_rdata[13]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pwmRefs[1]_1\(2),
      I1 => \^axi_awaddr_reg[2]\,
      I2 => \axi_rdata[15]_i_5_0\(13),
      I3 => \axi_rdata[15]_i_5_1\,
      I4 => \axi_rdata[13]_i_4_0\,
      O => data14(13)
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data13(10),
      I1 => \axi_rdata_reg[15]_0\(10),
      I2 => data12(9),
      I3 => \axi_rdata_reg[15]\(4),
      I4 => \axi_rdata_reg[15]\(5),
      I5 => data14(13),
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555444"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(8),
      I1 => \axi_rdata_reg[14]\,
      I2 => \axi_rdata_reg[15]_3\,
      I3 => \axi_rdata[14]_i_3_n_0\,
      I4 => \axi_rdata_reg[14]_0\,
      I5 => \axi_rdata_reg[14]_1\,
      O => D(11)
    );
\axi_rdata[14]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pwmRefs[1]_1\(1),
      I1 => \^axi_awaddr_reg[2]\,
      I2 => \axi_rdata[15]_i_5_0\(14),
      I3 => \axi_rdata[15]_i_5_1\,
      I4 => \axi_rdata[14]_i_3_0\,
      O => data14(14)
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(5),
      I1 => \axi_rdata_reg[15]\(4),
      I2 => data13(11),
      I3 => \axi_rdata_reg[15]_0\(11),
      I4 => data12(10),
      I5 => data14(14),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDCDCDC"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(8),
      I1 => \axi_rdata_reg[15]_1\,
      I2 => \axi_rdata_reg[15]_2\,
      I3 => \axi_rdata_reg[15]_3\,
      I4 => \axi_rdata[15]_i_5_n_0\,
      I5 => \axi_rdata_reg[15]_4\,
      O => D(12)
    );
\axi_rdata[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pwmRefs[1]_1\(0),
      I1 => \^axi_awaddr_reg[2]\,
      I2 => \axi_rdata[15]_i_5_0\(15),
      I3 => \axi_rdata[15]_i_5_1\,
      I4 => \axi_rdata[15]_i_5_2\,
      O => data14(15)
    );
\axi_rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(5),
      I1 => \axi_rdata_reg[15]\(4),
      I2 => data13(11),
      I3 => \axi_rdata_reg[15]_0\(12),
      I4 => data12(11),
      I5 => data14(15),
      O => \axi_rdata[15]_i_5_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555444"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(8),
      I1 => \axi_rdata_reg[4]\,
      I2 => \axi_rdata_reg[15]_3\,
      I3 => \axi_rdata[4]_i_3_n_0\,
      I4 => \axi_rdata_reg[4]_0\,
      I5 => \axi_rdata_reg[4]_1\,
      O => D(1)
    );
\axi_rdata[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pwmRefs[1]_1\(11),
      I1 => \^axi_awaddr_reg[2]\,
      I2 => \axi_rdata[15]_i_5_0\(4),
      I3 => \axi_rdata[15]_i_5_1\,
      I4 => \axi_rdata[4]_i_3_0\,
      O => data14(4)
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data13(1),
      I1 => \axi_rdata_reg[15]_0\(1),
      I2 => data12(0),
      I3 => \axi_rdata_reg[15]\(4),
      I4 => \axi_rdata_reg[15]\(5),
      I5 => data14(4),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDCDCDC"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(8),
      I1 => \axi_rdata_reg[5]\,
      I2 => \axi_rdata_reg[5]_0\,
      I3 => \axi_rdata_reg[15]_3\,
      I4 => \axi_rdata[5]_i_4_n_0\,
      I5 => \axi_rdata_reg[5]_1\,
      O => D(2)
    );
\axi_rdata[5]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pwmRefs[1]_1\(10),
      I1 => \^axi_awaddr_reg[2]\,
      I2 => \axi_rdata[15]_i_5_0\(5),
      I3 => \axi_rdata[15]_i_5_1\,
      I4 => \axi_rdata[5]_i_4_0\,
      O => data14(5)
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data13(2),
      I1 => \axi_rdata_reg[15]_0\(2),
      I2 => data12(1),
      I3 => \axi_rdata_reg[15]\(4),
      I4 => \axi_rdata_reg[15]\(5),
      I5 => data14(5),
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDCDCDC"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(8),
      I1 => \axi_rdata_reg[6]\,
      I2 => \axi_rdata_reg[6]_0\,
      I3 => \axi_rdata_reg[15]_3\,
      I4 => \axi_rdata[6]_i_4_n_0\,
      I5 => \axi_rdata_reg[6]_1\,
      O => D(3)
    );
\axi_rdata[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pwmRefs[1]_1\(9),
      I1 => \^axi_awaddr_reg[2]\,
      I2 => \axi_rdata[15]_i_5_0\(6),
      I3 => \axi_rdata[15]_i_5_1\,
      I4 => \axi_rdata[6]_i_4_0\,
      O => data14(6)
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data13(3),
      I1 => \axi_rdata_reg[15]_0\(3),
      I2 => data12(2),
      I3 => \axi_rdata_reg[15]\(4),
      I4 => \axi_rdata_reg[15]\(5),
      I5 => data14(6),
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDCDCDC"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(8),
      I1 => \axi_rdata_reg[7]\,
      I2 => \axi_rdata_reg[7]_0\,
      I3 => \axi_rdata_reg[15]_3\,
      I4 => \axi_rdata[7]_i_4_n_0\,
      I5 => \axi_rdata_reg[7]_1\,
      O => D(4)
    );
\axi_rdata[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pwmRefs[1]_1\(8),
      I1 => \^axi_awaddr_reg[2]\,
      I2 => \axi_rdata[15]_i_5_0\(7),
      I3 => \axi_rdata[15]_i_5_1\,
      I4 => \axi_rdata[7]_i_4_0\,
      O => data14(7)
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data13(4),
      I1 => \axi_rdata_reg[15]_0\(4),
      I2 => data12(3),
      I3 => \axi_rdata_reg[15]\(4),
      I4 => \axi_rdata_reg[15]\(5),
      I5 => data14(7),
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555444"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(8),
      I1 => \axi_rdata_reg[8]\,
      I2 => \axi_rdata_reg[15]_3\,
      I3 => \axi_rdata[8]_i_3_n_0\,
      I4 => \axi_rdata_reg[8]_0\,
      I5 => \axi_rdata_reg[8]_1\,
      O => D(5)
    );
\axi_rdata[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pwmRefs[1]_1\(7),
      I1 => \^axi_awaddr_reg[2]\,
      I2 => \axi_rdata[15]_i_5_0\(8),
      I3 => \axi_rdata[15]_i_5_1\,
      I4 => \axi_rdata[8]_i_3_0\,
      O => data14(8)
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data13(5),
      I1 => \axi_rdata_reg[15]_0\(5),
      I2 => data12(4),
      I3 => \axi_rdata_reg[15]\(4),
      I4 => \axi_rdata_reg[15]\(5),
      I5 => data14(8),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDCDCDC"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(8),
      I1 => \axi_rdata_reg[9]\,
      I2 => \axi_rdata_reg[9]_0\,
      I3 => \axi_rdata_reg[15]_3\,
      I4 => \axi_rdata[9]_i_4_n_0\,
      I5 => \axi_rdata_reg[9]_1\,
      O => D(6)
    );
\axi_rdata[9]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pwmRefs[1]_1\(6),
      I1 => \^axi_awaddr_reg[2]\,
      I2 => \axi_rdata[15]_i_5_0\(9),
      I3 => \axi_rdata[15]_i_5_1\,
      I4 => \axi_rdata[9]_i_4_0\,
      O => data14(9)
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data13(6),
      I1 => \axi_rdata_reg[15]_0\(6),
      I2 => data12(5),
      I3 => \axi_rdata_reg[15]\(4),
      I4 => \axi_rdata_reg[15]\(5),
      I5 => data14(9),
      O => \axi_rdata[9]_i_4_n_0\
    );
\lastError[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(0),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(0),
      I4 => err0(0),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[0]_i_1__0_n_0\
    );
\lastError[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(10),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(10),
      I4 => err0(10),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[10]_i_1__0_n_0\
    );
\lastError[11]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \lastError_reg[11]_i_3__0_0\(2),
      O => \lastError[11]_i_10__0_n_0\
    );
\lastError[11]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \lastError_reg[11]_i_3__0_0\(1),
      O => \lastError[11]_i_11__0_n_0\
    );
\lastError[11]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \lastError_reg[11]_i_3__0_0\(0),
      O => \lastError[11]_i_12__0_n_0\
    );
\lastError[11]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \lastError_reg[11]_i_4__0_0\,
      O => \lastError[11]_i_13__0_n_0\
    );
\lastError[11]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \lastError_reg[11]_i_4__0_1\,
      O => \lastError[11]_i_14__0_n_0\
    );
\lastError[11]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \lastError_reg[11]_i_4__0_2\,
      O => \lastError[11]_i_15__0_n_0\
    );
\lastError[11]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \lastError_reg[11]_i_4__0_3\,
      O => \lastError[11]_i_16__0_n_0\
    );
\lastError[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(11),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(11),
      I4 => err0(11),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[11]_i_1__0_n_0\
    );
\lastError[11]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \lastError_reg[11]_i_3__0_0\(3),
      O => \lastError[11]_i_9__0_n_0\
    );
\lastError[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(12),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(12),
      I4 => err0(12),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[12]_i_1__0_n_0\
    );
\lastError[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(13),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(13),
      I4 => err0(13),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[13]_i_1__0_n_0\
    );
\lastError[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(14),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(14),
      I4 => err0(14),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[14]_i_1__0_n_0\
    );
\lastError[15]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \lastError_reg[27]_i_3__0_0\(0),
      O => \lastError[15]_i_10__0_n_0\
    );
\lastError[15]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => O(1),
      O => \lastError[15]_i_11__0_n_0\
    );
\lastError[15]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => O(0),
      O => \lastError[15]_i_12__0_n_0\
    );
\lastError[15]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => \lastError_reg[15]_i_4__0_0\,
      O => \lastError[15]_i_13__0_n_0\
    );
\lastError[15]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => \lastError_reg[15]_i_4__0_0\,
      O => \lastError[15]_i_14__0_n_0\
    );
\lastError[15]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => \lastError_reg[15]_i_4__0_1\,
      O => \lastError[15]_i_15__0_n_0\
    );
\lastError[15]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => \lastError_reg[15]_i_4__0_2\,
      O => \lastError[15]_i_16__0_n_0\
    );
\lastError[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(15),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(15),
      I4 => err0(15),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[15]_i_1__0_n_0\
    );
\lastError[15]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \lastError_reg[27]_i_3__0_0\(0),
      O => \lastError[15]_i_9__0_n_0\
    );
\lastError[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(16),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(16),
      I4 => err0(16),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[16]_i_1__0_n_0\
    );
\lastError[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(17),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(17),
      I4 => err0(17),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[17]_i_1__0_n_0\
    );
\lastError[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(18),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(18),
      I4 => err0(18),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[18]_i_1__0_n_0\
    );
\lastError[19]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \lastError_reg[27]_i_3__0_0\(0),
      O => \lastError[19]_i_10__0_n_0\
    );
\lastError[19]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \lastError_reg[27]_i_3__0_0\(0),
      O => \lastError[19]_i_11__0_n_0\
    );
\lastError[19]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \lastError_reg[27]_i_3__0_0\(0),
      O => \lastError[19]_i_12__0_n_0\
    );
\lastError[19]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => \lastError_reg[15]_i_4__0_0\,
      O => \lastError[19]_i_13__0_n_0\
    );
\lastError[19]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => \lastError_reg[15]_i_4__0_0\,
      O => \lastError[19]_i_14__0_n_0\
    );
\lastError[19]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => \lastError_reg[15]_i_4__0_0\,
      O => \lastError[19]_i_15__0_n_0\
    );
\lastError[19]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => \lastError_reg[15]_i_4__0_0\,
      O => \lastError[19]_i_16__0_n_0\
    );
\lastError[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(19),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(19),
      I4 => err0(19),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[19]_i_1__0_n_0\
    );
\lastError[19]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \lastError_reg[27]_i_3__0_0\(0),
      O => \lastError[19]_i_9__0_n_0\
    );
\lastError[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(1),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(1),
      I4 => err0(1),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[1]_i_1__0_n_0\
    );
\lastError[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(20),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(20),
      I4 => err0(20),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[20]_i_1__0_n_0\
    );
\lastError[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(21),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(21),
      I4 => err0(21),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[21]_i_1__0_n_0\
    );
\lastError[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(22),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(22),
      I4 => err0(22),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[22]_i_1__0_n_0\
    );
\lastError[23]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \lastError_reg[27]_i_3__0_0\(0),
      O => \lastError[23]_i_10__0_n_0\
    );
\lastError[23]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \lastError_reg[27]_i_3__0_0\(0),
      O => \lastError[23]_i_11__0_n_0\
    );
\lastError[23]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \lastError_reg[27]_i_3__0_0\(0),
      O => \lastError[23]_i_12__0_n_0\
    );
\lastError[23]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(23),
      I1 => \lastError_reg[15]_i_4__0_0\,
      O => \lastError[23]_i_13__0_n_0\
    );
\lastError[23]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => \lastError_reg[15]_i_4__0_0\,
      O => \lastError[23]_i_14__0_n_0\
    );
\lastError[23]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => \lastError_reg[15]_i_4__0_0\,
      O => \lastError[23]_i_15__0_n_0\
    );
\lastError[23]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => \lastError_reg[15]_i_4__0_0\,
      O => \lastError[23]_i_16__0_n_0\
    );
\lastError[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(23),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(23),
      I4 => err0(23),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[23]_i_1__0_n_0\
    );
\lastError[23]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \lastError_reg[27]_i_3__0_0\(0),
      O => \lastError[23]_i_9__0_n_0\
    );
\lastError[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(24),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(24),
      I4 => err0(24),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[24]_i_1__0_n_0\
    );
\lastError[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(25),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(25),
      I4 => err0(25),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[25]_i_1__0_n_0\
    );
\lastError[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(26),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(26),
      I4 => err0(26),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[26]_i_1__0_n_0\
    );
\lastError[27]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(26),
      I1 => \lastError_reg[27]_i_3__0_0\(0),
      O => \lastError[27]_i_10__0_n_0\
    );
\lastError[27]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(25),
      I1 => \lastError_reg[27]_i_3__0_0\(0),
      O => \lastError[27]_i_11__0_n_0\
    );
\lastError[27]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(24),
      I1 => \lastError_reg[27]_i_3__0_0\(0),
      O => \lastError[27]_i_12__0_n_0\
    );
\lastError[27]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(27),
      I1 => \lastError_reg[15]_i_4__0_0\,
      O => \lastError[27]_i_13__0_n_0\
    );
\lastError[27]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(26),
      I1 => \lastError_reg[15]_i_4__0_0\,
      O => \lastError[27]_i_14__0_n_0\
    );
\lastError[27]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(25),
      I1 => \lastError_reg[15]_i_4__0_0\,
      O => \lastError[27]_i_15__0_n_0\
    );
\lastError[27]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(24),
      I1 => \lastError_reg[15]_i_4__0_0\,
      O => \lastError[27]_i_16__0_n_0\
    );
\lastError[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(27),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(27),
      I4 => err0(27),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[27]_i_1__0_n_0\
    );
\lastError[27]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(27),
      I1 => \lastError_reg[27]_i_3__0_0\(0),
      O => \lastError[27]_i_9__0_n_0\
    );
\lastError[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(28),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => \result3__4_0\(0),
      I4 => \result3__4_1\(0),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[28]_i_1__0_n_0\
    );
\lastError[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(29),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => \result3__4_0\(1),
      I4 => \result3__4_1\(1),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[29]_i_1__0_n_0\
    );
\lastError[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(2),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(2),
      I4 => err0(2),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[2]_i_1__0_n_0\
    );
\lastError[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(30),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => \result3__4_0\(2),
      I4 => \result3__4_1\(2),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[30]_i_1__0_n_0\
    );
\lastError[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222222"
    )
        port map (
      I0 => p_5_in,
      I1 => update_controller_prev,
      I2 => \lastError_reg[0]_0\,
      I3 => \lastError_reg[0]_1\,
      I4 => \lastError_reg[0]_2\,
      O => lastError
    );
\lastError[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(31),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => \result3__4_0\(3),
      I4 => \result3__4_1\(3),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[31]_i_2__0_n_0\
    );
\lastError[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \lastError_reg[0]_1\,
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_2\,
      O => \lastError[31]_i_3__0_n_0\
    );
\lastError[31]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => CO(0),
      I1 => \lastError_reg[0]_2\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_0\,
      I4 => \result3__3_0\(0),
      O => \lastError[31]_i_5__0_n_0\
    );
\lastError[31]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => CO(0),
      I1 => \lastError_reg[0]_2\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_0\,
      I4 => \result3__3_0\(0),
      O => \lastError[31]_i_8__0_n_0\
    );
\lastError[3]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \lastError_reg[3]_i_3__0_0\(2),
      O => \lastError[3]_i_10__0_n_0\
    );
\lastError[3]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \lastError_reg[3]_i_3__0_0\(1),
      O => \lastError[3]_i_11__0_n_0\
    );
\lastError[3]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \lastError_reg[3]_i_3__0_0\(0),
      O => \lastError[3]_i_12__0_n_0\
    );
\lastError[3]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \lastError_reg[3]_i_4__0_0\,
      O => \lastError[3]_i_13__0_n_0\
    );
\lastError[3]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \lastError_reg[3]_i_4__0_1\,
      O => \lastError[3]_i_14__0_n_0\
    );
\lastError[3]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \lastError_reg[3]_i_4__0_2\,
      O => \lastError[3]_i_15__0_n_0\
    );
\lastError[3]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \lastError_reg[3]_i_4__0_3\,
      O => \lastError[3]_i_16__0_n_0\
    );
\lastError[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(3),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(3),
      I4 => err0(3),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[3]_i_1__0_n_0\
    );
\lastError[3]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \lastError_reg[3]_i_3__0_0\(3),
      O => \lastError[3]_i_9__0_n_0\
    );
\lastError[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(4),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(4),
      I4 => err0(4),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[4]_i_1__0_n_0\
    );
\lastError[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(5),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(5),
      I4 => err0(5),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[5]_i_1__0_n_0\
    );
\lastError[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(6),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(6),
      I4 => err0(6),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[6]_i_1__0_n_0\
    );
\lastError[7]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \lastError_reg[7]_i_3__0_0\(2),
      O => \lastError[7]_i_10__0_n_0\
    );
\lastError[7]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \lastError_reg[7]_i_3__0_0\(1),
      O => \lastError[7]_i_11__0_n_0\
    );
\lastError[7]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \lastError_reg[7]_i_3__0_0\(0),
      O => \lastError[7]_i_12__0_n_0\
    );
\lastError[7]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \lastError_reg[7]_i_4__0_0\,
      O => \lastError[7]_i_13__0_n_0\
    );
\lastError[7]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \lastError_reg[7]_i_4__0_1\,
      O => \lastError[7]_i_14__0_n_0\
    );
\lastError[7]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \lastError_reg[7]_i_4__0_2\,
      O => \lastError[7]_i_15__0_n_0\
    );
\lastError[7]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \lastError_reg[7]_i_4__0_3\,
      O => \lastError[7]_i_16__0_n_0\
    );
\lastError[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(7),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(7),
      I4 => err0(7),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[7]_i_1__0_n_0\
    );
\lastError[7]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \lastError_reg[7]_i_3__0_0\(3),
      O => \lastError[7]_i_9__0_n_0\
    );
\lastError[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(8),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(8),
      I4 => err0(8),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[8]_i_1__0_n_0\
    );
\lastError[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__0_n_0\,
      I1 => p_1_in(9),
      I2 => \lastError[31]_i_5__0_n_0\,
      I3 => err00_in(9),
      I4 => err0(9),
      I5 => \lastError[31]_i_8__0_n_0\,
      O => \lastError[9]_i_1__0_n_0\
    );
\lastError_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[0]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[0]\,
      R => '0'
    );
\lastError_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[10]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[10]\,
      R => '0'
    );
\lastError_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[11]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[11]\,
      R => '0'
    );
\lastError_reg[11]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_3__0_n_0\,
      CO(3) => \lastError_reg[11]_i_3__0_n_0\,
      CO(2) => \lastError_reg[11]_i_3__0_n_1\,
      CO(1) => \lastError_reg[11]_i_3__0_n_2\,
      CO(0) => \lastError_reg[11]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => err00_in(11 downto 8),
      S(3) => \lastError[11]_i_9__0_n_0\,
      S(2) => \lastError[11]_i_10__0_n_0\,
      S(1) => \lastError[11]_i_11__0_n_0\,
      S(0) => \lastError[11]_i_12__0_n_0\
    );
\lastError_reg[11]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_4__0_n_0\,
      CO(3) => \lastError_reg[11]_i_4__0_n_0\,
      CO(2) => \lastError_reg[11]_i_4__0_n_1\,
      CO(1) => \lastError_reg[11]_i_4__0_n_2\,
      CO(0) => \lastError_reg[11]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => err0(11 downto 8),
      S(3) => \lastError[11]_i_13__0_n_0\,
      S(2) => \lastError[11]_i_14__0_n_0\,
      S(1) => \lastError[11]_i_15__0_n_0\,
      S(0) => \lastError[11]_i_16__0_n_0\
    );
\lastError_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[12]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[12]\,
      R => '0'
    );
\lastError_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[13]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[13]\,
      R => '0'
    );
\lastError_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[14]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[14]\,
      R => '0'
    );
\lastError_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[15]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[15]\,
      R => '0'
    );
\lastError_reg[15]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_3__0_n_0\,
      CO(3) => \lastError_reg[15]_i_3__0_n_0\,
      CO(2) => \lastError_reg[15]_i_3__0_n_1\,
      CO(1) => \lastError_reg[15]_i_3__0_n_2\,
      CO(0) => \lastError_reg[15]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => err00_in(15 downto 12),
      S(3) => \lastError[15]_i_9__0_n_0\,
      S(2) => \lastError[15]_i_10__0_n_0\,
      S(1) => \lastError[15]_i_11__0_n_0\,
      S(0) => \lastError[15]_i_12__0_n_0\
    );
\lastError_reg[15]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_4__0_n_0\,
      CO(3) => \lastError_reg[15]_i_4__0_n_0\,
      CO(2) => \lastError_reg[15]_i_4__0_n_1\,
      CO(1) => \lastError_reg[15]_i_4__0_n_2\,
      CO(0) => \lastError_reg[15]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => err0(15 downto 12),
      S(3) => \lastError[15]_i_13__0_n_0\,
      S(2) => \lastError[15]_i_14__0_n_0\,
      S(1) => \lastError[15]_i_15__0_n_0\,
      S(0) => \lastError[15]_i_16__0_n_0\
    );
\lastError_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[16]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[16]\,
      R => '0'
    );
\lastError_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[17]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[17]\,
      R => '0'
    );
\lastError_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[18]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[18]\,
      R => '0'
    );
\lastError_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[19]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[19]\,
      R => '0'
    );
\lastError_reg[19]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[15]_i_3__0_n_0\,
      CO(3) => \lastError_reg[19]_i_3__0_n_0\,
      CO(2) => \lastError_reg[19]_i_3__0_n_1\,
      CO(1) => \lastError_reg[19]_i_3__0_n_2\,
      CO(0) => \lastError_reg[19]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => err00_in(19 downto 16),
      S(3) => \lastError[19]_i_9__0_n_0\,
      S(2) => \lastError[19]_i_10__0_n_0\,
      S(1) => \lastError[19]_i_11__0_n_0\,
      S(0) => \lastError[19]_i_12__0_n_0\
    );
\lastError_reg[19]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[15]_i_4__0_n_0\,
      CO(3) => \lastError_reg[19]_i_4__0_n_0\,
      CO(2) => \lastError_reg[19]_i_4__0_n_1\,
      CO(1) => \lastError_reg[19]_i_4__0_n_2\,
      CO(0) => \lastError_reg[19]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => err0(19 downto 16),
      S(3) => \lastError[19]_i_13__0_n_0\,
      S(2) => \lastError[19]_i_14__0_n_0\,
      S(1) => \lastError[19]_i_15__0_n_0\,
      S(0) => \lastError[19]_i_16__0_n_0\
    );
\lastError_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[1]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[1]\,
      R => '0'
    );
\lastError_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[20]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[20]\,
      R => '0'
    );
\lastError_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[21]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[21]\,
      R => '0'
    );
\lastError_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[22]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[22]\,
      R => '0'
    );
\lastError_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[23]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[23]\,
      R => '0'
    );
\lastError_reg[23]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[19]_i_3__0_n_0\,
      CO(3) => \lastError_reg[23]_i_3__0_n_0\,
      CO(2) => \lastError_reg[23]_i_3__0_n_1\,
      CO(1) => \lastError_reg[23]_i_3__0_n_2\,
      CO(0) => \lastError_reg[23]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => err00_in(23 downto 20),
      S(3) => \lastError[23]_i_9__0_n_0\,
      S(2) => \lastError[23]_i_10__0_n_0\,
      S(1) => \lastError[23]_i_11__0_n_0\,
      S(0) => \lastError[23]_i_12__0_n_0\
    );
\lastError_reg[23]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[19]_i_4__0_n_0\,
      CO(3) => \lastError_reg[23]_i_4__0_n_0\,
      CO(2) => \lastError_reg[23]_i_4__0_n_1\,
      CO(1) => \lastError_reg[23]_i_4__0_n_2\,
      CO(0) => \lastError_reg[23]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => err0(23 downto 20),
      S(3) => \lastError[23]_i_13__0_n_0\,
      S(2) => \lastError[23]_i_14__0_n_0\,
      S(1) => \lastError[23]_i_15__0_n_0\,
      S(0) => \lastError[23]_i_16__0_n_0\
    );
\lastError_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[24]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[24]\,
      R => '0'
    );
\lastError_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[25]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[25]\,
      R => '0'
    );
\lastError_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[26]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[26]\,
      R => '0'
    );
\lastError_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[27]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[27]\,
      R => '0'
    );
\lastError_reg[27]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[23]_i_3__0_n_0\,
      CO(3) => \sp_reg[1][27]_0\(0),
      CO(2) => \lastError_reg[27]_i_3__0_n_1\,
      CO(1) => \lastError_reg[27]_i_3__0_n_2\,
      CO(0) => \lastError_reg[27]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => err00_in(27 downto 24),
      S(3) => \lastError[27]_i_9__0_n_0\,
      S(2) => \lastError[27]_i_10__0_n_0\,
      S(1) => \lastError[27]_i_11__0_n_0\,
      S(0) => \lastError[27]_i_12__0_n_0\
    );
\lastError_reg[27]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[23]_i_4__0_n_0\,
      CO(3) => \sp_reg[1][27]\(0),
      CO(2) => \lastError_reg[27]_i_4__0_n_1\,
      CO(1) => \lastError_reg[27]_i_4__0_n_2\,
      CO(0) => \lastError_reg[27]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => err0(27 downto 24),
      S(3) => \lastError[27]_i_13__0_n_0\,
      S(2) => \lastError[27]_i_14__0_n_0\,
      S(1) => \lastError[27]_i_15__0_n_0\,
      S(0) => \lastError[27]_i_16__0_n_0\
    );
\lastError_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[28]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[28]\,
      R => '0'
    );
\lastError_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[29]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[29]\,
      R => '0'
    );
\lastError_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[2]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[2]\,
      R => '0'
    );
\lastError_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[30]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[30]\,
      R => '0'
    );
\lastError_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[31]_i_2__0_n_0\,
      Q => \lastError_reg_n_0_[31]\,
      R => '0'
    );
\lastError_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[3]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[3]\,
      R => '0'
    );
\lastError_reg[3]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_3__0_n_0\,
      CO(2) => \lastError_reg[3]_i_3__0_n_1\,
      CO(1) => \lastError_reg[3]_i_3__0_n_2\,
      CO(0) => \lastError_reg[3]_i_3__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => err00_in(3 downto 0),
      S(3) => \lastError[3]_i_9__0_n_0\,
      S(2) => \lastError[3]_i_10__0_n_0\,
      S(1) => \lastError[3]_i_11__0_n_0\,
      S(0) => \lastError[3]_i_12__0_n_0\
    );
\lastError_reg[3]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_4__0_n_0\,
      CO(2) => \lastError_reg[3]_i_4__0_n_1\,
      CO(1) => \lastError_reg[3]_i_4__0_n_2\,
      CO(0) => \lastError_reg[3]_i_4__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => err0(3 downto 0),
      S(3) => \lastError[3]_i_13__0_n_0\,
      S(2) => \lastError[3]_i_14__0_n_0\,
      S(1) => \lastError[3]_i_15__0_n_0\,
      S(0) => \lastError[3]_i_16__0_n_0\
    );
\lastError_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[4]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[4]\,
      R => '0'
    );
\lastError_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[5]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[5]\,
      R => '0'
    );
\lastError_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[6]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[6]\,
      R => '0'
    );
\lastError_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[7]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[7]\,
      R => '0'
    );
\lastError_reg[7]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_3__0_n_0\,
      CO(3) => \lastError_reg[7]_i_3__0_n_0\,
      CO(2) => \lastError_reg[7]_i_3__0_n_1\,
      CO(1) => \lastError_reg[7]_i_3__0_n_2\,
      CO(0) => \lastError_reg[7]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => err00_in(7 downto 4),
      S(3) => \lastError[7]_i_9__0_n_0\,
      S(2) => \lastError[7]_i_10__0_n_0\,
      S(1) => \lastError[7]_i_11__0_n_0\,
      S(0) => \lastError[7]_i_12__0_n_0\
    );
\lastError_reg[7]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_4__0_n_0\,
      CO(3) => \lastError_reg[7]_i_4__0_n_0\,
      CO(2) => \lastError_reg[7]_i_4__0_n_1\,
      CO(1) => \lastError_reg[7]_i_4__0_n_2\,
      CO(0) => \lastError_reg[7]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => err0(7 downto 4),
      S(3) => \lastError[7]_i_13__0_n_0\,
      S(2) => \lastError[7]_i_14__0_n_0\,
      S(1) => \lastError[7]_i_15__0_n_0\,
      S(0) => \lastError[7]_i_16__0_n_0\
    );
\lastError_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[8]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[8]\,
      R => '0'
    );
\lastError_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[9]_i_1__0_n_0\,
      Q => \lastError_reg_n_0_[9]\,
      R => '0'
    );
\pwmRef[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[0]_i_2__0_n_0\,
      I2 => \pwmRef[0]_i_3__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(0),
      I4 => \pwmRef_reg[15]_i_6__0_0\(0),
      I5 => result10_in,
      O => \pwmRef[0]_i_1__0_n_0\
    );
\pwmRef[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(0),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[0]_i_2__0_n_0\
    );
\pwmRef[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[1]_i_4__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[0]_i_4__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[0]_i_3__0_n_0\
    );
\pwmRef[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \pwmRef[0]_i_5__0_n_0\,
      I1 => \pwmRef[4]_i_5__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[6]_i_5__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[2]_i_5__0_n_0\,
      O => \pwmRef[0]_i_4__0_n_0\
    );
\pwmRef[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(0),
      I1 => result1(16),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(24),
      I4 => \pwmRef[15]_i_50__0_0\(4),
      I5 => result1(8),
      O => \pwmRef[0]_i_5__0_n_0\
    );
\pwmRef[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[10]_i_2__0_n_0\,
      I2 => \pwmRef[10]_i_3__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(10),
      I4 => \pwmRef_reg[15]_i_6__0_0\(10),
      I5 => result10_in,
      O => \pwmRef[10]_i_1__0_n_0\
    );
\pwmRef[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(10),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[10]_i_2__0_n_0\
    );
\pwmRef[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[11]_i_4__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[10]_i_4__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[10]_i_3__0_n_0\
    );
\pwmRef[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_56__0_n_0\,
      I1 => \pwmRef[12]_i_5__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[14]_i_5__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[10]_i_5__0_n_0\,
      O => \pwmRef[10]_i_4__0_n_0\
    );
\pwmRef[10]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(18),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(26),
      I4 => \pwmRef[15]_i_50__0_0\(4),
      I5 => result1(10),
      O => \pwmRef[10]_i_5__0_n_0\
    );
\pwmRef[11]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_98\,
      I1 => p_1_in1_in(7),
      O => \pwmRef[11]_i_10__0_n_0\
    );
\pwmRef[11]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(10),
      I1 => \result3__0_n_95\,
      I2 => \result3__0_n_94\,
      I3 => p_1_in1_in(11),
      O => \pwmRef[11]_i_11__0_n_0\
    );
\pwmRef[11]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(9),
      I1 => \result3__0_n_96\,
      I2 => \result3__0_n_95\,
      I3 => p_1_in1_in(10),
      O => \pwmRef[11]_i_12__0_n_0\
    );
\pwmRef[11]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(8),
      I1 => \result3__0_n_97\,
      I2 => \result3__0_n_96\,
      I3 => p_1_in1_in(9),
      O => \pwmRef[11]_i_13__0_n_0\
    );
\pwmRef[11]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => \result3__0_n_98\,
      I2 => \result3__0_n_97\,
      I3 => p_1_in1_in(8),
      O => \pwmRef[11]_i_14__0_n_0\
    );
\pwmRef[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[11]_i_2__0_n_0\,
      I2 => \pwmRef[11]_i_3__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(11),
      I4 => \pwmRef_reg[15]_i_6__0_0\(11),
      I5 => result10_in,
      O => \pwmRef[11]_i_1__0_n_0\
    );
\pwmRef[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(11),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[11]_i_2__0_n_0\
    );
\pwmRef[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[12]_i_4__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[11]_i_4__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[11]_i_3__0_n_0\
    );
\pwmRef[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_58__0_n_0\,
      I1 => \pwmRef[13]_i_5__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_60__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[11]_i_5__0_n_0\,
      O => \pwmRef[11]_i_4__0_n_0\
    );
\pwmRef[11]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(19),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(27),
      I4 => \pwmRef[15]_i_50__0_0\(4),
      I5 => result1(11),
      O => \pwmRef[11]_i_5__0_n_0\
    );
\pwmRef[11]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_95\,
      I1 => p_1_in1_in(10),
      O => \pwmRef[11]_i_7__0_n_0\
    );
\pwmRef[11]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_96\,
      I1 => p_1_in1_in(9),
      O => \pwmRef[11]_i_8__0_n_0\
    );
\pwmRef[11]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_97\,
      I1 => p_1_in1_in(8),
      O => \pwmRef[11]_i_9__0_n_0\
    );
\pwmRef[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[12]_i_2__0_n_0\,
      I2 => \pwmRef[12]_i_3__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(12),
      I4 => \pwmRef_reg[15]_i_6__0_0\(12),
      I5 => result10_in,
      O => \pwmRef[12]_i_1__0_n_0\
    );
\pwmRef[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(12),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[12]_i_2__0_n_0\
    );
\pwmRef[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[13]_i_4__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[12]_i_4__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[12]_i_3__0_n_0\
    );
\pwmRef[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_54__0_n_0\,
      I1 => \pwmRef[14]_i_5__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_56__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[12]_i_5__0_n_0\,
      O => \pwmRef[12]_i_4__0_n_0\
    );
\pwmRef[12]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(20),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(28),
      I4 => \pwmRef[15]_i_50__0_0\(4),
      I5 => result1(12),
      O => \pwmRef[12]_i_5__0_n_0\
    );
\pwmRef[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[13]_i_2__0_n_0\,
      I2 => \pwmRef[13]_i_3__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(13),
      I4 => \pwmRef_reg[15]_i_6__0_0\(13),
      I5 => result10_in,
      O => \pwmRef[13]_i_1__0_n_0\
    );
\pwmRef[13]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(13),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[13]_i_2__0_n_0\
    );
\pwmRef[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[14]_i_4__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[13]_i_4__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[13]_i_3__0_n_0\
    );
\pwmRef[13]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_59__0_n_0\,
      I1 => \pwmRef[15]_i_60__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_58__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[13]_i_5__0_n_0\,
      O => \pwmRef[13]_i_4__0_n_0\
    );
\pwmRef[13]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(21),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(29),
      I4 => \pwmRef[15]_i_50__0_0\(4),
      I5 => result1(13),
      O => \pwmRef[13]_i_5__0_n_0\
    );
\pwmRef[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[14]_i_2__0_n_0\,
      I2 => \pwmRef[14]_i_3__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(14),
      I4 => \pwmRef_reg[15]_i_6__0_0\(14),
      I5 => result10_in,
      O => \pwmRef[14]_i_1__0_n_0\
    );
\pwmRef[14]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(14),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[14]_i_2__0_n_0\
    );
\pwmRef[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[15]_i_20__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[14]_i_4__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[14]_i_3__0_n_0\
    );
\pwmRef[14]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_55__0_n_0\,
      I1 => \pwmRef[15]_i_56__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_54__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[14]_i_5__0_n_0\,
      O => \pwmRef[14]_i_4__0_n_0\
    );
\pwmRef[14]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(22),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(30),
      I4 => \pwmRef[15]_i_50__0_0\(4),
      I5 => result1(14),
      O => \pwmRef[14]_i_5__0_n_0\
    );
\pwmRef[15]_i_100__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_169__0_n_0\,
      I1 => \pwmRef[15]_i_50__0_0\(1),
      I2 => \pwmRef[15]_i_170__0_n_0\,
      O => \pwmRef[15]_i_100__0_n_0\
    );
\pwmRef[15]_i_101__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__0_n_0\,
      I1 => \pwmRef[15]_i_171__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_174__0_n_0\,
      I4 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[15]_i_101__0_n_0\
    );
\pwmRef[15]_i_102__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_173__0_n_0\,
      I1 => \pwmRef[15]_i_50__0_0\(1),
      I2 => \pwmRef[15]_i_175__0_n_0\,
      O => \pwmRef[15]_i_102__0_n_0\
    );
\pwmRef[15]_i_103__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__0_n_0\,
      I1 => \pwmRef[15]_i_173__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_175__0_n_0\,
      I4 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[15]_i_103__0_n_0\
    );
\pwmRef[15]_i_104__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_170__0_n_0\,
      I1 => \pwmRef[15]_i_50__0_0\(1),
      I2 => \pwmRef[15]_i_171__0_n_0\,
      O => \pwmRef[15]_i_104__0_n_0\
    );
\pwmRef[15]_i_106__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[30]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_48__0_0\(2),
      I2 => \pwmRef_reg[15]_i_48__0_0\(3),
      I3 => \lastError[31]_i_2__0_n_0\,
      O => \pwmRef[15]_i_106__0_n_0\
    );
\pwmRef[15]_i_107__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[28]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_48__0_0\(0),
      I2 => \lastError[29]_i_1__0_n_0\,
      I3 => \pwmRef_reg[15]_i_48__0_0\(1),
      O => \pwmRef[15]_i_107__0_n_0\
    );
\pwmRef[15]_i_108__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[26]_i_1__0_n_0\,
      I1 => \result3__5\(26),
      I2 => \lastError[27]_i_1__0_n_0\,
      I3 => \result3__5\(27),
      O => \pwmRef[15]_i_108__0_n_0\
    );
\pwmRef[15]_i_109__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[24]_i_1__0_n_0\,
      I1 => \result3__5\(24),
      I2 => \lastError[25]_i_1__0_n_0\,
      I3 => \result3__5\(25),
      O => \pwmRef[15]_i_109__0_n_0\
    );
\pwmRef[15]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_44__0_n_0\,
      I1 => \pwmRef_reg[15]_i_3__0_0\(26),
      I2 => \pwmRef_reg[15]_i_3__0_0\(27),
      I3 => \pwmRef[15]_i_45__0_n_0\,
      O => \pwmRef[15]_i_10__0_n_0\
    );
\pwmRef[15]_i_110__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[30]_i_1__0_n_0\,
      I1 => \lastError[31]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_48__0_0\(3),
      I3 => \pwmRef_reg[15]_i_48__0_0\(2),
      O => \pwmRef[15]_i_110__0_n_0\
    );
\pwmRef[15]_i_111__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[28]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_48__0_0\(1),
      I2 => \lastError[29]_i_1__0_n_0\,
      I3 => \pwmRef_reg[15]_i_48__0_0\(0),
      O => \pwmRef[15]_i_111__0_n_0\
    );
\pwmRef[15]_i_112__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[26]_i_1__0_n_0\,
      I1 => \result3__5\(27),
      I2 => \lastError[27]_i_1__0_n_0\,
      I3 => \result3__5\(26),
      O => \pwmRef[15]_i_112__0_n_0\
    );
\pwmRef[15]_i_113__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[24]_i_1__0_n_0\,
      I1 => \result3__5\(25),
      I2 => \lastError[25]_i_1__0_n_0\,
      I3 => \result3__5\(24),
      O => \pwmRef[15]_i_113__0_n_0\
    );
\pwmRef[15]_i_115__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[30]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(30),
      I2 => \lastError[31]_i_2__0_n_0\,
      I3 => \pwmRef_reg[15]_i_49__0_0\(31),
      O => \pwmRef[15]_i_115__0_n_0\
    );
\pwmRef[15]_i_116__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[28]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(28),
      I2 => \pwmRef_reg[15]_i_49__0_0\(29),
      I3 => \lastError[29]_i_1__0_n_0\,
      O => \pwmRef[15]_i_116__0_n_0\
    );
\pwmRef[15]_i_117__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[26]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(26),
      I2 => \pwmRef_reg[15]_i_49__0_0\(27),
      I3 => \lastError[27]_i_1__0_n_0\,
      O => \pwmRef[15]_i_117__0_n_0\
    );
\pwmRef[15]_i_118__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[24]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(24),
      I2 => \pwmRef_reg[15]_i_49__0_0\(25),
      I3 => \lastError[25]_i_1__0_n_0\,
      O => \pwmRef[15]_i_118__0_n_0\
    );
\pwmRef[15]_i_119__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[30]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(31),
      I2 => \lastError[31]_i_2__0_n_0\,
      I3 => \pwmRef_reg[15]_i_49__0_0\(30),
      O => \pwmRef[15]_i_119__0_n_0\
    );
\pwmRef[15]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_46__0_n_0\,
      I1 => \pwmRef_reg[15]_i_3__0_0\(24),
      I2 => \pwmRef_reg[15]_i_3__0_0\(25),
      I3 => \pwmRef[15]_i_47__0_n_0\,
      O => \pwmRef[15]_i_11__0_n_0\
    );
\pwmRef[15]_i_120__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[28]_i_1__0_n_0\,
      I1 => \lastError[29]_i_1__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_0\(29),
      I3 => \pwmRef_reg[15]_i_49__0_0\(28),
      O => \pwmRef[15]_i_120__0_n_0\
    );
\pwmRef[15]_i_121__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[26]_i_1__0_n_0\,
      I1 => \lastError[27]_i_1__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_0\(27),
      I3 => \pwmRef_reg[15]_i_49__0_0\(26),
      O => \pwmRef[15]_i_121__0_n_0\
    );
\pwmRef[15]_i_122__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[24]_i_1__0_n_0\,
      I1 => \lastError[25]_i_1__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_0\(25),
      I3 => \pwmRef_reg[15]_i_49__0_0\(24),
      O => \pwmRef[15]_i_122__0_n_0\
    );
\pwmRef[15]_i_123__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwmRef[15]_i_50__0_0\(28),
      I1 => \pwmRef[15]_i_50__0_0\(25),
      I2 => \pwmRef[15]_i_50__0_0\(31),
      I3 => \pwmRef[15]_i_50__0_0\(27),
      O => \pwmRef[15]_i_123__0_n_0\
    );
\pwmRef[15]_i_124__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwmRef[15]_i_50__0_0\(24),
      I1 => \pwmRef[15]_i_50__0_0\(21),
      I2 => \pwmRef[15]_i_50__0_0\(26),
      I3 => \pwmRef[15]_i_50__0_0\(23),
      O => \pwmRef[15]_i_124__0_n_0\
    );
\pwmRef[15]_i_125__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pwmRef[15]_i_50__0_0\(12),
      I1 => \pwmRef[15]_i_50__0_0\(11),
      I2 => \pwmRef[15]_i_50__0_0\(10),
      I3 => \pwmRef[15]_i_50__0_0\(9),
      O => \pwmRef[15]_i_125__0_n_0\
    );
\pwmRef[15]_i_126__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pwmRef[15]_i_50__0_0\(16),
      I1 => \pwmRef[15]_i_50__0_0\(15),
      I2 => \pwmRef[15]_i_50__0_0\(14),
      I3 => \pwmRef[15]_i_50__0_0\(13),
      O => \pwmRef[15]_i_126__0_n_0\
    );
\pwmRef[15]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_40__0_n_0\,
      I1 => \pwmRef_reg[15]_i_3__0_0\(31),
      I2 => \pwmRef[15]_i_41__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(30),
      O => \pwmRef[15]_i_12__0_n_0\
    );
\pwmRef[15]_i_131__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(29),
      I1 => result30_in(29),
      O => \pwmRef[15]_i_131__0_n_0\
    );
\pwmRef[15]_i_132__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(28),
      I1 => result30_in(28),
      O => \pwmRef[15]_i_132__0_n_0\
    );
\pwmRef[15]_i_133__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(27),
      I1 => result30_in(27),
      O => \pwmRef[15]_i_133__0_n_0\
    );
\pwmRef[15]_i_134__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(30),
      I1 => \result3__0__0\(30),
      I2 => \result3__0__0\(31),
      I3 => result30_in(31),
      O => \pwmRef[15]_i_134__0_n_0\
    );
\pwmRef[15]_i_135__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(29),
      I1 => \result3__0__0\(29),
      I2 => \result3__0__0\(30),
      I3 => result30_in(30),
      O => \pwmRef[15]_i_135__0_n_0\
    );
\pwmRef[15]_i_136__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(28),
      I1 => \result3__0__0\(28),
      I2 => \result3__0__0\(29),
      I3 => result30_in(29),
      O => \pwmRef[15]_i_136__0_n_0\
    );
\pwmRef[15]_i_137__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(27),
      I1 => \result3__0__0\(27),
      I2 => \result3__0__0\(28),
      I3 => result30_in(28),
      O => \pwmRef[15]_i_137__0_n_0\
    );
\pwmRef[15]_i_139__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[14]_i_3__0_n_0\,
      I1 => \pwmRef[14]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(14),
      I3 => \pwmRef[15]_i_5__0_n_0\,
      I4 => \pwmRef[15]_i_4__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(15),
      O => \pwmRef[15]_i_139__0_n_0\
    );
\pwmRef[15]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_42__0_n_0\,
      I1 => \pwmRef[15]_i_43__0_n_0\,
      I2 => \pwmRef_reg[15]_i_3__0_0\(29),
      I3 => \pwmRef_reg[15]_i_3__0_0\(28),
      O => \pwmRef[15]_i_13__0_n_0\
    );
\pwmRef[15]_i_140__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[12]_i_3__0_n_0\,
      I1 => \pwmRef[12]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(12),
      I3 => \pwmRef[13]_i_3__0_n_0\,
      I4 => \pwmRef[13]_i_2__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(13),
      O => \pwmRef[15]_i_140__0_n_0\
    );
\pwmRef[15]_i_141__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[10]_i_3__0_n_0\,
      I1 => \pwmRef[10]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(10),
      I3 => \pwmRef[11]_i_3__0_n_0\,
      I4 => \pwmRef[11]_i_2__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(11),
      O => \pwmRef[15]_i_141__0_n_0\
    );
\pwmRef[15]_i_142__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[8]_i_3__0_n_0\,
      I1 => \pwmRef[8]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(8),
      I3 => \pwmRef[9]_i_3__0_n_0\,
      I4 => \pwmRef[9]_i_2__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(9),
      O => \pwmRef[15]_i_142__0_n_0\
    );
\pwmRef[15]_i_143__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[14]_i_3__0_n_0\,
      I1 => \pwmRef[14]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(15),
      I3 => \pwmRef[15]_i_5__0_n_0\,
      I4 => \pwmRef[15]_i_4__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(14),
      O => \pwmRef[15]_i_143__0_n_0\
    );
\pwmRef[15]_i_144__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[12]_i_3__0_n_0\,
      I1 => \pwmRef[12]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(13),
      I3 => \pwmRef[13]_i_3__0_n_0\,
      I4 => \pwmRef[13]_i_2__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(12),
      O => \pwmRef[15]_i_144__0_n_0\
    );
\pwmRef[15]_i_145__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[10]_i_3__0_n_0\,
      I1 => \pwmRef[10]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(11),
      I3 => \pwmRef[11]_i_3__0_n_0\,
      I4 => \pwmRef[11]_i_2__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(10),
      O => \pwmRef[15]_i_145__0_n_0\
    );
\pwmRef[15]_i_146__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[8]_i_3__0_n_0\,
      I1 => \pwmRef[8]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(9),
      I3 => \pwmRef[9]_i_3__0_n_0\,
      I4 => \pwmRef[9]_i_2__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(8),
      O => \pwmRef[15]_i_146__0_n_0\
    );
\pwmRef[15]_i_147__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[6]_i_3__0_n_0\,
      I1 => \pwmRef[6]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_3__0_0\(6),
      I3 => \pwmRef_reg[15]_i_3__0_0\(7),
      I4 => \pwmRef[7]_i_3__0_n_0\,
      I5 => \pwmRef[7]_i_2__0_n_0\,
      O => \pwmRef[15]_i_147__0_n_0\
    );
\pwmRef[15]_i_148__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[4]_i_3__0_n_0\,
      I1 => \pwmRef[4]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_3__0_0\(4),
      I3 => \pwmRef_reg[15]_i_3__0_0\(5),
      I4 => \pwmRef[5]_i_3__0_n_0\,
      I5 => \pwmRef[5]_i_2__0_n_0\,
      O => \pwmRef[15]_i_148__0_n_0\
    );
\pwmRef[15]_i_149__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[2]_i_3__0_n_0\,
      I1 => \pwmRef[2]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_3__0_0\(2),
      I3 => \pwmRef_reg[15]_i_3__0_0\(3),
      I4 => \pwmRef[3]_i_3__0_n_0\,
      I5 => \pwmRef[3]_i_2__0_n_0\,
      O => \pwmRef[15]_i_149__0_n_0\
    );
\pwmRef[15]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_44__0_n_0\,
      I1 => \pwmRef[15]_i_45__0_n_0\,
      I2 => \pwmRef_reg[15]_i_3__0_0\(27),
      I3 => \pwmRef_reg[15]_i_3__0_0\(26),
      O => \pwmRef[15]_i_14__0_n_0\
    );
\pwmRef[15]_i_150__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[0]_i_3__0_n_0\,
      I1 => \pwmRef[0]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_3__0_0\(0),
      I3 => \pwmRef_reg[15]_i_3__0_0\(1),
      I4 => \pwmRef[1]_i_3__0_n_0\,
      I5 => \pwmRef[1]_i_2__0_n_0\,
      O => \pwmRef[15]_i_150__0_n_0\
    );
\pwmRef[15]_i_151__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[6]_i_3__0_n_0\,
      I1 => \pwmRef[6]_i_2__0_n_0\,
      I2 => \pwmRef[7]_i_3__0_n_0\,
      I3 => \pwmRef[7]_i_2__0_n_0\,
      I4 => \pwmRef_reg[15]_i_3__0_0\(7),
      I5 => \pwmRef_reg[15]_i_3__0_0\(6),
      O => \pwmRef[15]_i_151__0_n_0\
    );
\pwmRef[15]_i_152__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[4]_i_3__0_n_0\,
      I1 => \pwmRef[4]_i_2__0_n_0\,
      I2 => \pwmRef[5]_i_3__0_n_0\,
      I3 => \pwmRef[5]_i_2__0_n_0\,
      I4 => \pwmRef_reg[15]_i_3__0_0\(5),
      I5 => \pwmRef_reg[15]_i_3__0_0\(4),
      O => \pwmRef[15]_i_152__0_n_0\
    );
\pwmRef[15]_i_153__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[2]_i_3__0_n_0\,
      I1 => \pwmRef[2]_i_2__0_n_0\,
      I2 => \pwmRef[3]_i_3__0_n_0\,
      I3 => \pwmRef[3]_i_2__0_n_0\,
      I4 => \pwmRef_reg[15]_i_3__0_0\(3),
      I5 => \pwmRef_reg[15]_i_3__0_0\(2),
      O => \pwmRef[15]_i_153__0_n_0\
    );
\pwmRef[15]_i_154__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[0]_i_3__0_n_0\,
      I1 => \pwmRef[0]_i_2__0_n_0\,
      I2 => \pwmRef[1]_i_3__0_n_0\,
      I3 => \pwmRef[1]_i_2__0_n_0\,
      I4 => \pwmRef_reg[15]_i_3__0_0\(1),
      I5 => \pwmRef_reg[15]_i_3__0_0\(0),
      O => \pwmRef[15]_i_154__0_n_0\
    );
\pwmRef[15]_i_155__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pwmRef[15]_i_174__0_n_0\,
      I1 => \pwmRef[15]_i_50__0_0\(1),
      I2 => \pwmRef[15]_i_240__0_n_0\,
      I3 => \pwmRef[15]_i_50__0_0\(2),
      I4 => \pwmRef[15]_i_53__0_n_0\,
      O => \pwmRef[15]_i_155__0_n_0\
    );
\pwmRef[15]_i_156__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \pwmRef[15]_i_17__0_n_0\,
      I1 => \pwmRef[15]_i_241__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_175__0_n_0\,
      O => \pwmRef[15]_i_156__0_n_0\
    );
\pwmRef[15]_i_157__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(22),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_157__0_n_0\
    );
\pwmRef[15]_i_158__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__0_n_0\,
      I1 => \pwmRef[15]_i_175__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_241__0_n_0\,
      I4 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[15]_i_158__0_n_0\
    );
\pwmRef[15]_i_159__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_171__0_n_0\,
      I1 => \pwmRef[15]_i_50__0_0\(1),
      I2 => \pwmRef[15]_i_174__0_n_0\,
      O => \pwmRef[15]_i_159__0_n_0\
    );
\pwmRef[15]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_46__0_n_0\,
      I1 => \pwmRef[15]_i_47__0_n_0\,
      I2 => \pwmRef_reg[15]_i_3__0_0\(25),
      I3 => \pwmRef_reg[15]_i_3__0_0\(24),
      O => \pwmRef[15]_i_15__0_n_0\
    );
\pwmRef[15]_i_160__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_240__0_n_0\,
      I1 => \pwmRef[15]_i_53__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_242__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[15]_i_55__0_n_0\,
      O => \pwmRef[15]_i_160__0_n_0\
    );
\pwmRef[15]_i_161__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \pwmRef[15]_i_17__0_n_0\,
      I1 => \pwmRef[15]_i_57__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(2),
      I3 => \pwmRef[15]_i_243__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(1),
      I5 => \pwmRef[15]_i_241__0_n_0\,
      O => \pwmRef[15]_i_161__0_n_0\
    );
\pwmRef[15]_i_162__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(20),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_162__0_n_0\
    );
\pwmRef[15]_i_163__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pwmRef[15]_i_241__0_n_0\,
      I1 => \pwmRef[15]_i_50__0_0\(1),
      I2 => \pwmRef[15]_i_243__0_n_0\,
      I3 => \pwmRef[15]_i_50__0_0\(2),
      I4 => \pwmRef[15]_i_57__0_n_0\,
      O => \pwmRef[15]_i_163__0_n_0\
    );
\pwmRef[15]_i_164__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \pwmRef[15]_i_17__0_n_0\,
      I1 => \pwmRef[15]_i_53__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(2),
      I3 => \pwmRef[15]_i_240__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(1),
      I5 => \pwmRef[15]_i_174__0_n_0\,
      O => \pwmRef[15]_i_164__0_n_0\
    );
\pwmRef[15]_i_165__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(21),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_165__0_n_0\
    );
\pwmRef[15]_i_166__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_243__0_n_0\,
      I1 => \pwmRef[15]_i_57__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_244__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[15]_i_59__0_n_0\,
      O => \pwmRef[15]_i_166__0_n_0\
    );
\pwmRef[15]_i_167__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_242__0_n_0\,
      I1 => \pwmRef[15]_i_55__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_53__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[15]_i_54__0_n_0\,
      O => \pwmRef[15]_i_167__0_n_0\
    );
\pwmRef[15]_i_168__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_244__0_n_0\,
      I1 => \pwmRef[15]_i_59__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_57__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[15]_i_58__0_n_0\,
      O => \pwmRef[15]_i_168__0_n_0\
    );
\pwmRef[15]_i_169__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(30),
      I1 => \pwmRef[15]_i_50__0_0\(4),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => \pwmRef[15]_i_50__0_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_169__0_n_0\
    );
\pwmRef[15]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF00"
    )
        port map (
      I0 => \lastError_reg[0]_0\,
      I1 => \lastError_reg[0]_1\,
      I2 => \lastError_reg[0]_2\,
      I3 => \pwmRef_reg[15]_i_48__0_n_0\,
      I4 => \pwmRef_reg[15]_i_49__0_n_0\,
      O => \pwmRef[15]_i_16__0_n_0\
    );
\pwmRef[15]_i_170__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(28),
      I1 => \pwmRef[15]_i_50__0_0\(4),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => \pwmRef[15]_i_50__0_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_170__0_n_0\
    );
\pwmRef[15]_i_171__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(30),
      I1 => \pwmRef[15]_i_50__0_0\(2),
      I2 => result1(26),
      I3 => \pwmRef[15]_i_50__0_0\(4),
      I4 => \pwmRef[15]_i_50__0_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_171__0_n_0\
    );
\pwmRef[15]_i_172__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(29),
      I1 => \pwmRef[15]_i_50__0_0\(4),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => \pwmRef[15]_i_50__0_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_172__0_n_0\
    );
\pwmRef[15]_i_173__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(27),
      I1 => \pwmRef[15]_i_50__0_0\(4),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => \pwmRef[15]_i_50__0_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_173__0_n_0\
    );
\pwmRef[15]_i_174__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(28),
      I1 => \pwmRef[15]_i_50__0_0\(2),
      I2 => result1(24),
      I3 => \pwmRef[15]_i_50__0_0\(4),
      I4 => \pwmRef[15]_i_50__0_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_174__0_n_0\
    );
\pwmRef[15]_i_175__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(29),
      I1 => \pwmRef[15]_i_50__0_0\(2),
      I2 => result1(25),
      I3 => \pwmRef[15]_i_50__0_0\(4),
      I4 => \pwmRef[15]_i_50__0_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_175__0_n_0\
    );
\pwmRef[15]_i_177__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[22]_i_1__0_n_0\,
      I1 => \result3__5\(22),
      I2 => \lastError[23]_i_1__0_n_0\,
      I3 => \result3__5\(23),
      O => \pwmRef[15]_i_177__0_n_0\
    );
\pwmRef[15]_i_178__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[20]_i_1__0_n_0\,
      I1 => \result3__5\(20),
      I2 => \lastError[21]_i_1__0_n_0\,
      I3 => \result3__5\(21),
      O => \pwmRef[15]_i_178__0_n_0\
    );
\pwmRef[15]_i_179__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[18]_i_1__0_n_0\,
      I1 => \result3__5\(18),
      I2 => \lastError[19]_i_1__0_n_0\,
      I3 => \result3__5\(19),
      O => \pwmRef[15]_i_179__0_n_0\
    );
\pwmRef[15]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \pwmRef[15]_i_50__0_n_0\,
      I1 => \pwmRef[15]_i_51__0_n_0\,
      I2 => \pwmRef[15]_i_52__0_n_0\,
      I3 => \pwmRef[15]_i_50__0_0\(0),
      O => \pwmRef[15]_i_17__0_n_0\
    );
\pwmRef[15]_i_180__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[16]_i_1__0_n_0\,
      I1 => \result3__5\(16),
      I2 => \lastError[17]_i_1__0_n_0\,
      I3 => \result3__5\(17),
      O => \pwmRef[15]_i_180__0_n_0\
    );
\pwmRef[15]_i_181__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[22]_i_1__0_n_0\,
      I1 => \result3__5\(23),
      I2 => \lastError[23]_i_1__0_n_0\,
      I3 => \result3__5\(22),
      O => \pwmRef[15]_i_181__0_n_0\
    );
\pwmRef[15]_i_182__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[20]_i_1__0_n_0\,
      I1 => \result3__5\(21),
      I2 => \lastError[21]_i_1__0_n_0\,
      I3 => \result3__5\(20),
      O => \pwmRef[15]_i_182__0_n_0\
    );
\pwmRef[15]_i_183__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[18]_i_1__0_n_0\,
      I1 => \result3__5\(19),
      I2 => \lastError[19]_i_1__0_n_0\,
      I3 => \result3__5\(18),
      O => \pwmRef[15]_i_183__0_n_0\
    );
\pwmRef[15]_i_184__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[16]_i_1__0_n_0\,
      I1 => \result3__5\(17),
      I2 => \lastError[17]_i_1__0_n_0\,
      I3 => \result3__5\(16),
      O => \pwmRef[15]_i_184__0_n_0\
    );
\pwmRef[15]_i_188__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[22]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(22),
      I2 => \pwmRef_reg[15]_i_49__0_0\(23),
      I3 => \lastError[23]_i_1__0_n_0\,
      O => \pwmRef[15]_i_188__0_n_0\
    );
\pwmRef[15]_i_189__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[20]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(20),
      I2 => \pwmRef_reg[15]_i_49__0_0\(21),
      I3 => \lastError[21]_i_1__0_n_0\,
      O => \pwmRef[15]_i_189__0_n_0\
    );
\pwmRef[15]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_53__0_n_0\,
      I1 => \pwmRef[15]_i_54__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_55__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[15]_i_56__0_n_0\,
      O => \pwmRef[15]_i_18__0_n_0\
    );
\pwmRef[15]_i_190__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[18]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(18),
      I2 => \pwmRef_reg[15]_i_49__0_0\(19),
      I3 => \lastError[19]_i_1__0_n_0\,
      O => \pwmRef[15]_i_190__0_n_0\
    );
\pwmRef[15]_i_191__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[16]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(16),
      I2 => \pwmRef_reg[15]_i_49__0_0\(17),
      I3 => \lastError[17]_i_1__0_n_0\,
      O => \pwmRef[15]_i_191__0_n_0\
    );
\pwmRef[15]_i_192__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[22]_i_1__0_n_0\,
      I1 => \lastError[23]_i_1__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_0\(23),
      I3 => \pwmRef_reg[15]_i_49__0_0\(22),
      O => \pwmRef[15]_i_192__0_n_0\
    );
\pwmRef[15]_i_193__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[20]_i_1__0_n_0\,
      I1 => \lastError[21]_i_1__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_0\(21),
      I3 => \pwmRef_reg[15]_i_49__0_0\(20),
      O => \pwmRef[15]_i_193__0_n_0\
    );
\pwmRef[15]_i_194__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[18]_i_1__0_n_0\,
      I1 => \lastError[19]_i_1__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_0\(19),
      I3 => \pwmRef_reg[15]_i_49__0_0\(18),
      O => \pwmRef[15]_i_194__0_n_0\
    );
\pwmRef[15]_i_195__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[16]_i_1__0_n_0\,
      I1 => \lastError[17]_i_1__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_0\(17),
      I3 => \pwmRef_reg[15]_i_49__0_0\(16),
      O => \pwmRef[15]_i_195__0_n_0\
    );
\pwmRef[15]_i_196__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(22),
      I1 => result30_in(22),
      O => \pwmRef[15]_i_196__0_n_0\
    );
\pwmRef[15]_i_197__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(21),
      I1 => result30_in(21),
      O => \pwmRef[15]_i_197__0_n_0\
    );
\pwmRef[15]_i_198__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(20),
      I1 => result30_in(20),
      O => \pwmRef[15]_i_198__0_n_0\
    );
\pwmRef[15]_i_199__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(19),
      I1 => result30_in(19),
      O => \pwmRef[15]_i_199__0_n_0\
    );
\pwmRef[15]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \pwmRef[15]_i_50__0_0\(0),
      I1 => \pwmRef[15]_i_50__0_n_0\,
      I2 => \pwmRef[15]_i_51__0_n_0\,
      I3 => \pwmRef[15]_i_52__0_n_0\,
      O => \pwmRef[15]_i_19__0_n_0\
    );
\pwmRef[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_5_in,
      I1 => update_controller_prev,
      O => \pwmRef[15]_i_1__0_n_0\
    );
\pwmRef[15]_i_200__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(22),
      I1 => \result3__0__0\(22),
      I2 => \result3__0__0\(23),
      I3 => result30_in(23),
      O => \pwmRef[15]_i_200__0_n_0\
    );
\pwmRef[15]_i_201__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(21),
      I1 => \result3__0__0\(21),
      I2 => \result3__0__0\(22),
      I3 => result30_in(22),
      O => \pwmRef[15]_i_201__0_n_0\
    );
\pwmRef[15]_i_202__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(20),
      I1 => \result3__0__0\(20),
      I2 => \result3__0__0\(21),
      I3 => result30_in(21),
      O => \pwmRef[15]_i_202__0_n_0\
    );
\pwmRef[15]_i_203__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(19),
      I1 => \result3__0__0\(19),
      I2 => \result3__0__0\(20),
      I3 => result30_in(20),
      O => \pwmRef[15]_i_203__0_n_0\
    );
\pwmRef[15]_i_204__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(26),
      I1 => result30_in(26),
      O => \pwmRef[15]_i_204__0_n_0\
    );
\pwmRef[15]_i_205__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(25),
      I1 => result30_in(25),
      O => \pwmRef[15]_i_205__0_n_0\
    );
\pwmRef[15]_i_206__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(24),
      I1 => result30_in(24),
      O => \pwmRef[15]_i_206__0_n_0\
    );
\pwmRef[15]_i_207__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(23),
      I1 => result30_in(23),
      O => \pwmRef[15]_i_207__0_n_0\
    );
\pwmRef[15]_i_208__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(26),
      I1 => \result3__0__0\(26),
      I2 => \result3__0__0\(27),
      I3 => result30_in(27),
      O => \pwmRef[15]_i_208__0_n_0\
    );
\pwmRef[15]_i_209__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(25),
      I1 => \result3__0__0\(25),
      I2 => \result3__0__0\(26),
      I3 => result30_in(26),
      O => \pwmRef[15]_i_209__0_n_0\
    );
\pwmRef[15]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_57__0_n_0\,
      I1 => \pwmRef[15]_i_58__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_59__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[15]_i_60__0_n_0\,
      O => \pwmRef[15]_i_20__0_n_0\
    );
\pwmRef[15]_i_210__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(24),
      I1 => \result3__0__0\(24),
      I2 => \result3__0__0\(25),
      I3 => result30_in(25),
      O => \pwmRef[15]_i_210__0_n_0\
    );
\pwmRef[15]_i_211__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(23),
      I1 => \result3__0__0\(23),
      I2 => \result3__0__0\(24),
      I3 => result30_in(24),
      O => \pwmRef[15]_i_211__0_n_0\
    );
\pwmRef[15]_i_212__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(18),
      I1 => result30_in(18),
      O => \pwmRef[15]_i_212__0_n_0\
    );
\pwmRef[15]_i_213__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(17),
      I1 => result30_in(17),
      O => \pwmRef[15]_i_213__0_n_0\
    );
\pwmRef[15]_i_214__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(16),
      I1 => result30_in(16),
      O => \pwmRef[15]_i_214__0_n_0\
    );
\pwmRef[15]_i_215__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_90\,
      I1 => p_1_in1_in(15),
      O => \pwmRef[15]_i_215__0_n_0\
    );
\pwmRef[15]_i_216__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(18),
      I1 => \result3__0__0\(18),
      I2 => \result3__0__0\(19),
      I3 => result30_in(19),
      O => \pwmRef[15]_i_216__0_n_0\
    );
\pwmRef[15]_i_217__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(17),
      I1 => \result3__0__0\(17),
      I2 => \result3__0__0\(18),
      I3 => result30_in(18),
      O => \pwmRef[15]_i_217__0_n_0\
    );
\pwmRef[15]_i_218__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(16),
      I1 => \result3__0__0\(16),
      I2 => \result3__0__0\(17),
      I3 => result30_in(17),
      O => \pwmRef[15]_i_218__0_n_0\
    );
\pwmRef[15]_i_219__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(15),
      I1 => \result3__0_n_90\,
      I2 => \result3__0__0\(16),
      I3 => result30_in(16),
      O => \pwmRef[15]_i_219__0_n_0\
    );
\pwmRef[15]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => result1(31),
      I1 => \pwmRef[15]_i_50__0_n_0\,
      I2 => \pwmRef[15]_i_51__0_n_0\,
      I3 => \pwmRef[15]_i_52__0_n_0\,
      O => \pwmRef[15]_i_21__0_n_0\
    );
\pwmRef[15]_i_220__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_91\,
      I1 => p_1_in1_in(14),
      O => \pwmRef[15]_i_220__0_n_0\
    );
\pwmRef[15]_i_221__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_92\,
      I1 => p_1_in1_in(13),
      O => \pwmRef[15]_i_221__0_n_0\
    );
\pwmRef[15]_i_222__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_93\,
      I1 => p_1_in1_in(12),
      O => \pwmRef[15]_i_222__0_n_0\
    );
\pwmRef[15]_i_223__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_94\,
      I1 => p_1_in1_in(11),
      O => \pwmRef[15]_i_223__0_n_0\
    );
\pwmRef[15]_i_224__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(14),
      I1 => \result3__0_n_91\,
      I2 => \result3__0_n_90\,
      I3 => p_1_in1_in(15),
      O => \pwmRef[15]_i_224__0_n_0\
    );
\pwmRef[15]_i_225__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(13),
      I1 => \result3__0_n_92\,
      I2 => \result3__0_n_91\,
      I3 => p_1_in1_in(14),
      O => \pwmRef[15]_i_225__0_n_0\
    );
\pwmRef[15]_i_226__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(12),
      I1 => \result3__0_n_93\,
      I2 => \result3__0_n_92\,
      I3 => p_1_in1_in(13),
      O => \pwmRef[15]_i_226__0_n_0\
    );
\pwmRef[15]_i_227__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(11),
      I1 => \result3__0_n_94\,
      I2 => \result3__0_n_93\,
      I3 => p_1_in1_in(12),
      O => \pwmRef[15]_i_227__0_n_0\
    );
\pwmRef[15]_i_232__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[6]_i_3__0_n_0\,
      I1 => \pwmRef[6]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(6),
      I3 => \pwmRef[7]_i_3__0_n_0\,
      I4 => \pwmRef[7]_i_2__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(7),
      O => \pwmRef[15]_i_232__0_n_0\
    );
\pwmRef[15]_i_233__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[4]_i_3__0_n_0\,
      I1 => \pwmRef[4]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(4),
      I3 => \pwmRef[5]_i_3__0_n_0\,
      I4 => \pwmRef[5]_i_2__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(5),
      O => \pwmRef[15]_i_233__0_n_0\
    );
\pwmRef[15]_i_234__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[2]_i_3__0_n_0\,
      I1 => \pwmRef[2]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(2),
      I3 => \pwmRef[3]_i_3__0_n_0\,
      I4 => \pwmRef[3]_i_2__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(3),
      O => \pwmRef[15]_i_234__0_n_0\
    );
\pwmRef[15]_i_235__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[0]_i_3__0_n_0\,
      I1 => \pwmRef[0]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(0),
      I3 => \pwmRef[1]_i_3__0_n_0\,
      I4 => \pwmRef[1]_i_2__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(1),
      O => \pwmRef[15]_i_235__0_n_0\
    );
\pwmRef[15]_i_236__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[6]_i_3__0_n_0\,
      I1 => \pwmRef[6]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(7),
      I3 => \pwmRef[7]_i_3__0_n_0\,
      I4 => \pwmRef[7]_i_2__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(6),
      O => \pwmRef[15]_i_236__0_n_0\
    );
\pwmRef[15]_i_237__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[4]_i_3__0_n_0\,
      I1 => \pwmRef[4]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(5),
      I3 => \pwmRef[5]_i_3__0_n_0\,
      I4 => \pwmRef[5]_i_2__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(4),
      O => \pwmRef[15]_i_237__0_n_0\
    );
\pwmRef[15]_i_238__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[2]_i_3__0_n_0\,
      I1 => \pwmRef[2]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(3),
      I3 => \pwmRef[3]_i_3__0_n_0\,
      I4 => \pwmRef[3]_i_2__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(2),
      O => \pwmRef[15]_i_238__0_n_0\
    );
\pwmRef[15]_i_239__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[0]_i_3__0_n_0\,
      I1 => \pwmRef[0]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(1),
      I3 => \pwmRef[1]_i_3__0_n_0\,
      I4 => \pwmRef[1]_i_2__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(0),
      O => \pwmRef[15]_i_239__0_n_0\
    );
\pwmRef[15]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_40__0_n_0\,
      I1 => \pwmRef_reg[15]_i_6__0_0\(30),
      I2 => \pwmRef_reg[15]_i_6__0_0\(31),
      I3 => \pwmRef[15]_i_41__0_n_0\,
      O => \pwmRef[15]_i_23__0_n_0\
    );
\pwmRef[15]_i_240__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(26),
      I1 => \pwmRef[15]_i_50__0_0\(4),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_240__0_n_0\
    );
\pwmRef[15]_i_241__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(27),
      I1 => \pwmRef[15]_i_50__0_0\(2),
      I2 => result1(23),
      I3 => \pwmRef[15]_i_50__0_0\(4),
      I4 => \pwmRef[15]_i_50__0_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_241__0_n_0\
    );
\pwmRef[15]_i_242__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(24),
      I1 => \pwmRef[15]_i_50__0_0\(4),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_242__0_n_0\
    );
\pwmRef[15]_i_243__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(25),
      I1 => \pwmRef[15]_i_50__0_0\(4),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_243__0_n_0\
    );
\pwmRef[15]_i_244__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(23),
      I1 => \pwmRef[15]_i_50__0_0\(4),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_244__0_n_0\
    );
\pwmRef[15]_i_246__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[14]_i_1__0_n_0\,
      I1 => \result3__5\(14),
      I2 => \lastError[15]_i_1__0_n_0\,
      I3 => \result3__5\(15),
      O => \pwmRef[15]_i_246__0_n_0\
    );
\pwmRef[15]_i_247__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[12]_i_1__0_n_0\,
      I1 => \result3__5\(12),
      I2 => \lastError[13]_i_1__0_n_0\,
      I3 => \result3__5\(13),
      O => \pwmRef[15]_i_247__0_n_0\
    );
\pwmRef[15]_i_248__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[10]_i_1__0_n_0\,
      I1 => \result3__5\(10),
      I2 => \lastError[11]_i_1__0_n_0\,
      I3 => \result3__5\(11),
      O => \pwmRef[15]_i_248__0_n_0\
    );
\pwmRef[15]_i_249__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[8]_i_1__0_n_0\,
      I1 => \result3__5\(8),
      I2 => \lastError[9]_i_1__0_n_0\,
      I3 => \result3__5\(9),
      O => \pwmRef[15]_i_249__0_n_0\
    );
\pwmRef[15]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_42__0_n_0\,
      I1 => \pwmRef_reg[15]_i_6__0_0\(28),
      I2 => \pwmRef[15]_i_43__0_n_0\,
      I3 => \pwmRef_reg[15]_i_6__0_0\(29),
      O => \pwmRef[15]_i_24__0_n_0\
    );
\pwmRef[15]_i_250__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[14]_i_1__0_n_0\,
      I1 => \result3__5\(15),
      I2 => \lastError[15]_i_1__0_n_0\,
      I3 => \result3__5\(14),
      O => \pwmRef[15]_i_250__0_n_0\
    );
\pwmRef[15]_i_251__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[12]_i_1__0_n_0\,
      I1 => \result3__5\(13),
      I2 => \lastError[13]_i_1__0_n_0\,
      I3 => \result3__5\(12),
      O => \pwmRef[15]_i_251__0_n_0\
    );
\pwmRef[15]_i_252__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[10]_i_1__0_n_0\,
      I1 => \result3__5\(11),
      I2 => \lastError[11]_i_1__0_n_0\,
      I3 => \result3__5\(10),
      O => \pwmRef[15]_i_252__0_n_0\
    );
\pwmRef[15]_i_253__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[8]_i_1__0_n_0\,
      I1 => \result3__5\(9),
      I2 => \lastError[9]_i_1__0_n_0\,
      I3 => \result3__5\(8),
      O => \pwmRef[15]_i_253__0_n_0\
    );
\pwmRef[15]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_44__0_n_0\,
      I1 => \pwmRef_reg[15]_i_6__0_0\(26),
      I2 => \pwmRef[15]_i_45__0_n_0\,
      I3 => \pwmRef_reg[15]_i_6__0_0\(27),
      O => \pwmRef[15]_i_25__0_n_0\
    );
\pwmRef[15]_i_260__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(27),
      O => \pwmRef[15]_i_260__0_n_0\
    );
\pwmRef[15]_i_261__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(26),
      O => \pwmRef[15]_i_261__0_n_0\
    );
\pwmRef[15]_i_262__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(25),
      O => \pwmRef[15]_i_262__0_n_0\
    );
\pwmRef[15]_i_263__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(24),
      O => \pwmRef[15]_i_263__0_n_0\
    );
\pwmRef[15]_i_265__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[14]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(14),
      I2 => \pwmRef_reg[15]_i_49__0_0\(15),
      I3 => \lastError[15]_i_1__0_n_0\,
      O => \pwmRef[15]_i_265__0_n_0\
    );
\pwmRef[15]_i_266__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[12]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(12),
      I2 => \pwmRef_reg[15]_i_49__0_0\(13),
      I3 => \lastError[13]_i_1__0_n_0\,
      O => \pwmRef[15]_i_266__0_n_0\
    );
\pwmRef[15]_i_267__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[10]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(10),
      I2 => \pwmRef_reg[15]_i_49__0_0\(11),
      I3 => \lastError[11]_i_1__0_n_0\,
      O => \pwmRef[15]_i_267__0_n_0\
    );
\pwmRef[15]_i_268__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[8]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(8),
      I2 => \pwmRef_reg[15]_i_49__0_0\(9),
      I3 => \lastError[9]_i_1__0_n_0\,
      O => \pwmRef[15]_i_268__0_n_0\
    );
\pwmRef[15]_i_269__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[14]_i_1__0_n_0\,
      I1 => \lastError[15]_i_1__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_0\(15),
      I3 => \pwmRef_reg[15]_i_49__0_0\(14),
      O => \pwmRef[15]_i_269__0_n_0\
    );
\pwmRef[15]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_46__0_n_0\,
      I1 => \pwmRef_reg[15]_i_6__0_0\(24),
      I2 => \pwmRef[15]_i_47__0_n_0\,
      I3 => \pwmRef_reg[15]_i_6__0_0\(25),
      O => \pwmRef[15]_i_26__0_n_0\
    );
\pwmRef[15]_i_270__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[12]_i_1__0_n_0\,
      I1 => \lastError[13]_i_1__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_0\(13),
      I3 => \pwmRef_reg[15]_i_49__0_0\(12),
      O => \pwmRef[15]_i_270__0_n_0\
    );
\pwmRef[15]_i_271__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[10]_i_1__0_n_0\,
      I1 => \lastError[11]_i_1__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_0\(11),
      I3 => \pwmRef_reg[15]_i_49__0_0\(10),
      O => \pwmRef[15]_i_271__0_n_0\
    );
\pwmRef[15]_i_272__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[8]_i_1__0_n_0\,
      I1 => \lastError[9]_i_1__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_0\(9),
      I3 => \pwmRef_reg[15]_i_49__0_0\(8),
      O => \pwmRef[15]_i_272__0_n_0\
    );
\pwmRef[15]_i_277__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_91\,
      I1 => result3_n_91,
      O => \pwmRef[15]_i_277__0_n_0\
    );
\pwmRef[15]_i_278__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_92\,
      I1 => result3_n_92,
      O => \pwmRef[15]_i_278__0_n_0\
    );
\pwmRef[15]_i_279__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_93\,
      I1 => result3_n_93,
      O => \pwmRef[15]_i_279__0_n_0\
    );
\pwmRef[15]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_40__0_n_0\,
      I1 => \pwmRef[15]_i_41__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(31),
      I3 => \pwmRef_reg[15]_i_6__0_0\(30),
      O => \pwmRef[15]_i_27__0_n_0\
    );
\pwmRef[15]_i_280__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_94\,
      I1 => result3_n_94,
      O => \pwmRef[15]_i_280__0_n_0\
    );
\pwmRef[15]_i_281__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(31),
      I1 => p_0_in0_in(31),
      O => \pwmRef[15]_i_281__0_n_0\
    );
\pwmRef[15]_i_282__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(30),
      I1 => p_0_in0_in(30),
      O => \pwmRef[15]_i_282__0_n_0\
    );
\pwmRef[15]_i_283__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(29),
      I1 => p_0_in0_in(29),
      O => \pwmRef[15]_i_283__0_n_0\
    );
\pwmRef[15]_i_284__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(28),
      I1 => p_0_in0_in(28),
      O => \pwmRef[15]_i_284__0_n_0\
    );
\pwmRef[15]_i_285__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_95\,
      I1 => result3_n_95,
      O => \pwmRef[15]_i_285__0_n_0\
    );
\pwmRef[15]_i_286__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_96\,
      I1 => result3_n_96,
      O => \pwmRef[15]_i_286__0_n_0\
    );
\pwmRef[15]_i_287__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_97\,
      I1 => result3_n_97,
      O => \pwmRef[15]_i_287__0_n_0\
    );
\pwmRef[15]_i_288__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_98\,
      I1 => result3_n_98,
      O => \pwmRef[15]_i_288__0_n_0\
    );
\pwmRef[15]_i_289__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(27),
      I1 => p_0_in0_in(27),
      O => \pwmRef[15]_i_289__0_n_0\
    );
\pwmRef[15]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_42__0_n_0\,
      I1 => \pwmRef_reg[15]_i_6__0_0\(29),
      I2 => \pwmRef[15]_i_43__0_n_0\,
      I3 => \pwmRef_reg[15]_i_6__0_0\(28),
      O => \pwmRef[15]_i_28__0_n_0\
    );
\pwmRef[15]_i_290__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(26),
      I1 => p_0_in0_in(26),
      O => \pwmRef[15]_i_290__0_n_0\
    );
\pwmRef[15]_i_291__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(25),
      I1 => p_0_in0_in(25),
      O => \pwmRef[15]_i_291__0_n_0\
    );
\pwmRef[15]_i_292__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(24),
      I1 => p_0_in0_in(24),
      O => \pwmRef[15]_i_292__0_n_0\
    );
\pwmRef[15]_i_293__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[6]_i_1__0_n_0\,
      I1 => \result3__5\(6),
      I2 => \lastError[7]_i_1__0_n_0\,
      I3 => \result3__5\(7),
      O => \pwmRef[15]_i_293__0_n_0\
    );
\pwmRef[15]_i_294__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[4]_i_1__0_n_0\,
      I1 => \result3__5\(4),
      I2 => \lastError[5]_i_1__0_n_0\,
      I3 => \result3__5\(5),
      O => \pwmRef[15]_i_294__0_n_0\
    );
\pwmRef[15]_i_295__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[2]_i_1__0_n_0\,
      I1 => \result3__5\(2),
      I2 => \lastError[3]_i_1__0_n_0\,
      I3 => \result3__5\(3),
      O => \pwmRef[15]_i_295__0_n_0\
    );
\pwmRef[15]_i_296__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[0]_i_1__0_n_0\,
      I1 => \result3__5\(0),
      I2 => \lastError[1]_i_1__0_n_0\,
      I3 => \result3__5\(1),
      O => \pwmRef[15]_i_296__0_n_0\
    );
\pwmRef[15]_i_297__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[6]_i_1__0_n_0\,
      I1 => \result3__5\(7),
      I2 => \lastError[7]_i_1__0_n_0\,
      I3 => \result3__5\(6),
      O => \pwmRef[15]_i_297__0_n_0\
    );
\pwmRef[15]_i_298__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[4]_i_1__0_n_0\,
      I1 => \result3__5\(5),
      I2 => \lastError[5]_i_1__0_n_0\,
      I3 => \result3__5\(4),
      O => \pwmRef[15]_i_298__0_n_0\
    );
\pwmRef[15]_i_299__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[2]_i_1__0_n_0\,
      I1 => \result3__5\(3),
      I2 => \lastError[3]_i_1__0_n_0\,
      I3 => \result3__5\(2),
      O => \pwmRef[15]_i_299__0_n_0\
    );
\pwmRef[15]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_44__0_n_0\,
      I1 => \pwmRef_reg[15]_i_6__0_0\(27),
      I2 => \pwmRef[15]_i_45__0_n_0\,
      I3 => \pwmRef_reg[15]_i_6__0_0\(26),
      O => \pwmRef[15]_i_29__0_n_0\
    );
\pwmRef[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[15]_i_4__0_n_0\,
      I2 => \pwmRef[15]_i_5__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(15),
      I4 => \pwmRef_reg[15]_i_6__0_0\(15),
      I5 => result10_in,
      O => \pwmRef[15]_i_2__0_n_0\
    );
\pwmRef[15]_i_300__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[0]_i_1__0_n_0\,
      I1 => \result3__5\(1),
      I2 => \lastError[1]_i_1__0_n_0\,
      I3 => \result3__5\(0),
      O => \pwmRef[15]_i_300__0_n_0\
    );
\pwmRef[15]_i_303__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(23),
      O => \pwmRef[15]_i_303__0_n_0\
    );
\pwmRef[15]_i_304__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(22),
      O => \pwmRef[15]_i_304__0_n_0\
    );
\pwmRef[15]_i_305__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(21),
      O => \pwmRef[15]_i_305__0_n_0\
    );
\pwmRef[15]_i_306__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(20),
      O => \pwmRef[15]_i_306__0_n_0\
    );
\pwmRef[15]_i_307__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(19),
      O => \pwmRef[15]_i_307__0_n_0\
    );
\pwmRef[15]_i_308__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(18),
      O => \pwmRef[15]_i_308__0_n_0\
    );
\pwmRef[15]_i_309__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(17),
      O => \pwmRef[15]_i_309__0_n_0\
    );
\pwmRef[15]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_46__0_n_0\,
      I1 => \pwmRef_reg[15]_i_6__0_0\(25),
      I2 => \pwmRef[15]_i_47__0_n_0\,
      I3 => \pwmRef_reg[15]_i_6__0_0\(24),
      O => \pwmRef[15]_i_30__0_n_0\
    );
\pwmRef[15]_i_310__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(16),
      O => \pwmRef[15]_i_310__0_n_0\
    );
\pwmRef[15]_i_311__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[6]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(6),
      I2 => \pwmRef_reg[15]_i_49__0_0\(7),
      I3 => \lastError[7]_i_1__0_n_0\,
      O => \pwmRef[15]_i_311__0_n_0\
    );
\pwmRef[15]_i_312__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[4]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(4),
      I2 => \pwmRef_reg[15]_i_49__0_0\(5),
      I3 => \lastError[5]_i_1__0_n_0\,
      O => \pwmRef[15]_i_312__0_n_0\
    );
\pwmRef[15]_i_313__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[2]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(2),
      I2 => \pwmRef_reg[15]_i_49__0_0\(3),
      I3 => \lastError[3]_i_1__0_n_0\,
      O => \pwmRef[15]_i_313__0_n_0\
    );
\pwmRef[15]_i_314__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[0]_i_1__0_n_0\,
      I1 => \pwmRef_reg[15]_i_49__0_0\(0),
      I2 => \pwmRef_reg[15]_i_49__0_0\(1),
      I3 => \lastError[1]_i_1__0_n_0\,
      O => \pwmRef[15]_i_314__0_n_0\
    );
\pwmRef[15]_i_315__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[6]_i_1__0_n_0\,
      I1 => \lastError[7]_i_1__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_0\(7),
      I3 => \pwmRef_reg[15]_i_49__0_0\(6),
      O => \pwmRef[15]_i_315__0_n_0\
    );
\pwmRef[15]_i_316__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[4]_i_1__0_n_0\,
      I1 => \lastError[5]_i_1__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_0\(5),
      I3 => \pwmRef_reg[15]_i_49__0_0\(4),
      O => \pwmRef[15]_i_316__0_n_0\
    );
\pwmRef[15]_i_317__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[2]_i_1__0_n_0\,
      I1 => \lastError[3]_i_1__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_0\(3),
      I3 => \pwmRef_reg[15]_i_49__0_0\(2),
      O => \pwmRef[15]_i_317__0_n_0\
    );
\pwmRef[15]_i_318__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[0]_i_1__0_n_0\,
      I1 => \lastError[1]_i_1__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_0\(1),
      I3 => \pwmRef_reg[15]_i_49__0_0\(0),
      O => \pwmRef[15]_i_318__0_n_0\
    );
\pwmRef[15]_i_319__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_99\,
      I1 => result3_n_99,
      O => \pwmRef[15]_i_319__0_n_0\
    );
\pwmRef[15]_i_320__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_100\,
      I1 => result3_n_100,
      O => \pwmRef[15]_i_320__0_n_0\
    );
\pwmRef[15]_i_321__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_101\,
      I1 => result3_n_101,
      O => \pwmRef[15]_i_321__0_n_0\
    );
\pwmRef[15]_i_322__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_102\,
      I1 => result3_n_102,
      O => \pwmRef[15]_i_322__0_n_0\
    );
\pwmRef[15]_i_323__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(23),
      I1 => p_0_in0_in(23),
      O => \pwmRef[15]_i_323__0_n_0\
    );
\pwmRef[15]_i_324__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(22),
      I1 => p_0_in0_in(22),
      O => \pwmRef[15]_i_324__0_n_0\
    );
\pwmRef[15]_i_325__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(21),
      I1 => p_0_in0_in(21),
      O => \pwmRef[15]_i_325__0_n_0\
    );
\pwmRef[15]_i_326__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(20),
      I1 => p_0_in0_in(20),
      O => \pwmRef[15]_i_326__0_n_0\
    );
\pwmRef[15]_i_327__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_103\,
      I1 => result3_n_103,
      O => \pwmRef[15]_i_327__0_n_0\
    );
\pwmRef[15]_i_328__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_104\,
      I1 => result3_n_104,
      O => \pwmRef[15]_i_328__0_n_0\
    );
\pwmRef[15]_i_329__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_105\,
      I1 => result3_n_105,
      O => \pwmRef[15]_i_329__0_n_0\
    );
\pwmRef[15]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_80__0_n_0\,
      I1 => \pwmRef_reg[15]_i_3__0_0\(22),
      I2 => \pwmRef_reg[15]_i_3__0_0\(23),
      I3 => \pwmRef[15]_i_81__0_n_0\,
      O => \pwmRef[15]_i_32__0_n_0\
    );
\pwmRef[15]_i_330__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(19),
      I1 => p_0_in0_in(19),
      O => \pwmRef[15]_i_330__0_n_0\
    );
\pwmRef[15]_i_331__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(18),
      I1 => p_0_in0_in(18),
      O => \pwmRef[15]_i_331__0_n_0\
    );
\pwmRef[15]_i_332__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(17),
      I1 => p_0_in0_in(17),
      O => \pwmRef[15]_i_332__0_n_0\
    );
\pwmRef[15]_i_335__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(15),
      O => \pwmRef[15]_i_335__0_n_0\
    );
\pwmRef[15]_i_336__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(14),
      O => \pwmRef[15]_i_336__0_n_0\
    );
\pwmRef[15]_i_337__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(13),
      O => \pwmRef[15]_i_337__0_n_0\
    );
\pwmRef[15]_i_338__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(12),
      O => \pwmRef[15]_i_338__0_n_0\
    );
\pwmRef[15]_i_339__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(11),
      O => \pwmRef[15]_i_339__0_n_0\
    );
\pwmRef[15]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_82__0_n_0\,
      I1 => \pwmRef_reg[15]_i_3__0_0\(20),
      I2 => \pwmRef_reg[15]_i_3__0_0\(21),
      I3 => \pwmRef[15]_i_83__0_n_0\,
      O => \pwmRef[15]_i_33__0_n_0\
    );
\pwmRef[15]_i_340__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(10),
      O => \pwmRef[15]_i_340__0_n_0\
    );
\pwmRef[15]_i_341__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(9),
      O => \pwmRef[15]_i_341__0_n_0\
    );
\pwmRef[15]_i_342__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(8),
      O => \pwmRef[15]_i_342__0_n_0\
    );
\pwmRef[15]_i_343__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(7),
      O => \pwmRef[15]_i_343__0_n_0\
    );
\pwmRef[15]_i_344__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(6),
      O => \pwmRef[15]_i_344__0_n_0\
    );
\pwmRef[15]_i_345__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(5),
      O => \pwmRef[15]_i_345__0_n_0\
    );
\pwmRef[15]_i_346__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(4),
      O => \pwmRef[15]_i_346__0_n_0\
    );
\pwmRef[15]_i_347__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(3),
      O => \pwmRef[15]_i_347__0_n_0\
    );
\pwmRef[15]_i_348__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(2),
      O => \pwmRef[15]_i_348__0_n_0\
    );
\pwmRef[15]_i_349__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__0_0\(1),
      O => \pwmRef[15]_i_349__0_n_0\
    );
\pwmRef[15]_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[15]_i_84__0_n_0\,
      I1 => \pwmRef[15]_i_85__0_n_0\,
      I2 => \pwmRef_reg[15]_i_3__0_0\(18),
      I3 => \pwmRef_reg[15]_i_3__0_0\(19),
      I4 => \pwmRef[15]_i_86__0_n_0\,
      I5 => \pwmRef[15]_i_87__0_n_0\,
      O => \pwmRef[15]_i_34__0_n_0\
    );
\pwmRef[15]_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[15]_i_88__0_n_0\,
      I1 => \pwmRef[15]_i_89__0_n_0\,
      I2 => \pwmRef_reg[15]_i_3__0_0\(16),
      I3 => \pwmRef_reg[15]_i_3__0_0\(17),
      I4 => \pwmRef[15]_i_90__0_n_0\,
      I5 => \pwmRef[15]_i_91__0_n_0\,
      O => \pwmRef[15]_i_35__0_n_0\
    );
\pwmRef[15]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_80__0_n_0\,
      I1 => \pwmRef[15]_i_81__0_n_0\,
      I2 => \pwmRef_reg[15]_i_3__0_0\(23),
      I3 => \pwmRef_reg[15]_i_3__0_0\(22),
      O => \pwmRef[15]_i_36__0_n_0\
    );
\pwmRef[15]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_82__0_n_0\,
      I1 => \pwmRef[15]_i_83__0_n_0\,
      I2 => \pwmRef_reg[15]_i_3__0_0\(21),
      I3 => \pwmRef_reg[15]_i_3__0_0\(20),
      O => \pwmRef[15]_i_37__0_n_0\
    );
\pwmRef[15]_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[15]_i_84__0_n_0\,
      I1 => \pwmRef[15]_i_85__0_n_0\,
      I2 => \pwmRef[15]_i_86__0_n_0\,
      I3 => \pwmRef[15]_i_87__0_n_0\,
      I4 => \pwmRef_reg[15]_i_3__0_0\(19),
      I5 => \pwmRef_reg[15]_i_3__0_0\(18),
      O => \pwmRef[15]_i_38__0_n_0\
    );
\pwmRef[15]_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[15]_i_88__0_n_0\,
      I1 => \pwmRef[15]_i_89__0_n_0\,
      I2 => \pwmRef[15]_i_90__0_n_0\,
      I3 => \pwmRef[15]_i_91__0_n_0\,
      I4 => \pwmRef_reg[15]_i_3__0_0\(17),
      I5 => \pwmRef_reg[15]_i_3__0_0\(16),
      O => \pwmRef[15]_i_39__0_n_0\
    );
\pwmRef[15]_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => result1(31),
      I1 => \pwmRef[15]_i_19__0_n_0\,
      I2 => \pwmRef[15]_i_92__0_n_0\,
      I3 => \pwmRef[15]_i_16__0_n_0\,
      I4 => \pwmRef[15]_i_93__0_n_0\,
      I5 => Q(30),
      O => \pwmRef[15]_i_40__0_n_0\
    );
\pwmRef[15]_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => result1(31),
      I1 => \pwmRef_reg[15]_i_48__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_n_0\,
      I3 => \pwmRef[15]_i_93__0_n_0\,
      I4 => Q(31),
      O => \pwmRef[15]_i_41__0_n_0\
    );
\pwmRef[15]_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_94__0_n_0\,
      I1 => \pwmRef[15]_i_95__0_n_0\,
      I2 => \pwmRef[15]_i_17__0_n_0\,
      I3 => \pwmRef[15]_i_16__0_n_0\,
      I4 => \pwmRef[15]_i_93__0_n_0\,
      I5 => Q(28),
      O => \pwmRef[15]_i_42__0_n_0\
    );
\pwmRef[15]_i_43__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => result0(29),
      I1 => \pwmRef_reg[15]_i_48__0_n_0\,
      I2 => \pwmRef_reg[15]_i_49__0_n_0\,
      I3 => \pwmRef[15]_i_93__0_n_0\,
      I4 => Q(29),
      O => \pwmRef[15]_i_43__0_n_0\
    );
\pwmRef[15]_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_97__0_n_0\,
      I1 => \pwmRef[15]_i_98__0_n_0\,
      I2 => \pwmRef[15]_i_17__0_n_0\,
      I3 => \pwmRef[15]_i_16__0_n_0\,
      I4 => \pwmRef[15]_i_93__0_n_0\,
      I5 => Q(26),
      O => \pwmRef[15]_i_44__0_n_0\
    );
\pwmRef[15]_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_99__0_n_0\,
      I1 => \pwmRef[15]_i_100__0_n_0\,
      I2 => \pwmRef[15]_i_17__0_n_0\,
      I3 => \pwmRef[15]_i_16__0_n_0\,
      I4 => \pwmRef[15]_i_93__0_n_0\,
      I5 => Q(27),
      O => \pwmRef[15]_i_45__0_n_0\
    );
\pwmRef[15]_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_101__0_n_0\,
      I1 => \pwmRef[15]_i_102__0_n_0\,
      I2 => \pwmRef[15]_i_17__0_n_0\,
      I3 => \pwmRef[15]_i_16__0_n_0\,
      I4 => \pwmRef[15]_i_93__0_n_0\,
      I5 => Q(24),
      O => \pwmRef[15]_i_46__0_n_0\
    );
\pwmRef[15]_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_103__0_n_0\,
      I1 => \pwmRef[15]_i_104__0_n_0\,
      I2 => \pwmRef[15]_i_17__0_n_0\,
      I3 => \pwmRef[15]_i_16__0_n_0\,
      I4 => \pwmRef[15]_i_93__0_n_0\,
      I5 => Q(25),
      O => \pwmRef[15]_i_47__0_n_0\
    );
\pwmRef[15]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(15),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_4__0_n_0\
    );
\pwmRef[15]_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pwmRef[15]_i_50__0_0\(29),
      I1 => \pwmRef[15]_i_50__0_0\(30),
      I2 => \pwmRef[15]_i_50__0_0\(22),
      I3 => \pwmRef[15]_i_123__0_n_0\,
      I4 => \pwmRef[15]_i_124__0_n_0\,
      O => \pwmRef[15]_i_50__0_n_0\
    );
\pwmRef[15]_i_51__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \pwmRef[15]_i_50__0_0\(7),
      I1 => \pwmRef[15]_i_50__0_0\(8),
      I2 => \pwmRef[15]_i_50__0_0\(5),
      I3 => \pwmRef[15]_i_50__0_0\(6),
      I4 => \pwmRef[15]_i_125__0_n_0\,
      O => \pwmRef[15]_i_51__0_n_0\
    );
\pwmRef[15]_i_52__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \pwmRef[15]_i_50__0_0\(17),
      I1 => \pwmRef[15]_i_50__0_0\(18),
      I2 => \pwmRef[15]_i_50__0_0\(19),
      I3 => \pwmRef[15]_i_50__0_0\(20),
      I4 => \pwmRef[15]_i_126__0_n_0\,
      O => \pwmRef[15]_i_52__0_n_0\
    );
\pwmRef[15]_i_53__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(30),
      I1 => \pwmRef[15]_i_50__0_0\(3),
      I2 => result1(22),
      I3 => \pwmRef[15]_i_50__0_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_53__0_n_0\
    );
\pwmRef[15]_i_54__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(26),
      I1 => \pwmRef[15]_i_50__0_0\(3),
      I2 => result1(18),
      I3 => \pwmRef[15]_i_50__0_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_54__0_n_0\
    );
\pwmRef[15]_i_55__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(28),
      I1 => \pwmRef[15]_i_50__0_0\(3),
      I2 => result1(20),
      I3 => \pwmRef[15]_i_50__0_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_55__0_n_0\
    );
\pwmRef[15]_i_56__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(24),
      I1 => \pwmRef[15]_i_50__0_0\(3),
      I2 => result1(16),
      I3 => \pwmRef[15]_i_50__0_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_56__0_n_0\
    );
\pwmRef[15]_i_57__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(29),
      I1 => \pwmRef[15]_i_50__0_0\(3),
      I2 => result1(21),
      I3 => \pwmRef[15]_i_50__0_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_57__0_n_0\
    );
\pwmRef[15]_i_58__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(25),
      I1 => \pwmRef[15]_i_50__0_0\(3),
      I2 => result1(17),
      I3 => \pwmRef[15]_i_50__0_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_58__0_n_0\
    );
\pwmRef[15]_i_59__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(27),
      I1 => \pwmRef[15]_i_50__0_0\(3),
      I2 => result1(19),
      I3 => \pwmRef[15]_i_50__0_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_59__0_n_0\
    );
\pwmRef[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[15]_i_18__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[15]_i_20__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[15]_i_5__0_n_0\
    );
\pwmRef[15]_i_60__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(23),
      I1 => \pwmRef[15]_i_50__0_0\(3),
      I2 => result1(15),
      I3 => \pwmRef[15]_i_50__0_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_60__0_n_0\
    );
\pwmRef[15]_i_63__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_80__0_n_0\,
      I1 => \pwmRef_reg[15]_i_6__0_0\(22),
      I2 => \pwmRef[15]_i_81__0_n_0\,
      I3 => \pwmRef_reg[15]_i_6__0_0\(23),
      O => \pwmRef[15]_i_63__0_n_0\
    );
\pwmRef[15]_i_64__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_82__0_n_0\,
      I1 => \pwmRef_reg[15]_i_6__0_0\(20),
      I2 => \pwmRef[15]_i_83__0_n_0\,
      I3 => \pwmRef_reg[15]_i_6__0_0\(21),
      O => \pwmRef[15]_i_64__0_n_0\
    );
\pwmRef[15]_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[15]_i_84__0_n_0\,
      I1 => \pwmRef[15]_i_85__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(18),
      I3 => \pwmRef[15]_i_86__0_n_0\,
      I4 => \pwmRef[15]_i_87__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(19),
      O => \pwmRef[15]_i_65__0_n_0\
    );
\pwmRef[15]_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[15]_i_88__0_n_0\,
      I1 => \pwmRef[15]_i_89__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(16),
      I3 => \pwmRef[15]_i_90__0_n_0\,
      I4 => \pwmRef[15]_i_91__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(17),
      O => \pwmRef[15]_i_66__0_n_0\
    );
\pwmRef[15]_i_67__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_80__0_n_0\,
      I1 => \pwmRef_reg[15]_i_6__0_0\(23),
      I2 => \pwmRef[15]_i_81__0_n_0\,
      I3 => \pwmRef_reg[15]_i_6__0_0\(22),
      O => \pwmRef[15]_i_67__0_n_0\
    );
\pwmRef[15]_i_68__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_82__0_n_0\,
      I1 => \pwmRef_reg[15]_i_6__0_0\(21),
      I2 => \pwmRef[15]_i_83__0_n_0\,
      I3 => \pwmRef_reg[15]_i_6__0_0\(20),
      O => \pwmRef[15]_i_68__0_n_0\
    );
\pwmRef[15]_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[15]_i_84__0_n_0\,
      I1 => \pwmRef[15]_i_85__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(19),
      I3 => \pwmRef[15]_i_86__0_n_0\,
      I4 => \pwmRef[15]_i_87__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(18),
      O => \pwmRef[15]_i_69__0_n_0\
    );
\pwmRef[15]_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[15]_i_88__0_n_0\,
      I1 => \pwmRef[15]_i_89__0_n_0\,
      I2 => \pwmRef_reg[15]_i_6__0_0\(17),
      I3 => \pwmRef[15]_i_90__0_n_0\,
      I4 => \pwmRef[15]_i_91__0_n_0\,
      I5 => \pwmRef_reg[15]_i_6__0_0\(16),
      O => \pwmRef[15]_i_70__0_n_0\
    );
\pwmRef[15]_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[14]_i_3__0_n_0\,
      I1 => \pwmRef[14]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_3__0_0\(14),
      I3 => \pwmRef_reg[15]_i_3__0_0\(15),
      I4 => \pwmRef[15]_i_5__0_n_0\,
      I5 => \pwmRef[15]_i_4__0_n_0\,
      O => \pwmRef[15]_i_72__0_n_0\
    );
\pwmRef[15]_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[12]_i_3__0_n_0\,
      I1 => \pwmRef[12]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_3__0_0\(12),
      I3 => \pwmRef_reg[15]_i_3__0_0\(13),
      I4 => \pwmRef[13]_i_3__0_n_0\,
      I5 => \pwmRef[13]_i_2__0_n_0\,
      O => \pwmRef[15]_i_73__0_n_0\
    );
\pwmRef[15]_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[10]_i_3__0_n_0\,
      I1 => \pwmRef[10]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_3__0_0\(10),
      I3 => \pwmRef_reg[15]_i_3__0_0\(11),
      I4 => \pwmRef[11]_i_3__0_n_0\,
      I5 => \pwmRef[11]_i_2__0_n_0\,
      O => \pwmRef[15]_i_74__0_n_0\
    );
\pwmRef[15]_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[8]_i_3__0_n_0\,
      I1 => \pwmRef[8]_i_2__0_n_0\,
      I2 => \pwmRef_reg[15]_i_3__0_0\(8),
      I3 => \pwmRef_reg[15]_i_3__0_0\(9),
      I4 => \pwmRef[9]_i_3__0_n_0\,
      I5 => \pwmRef[9]_i_2__0_n_0\,
      O => \pwmRef[15]_i_75__0_n_0\
    );
\pwmRef[15]_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[14]_i_3__0_n_0\,
      I1 => \pwmRef[14]_i_2__0_n_0\,
      I2 => \pwmRef[15]_i_5__0_n_0\,
      I3 => \pwmRef[15]_i_4__0_n_0\,
      I4 => \pwmRef_reg[15]_i_3__0_0\(15),
      I5 => \pwmRef_reg[15]_i_3__0_0\(14),
      O => \pwmRef[15]_i_76__0_n_0\
    );
\pwmRef[15]_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[12]_i_3__0_n_0\,
      I1 => \pwmRef[12]_i_2__0_n_0\,
      I2 => \pwmRef[13]_i_3__0_n_0\,
      I3 => \pwmRef[13]_i_2__0_n_0\,
      I4 => \pwmRef_reg[15]_i_3__0_0\(13),
      I5 => \pwmRef_reg[15]_i_3__0_0\(12),
      O => \pwmRef[15]_i_77__0_n_0\
    );
\pwmRef[15]_i_78__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[10]_i_3__0_n_0\,
      I1 => \pwmRef[10]_i_2__0_n_0\,
      I2 => \pwmRef[11]_i_3__0_n_0\,
      I3 => \pwmRef[11]_i_2__0_n_0\,
      I4 => \pwmRef_reg[15]_i_3__0_0\(11),
      I5 => \pwmRef_reg[15]_i_3__0_0\(10),
      O => \pwmRef[15]_i_78__0_n_0\
    );
\pwmRef[15]_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[8]_i_3__0_n_0\,
      I1 => \pwmRef[8]_i_2__0_n_0\,
      I2 => \pwmRef[9]_i_3__0_n_0\,
      I3 => \pwmRef[9]_i_2__0_n_0\,
      I4 => \pwmRef_reg[15]_i_3__0_0\(9),
      I5 => \pwmRef_reg[15]_i_3__0_0\(8),
      O => \pwmRef[15]_i_79__0_n_0\
    );
\pwmRef[15]_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAE0000"
    )
        port map (
      I0 => \pwmRef[15]_i_21__0_n_0\,
      I1 => \pwmRef[15]_i_155__0_n_0\,
      I2 => \pwmRef[15]_i_19__0_n_0\,
      I3 => \pwmRef[15]_i_156__0_n_0\,
      I4 => \pwmRef[15]_i_16__0_n_0\,
      I5 => \pwmRef[15]_i_157__0_n_0\,
      O => \pwmRef[15]_i_80__0_n_0\
    );
\pwmRef[15]_i_81__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_158__0_n_0\,
      I1 => \pwmRef[15]_i_159__0_n_0\,
      I2 => \pwmRef[15]_i_17__0_n_0\,
      I3 => \pwmRef[15]_i_16__0_n_0\,
      I4 => \pwmRef[15]_i_93__0_n_0\,
      I5 => Q(23),
      O => \pwmRef[15]_i_81__0_n_0\
    );
\pwmRef[15]_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAE0000"
    )
        port map (
      I0 => \pwmRef[15]_i_21__0_n_0\,
      I1 => \pwmRef[15]_i_160__0_n_0\,
      I2 => \pwmRef[15]_i_19__0_n_0\,
      I3 => \pwmRef[15]_i_161__0_n_0\,
      I4 => \pwmRef[15]_i_16__0_n_0\,
      I5 => \pwmRef[15]_i_162__0_n_0\,
      O => \pwmRef[15]_i_82__0_n_0\
    );
\pwmRef[15]_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAE0000"
    )
        port map (
      I0 => \pwmRef[15]_i_21__0_n_0\,
      I1 => \pwmRef[15]_i_163__0_n_0\,
      I2 => \pwmRef[15]_i_19__0_n_0\,
      I3 => \pwmRef[15]_i_164__0_n_0\,
      I4 => \pwmRef[15]_i_16__0_n_0\,
      I5 => \pwmRef[15]_i_165__0_n_0\,
      O => \pwmRef[15]_i_83__0_n_0\
    );
\pwmRef[15]_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[15]_i_166__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[15]_i_167__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[15]_i_84__0_n_0\
    );
\pwmRef[15]_i_85__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(18),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_85__0_n_0\
    );
\pwmRef[15]_i_86__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[15]_i_160__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[15]_i_166__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[15]_i_86__0_n_0\
    );
\pwmRef[15]_i_87__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(19),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_87__0_n_0\
    );
\pwmRef[15]_i_88__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[15]_i_168__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[15]_i_18__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[15]_i_88__0_n_0\
    );
\pwmRef[15]_i_89__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(16),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_89__0_n_0\
    );
\pwmRef[15]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_40__0_n_0\,
      I1 => \pwmRef_reg[15]_i_3__0_0\(30),
      I2 => \pwmRef[15]_i_41__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(31),
      O => \pwmRef[15]_i_8__0_n_0\
    );
\pwmRef[15]_i_90__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[15]_i_167__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[15]_i_168__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[15]_i_90__0_n_0\
    );
\pwmRef[15]_i_91__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(17),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_91__0_n_0\
    );
\pwmRef[15]_i_92__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000004"
    )
        port map (
      I0 => \pwmRef[15]_i_50__0_0\(1),
      I1 => result1(30),
      I2 => \pwmRef[15]_i_50__0_0\(4),
      I3 => \pwmRef[15]_i_50__0_0\(3),
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => result1(31),
      O => \pwmRef[15]_i_92__0_n_0\
    );
\pwmRef[15]_i_93__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \lastError_reg[0]_2\,
      I1 => \lastError_reg[0]_1\,
      I2 => \lastError_reg[0]_0\,
      O => \pwmRef[15]_i_93__0_n_0\
    );
\pwmRef[15]_i_94__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__0_n_0\,
      I1 => \pwmRef[15]_i_169__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_170__0_n_0\,
      I4 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[15]_i_94__0_n_0\
    );
\pwmRef[15]_i_95__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000004"
    )
        port map (
      I0 => \pwmRef[15]_i_50__0_0\(1),
      I1 => result1(29),
      I2 => \pwmRef[15]_i_50__0_0\(4),
      I3 => \pwmRef[15]_i_50__0_0\(3),
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => result1(31),
      O => \pwmRef[15]_i_95__0_n_0\
    );
\pwmRef[15]_i_96__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \pwmRef[15]_i_21__0_n_0\,
      I1 => \pwmRef[15]_i_95__0_n_0\,
      I2 => \pwmRef[15]_i_19__0_n_0\,
      I3 => \pwmRef[15]_i_92__0_n_0\,
      I4 => \pwmRef[15]_i_17__0_n_0\,
      O => result0(29)
    );
\pwmRef[15]_i_97__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__0_n_0\,
      I1 => \pwmRef[15]_i_170__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_171__0_n_0\,
      I4 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[15]_i_97__0_n_0\
    );
\pwmRef[15]_i_98__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_172__0_n_0\,
      I1 => \pwmRef[15]_i_50__0_0\(1),
      I2 => \pwmRef[15]_i_173__0_n_0\,
      O => \pwmRef[15]_i_98__0_n_0\
    );
\pwmRef[15]_i_99__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__0_n_0\,
      I1 => \pwmRef[15]_i_172__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[15]_i_173__0_n_0\,
      I4 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[15]_i_99__0_n_0\
    );
\pwmRef[15]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_42__0_n_0\,
      I1 => \pwmRef_reg[15]_i_3__0_0\(28),
      I2 => \pwmRef_reg[15]_i_3__0_0\(29),
      I3 => \pwmRef[15]_i_43__0_n_0\,
      O => \pwmRef[15]_i_9__0_n_0\
    );
\pwmRef[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[1]_i_2__0_n_0\,
      I2 => \pwmRef[1]_i_3__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(1),
      I4 => \pwmRef_reg[15]_i_6__0_0\(1),
      I5 => result10_in,
      O => \pwmRef[1]_i_1__0_n_0\
    );
\pwmRef[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(1),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[1]_i_2__0_n_0\
    );
\pwmRef[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[1]_i_4__0_n_0\,
      I2 => \pwmRef[15]_i_19__0_n_0\,
      I3 => \pwmRef[2]_i_4__0_n_0\,
      I4 => \pwmRef[15]_i_17__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[1]_i_3__0_n_0\
    );
\pwmRef[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \pwmRef[1]_i_5__0_n_0\,
      I1 => \pwmRef[5]_i_5__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[7]_i_5__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[3]_i_5__0_n_0\,
      O => \pwmRef[1]_i_4__0_n_0\
    );
\pwmRef[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(1),
      I1 => result1(17),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(25),
      I4 => \pwmRef[15]_i_50__0_0\(4),
      I5 => result1(9),
      O => \pwmRef[1]_i_5__0_n_0\
    );
\pwmRef[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[2]_i_2__0_n_0\,
      I2 => \pwmRef[2]_i_3__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(2),
      I4 => \pwmRef_reg[15]_i_6__0_0\(2),
      I5 => result10_in,
      O => \pwmRef[2]_i_1__0_n_0\
    );
\pwmRef[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(2),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[2]_i_2__0_n_0\
    );
\pwmRef[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[3]_i_4__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[2]_i_4__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[2]_i_3__0_n_0\
    );
\pwmRef[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[8]_i_5__0_n_0\,
      I1 => \pwmRef[4]_i_5__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[6]_i_5__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[2]_i_5__0_n_0\,
      O => \pwmRef[2]_i_4__0_n_0\
    );
\pwmRef[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(2),
      I1 => result1(18),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(26),
      I4 => \pwmRef[15]_i_50__0_0\(4),
      I5 => result1(10),
      O => \pwmRef[2]_i_5__0_n_0\
    );
\pwmRef[3]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(2),
      I1 => \result3__0_n_103\,
      I2 => \result3__0_n_102\,
      I3 => p_1_in1_in(3),
      O => \pwmRef[3]_i_10__0_n_0\
    );
\pwmRef[3]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(1),
      I1 => \result3__0_n_104\,
      I2 => \result3__0_n_103\,
      I3 => p_1_in1_in(2),
      O => \pwmRef[3]_i_11__0_n_0\
    );
\pwmRef[3]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(0),
      I1 => \result3__0_n_105\,
      I2 => \result3__0_n_104\,
      I3 => p_1_in1_in(1),
      O => \pwmRef[3]_i_12__0_n_0\
    );
\pwmRef[3]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(0),
      I1 => \result3__0_n_105\,
      O => \pwmRef[3]_i_13__0_n_0\
    );
\pwmRef[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[3]_i_2__0_n_0\,
      I2 => \pwmRef[3]_i_3__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(3),
      I4 => \pwmRef_reg[15]_i_6__0_0\(3),
      I5 => result10_in,
      O => \pwmRef[3]_i_1__0_n_0\
    );
\pwmRef[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(3),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[3]_i_2__0_n_0\
    );
\pwmRef[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[4]_i_4__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[3]_i_4__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[3]_i_3__0_n_0\
    );
\pwmRef[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[9]_i_5__0_n_0\,
      I1 => \pwmRef[5]_i_5__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[7]_i_5__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[3]_i_5__0_n_0\,
      O => \pwmRef[3]_i_4__0_n_0\
    );
\pwmRef[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(3),
      I1 => result1(19),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(27),
      I4 => \pwmRef[15]_i_50__0_0\(4),
      I5 => result1(11),
      O => \pwmRef[3]_i_5__0_n_0\
    );
\pwmRef[3]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_103\,
      I1 => p_1_in1_in(2),
      O => \pwmRef[3]_i_7__0_n_0\
    );
\pwmRef[3]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_104\,
      I1 => p_1_in1_in(1),
      O => \pwmRef[3]_i_8__0_n_0\
    );
\pwmRef[3]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_105\,
      I1 => p_1_in1_in(0),
      O => \pwmRef[3]_i_9__0_n_0\
    );
\pwmRef[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[4]_i_2__0_n_0\,
      I2 => \pwmRef[4]_i_3__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(4),
      I4 => \pwmRef_reg[15]_i_6__0_0\(4),
      I5 => result10_in,
      O => \pwmRef[4]_i_1__0_n_0\
    );
\pwmRef[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(4),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[4]_i_2__0_n_0\
    );
\pwmRef[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[5]_i_4__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[4]_i_4__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[4]_i_3__0_n_0\
    );
\pwmRef[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[10]_i_5__0_n_0\,
      I1 => \pwmRef[6]_i_5__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[8]_i_5__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[4]_i_5__0_n_0\,
      O => \pwmRef[4]_i_4__0_n_0\
    );
\pwmRef[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(4),
      I1 => result1(20),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(28),
      I4 => \pwmRef[15]_i_50__0_0\(4),
      I5 => result1(12),
      O => \pwmRef[4]_i_5__0_n_0\
    );
\pwmRef[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[5]_i_2__0_n_0\,
      I2 => \pwmRef[5]_i_3__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(5),
      I4 => \pwmRef_reg[15]_i_6__0_0\(5),
      I5 => result10_in,
      O => \pwmRef[5]_i_1__0_n_0\
    );
\pwmRef[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(5),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[5]_i_2__0_n_0\
    );
\pwmRef[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[6]_i_4__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[5]_i_4__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[5]_i_3__0_n_0\
    );
\pwmRef[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[11]_i_5__0_n_0\,
      I1 => \pwmRef[7]_i_5__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[9]_i_5__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[5]_i_5__0_n_0\,
      O => \pwmRef[5]_i_4__0_n_0\
    );
\pwmRef[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(5),
      I1 => result1(21),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(29),
      I4 => \pwmRef[15]_i_50__0_0\(4),
      I5 => result1(13),
      O => \pwmRef[5]_i_5__0_n_0\
    );
\pwmRef[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[6]_i_2__0_n_0\,
      I2 => \pwmRef[6]_i_3__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(6),
      I4 => \pwmRef_reg[15]_i_6__0_0\(6),
      I5 => result10_in,
      O => \pwmRef[6]_i_1__0_n_0\
    );
\pwmRef[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(6),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[6]_i_2__0_n_0\
    );
\pwmRef[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[7]_i_4__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[6]_i_4__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[6]_i_3__0_n_0\
    );
\pwmRef[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[12]_i_5__0_n_0\,
      I1 => \pwmRef[8]_i_5__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[10]_i_5__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[6]_i_5__0_n_0\,
      O => \pwmRef[6]_i_4__0_n_0\
    );
\pwmRef[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(6),
      I1 => result1(22),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(30),
      I4 => \pwmRef[15]_i_50__0_0\(4),
      I5 => result1(14),
      O => \pwmRef[6]_i_5__0_n_0\
    );
\pwmRef[7]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_102\,
      I1 => p_1_in1_in(3),
      O => \pwmRef[7]_i_10__0_n_0\
    );
\pwmRef[7]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(6),
      I1 => \result3__0_n_99\,
      I2 => \result3__0_n_98\,
      I3 => p_1_in1_in(7),
      O => \pwmRef[7]_i_11__0_n_0\
    );
\pwmRef[7]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => \result3__0_n_100\,
      I2 => \result3__0_n_99\,
      I3 => p_1_in1_in(6),
      O => \pwmRef[7]_i_12__0_n_0\
    );
\pwmRef[7]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(4),
      I1 => \result3__0_n_101\,
      I2 => \result3__0_n_100\,
      I3 => p_1_in1_in(5),
      O => \pwmRef[7]_i_13__0_n_0\
    );
\pwmRef[7]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => \result3__0_n_102\,
      I2 => \result3__0_n_101\,
      I3 => p_1_in1_in(4),
      O => \pwmRef[7]_i_14__0_n_0\
    );
\pwmRef[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[7]_i_2__0_n_0\,
      I2 => \pwmRef[7]_i_3__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(7),
      I4 => \pwmRef_reg[15]_i_6__0_0\(7),
      I5 => result10_in,
      O => \pwmRef[7]_i_1__0_n_0\
    );
\pwmRef[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(7),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[7]_i_2__0_n_0\
    );
\pwmRef[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[8]_i_4__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[7]_i_4__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[7]_i_3__0_n_0\
    );
\pwmRef[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[13]_i_5__0_n_0\,
      I1 => \pwmRef[9]_i_5__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[11]_i_5__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[7]_i_5__0_n_0\,
      O => \pwmRef[7]_i_4__0_n_0\
    );
\pwmRef[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0A0C0CFA0A"
    )
        port map (
      I0 => result1(7),
      I1 => result1(23),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(15),
      I4 => \pwmRef[15]_i_50__0_0\(4),
      I5 => result1(31),
      O => \pwmRef[7]_i_5__0_n_0\
    );
\pwmRef[7]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_99\,
      I1 => p_1_in1_in(6),
      O => \pwmRef[7]_i_7__0_n_0\
    );
\pwmRef[7]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_100\,
      I1 => p_1_in1_in(5),
      O => \pwmRef[7]_i_8__0_n_0\
    );
\pwmRef[7]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_101\,
      I1 => p_1_in1_in(4),
      O => \pwmRef[7]_i_9__0_n_0\
    );
\pwmRef[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[8]_i_2__0_n_0\,
      I2 => \pwmRef[8]_i_3__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(8),
      I4 => \pwmRef_reg[15]_i_6__0_0\(8),
      I5 => result10_in,
      O => \pwmRef[8]_i_1__0_n_0\
    );
\pwmRef[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(8),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[8]_i_2__0_n_0\
    );
\pwmRef[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[9]_i_4__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[8]_i_4__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[8]_i_3__0_n_0\
    );
\pwmRef[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[14]_i_5__0_n_0\,
      I1 => \pwmRef[10]_i_5__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[12]_i_5__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[8]_i_5__0_n_0\,
      O => \pwmRef[8]_i_4__0_n_0\
    );
\pwmRef[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(16),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(24),
      I4 => \pwmRef[15]_i_50__0_0\(4),
      I5 => result1(8),
      O => \pwmRef[8]_i_5__0_n_0\
    );
\pwmRef[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__0_n_0\,
      I1 => \pwmRef[9]_i_2__0_n_0\,
      I2 => \pwmRef[9]_i_3__0_n_0\,
      I3 => \pwmRef_reg[15]_i_3__0_0\(9),
      I4 => \pwmRef_reg[15]_i_6__0_0\(9),
      I5 => result10_in,
      O => \pwmRef[9]_i_1__0_n_0\
    );
\pwmRef[9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(9),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[9]_i_2__0_n_0\
    );
\pwmRef[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__0_n_0\,
      I1 => \pwmRef[15]_i_17__0_n_0\,
      I2 => \pwmRef[10]_i_4__0_n_0\,
      I3 => \pwmRef[15]_i_19__0_n_0\,
      I4 => \pwmRef[9]_i_4__0_n_0\,
      I5 => \pwmRef[15]_i_21__0_n_0\,
      O => \pwmRef[9]_i_3__0_n_0\
    );
\pwmRef[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_60__0_n_0\,
      I1 => \pwmRef[11]_i_5__0_n_0\,
      I2 => \pwmRef[15]_i_50__0_0\(1),
      I3 => \pwmRef[13]_i_5__0_n_0\,
      I4 => \pwmRef[15]_i_50__0_0\(2),
      I5 => \pwmRef[9]_i_5__0_n_0\,
      O => \pwmRef[9]_i_4__0_n_0\
    );
\pwmRef[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(17),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__0_0\(3),
      I3 => result1(25),
      I4 => \pwmRef[15]_i_50__0_0\(4),
      I5 => result1(9),
      O => \pwmRef[9]_i_5__0_n_0\
    );
\pwmRef_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[0]_i_1__0_n_0\,
      Q => \pwmRefs[1]_1\(15),
      R => '0'
    );
\pwmRef_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[10]_i_1__0_n_0\,
      Q => \pwmRefs[1]_1\(5),
      R => '0'
    );
\pwmRef_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[11]_i_1__0_n_0\,
      Q => \pwmRefs[1]_1\(4),
      R => '0'
    );
\pwmRef_reg[11]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[7]_i_6__0_n_0\,
      CO(3) => \pwmRef_reg[11]_i_6__0_n_0\,
      CO(2) => \pwmRef_reg[11]_i_6__0_n_1\,
      CO(1) => \pwmRef_reg[11]_i_6__0_n_2\,
      CO(0) => \pwmRef_reg[11]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[11]_i_7__0_n_0\,
      DI(2) => \pwmRef[11]_i_8__0_n_0\,
      DI(1) => \pwmRef[11]_i_9__0_n_0\,
      DI(0) => \pwmRef[11]_i_10__0_n_0\,
      O(3 downto 0) => result1(11 downto 8),
      S(3) => \pwmRef[11]_i_11__0_n_0\,
      S(2) => \pwmRef[11]_i_12__0_n_0\,
      S(1) => \pwmRef[11]_i_13__0_n_0\,
      S(0) => \pwmRef[11]_i_14__0_n_0\
    );
\pwmRef_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[12]_i_1__0_n_0\,
      Q => \pwmRefs[1]_1\(3),
      R => '0'
    );
\pwmRef_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[13]_i_1__0_n_0\,
      Q => \pwmRefs[1]_1\(2),
      R => '0'
    );
\pwmRef_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[14]_i_1__0_n_0\,
      Q => \pwmRefs[1]_1\(1),
      R => '0'
    );
\pwmRef_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[15]_i_2__0_n_0\,
      Q => \pwmRefs[1]_1\(0),
      R => '0'
    );
\pwmRef_reg[15]_i_105__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_176__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_105__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_105__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_105__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_105__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_177__0_n_0\,
      DI(2) => \pwmRef[15]_i_178__0_n_0\,
      DI(1) => \pwmRef[15]_i_179__0_n_0\,
      DI(0) => \pwmRef[15]_i_180__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_105__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_181__0_n_0\,
      S(2) => \pwmRef[15]_i_182__0_n_0\,
      S(1) => \pwmRef[15]_i_183__0_n_0\,
      S(0) => \pwmRef[15]_i_184__0_n_0\
    );
\pwmRef_reg[15]_i_114__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_187__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_114__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_114__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_114__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_114__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_188__0_n_0\,
      DI(2) => \pwmRef[15]_i_189__0_n_0\,
      DI(1) => \pwmRef[15]_i_190__0_n_0\,
      DI(0) => \pwmRef[15]_i_191__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_114__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_192__0_n_0\,
      S(2) => \pwmRef[15]_i_193__0_n_0\,
      S(1) => \pwmRef[15]_i_194__0_n_0\,
      S(0) => \pwmRef[15]_i_195__0_n_0\
    );
\pwmRef_reg[15]_i_127__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_129__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_127__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_127__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_127__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_127__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_196__0_n_0\,
      DI(2) => \pwmRef[15]_i_197__0_n_0\,
      DI(1) => \pwmRef[15]_i_198__0_n_0\,
      DI(0) => \pwmRef[15]_i_199__0_n_0\,
      O(3 downto 0) => result1(23 downto 20),
      S(3) => \pwmRef[15]_i_200__0_n_0\,
      S(2) => \pwmRef[15]_i_201__0_n_0\,
      S(1) => \pwmRef[15]_i_202__0_n_0\,
      S(0) => \pwmRef[15]_i_203__0_n_0\
    );
\pwmRef_reg[15]_i_128__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_127__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_128__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_128__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_128__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_128__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_204__0_n_0\,
      DI(2) => \pwmRef[15]_i_205__0_n_0\,
      DI(1) => \pwmRef[15]_i_206__0_n_0\,
      DI(0) => \pwmRef[15]_i_207__0_n_0\,
      O(3 downto 0) => result1(27 downto 24),
      S(3) => \pwmRef[15]_i_208__0_n_0\,
      S(2) => \pwmRef[15]_i_209__0_n_0\,
      S(1) => \pwmRef[15]_i_210__0_n_0\,
      S(0) => \pwmRef[15]_i_211__0_n_0\
    );
\pwmRef_reg[15]_i_129__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_130__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_129__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_129__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_129__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_129__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_212__0_n_0\,
      DI(2) => \pwmRef[15]_i_213__0_n_0\,
      DI(1) => \pwmRef[15]_i_214__0_n_0\,
      DI(0) => \pwmRef[15]_i_215__0_n_0\,
      O(3 downto 0) => result1(19 downto 16),
      S(3) => \pwmRef[15]_i_216__0_n_0\,
      S(2) => \pwmRef[15]_i_217__0_n_0\,
      S(1) => \pwmRef[15]_i_218__0_n_0\,
      S(0) => \pwmRef[15]_i_219__0_n_0\
    );
\pwmRef_reg[15]_i_130__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[11]_i_6__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_130__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_130__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_130__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_130__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_220__0_n_0\,
      DI(2) => \pwmRef[15]_i_221__0_n_0\,
      DI(1) => \pwmRef[15]_i_222__0_n_0\,
      DI(0) => \pwmRef[15]_i_223__0_n_0\,
      O(3 downto 0) => result1(15 downto 12),
      S(3) => \pwmRef[15]_i_224__0_n_0\,
      S(2) => \pwmRef[15]_i_225__0_n_0\,
      S(1) => \pwmRef[15]_i_226__0_n_0\,
      S(0) => \pwmRef[15]_i_227__0_n_0\
    );
\pwmRef_reg[15]_i_138__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_138__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_138__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_138__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_138__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_232__0_n_0\,
      DI(2) => \pwmRef[15]_i_233__0_n_0\,
      DI(1) => \pwmRef[15]_i_234__0_n_0\,
      DI(0) => \pwmRef[15]_i_235__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_138__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_236__0_n_0\,
      S(2) => \pwmRef[15]_i_237__0_n_0\,
      S(1) => \pwmRef[15]_i_238__0_n_0\,
      S(0) => \pwmRef[15]_i_239__0_n_0\
    );
\pwmRef_reg[15]_i_176__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_245__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_176__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_176__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_176__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_176__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_246__0_n_0\,
      DI(2) => \pwmRef[15]_i_247__0_n_0\,
      DI(1) => \pwmRef[15]_i_248__0_n_0\,
      DI(0) => \pwmRef[15]_i_249__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_176__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_250__0_n_0\,
      S(2) => \pwmRef[15]_i_251__0_n_0\,
      S(1) => \pwmRef[15]_i_252__0_n_0\,
      S(0) => \pwmRef[15]_i_253__0_n_0\
    );
\pwmRef_reg[15]_i_186__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_254__0_n_0\,
      CO(3) => \deadBand_reg[1][27]\(0),
      CO(2) => \pwmRef_reg[15]_i_186__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_186__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_186__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(27 downto 24),
      S(3) => \pwmRef[15]_i_260__0_n_0\,
      S(2) => \pwmRef[15]_i_261__0_n_0\,
      S(1) => \pwmRef[15]_i_262__0_n_0\,
      S(0) => \pwmRef[15]_i_263__0_n_0\
    );
\pwmRef_reg[15]_i_187__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_264__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_187__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_187__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_187__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_187__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_265__0_n_0\,
      DI(2) => \pwmRef[15]_i_266__0_n_0\,
      DI(1) => \pwmRef[15]_i_267__0_n_0\,
      DI(0) => \pwmRef[15]_i_268__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_187__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_269__0_n_0\,
      S(2) => \pwmRef[15]_i_270__0_n_0\,
      S(1) => \pwmRef[15]_i_271__0_n_0\,
      S(0) => \pwmRef[15]_i_272__0_n_0\
    );
\pwmRef_reg[15]_i_228__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_230__0_n_0\,
      CO(3) => \NLW_pwmRef_reg[15]_i_228__0_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_228__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_228__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_228__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result3__1_n_92\,
      DI(1) => \result3__1_n_93\,
      DI(0) => \result3__1_n_94\,
      O(3 downto 0) => \result3__0__0\(31 downto 28),
      S(3) => \pwmRef[15]_i_277__0_n_0\,
      S(2) => \pwmRef[15]_i_278__0_n_0\,
      S(1) => \pwmRef[15]_i_279__0_n_0\,
      S(0) => \pwmRef[15]_i_280__0_n_0\
    );
\pwmRef_reg[15]_i_229__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_231__0_n_0\,
      CO(3) => \NLW_pwmRef_reg[15]_i_229__0_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_229__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_229__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_229__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in1_in(30 downto 28),
      O(3 downto 0) => result30_in(31 downto 28),
      S(3) => \pwmRef[15]_i_281__0_n_0\,
      S(2) => \pwmRef[15]_i_282__0_n_0\,
      S(1) => \pwmRef[15]_i_283__0_n_0\,
      S(0) => \pwmRef[15]_i_284__0_n_0\
    );
\pwmRef_reg[15]_i_22__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_62__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_22__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_22__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_22__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_22__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_63__0_n_0\,
      DI(2) => \pwmRef[15]_i_64__0_n_0\,
      DI(1) => \pwmRef[15]_i_65__0_n_0\,
      DI(0) => \pwmRef[15]_i_66__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_22__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_67__0_n_0\,
      S(2) => \pwmRef[15]_i_68__0_n_0\,
      S(1) => \pwmRef[15]_i_69__0_n_0\,
      S(0) => \pwmRef[15]_i_70__0_n_0\
    );
\pwmRef_reg[15]_i_230__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_273__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_230__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_230__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_230__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_230__0_n_3\,
      CYINIT => '0',
      DI(3) => \result3__1_n_95\,
      DI(2) => \result3__1_n_96\,
      DI(1) => \result3__1_n_97\,
      DI(0) => \result3__1_n_98\,
      O(3 downto 0) => \result3__0__0\(27 downto 24),
      S(3) => \pwmRef[15]_i_285__0_n_0\,
      S(2) => \pwmRef[15]_i_286__0_n_0\,
      S(1) => \pwmRef[15]_i_287__0_n_0\,
      S(0) => \pwmRef[15]_i_288__0_n_0\
    );
\pwmRef_reg[15]_i_231__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_274__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_231__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_231__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_231__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_231__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in1_in(27 downto 24),
      O(3 downto 0) => result30_in(27 downto 24),
      S(3) => \pwmRef[15]_i_289__0_n_0\,
      S(2) => \pwmRef[15]_i_290__0_n_0\,
      S(1) => \pwmRef[15]_i_291__0_n_0\,
      S(0) => \pwmRef[15]_i_292__0_n_0\
    );
\pwmRef_reg[15]_i_245__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_245__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_245__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_245__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_245__0_n_3\,
      CYINIT => '1',
      DI(3) => \pwmRef[15]_i_293__0_n_0\,
      DI(2) => \pwmRef[15]_i_294__0_n_0\,
      DI(1) => \pwmRef[15]_i_295__0_n_0\,
      DI(0) => \pwmRef[15]_i_296__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_245__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_297__0_n_0\,
      S(2) => \pwmRef[15]_i_298__0_n_0\,
      S(1) => \pwmRef[15]_i_299__0_n_0\,
      S(0) => \pwmRef[15]_i_300__0_n_0\
    );
\pwmRef_reg[15]_i_254__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_255__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_254__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_254__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_254__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_254__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(23 downto 20),
      S(3) => \pwmRef[15]_i_303__0_n_0\,
      S(2) => \pwmRef[15]_i_304__0_n_0\,
      S(1) => \pwmRef[15]_i_305__0_n_0\,
      S(0) => \pwmRef[15]_i_306__0_n_0\
    );
\pwmRef_reg[15]_i_255__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_301__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_255__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_255__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_255__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_255__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(19 downto 16),
      S(3) => \pwmRef[15]_i_307__0_n_0\,
      S(2) => \pwmRef[15]_i_308__0_n_0\,
      S(1) => \pwmRef[15]_i_309__0_n_0\,
      S(0) => \pwmRef[15]_i_310__0_n_0\
    );
\pwmRef_reg[15]_i_264__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_264__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_264__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_264__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_264__0_n_3\,
      CYINIT => '1',
      DI(3) => \pwmRef[15]_i_311__0_n_0\,
      DI(2) => \pwmRef[15]_i_312__0_n_0\,
      DI(1) => \pwmRef[15]_i_313__0_n_0\,
      DI(0) => \pwmRef[15]_i_314__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_264__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_315__0_n_0\,
      S(2) => \pwmRef[15]_i_316__0_n_0\,
      S(1) => \pwmRef[15]_i_317__0_n_0\,
      S(0) => \pwmRef[15]_i_318__0_n_0\
    );
\pwmRef_reg[15]_i_273__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_275__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_273__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_273__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_273__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_273__0_n_3\,
      CYINIT => '0',
      DI(3) => \result3__1_n_99\,
      DI(2) => \result3__1_n_100\,
      DI(1) => \result3__1_n_101\,
      DI(0) => \result3__1_n_102\,
      O(3 downto 0) => \result3__0__0\(23 downto 20),
      S(3) => \pwmRef[15]_i_319__0_n_0\,
      S(2) => \pwmRef[15]_i_320__0_n_0\,
      S(1) => \pwmRef[15]_i_321__0_n_0\,
      S(0) => \pwmRef[15]_i_322__0_n_0\
    );
\pwmRef_reg[15]_i_274__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_276__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_274__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_274__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_274__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_274__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in1_in(23 downto 20),
      O(3 downto 0) => result30_in(23 downto 20),
      S(3) => \pwmRef[15]_i_323__0_n_0\,
      S(2) => \pwmRef[15]_i_324__0_n_0\,
      S(1) => \pwmRef[15]_i_325__0_n_0\,
      S(0) => \pwmRef[15]_i_326__0_n_0\
    );
\pwmRef_reg[15]_i_275__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_275__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_275__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_275__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_275__0_n_3\,
      CYINIT => '0',
      DI(3) => \result3__1_n_103\,
      DI(2) => \result3__1_n_104\,
      DI(1) => \result3__1_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \result3__0__0\(19 downto 16),
      S(3) => \pwmRef[15]_i_327__0_n_0\,
      S(2) => \pwmRef[15]_i_328__0_n_0\,
      S(1) => \pwmRef[15]_i_329__0_n_0\,
      S(0) => \result3__0_n_89\
    );
\pwmRef_reg[15]_i_276__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_276__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_276__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_276__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_276__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in1_in(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => result30_in(19 downto 16),
      S(3) => \pwmRef[15]_i_330__0_n_0\,
      S(2) => \pwmRef[15]_i_331__0_n_0\,
      S(1) => \pwmRef[15]_i_332__0_n_0\,
      S(0) => p_1_in1_in(16)
    );
\pwmRef_reg[15]_i_301__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_302__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_301__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_301__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_301__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_301__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(15 downto 12),
      S(3) => \pwmRef[15]_i_335__0_n_0\,
      S(2) => \pwmRef[15]_i_336__0_n_0\,
      S(1) => \pwmRef[15]_i_337__0_n_0\,
      S(0) => \pwmRef[15]_i_338__0_n_0\
    );
\pwmRef_reg[15]_i_302__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_333__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_302__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_302__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_302__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_302__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(11 downto 8),
      S(3) => \pwmRef[15]_i_339__0_n_0\,
      S(2) => \pwmRef[15]_i_340__0_n_0\,
      S(1) => \pwmRef[15]_i_341__0_n_0\,
      S(0) => \pwmRef[15]_i_342__0_n_0\
    );
\pwmRef_reg[15]_i_31__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_71__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_31__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_31__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_31__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_31__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_72__0_n_0\,
      DI(2) => \pwmRef[15]_i_73__0_n_0\,
      DI(1) => \pwmRef[15]_i_74__0_n_0\,
      DI(0) => \pwmRef[15]_i_75__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_31__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_76__0_n_0\,
      S(2) => \pwmRef[15]_i_77__0_n_0\,
      S(1) => \pwmRef[15]_i_78__0_n_0\,
      S(0) => \pwmRef[15]_i_79__0_n_0\
    );
\pwmRef_reg[15]_i_333__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_334__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_333__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_333__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_333__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_333__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(7 downto 4),
      S(3) => \pwmRef[15]_i_343__0_n_0\,
      S(2) => \pwmRef[15]_i_344__0_n_0\,
      S(1) => \pwmRef[15]_i_345__0_n_0\,
      S(0) => \pwmRef[15]_i_346__0_n_0\
    );
\pwmRef_reg[15]_i_334__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_334__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_334__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_334__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_334__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \result3__5\(3 downto 0),
      S(3) => \pwmRef[15]_i_347__0_n_0\,
      S(2) => \pwmRef[15]_i_348__0_n_0\,
      S(1) => \pwmRef[15]_i_349__0_n_0\,
      S(0) => \pwmRef_reg[15]_i_49__0_0\(0)
    );
\pwmRef_reg[15]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_7__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_3__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_3__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_3__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_8__0_n_0\,
      DI(2) => \pwmRef[15]_i_9__0_n_0\,
      DI(1) => \pwmRef[15]_i_10__0_n_0\,
      DI(0) => \pwmRef[15]_i_11__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_12__0_n_0\,
      S(2) => \pwmRef[15]_i_13__0_n_0\,
      S(1) => \pwmRef[15]_i_14__0_n_0\,
      S(0) => \pwmRef[15]_i_15__0_n_0\
    );
\pwmRef_reg[15]_i_48__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_105__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_48__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_48__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_48__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_48__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_106__0_n_0\,
      DI(2) => \pwmRef[15]_i_107__0_n_0\,
      DI(1) => \pwmRef[15]_i_108__0_n_0\,
      DI(0) => \pwmRef[15]_i_109__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_48__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_110__0_n_0\,
      S(2) => \pwmRef[15]_i_111__0_n_0\,
      S(1) => \pwmRef[15]_i_112__0_n_0\,
      S(0) => \pwmRef[15]_i_113__0_n_0\
    );
\pwmRef_reg[15]_i_49__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_114__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_49__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_49__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_49__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_49__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_115__0_n_0\,
      DI(2) => \pwmRef[15]_i_116__0_n_0\,
      DI(1) => \pwmRef[15]_i_117__0_n_0\,
      DI(0) => \pwmRef[15]_i_118__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_49__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_119__0_n_0\,
      S(2) => \pwmRef[15]_i_120__0_n_0\,
      S(1) => \pwmRef[15]_i_121__0_n_0\,
      S(0) => \pwmRef[15]_i_122__0_n_0\
    );
\pwmRef_reg[15]_i_61__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_128__0_n_0\,
      CO(3) => \NLW_pwmRef_reg[15]_i_61__0_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_61__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_61__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_61__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pwmRef[15]_i_131__0_n_0\,
      DI(1) => \pwmRef[15]_i_132__0_n_0\,
      DI(0) => \pwmRef[15]_i_133__0_n_0\,
      O(3 downto 0) => result1(31 downto 28),
      S(3) => \pwmRef[15]_i_134__0_n_0\,
      S(2) => \pwmRef[15]_i_135__0_n_0\,
      S(1) => \pwmRef[15]_i_136__0_n_0\,
      S(0) => \pwmRef[15]_i_137__0_n_0\
    );
\pwmRef_reg[15]_i_62__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_138__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_62__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_62__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_62__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_62__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_139__0_n_0\,
      DI(2) => \pwmRef[15]_i_140__0_n_0\,
      DI(1) => \pwmRef[15]_i_141__0_n_0\,
      DI(0) => \pwmRef[15]_i_142__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_62__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_143__0_n_0\,
      S(2) => \pwmRef[15]_i_144__0_n_0\,
      S(1) => \pwmRef[15]_i_145__0_n_0\,
      S(0) => \pwmRef[15]_i_146__0_n_0\
    );
\pwmRef_reg[15]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_22__0_n_0\,
      CO(3) => result10_in,
      CO(2) => \pwmRef_reg[15]_i_6__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_6__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_23__0_n_0\,
      DI(2) => \pwmRef[15]_i_24__0_n_0\,
      DI(1) => \pwmRef[15]_i_25__0_n_0\,
      DI(0) => \pwmRef[15]_i_26__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_6__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_27__0_n_0\,
      S(2) => \pwmRef[15]_i_28__0_n_0\,
      S(1) => \pwmRef[15]_i_29__0_n_0\,
      S(0) => \pwmRef[15]_i_30__0_n_0\
    );
\pwmRef_reg[15]_i_71__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_71__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_71__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_71__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_71__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_147__0_n_0\,
      DI(2) => \pwmRef[15]_i_148__0_n_0\,
      DI(1) => \pwmRef[15]_i_149__0_n_0\,
      DI(0) => \pwmRef[15]_i_150__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_71__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_151__0_n_0\,
      S(2) => \pwmRef[15]_i_152__0_n_0\,
      S(1) => \pwmRef[15]_i_153__0_n_0\,
      S(0) => \pwmRef[15]_i_154__0_n_0\
    );
\pwmRef_reg[15]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_31__0_n_0\,
      CO(3) => \pwmRef_reg[15]_i_7__0_n_0\,
      CO(2) => \pwmRef_reg[15]_i_7__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_7__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_7__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_32__0_n_0\,
      DI(2) => \pwmRef[15]_i_33__0_n_0\,
      DI(1) => \pwmRef[15]_i_34__0_n_0\,
      DI(0) => \pwmRef[15]_i_35__0_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_7__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_36__0_n_0\,
      S(2) => \pwmRef[15]_i_37__0_n_0\,
      S(1) => \pwmRef[15]_i_38__0_n_0\,
      S(0) => \pwmRef[15]_i_39__0_n_0\
    );
\pwmRef_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[1]_i_1__0_n_0\,
      Q => \^pwmref_reg[3]_0\(0),
      R => '0'
    );
\pwmRef_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[2]_i_1__0_n_0\,
      Q => \^pwmref_reg[3]_0\(1),
      R => '0'
    );
\pwmRef_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[3]_i_1__0_n_0\,
      Q => \^pwmref_reg[3]_0\(2),
      R => '0'
    );
\pwmRef_reg[3]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[3]_i_6__0_n_0\,
      CO(2) => \pwmRef_reg[3]_i_6__0_n_1\,
      CO(1) => \pwmRef_reg[3]_i_6__0_n_2\,
      CO(0) => \pwmRef_reg[3]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[3]_i_7__0_n_0\,
      DI(2) => \pwmRef[3]_i_8__0_n_0\,
      DI(1) => \pwmRef[3]_i_9__0_n_0\,
      DI(0) => '0',
      O(3 downto 0) => result1(3 downto 0),
      S(3) => \pwmRef[3]_i_10__0_n_0\,
      S(2) => \pwmRef[3]_i_11__0_n_0\,
      S(1) => \pwmRef[3]_i_12__0_n_0\,
      S(0) => \pwmRef[3]_i_13__0_n_0\
    );
\pwmRef_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[4]_i_1__0_n_0\,
      Q => \pwmRefs[1]_1\(11),
      R => '0'
    );
\pwmRef_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[5]_i_1__0_n_0\,
      Q => \pwmRefs[1]_1\(10),
      R => '0'
    );
\pwmRef_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[6]_i_1__0_n_0\,
      Q => \pwmRefs[1]_1\(9),
      R => '0'
    );
\pwmRef_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[7]_i_1__0_n_0\,
      Q => \pwmRefs[1]_1\(8),
      R => '0'
    );
\pwmRef_reg[7]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[3]_i_6__0_n_0\,
      CO(3) => \pwmRef_reg[7]_i_6__0_n_0\,
      CO(2) => \pwmRef_reg[7]_i_6__0_n_1\,
      CO(1) => \pwmRef_reg[7]_i_6__0_n_2\,
      CO(0) => \pwmRef_reg[7]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[7]_i_7__0_n_0\,
      DI(2) => \pwmRef[7]_i_8__0_n_0\,
      DI(1) => \pwmRef[7]_i_9__0_n_0\,
      DI(0) => \pwmRef[7]_i_10__0_n_0\,
      O(3 downto 0) => result1(7 downto 4),
      S(3) => \pwmRef[7]_i_11__0_n_0\,
      S(2) => \pwmRef[7]_i_12__0_n_0\,
      S(1) => \pwmRef[7]_i_13__0_n_0\,
      S(0) => \pwmRef[7]_i_14__0_n_0\
    );
\pwmRef_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[8]_i_1__0_n_0\,
      Q => \pwmRefs[1]_1\(7),
      R => '0'
    );
\pwmRef_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__0_n_0\,
      D => \pwmRef[9]_i_1__0_n_0\,
      Q => \pwmRefs[1]_1\(6),
      R => '0'
    );
result3: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \result3_i_2__0_n_4\,
      A(28) => \result3_i_2__0_n_4\,
      A(27) => \result3_i_2__0_n_4\,
      A(26) => \result3_i_2__0_n_4\,
      A(25) => \result3_i_2__0_n_4\,
      A(24) => \result3_i_2__0_n_4\,
      A(23) => \result3_i_2__0_n_4\,
      A(22) => \result3_i_2__0_n_4\,
      A(21) => \result3_i_2__0_n_4\,
      A(20) => \result3_i_2__0_n_4\,
      A(19) => \result3_i_2__0_n_4\,
      A(18) => \result3_i_2__0_n_4\,
      A(17) => \result3_i_2__0_n_4\,
      A(16) => \result3_i_2__0_n_4\,
      A(15) => \result3_i_2__0_n_4\,
      A(14) => \result3_i_2__0_n_4\,
      A(13) => \result3_i_2__0_n_5\,
      A(12) => \result3_i_2__0_n_6\,
      A(11) => \result3_i_2__0_n_7\,
      A(10) => \result3_i_3__0_n_4\,
      A(9) => \result3_i_3__0_n_5\,
      A(8) => \result3_i_3__0_n_6\,
      A(7) => \result3_i_3__0_n_7\,
      A(6) => \result3_i_4__0_n_4\,
      A(5) => \result3_i_4__0_n_5\,
      A(4) => \result3_i_4__0_n_6\,
      A(3) => \result3_i_4__0_n_7\,
      A(2) => \result3_i_5__0_n_4\,
      A(1) => \result3_i_5__0_n_5\,
      A(0) => \result3_i_5__0_n_6\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_result3_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => myocontrol_wdata(14),
      B(16) => myocontrol_wdata(14),
      B(15) => myocontrol_wdata(14),
      B(14 downto 0) => myocontrol_wdata(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_result3_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_result3_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_result3_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^axi_awaddr_reg[4]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_result3_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_result3_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_result3_P_UNCONNECTED(47 downto 15),
      P(14) => result3_n_91,
      P(13) => result3_n_92,
      P(12) => result3_n_93,
      P(11) => result3_n_94,
      P(10) => result3_n_95,
      P(9) => result3_n_96,
      P(8) => result3_n_97,
      P(7) => result3_n_98,
      P(6) => result3_n_99,
      P(5) => result3_n_100,
      P(4) => result3_n_101,
      P(3) => result3_n_102,
      P(2) => result3_n_103,
      P(1) => result3_n_104,
      P(0) => result3_n_105,
      PATTERNBDETECT => NLW_result3_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_result3_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_result3_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_result3_UNDERFLOW_UNCONNECTED
    );
\result3__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \result3_i_5__0_n_7\,
      A(15) => \result3__0_i_1__0_n_4\,
      A(14) => \result3__0_i_1__0_n_5\,
      A(13) => \result3__0_i_1__0_n_6\,
      A(12) => \result3__0_i_1__0_n_7\,
      A(11) => \result3__0_i_2__0_n_4\,
      A(10) => \result3__0_i_2__0_n_5\,
      A(9) => \result3__0_i_2__0_n_6\,
      A(8) => \result3__0_i_2__0_n_7\,
      A(7) => \result3__0_i_3__0_n_4\,
      A(6) => \result3__0_i_3__0_n_5\,
      A(5) => \result3__0_i_3__0_n_6\,
      A(4) => \result3__0_i_3__0_n_7\,
      A(3) => \result3__0_i_4__0_n_4\,
      A(2) => \result3__0_i_4__0_n_5\,
      A(1) => \result3__0_i_4__0_n_6\,
      A(0) => \result3__0_i_4__0_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => myocontrol_wdata(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^axi_awaddr_reg[4]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result3__0_OVERFLOW_UNCONNECTED\,
      P(47) => \result3__0_n_58\,
      P(46) => \result3__0_n_59\,
      P(45) => \result3__0_n_60\,
      P(44) => \result3__0_n_61\,
      P(43) => \result3__0_n_62\,
      P(42) => \result3__0_n_63\,
      P(41) => \result3__0_n_64\,
      P(40) => \result3__0_n_65\,
      P(39) => \result3__0_n_66\,
      P(38) => \result3__0_n_67\,
      P(37) => \result3__0_n_68\,
      P(36) => \result3__0_n_69\,
      P(35) => \result3__0_n_70\,
      P(34) => \result3__0_n_71\,
      P(33) => \result3__0_n_72\,
      P(32) => \result3__0_n_73\,
      P(31) => \result3__0_n_74\,
      P(30) => \result3__0_n_75\,
      P(29) => \result3__0_n_76\,
      P(28) => \result3__0_n_77\,
      P(27) => \result3__0_n_78\,
      P(26) => \result3__0_n_79\,
      P(25) => \result3__0_n_80\,
      P(24) => \result3__0_n_81\,
      P(23) => \result3__0_n_82\,
      P(22) => \result3__0_n_83\,
      P(21) => \result3__0_n_84\,
      P(20) => \result3__0_n_85\,
      P(19) => \result3__0_n_86\,
      P(18) => \result3__0_n_87\,
      P(17) => \result3__0_n_88\,
      P(16) => \result3__0_n_89\,
      P(15) => \result3__0_n_90\,
      P(14) => \result3__0_n_91\,
      P(13) => \result3__0_n_92\,
      P(12) => \result3__0_n_93\,
      P(11) => \result3__0_n_94\,
      P(10) => \result3__0_n_95\,
      P(9) => \result3__0_n_96\,
      P(8) => \result3__0_n_97\,
      P(7) => \result3__0_n_98\,
      P(6) => \result3__0_n_99\,
      P(5) => \result3__0_n_100\,
      P(4) => \result3__0_n_101\,
      P(3) => \result3__0_n_102\,
      P(2) => \result3__0_n_103\,
      P(1) => \result3__0_n_104\,
      P(0) => \result3__0_n_105\,
      PATTERNBDETECT => \NLW_result3__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result3__0_n_106\,
      PCOUT(46) => \result3__0_n_107\,
      PCOUT(45) => \result3__0_n_108\,
      PCOUT(44) => \result3__0_n_109\,
      PCOUT(43) => \result3__0_n_110\,
      PCOUT(42) => \result3__0_n_111\,
      PCOUT(41) => \result3__0_n_112\,
      PCOUT(40) => \result3__0_n_113\,
      PCOUT(39) => \result3__0_n_114\,
      PCOUT(38) => \result3__0_n_115\,
      PCOUT(37) => \result3__0_n_116\,
      PCOUT(36) => \result3__0_n_117\,
      PCOUT(35) => \result3__0_n_118\,
      PCOUT(34) => \result3__0_n_119\,
      PCOUT(33) => \result3__0_n_120\,
      PCOUT(32) => \result3__0_n_121\,
      PCOUT(31) => \result3__0_n_122\,
      PCOUT(30) => \result3__0_n_123\,
      PCOUT(29) => \result3__0_n_124\,
      PCOUT(28) => \result3__0_n_125\,
      PCOUT(27) => \result3__0_n_126\,
      PCOUT(26) => \result3__0_n_127\,
      PCOUT(25) => \result3__0_n_128\,
      PCOUT(24) => \result3__0_n_129\,
      PCOUT(23) => \result3__0_n_130\,
      PCOUT(22) => \result3__0_n_131\,
      PCOUT(21) => \result3__0_n_132\,
      PCOUT(20) => \result3__0_n_133\,
      PCOUT(19) => \result3__0_n_134\,
      PCOUT(18) => \result3__0_n_135\,
      PCOUT(17) => \result3__0_n_136\,
      PCOUT(16) => \result3__0_n_137\,
      PCOUT(15) => \result3__0_n_138\,
      PCOUT(14) => \result3__0_n_139\,
      PCOUT(13) => \result3__0_n_140\,
      PCOUT(12) => \result3__0_n_141\,
      PCOUT(11) => \result3__0_n_142\,
      PCOUT(10) => \result3__0_n_143\,
      PCOUT(9) => \result3__0_n_144\,
      PCOUT(8) => \result3__0_n_145\,
      PCOUT(7) => \result3__0_n_146\,
      PCOUT(6) => \result3__0_n_147\,
      PCOUT(5) => \result3__0_n_148\,
      PCOUT(4) => \result3__0_n_149\,
      PCOUT(3) => \result3__0_n_150\,
      PCOUT(2) => \result3__0_n_151\,
      PCOUT(1) => \result3__0_n_152\,
      PCOUT(0) => \result3__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__0_UNDERFLOW_UNCONNECTED\
    );
\result3__0_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[10]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[10]\,
      O => \result3__0_i_10__0_n_0\
    );
\result3__0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[9]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[9]\,
      O => \result3__0_i_11__0_n_0\
    );
\result3__0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[8]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[8]\,
      O => \result3__0_i_12__0_n_0\
    );
\result3__0_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[7]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[7]\,
      O => \result3__0_i_13__0_n_0\
    );
\result3__0_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[6]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[6]\,
      O => \result3__0_i_14__0_n_0\
    );
\result3__0_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[5]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[5]\,
      O => \result3__0_i_15__0_n_0\
    );
\result3__0_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[4]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[4]\,
      O => \result3__0_i_16__0_n_0\
    );
\result3__0_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[3]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[3]\,
      O => \result3__0_i_17__0_n_0\
    );
\result3__0_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[2]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[2]\,
      O => \result3__0_i_18__0_n_0\
    );
\result3__0_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[1]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[1]\,
      O => \result3__0_i_19__0_n_0\
    );
\result3__0_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_2__0_n_0\,
      CO(3) => \result3__0_i_1__0_n_0\,
      CO(2) => \result3__0_i_1__0_n_1\,
      CO(1) => \result3__0_i_1__0_n_2\,
      CO(0) => \result3__0_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[15]_i_1__0_n_0\,
      DI(2) => \lastError[14]_i_1__0_n_0\,
      DI(1) => \lastError[13]_i_1__0_n_0\,
      DI(0) => \lastError[12]_i_1__0_n_0\,
      O(3) => \result3__0_i_1__0_n_4\,
      O(2) => \result3__0_i_1__0_n_5\,
      O(1) => \result3__0_i_1__0_n_6\,
      O(0) => \result3__0_i_1__0_n_7\,
      S(3) => \result3__0_i_5__0_n_0\,
      S(2) => \result3__0_i_6__0_n_0\,
      S(1) => \result3__0_i_7__0_n_0\,
      S(0) => \result3__0_i_8__0_n_0\
    );
\result3__0_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[0]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[0]\,
      O => \result3__0_i_20__0_n_0\
    );
\result3__0_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_3__0_n_0\,
      CO(3) => \result3__0_i_2__0_n_0\,
      CO(2) => \result3__0_i_2__0_n_1\,
      CO(1) => \result3__0_i_2__0_n_2\,
      CO(0) => \result3__0_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[11]_i_1__0_n_0\,
      DI(2) => \lastError[10]_i_1__0_n_0\,
      DI(1) => \lastError[9]_i_1__0_n_0\,
      DI(0) => \lastError[8]_i_1__0_n_0\,
      O(3) => \result3__0_i_2__0_n_4\,
      O(2) => \result3__0_i_2__0_n_5\,
      O(1) => \result3__0_i_2__0_n_6\,
      O(0) => \result3__0_i_2__0_n_7\,
      S(3) => \result3__0_i_9__0_n_0\,
      S(2) => \result3__0_i_10__0_n_0\,
      S(1) => \result3__0_i_11__0_n_0\,
      S(0) => \result3__0_i_12__0_n_0\
    );
\result3__0_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_4__0_n_0\,
      CO(3) => \result3__0_i_3__0_n_0\,
      CO(2) => \result3__0_i_3__0_n_1\,
      CO(1) => \result3__0_i_3__0_n_2\,
      CO(0) => \result3__0_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[7]_i_1__0_n_0\,
      DI(2) => \lastError[6]_i_1__0_n_0\,
      DI(1) => \lastError[5]_i_1__0_n_0\,
      DI(0) => \lastError[4]_i_1__0_n_0\,
      O(3) => \result3__0_i_3__0_n_4\,
      O(2) => \result3__0_i_3__0_n_5\,
      O(1) => \result3__0_i_3__0_n_6\,
      O(0) => \result3__0_i_3__0_n_7\,
      S(3) => \result3__0_i_13__0_n_0\,
      S(2) => \result3__0_i_14__0_n_0\,
      S(1) => \result3__0_i_15__0_n_0\,
      S(0) => \result3__0_i_16__0_n_0\
    );
\result3__0_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result3__0_i_4__0_n_0\,
      CO(2) => \result3__0_i_4__0_n_1\,
      CO(1) => \result3__0_i_4__0_n_2\,
      CO(0) => \result3__0_i_4__0_n_3\,
      CYINIT => '1',
      DI(3) => \lastError[3]_i_1__0_n_0\,
      DI(2) => \lastError[2]_i_1__0_n_0\,
      DI(1) => \lastError[1]_i_1__0_n_0\,
      DI(0) => \lastError[0]_i_1__0_n_0\,
      O(3) => \result3__0_i_4__0_n_4\,
      O(2) => \result3__0_i_4__0_n_5\,
      O(1) => \result3__0_i_4__0_n_6\,
      O(0) => \result3__0_i_4__0_n_7\,
      S(3) => \result3__0_i_17__0_n_0\,
      S(2) => \result3__0_i_18__0_n_0\,
      S(1) => \result3__0_i_19__0_n_0\,
      S(0) => \result3__0_i_20__0_n_0\
    );
\result3__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[15]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[15]\,
      O => \result3__0_i_5__0_n_0\
    );
\result3__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[14]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[14]\,
      O => \result3__0_i_6__0_n_0\
    );
\result3__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[13]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[13]\,
      O => \result3__0_i_7__0_n_0\
    );
\result3__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[12]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[12]\,
      O => \result3__0_i_8__0_n_0\
    );
\result3__0_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[11]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[11]\,
      O => \result3__0_i_9__0_n_0\
    );
\result3__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \result3__0_i_1__0_n_5\,
      A(28) => \result3__0_i_1__0_n_5\,
      A(27) => \result3__0_i_1__0_n_5\,
      A(26) => \result3__0_i_1__0_n_5\,
      A(25) => \result3__0_i_1__0_n_5\,
      A(24) => \result3__0_i_1__0_n_5\,
      A(23) => \result3__0_i_1__0_n_5\,
      A(22) => \result3__0_i_1__0_n_5\,
      A(21) => \result3__0_i_1__0_n_5\,
      A(20) => \result3__0_i_1__0_n_5\,
      A(19) => \result3__0_i_1__0_n_5\,
      A(18) => \result3__0_i_1__0_n_5\,
      A(17) => \result3__0_i_1__0_n_5\,
      A(16) => \result3__0_i_1__0_n_5\,
      A(15) => \result3__0_i_1__0_n_5\,
      A(14) => \result3__0_i_1__0_n_5\,
      A(13) => \result3__0_i_1__0_n_6\,
      A(12) => \result3__0_i_1__0_n_7\,
      A(11) => \result3__0_i_2__0_n_4\,
      A(10) => \result3__0_i_2__0_n_5\,
      A(9) => \result3__0_i_2__0_n_6\,
      A(8) => \result3__0_i_2__0_n_7\,
      A(7) => \result3__0_i_3__0_n_4\,
      A(6) => \result3__0_i_3__0_n_5\,
      A(5) => \result3__0_i_3__0_n_6\,
      A(4) => \result3__0_i_3__0_n_7\,
      A(3) => \result3__0_i_4__0_n_4\,
      A(2) => \result3__0_i_4__0_n_5\,
      A(1) => \result3__0_i_4__0_n_6\,
      A(0) => \result3__0_i_4__0_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => myocontrol_wdata(31),
      B(16) => myocontrol_wdata(31),
      B(15) => myocontrol_wdata(31),
      B(14 downto 0) => myocontrol_wdata(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^axi_awaddr_reg[4]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result3__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 15) => \NLW_result3__1_P_UNCONNECTED\(47 downto 15),
      P(14) => \result3__1_n_91\,
      P(13) => \result3__1_n_92\,
      P(12) => \result3__1_n_93\,
      P(11) => \result3__1_n_94\,
      P(10) => \result3__1_n_95\,
      P(9) => \result3__1_n_96\,
      P(8) => \result3__1_n_97\,
      P(7) => \result3__1_n_98\,
      P(6) => \result3__1_n_99\,
      P(5) => \result3__1_n_100\,
      P(4) => \result3__1_n_101\,
      P(3) => \result3__1_n_102\,
      P(2) => \result3__1_n_103\,
      P(1) => \result3__1_n_104\,
      P(0) => \result3__1_n_105\,
      PATTERNBDETECT => \NLW_result3__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result3__0_n_106\,
      PCIN(46) => \result3__0_n_107\,
      PCIN(45) => \result3__0_n_108\,
      PCIN(44) => \result3__0_n_109\,
      PCIN(43) => \result3__0_n_110\,
      PCIN(42) => \result3__0_n_111\,
      PCIN(41) => \result3__0_n_112\,
      PCIN(40) => \result3__0_n_113\,
      PCIN(39) => \result3__0_n_114\,
      PCIN(38) => \result3__0_n_115\,
      PCIN(37) => \result3__0_n_116\,
      PCIN(36) => \result3__0_n_117\,
      PCIN(35) => \result3__0_n_118\,
      PCIN(34) => \result3__0_n_119\,
      PCIN(33) => \result3__0_n_120\,
      PCIN(32) => \result3__0_n_121\,
      PCIN(31) => \result3__0_n_122\,
      PCIN(30) => \result3__0_n_123\,
      PCIN(29) => \result3__0_n_124\,
      PCIN(28) => \result3__0_n_125\,
      PCIN(27) => \result3__0_n_126\,
      PCIN(26) => \result3__0_n_127\,
      PCIN(25) => \result3__0_n_128\,
      PCIN(24) => \result3__0_n_129\,
      PCIN(23) => \result3__0_n_130\,
      PCIN(22) => \result3__0_n_131\,
      PCIN(21) => \result3__0_n_132\,
      PCIN(20) => \result3__0_n_133\,
      PCIN(19) => \result3__0_n_134\,
      PCIN(18) => \result3__0_n_135\,
      PCIN(17) => \result3__0_n_136\,
      PCIN(16) => \result3__0_n_137\,
      PCIN(15) => \result3__0_n_138\,
      PCIN(14) => \result3__0_n_139\,
      PCIN(13) => \result3__0_n_140\,
      PCIN(12) => \result3__0_n_141\,
      PCIN(11) => \result3__0_n_142\,
      PCIN(10) => \result3__0_n_143\,
      PCIN(9) => \result3__0_n_144\,
      PCIN(8) => \result3__0_n_145\,
      PCIN(7) => \result3__0_n_146\,
      PCIN(6) => \result3__0_n_147\,
      PCIN(5) => \result3__0_n_148\,
      PCIN(4) => \result3__0_n_149\,
      PCIN(3) => \result3__0_n_150\,
      PCIN(2) => \result3__0_n_151\,
      PCIN(1) => \result3__0_n_152\,
      PCIN(0) => \result3__0_n_153\,
      PCOUT(47 downto 0) => \NLW_result3__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__1_UNDERFLOW_UNCONNECTED\
    );
\result3__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => myocontrol_wdata(31),
      A(28) => myocontrol_wdata(31),
      A(27) => myocontrol_wdata(31),
      A(26) => myocontrol_wdata(31),
      A(25) => myocontrol_wdata(31),
      A(24) => myocontrol_wdata(31),
      A(23) => myocontrol_wdata(31),
      A(22) => myocontrol_wdata(31),
      A(21) => myocontrol_wdata(31),
      A(20) => myocontrol_wdata(31),
      A(19) => myocontrol_wdata(31),
      A(18) => myocontrol_wdata(31),
      A(17) => myocontrol_wdata(31),
      A(16) => myocontrol_wdata(31),
      A(15) => myocontrol_wdata(31),
      A(14 downto 0) => myocontrol_wdata(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \lastError[14]_i_1__0_n_0\,
      B(16) => \lastError[14]_i_1__0_n_0\,
      B(15) => \lastError[14]_i_1__0_n_0\,
      B(14) => \lastError[14]_i_1__0_n_0\,
      B(13) => \lastError[13]_i_1__0_n_0\,
      B(12) => \lastError[12]_i_1__0_n_0\,
      B(11) => \lastError[11]_i_1__0_n_0\,
      B(10) => \lastError[10]_i_1__0_n_0\,
      B(9) => \lastError[9]_i_1__0_n_0\,
      B(8) => \lastError[8]_i_1__0_n_0\,
      B(7) => \lastError[7]_i_1__0_n_0\,
      B(6) => \lastError[6]_i_1__0_n_0\,
      B(5) => \lastError[5]_i_1__0_n_0\,
      B(4) => \lastError[4]_i_1__0_n_0\,
      B(3) => \lastError[3]_i_1__0_n_0\,
      B(2) => \lastError[2]_i_1__0_n_0\,
      B(1) => \lastError[1]_i_1__0_n_0\,
      B(0) => \lastError[0]_i_1__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \^axi_awaddr_reg[4]_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result3__2_OVERFLOW_UNCONNECTED\,
      P(47 downto 15) => \NLW_result3__2_P_UNCONNECTED\(47 downto 15),
      P(14 downto 0) => p_0_in0_in(31 downto 17),
      PATTERNBDETECT => \NLW_result3__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_result3__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__2_UNDERFLOW_UNCONNECTED\
    );
\result3__2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \result3__2_0\,
      I1 => result3_1,
      I2 => result3_2,
      I3 => \axi_rdata_reg[15]\(2),
      I4 => \axi_rdata_reg[15]\(3),
      I5 => \^axi_awaddr_reg[2]\,
      O => \^axi_awaddr_reg[4]_0\
    );
\result3__3\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => myocontrol_wdata(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__3_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \lastError[16]_i_1__0_n_0\,
      B(15) => \lastError[15]_i_1__0_n_0\,
      B(14) => \lastError[14]_i_1__0_n_0\,
      B(13) => \lastError[13]_i_1__0_n_0\,
      B(12) => \lastError[12]_i_1__0_n_0\,
      B(11) => \lastError[11]_i_1__0_n_0\,
      B(10) => \lastError[10]_i_1__0_n_0\,
      B(9) => \lastError[9]_i_1__0_n_0\,
      B(8) => \lastError[8]_i_1__0_n_0\,
      B(7) => \lastError[7]_i_1__0_n_0\,
      B(6) => \lastError[6]_i_1__0_n_0\,
      B(5) => \lastError[5]_i_1__0_n_0\,
      B(4) => \lastError[4]_i_1__0_n_0\,
      B(3) => \lastError[3]_i_1__0_n_0\,
      B(2) => \lastError[2]_i_1__0_n_0\,
      B(1) => \lastError[1]_i_1__0_n_0\,
      B(0) => \lastError[0]_i_1__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__3_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__3_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__3_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \^axi_awaddr_reg[4]_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__3_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result3__3_OVERFLOW_UNCONNECTED\,
      P(47) => \result3__3_n_58\,
      P(46) => \result3__3_n_59\,
      P(45) => \result3__3_n_60\,
      P(44) => \result3__3_n_61\,
      P(43) => \result3__3_n_62\,
      P(42) => \result3__3_n_63\,
      P(41) => \result3__3_n_64\,
      P(40) => \result3__3_n_65\,
      P(39) => \result3__3_n_66\,
      P(38) => \result3__3_n_67\,
      P(37) => \result3__3_n_68\,
      P(36) => \result3__3_n_69\,
      P(35) => \result3__3_n_70\,
      P(34) => \result3__3_n_71\,
      P(33) => \result3__3_n_72\,
      P(32) => \result3__3_n_73\,
      P(31) => \result3__3_n_74\,
      P(30) => \result3__3_n_75\,
      P(29) => \result3__3_n_76\,
      P(28) => \result3__3_n_77\,
      P(27) => \result3__3_n_78\,
      P(26) => \result3__3_n_79\,
      P(25) => \result3__3_n_80\,
      P(24) => \result3__3_n_81\,
      P(23) => \result3__3_n_82\,
      P(22) => \result3__3_n_83\,
      P(21) => \result3__3_n_84\,
      P(20) => \result3__3_n_85\,
      P(19) => \result3__3_n_86\,
      P(18) => \result3__3_n_87\,
      P(17) => \result3__3_n_88\,
      P(16 downto 0) => p_1_in1_in(16 downto 0),
      PATTERNBDETECT => \NLW_result3__3_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__3_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result3__3_n_106\,
      PCOUT(46) => \result3__3_n_107\,
      PCOUT(45) => \result3__3_n_108\,
      PCOUT(44) => \result3__3_n_109\,
      PCOUT(43) => \result3__3_n_110\,
      PCOUT(42) => \result3__3_n_111\,
      PCOUT(41) => \result3__3_n_112\,
      PCOUT(40) => \result3__3_n_113\,
      PCOUT(39) => \result3__3_n_114\,
      PCOUT(38) => \result3__3_n_115\,
      PCOUT(37) => \result3__3_n_116\,
      PCOUT(36) => \result3__3_n_117\,
      PCOUT(35) => \result3__3_n_118\,
      PCOUT(34) => \result3__3_n_119\,
      PCOUT(33) => \result3__3_n_120\,
      PCOUT(32) => \result3__3_n_121\,
      PCOUT(31) => \result3__3_n_122\,
      PCOUT(30) => \result3__3_n_123\,
      PCOUT(29) => \result3__3_n_124\,
      PCOUT(28) => \result3__3_n_125\,
      PCOUT(27) => \result3__3_n_126\,
      PCOUT(26) => \result3__3_n_127\,
      PCOUT(25) => \result3__3_n_128\,
      PCOUT(24) => \result3__3_n_129\,
      PCOUT(23) => \result3__3_n_130\,
      PCOUT(22) => \result3__3_n_131\,
      PCOUT(21) => \result3__3_n_132\,
      PCOUT(20) => \result3__3_n_133\,
      PCOUT(19) => \result3__3_n_134\,
      PCOUT(18) => \result3__3_n_135\,
      PCOUT(17) => \result3__3_n_136\,
      PCOUT(16) => \result3__3_n_137\,
      PCOUT(15) => \result3__3_n_138\,
      PCOUT(14) => \result3__3_n_139\,
      PCOUT(13) => \result3__3_n_140\,
      PCOUT(12) => \result3__3_n_141\,
      PCOUT(11) => \result3__3_n_142\,
      PCOUT(10) => \result3__3_n_143\,
      PCOUT(9) => \result3__3_n_144\,
      PCOUT(8) => \result3__3_n_145\,
      PCOUT(7) => \result3__3_n_146\,
      PCOUT(6) => \result3__3_n_147\,
      PCOUT(5) => \result3__3_n_148\,
      PCOUT(4) => \result3__3_n_149\,
      PCOUT(3) => \result3__3_n_150\,
      PCOUT(2) => \result3__3_n_151\,
      PCOUT(1) => \result3__3_n_152\,
      PCOUT(0) => \result3__3_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__3_UNDERFLOW_UNCONNECTED\
    );
\result3__4\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => myocontrol_wdata(14),
      A(28) => myocontrol_wdata(14),
      A(27) => myocontrol_wdata(14),
      A(26) => myocontrol_wdata(14),
      A(25) => myocontrol_wdata(14),
      A(24) => myocontrol_wdata(14),
      A(23) => myocontrol_wdata(14),
      A(22) => myocontrol_wdata(14),
      A(21) => myocontrol_wdata(14),
      A(20) => myocontrol_wdata(14),
      A(19) => myocontrol_wdata(14),
      A(18) => myocontrol_wdata(14),
      A(17) => myocontrol_wdata(14),
      A(16) => myocontrol_wdata(14),
      A(15) => myocontrol_wdata(14),
      A(14 downto 0) => myocontrol_wdata(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__4_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \lastError[31]_i_2__0_n_0\,
      B(16) => \lastError[31]_i_2__0_n_0\,
      B(15) => \lastError[31]_i_2__0_n_0\,
      B(14) => \lastError[31]_i_2__0_n_0\,
      B(13) => \lastError[30]_i_1__0_n_0\,
      B(12) => \lastError[29]_i_1__0_n_0\,
      B(11) => \lastError[28]_i_1__0_n_0\,
      B(10) => \lastError[27]_i_1__0_n_0\,
      B(9) => \lastError[26]_i_1__0_n_0\,
      B(8) => \lastError[25]_i_1__0_n_0\,
      B(7) => \lastError[24]_i_1__0_n_0\,
      B(6) => \lastError[23]_i_1__0_n_0\,
      B(5) => \lastError[22]_i_1__0_n_0\,
      B(4) => \lastError[21]_i_1__0_n_0\,
      B(3) => \lastError[20]_i_1__0_n_0\,
      B(2) => \lastError[19]_i_1__0_n_0\,
      B(1) => \lastError[18]_i_1__0_n_0\,
      B(0) => \lastError[17]_i_1__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__4_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__4_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__4_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \^axi_awaddr_reg[4]_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__4_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result3__4_OVERFLOW_UNCONNECTED\,
      P(47 downto 15) => \NLW_result3__4_P_UNCONNECTED\(47 downto 15),
      P(14 downto 0) => p_1_in1_in(31 downto 17),
      PATTERNBDETECT => \NLW_result3__4_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__4_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result3__3_n_106\,
      PCIN(46) => \result3__3_n_107\,
      PCIN(45) => \result3__3_n_108\,
      PCIN(44) => \result3__3_n_109\,
      PCIN(43) => \result3__3_n_110\,
      PCIN(42) => \result3__3_n_111\,
      PCIN(41) => \result3__3_n_112\,
      PCIN(40) => \result3__3_n_113\,
      PCIN(39) => \result3__3_n_114\,
      PCIN(38) => \result3__3_n_115\,
      PCIN(37) => \result3__3_n_116\,
      PCIN(36) => \result3__3_n_117\,
      PCIN(35) => \result3__3_n_118\,
      PCIN(34) => \result3__3_n_119\,
      PCIN(33) => \result3__3_n_120\,
      PCIN(32) => \result3__3_n_121\,
      PCIN(31) => \result3__3_n_122\,
      PCIN(30) => \result3__3_n_123\,
      PCIN(29) => \result3__3_n_124\,
      PCIN(28) => \result3__3_n_125\,
      PCIN(27) => \result3__3_n_126\,
      PCIN(26) => \result3__3_n_127\,
      PCIN(25) => \result3__3_n_128\,
      PCIN(24) => \result3__3_n_129\,
      PCIN(23) => \result3__3_n_130\,
      PCIN(22) => \result3__3_n_131\,
      PCIN(21) => \result3__3_n_132\,
      PCIN(20) => \result3__3_n_133\,
      PCIN(19) => \result3__3_n_134\,
      PCIN(18) => \result3__3_n_135\,
      PCIN(17) => \result3__3_n_136\,
      PCIN(16) => \result3__3_n_137\,
      PCIN(15) => \result3__3_n_138\,
      PCIN(14) => \result3__3_n_139\,
      PCIN(13) => \result3__3_n_140\,
      PCIN(12) => \result3__3_n_141\,
      PCIN(11) => \result3__3_n_142\,
      PCIN(10) => \result3__3_n_143\,
      PCIN(9) => \result3__3_n_144\,
      PCIN(8) => \result3__3_n_145\,
      PCIN(7) => \result3__3_n_146\,
      PCIN(6) => \result3__3_n_147\,
      PCIN(5) => \result3__3_n_148\,
      PCIN(4) => \result3__3_n_149\,
      PCIN(3) => \result3__3_n_150\,
      PCIN(2) => \result3__3_n_151\,
      PCIN(1) => \result3__3_n_152\,
      PCIN(0) => \result3__3_n_153\,
      PCOUT(47 downto 0) => \NLW_result3__4_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__4_UNDERFLOW_UNCONNECTED\
    );
\result3_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[28]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[28]\,
      O => \result3_i_10__0_n_0\
    );
\result3_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[27]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[27]\,
      O => \result3_i_11__0_n_0\
    );
\result3_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[26]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[26]\,
      O => \result3_i_12__0_n_0\
    );
\result3_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[25]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[25]\,
      O => \result3_i_13__0_n_0\
    );
\result3_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[24]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[24]\,
      O => \result3_i_14__0_n_0\
    );
\result3_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[23]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[23]\,
      O => \result3_i_15__0_n_0\
    );
\result3_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[22]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[22]\,
      O => \result3_i_16__0_n_0\
    );
\result3_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[21]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[21]\,
      O => \result3_i_17__0_n_0\
    );
\result3_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[20]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[20]\,
      O => \result3_i_18__0_n_0\
    );
\result3_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[19]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[19]\,
      O => \result3_i_19__0_n_0\
    );
\result3_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => result3_0,
      I1 => result3_1,
      I2 => result3_2,
      I3 => \axi_rdata_reg[15]\(2),
      I4 => \axi_rdata_reg[15]\(3),
      I5 => \^axi_awaddr_reg[2]\,
      O => \^axi_awaddr_reg[4]\
    );
\result3_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[18]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[18]\,
      O => \result3_i_20__0_n_0\
    );
\result3_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[17]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[17]\,
      O => \result3_i_21__0_n_0\
    );
\result3_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[16]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[16]\,
      O => \result3_i_22__0_n_0\
    );
\result3_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3_i_3__0_n_0\,
      CO(3) => \NLW_result3_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \result3_i_2__0_n_1\,
      CO(1) => \result3_i_2__0_n_2\,
      CO(0) => \result3_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \lastError[30]_i_1__0_n_0\,
      DI(1) => \lastError[29]_i_1__0_n_0\,
      DI(0) => \lastError[28]_i_1__0_n_0\,
      O(3) => \result3_i_2__0_n_4\,
      O(2) => \result3_i_2__0_n_5\,
      O(1) => \result3_i_2__0_n_6\,
      O(0) => \result3_i_2__0_n_7\,
      S(3) => result3_i_7_n_0,
      S(2) => \result3_i_8__0_n_0\,
      S(1) => \result3_i_9__0_n_0\,
      S(0) => \result3_i_10__0_n_0\
    );
\result3_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3_i_4__0_n_0\,
      CO(3) => \result3_i_3__0_n_0\,
      CO(2) => \result3_i_3__0_n_1\,
      CO(1) => \result3_i_3__0_n_2\,
      CO(0) => \result3_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[27]_i_1__0_n_0\,
      DI(2) => \lastError[26]_i_1__0_n_0\,
      DI(1) => \lastError[25]_i_1__0_n_0\,
      DI(0) => \lastError[24]_i_1__0_n_0\,
      O(3) => \result3_i_3__0_n_4\,
      O(2) => \result3_i_3__0_n_5\,
      O(1) => \result3_i_3__0_n_6\,
      O(0) => \result3_i_3__0_n_7\,
      S(3) => \result3_i_11__0_n_0\,
      S(2) => \result3_i_12__0_n_0\,
      S(1) => \result3_i_13__0_n_0\,
      S(0) => \result3_i_14__0_n_0\
    );
\result3_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3_i_5__0_n_0\,
      CO(3) => \result3_i_4__0_n_0\,
      CO(2) => \result3_i_4__0_n_1\,
      CO(1) => \result3_i_4__0_n_2\,
      CO(0) => \result3_i_4__0_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[23]_i_1__0_n_0\,
      DI(2) => \lastError[22]_i_1__0_n_0\,
      DI(1) => \lastError[21]_i_1__0_n_0\,
      DI(0) => \lastError[20]_i_1__0_n_0\,
      O(3) => \result3_i_4__0_n_4\,
      O(2) => \result3_i_4__0_n_5\,
      O(1) => \result3_i_4__0_n_6\,
      O(0) => \result3_i_4__0_n_7\,
      S(3) => \result3_i_15__0_n_0\,
      S(2) => \result3_i_16__0_n_0\,
      S(1) => \result3_i_17__0_n_0\,
      S(0) => \result3_i_18__0_n_0\
    );
\result3_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_1__0_n_0\,
      CO(3) => \result3_i_5__0_n_0\,
      CO(2) => \result3_i_5__0_n_1\,
      CO(1) => \result3_i_5__0_n_2\,
      CO(0) => \result3_i_5__0_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[19]_i_1__0_n_0\,
      DI(2) => \lastError[18]_i_1__0_n_0\,
      DI(1) => \lastError[17]_i_1__0_n_0\,
      DI(0) => \lastError[16]_i_1__0_n_0\,
      O(3) => \result3_i_5__0_n_4\,
      O(2) => \result3_i_5__0_n_5\,
      O(1) => \result3_i_5__0_n_6\,
      O(0) => \result3_i_5__0_n_7\,
      S(3) => \result3_i_19__0_n_0\,
      S(2) => \result3_i_20__0_n_0\,
      S(1) => \result3_i_21__0_n_0\,
      S(0) => \result3_i_22__0_n_0\
    );
\result3_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata_reg[15]\(0),
      I1 => \axi_rdata_reg[15]\(1),
      O => \^axi_awaddr_reg[2]\
    );
result3_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[31]_i_2__0_n_0\,
      I1 => \lastError_reg_n_0_[31]\,
      O => result3_i_7_n_0
    );
\result3_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[30]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[30]\,
      O => \result3_i_8__0_n_0\
    );
\result3_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[29]_i_1__0_n_0\,
      I1 => \lastError_reg_n_0_[29]\,
      O => \result3_i_9__0_n_0\
    );
update_controller_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => p_5_in,
      Q => update_controller_prev,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity roboy_plexus_myoControl_3_1_PIDController_1 is
  port (
    \axi_awaddr_reg[4]\ : out STD_LOGIC;
    \axi_awaddr_reg[4]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \deadBand_reg[2][27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sp_reg[2][27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sp_reg[2][27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_awaddr_reg[3]\ : out STD_LOGIC;
    \pwmRef_reg[0]_0\ : out STD_LOGIC;
    \pwmRef_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \pwmRef_reg[4]_0\ : out STD_LOGIC;
    \pwmRef_reg[5]_0\ : out STD_LOGIC;
    \pwmRef_reg[6]_0\ : out STD_LOGIC;
    \pwmRef_reg[7]_0\ : out STD_LOGIC;
    \pwmRef_reg[8]_0\ : out STD_LOGIC;
    \pwmRef_reg[9]_0\ : out STD_LOGIC;
    \pwmRef_reg[10]_0\ : out STD_LOGIC;
    \pwmRef_reg[11]_0\ : out STD_LOGIC;
    \pwmRef_reg[12]_0\ : out STD_LOGIC;
    \pwmRef_reg[13]_0\ : out STD_LOGIC;
    \pwmRef_reg[14]_1\ : out STD_LOGIC;
    \pwmRef_reg[15]_0\ : out STD_LOGIC;
    myocontrol_aclk : in STD_LOGIC;
    myocontrol_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    update_controller_prev_reg_0 : in STD_LOGIC;
    update_controller_prev_reg_1 : in STD_LOGIC;
    \pwmRef[15]_i_27__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lastError_reg[15]_i_4__1_0\ : in STD_LOGIC;
    \lastError_reg[15]_i_4__1_1\ : in STD_LOGIC;
    \lastError_reg[15]_i_4__1_2\ : in STD_LOGIC;
    \lastError_reg[11]_i_4__1_0\ : in STD_LOGIC;
    \lastError_reg[11]_i_4__1_1\ : in STD_LOGIC;
    \lastError_reg[11]_i_4__1_2\ : in STD_LOGIC;
    \lastError_reg[11]_i_4__1_3\ : in STD_LOGIC;
    \lastError_reg[7]_i_4__1_0\ : in STD_LOGIC;
    \lastError_reg[7]_i_4__1_1\ : in STD_LOGIC;
    \lastError_reg[7]_i_4__1_2\ : in STD_LOGIC;
    \lastError_reg[7]_i_4__1_3\ : in STD_LOGIC;
    \lastError_reg[3]_i_4__1_0\ : in STD_LOGIC;
    \lastError_reg[3]_i_4__1_1\ : in STD_LOGIC;
    \lastError_reg[3]_i_4__1_2\ : in STD_LOGIC;
    \lastError_reg[3]_i_4__1_3\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lastError_reg[11]_i_3__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \lastError_reg[7]_i_3__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \lastError_reg[3]_i_3__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \lastError_reg[0]_0\ : in STD_LOGIC;
    \lastError_reg[0]_1\ : in STD_LOGIC;
    \lastError_reg[0]_2\ : in STD_LOGIC;
    \axi_rdata_reg[3]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \axi_rdata_reg[3]_0\ : in STD_LOGIC;
    \axi_rdata_reg[3]_1\ : in STD_LOGIC;
    \axi_rdata_reg[3]_2\ : in STD_LOGIC;
    \axi_rdata_reg[3]_3\ : in STD_LOGIC;
    \axi_rdata_reg[2]\ : in STD_LOGIC;
    \axi_rdata_reg[2]_0\ : in STD_LOGIC;
    \axi_rdata_reg[1]\ : in STD_LOGIC;
    \axi_rdata_reg[1]_0\ : in STD_LOGIC;
    \pwmRef_reg[15]_i_48__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwmRef_reg[15]_i_49__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result3__4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result3__4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result3__3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwmRef_reg[15]_i_6__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwmRef_reg[15]_i_3__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwmRef[15]_i_50__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lastError_reg[27]_i_3__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    result3_0 : in STD_LOGIC;
    result3_1 : in STD_LOGIC;
    result3_2 : in STD_LOGIC;
    \result3__2_0\ : in STD_LOGIC;
    \axi_rdata_reg[1]_1\ : in STD_LOGIC;
    \axi_rdata_reg[1]_2\ : in STD_LOGIC;
    \axi_rdata_reg[1]_3\ : in STD_LOGIC;
    \axi_rdata_reg[1]_4\ : in STD_LOGIC;
    \axi_rdata_reg[1]_5\ : in STD_LOGIC;
    \axi_rdata[3]_i_4_0\ : in STD_LOGIC;
    \axi_rdata[1]_i_3_0\ : in STD_LOGIC;
    \axi_rdata[3]_i_4_1\ : in STD_LOGIC;
    \axi_rdata[3]_i_4_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_rdata[1]_i_3_1\ : in STD_LOGIC;
    \axi_rdata[3]_i_11_0\ : in STD_LOGIC;
    \axi_rdata[3]_i_11_1\ : in STD_LOGIC;
    \axi_rdata[3]_i_11_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_rdata[3]_i_11_3\ : in STD_LOGIC;
    \axi_rdata[3]_i_11_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_rdata_reg[2]_1\ : in STD_LOGIC;
    \axi_rdata_reg[2]_2\ : in STD_LOGIC;
    \axi_rdata_reg[2]_3\ : in STD_LOGIC;
    \axi_rdata_reg[2]_4\ : in STD_LOGIC;
    \axi_rdata[2]_i_3_0\ : in STD_LOGIC;
    \axi_rdata[2]_i_3_1\ : in STD_LOGIC;
    \axi_rdata_reg[3]_4\ : in STD_LOGIC;
    \axi_rdata_reg[3]_5\ : in STD_LOGIC;
    \axi_rdata_reg[3]_6\ : in STD_LOGIC;
    \axi_rdata_reg[3]_7\ : in STD_LOGIC;
    \axi_rdata[3]_i_4_3\ : in STD_LOGIC;
    \axi_rdata[3]_i_4_4\ : in STD_LOGIC;
    \axi_rdata[0]_i_25\ : in STD_LOGIC;
    \axi_rdata[0]_i_25_0\ : in STD_LOGIC;
    \axi_rdata[15]_i_16\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \axi_rdata[3]_i_24_0\ : in STD_LOGIC;
    \axi_rdata[3]_i_24_1\ : in STD_LOGIC;
    \axi_rdata[13]_i_15\ : in STD_LOGIC;
    \axi_rdata[13]_i_15_0\ : in STD_LOGIC;
    \axi_rdata[15]_i_16_0\ : in STD_LOGIC;
    \axi_rdata[15]_i_16_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of roboy_plexus_myoControl_3_1_PIDController_1 : entity is "PIDController";
end roboy_plexus_myoControl_3_1_PIDController_1;

architecture STRUCTURE of roboy_plexus_myoControl_3_1_PIDController_1 is
  signal \^axi_awaddr_reg[3]\ : STD_LOGIC;
  signal \^axi_awaddr_reg[4]\ : STD_LOGIC;
  signal \^axi_awaddr_reg[4]_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_36_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_36_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_38_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal err0 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal err00_in : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal lastError : STD_LOGIC;
  signal \lastError[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_10__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_11__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_12__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_13__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_14__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_15__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_16__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_9__1_n_0\ : STD_LOGIC;
  signal \lastError[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_10__1_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_11__1_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_12__1_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_13__1_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_14__1_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_15__1_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_16__1_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \lastError[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_10__1_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_11__1_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_12__1_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_13__1_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_14__1_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_15__1_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_16__1_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_9__1_n_0\ : STD_LOGIC;
  signal \lastError[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_10__1_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_11__1_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_12__1_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_13__1_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_14__1_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_15__1_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_16__1_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_9__1_n_0\ : STD_LOGIC;
  signal \lastError[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_10__1_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_11__1_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_12__1_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_13__1_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_14__1_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_15__1_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_16__1_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_9__1_n_0\ : STD_LOGIC;
  signal \lastError[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_10__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_11__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_12__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_13__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_14__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_15__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_16__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_9__1_n_0\ : STD_LOGIC;
  signal \lastError[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_10__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_11__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_12__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_13__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_14__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_15__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_16__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \lastError[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[27]_i_3__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[27]_i_3__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[27]_i_3__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[27]_i_4__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[27]_i_4__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[27]_i_4__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4__1_n_3\ : STD_LOGIC;
  signal \lastError_reg_n_0_[0]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[10]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[11]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[12]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[13]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[14]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[15]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[16]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[17]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[18]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[19]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[1]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[20]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[21]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[22]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[23]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[24]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[25]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[26]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[27]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[28]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[29]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[2]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[30]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[31]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[3]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[4]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[5]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[6]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[7]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[8]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal p_1_in1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \pwmRef[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_10__1_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_11__1_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_12__1_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_13__1_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_14__1_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_7__1_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_8__1_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_9__1_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_100__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_101__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_102__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_103__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_104__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_106__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_107__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_108__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_109__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_10__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_110__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_111__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_112__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_113__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_115__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_116__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_117__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_118__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_119__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_11__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_120__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_121__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_122__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_123__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_124__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_125__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_126__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_12__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_131__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_132__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_133__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_134__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_135__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_136__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_137__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_139__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_13__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_140__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_141__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_142__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_143__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_144__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_145__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_146__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_147__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_148__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_149__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_14__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_150__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_151__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_152__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_153__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_154__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_155__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_156__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_157__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_158__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_159__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_15__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_160__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_161__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_162__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_163__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_164__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_165__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_166__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_167__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_168__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_169__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_16__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_170__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_171__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_172__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_173__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_174__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_175__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_177__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_178__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_179__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_17__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_180__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_181__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_182__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_183__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_184__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_188__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_189__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_18__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_190__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_191__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_192__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_193__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_194__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_195__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_196__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_197__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_198__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_199__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_19__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_200__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_201__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_202__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_203__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_204__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_205__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_206__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_207__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_208__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_209__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_20__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_210__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_211__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_212__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_213__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_214__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_215__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_216__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_217__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_218__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_219__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_21__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_220__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_221__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_222__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_223__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_224__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_225__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_226__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_227__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_232__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_233__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_234__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_235__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_236__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_237__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_238__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_239__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_23__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_240__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_241__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_242__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_243__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_244__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_246__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_247__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_248__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_249__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_24__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_250__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_251__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_252__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_253__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_25__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_260__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_261__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_262__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_263__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_265__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_266__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_267__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_268__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_269__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_26__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_270__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_271__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_272__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_277__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_278__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_279__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_27__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_280__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_281__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_282__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_283__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_284__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_285__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_286__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_287__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_288__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_289__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_28__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_290__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_291__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_292__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_293__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_294__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_295__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_296__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_297__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_298__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_299__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_29__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_300__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_303__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_304__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_305__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_306__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_307__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_308__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_309__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_30__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_310__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_311__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_312__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_313__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_314__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_315__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_316__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_317__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_318__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_319__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_320__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_321__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_322__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_323__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_324__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_325__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_326__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_327__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_328__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_329__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_32__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_330__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_331__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_332__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_335__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_336__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_337__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_338__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_339__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_33__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_340__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_341__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_342__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_343__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_344__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_345__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_346__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_347__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_348__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_349__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_34__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_35__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_36__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_37__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_38__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_39__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_40__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_41__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_42__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_43__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_44__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_45__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_46__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_47__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_50__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_51__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_52__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_53__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_54__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_55__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_56__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_57__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_58__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_59__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_60__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_63__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_64__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_65__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_66__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_67__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_68__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_69__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_70__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_72__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_73__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_74__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_75__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_76__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_77__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_78__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_79__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_80__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_81__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_82__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_83__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_84__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_85__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_86__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_87__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_88__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_89__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_90__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_91__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_92__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_93__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_94__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_95__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_97__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_98__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_99__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_10__1_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_11__1_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_12__1_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_13__1_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_9__1_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_10__1_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_11__1_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_12__1_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_13__1_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_14__1_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6__1_n_3\ : STD_LOGIC;
  signal \^pwmref_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \pwmRef_reg[15]_i_105__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_105__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_105__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_105__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_186__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_186__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_186__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_228__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_228__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_228__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_229__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_229__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_229__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_61__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_61__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_61__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_6__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_6__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_6__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[3]_i_6__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[3]_i_6__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[3]_i_6__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6__1_n_3\ : STD_LOGIC;
  signal \pwmRefs[2]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal result0 : STD_LOGIC_VECTOR ( 29 to 29 );
  signal result1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result10_in : STD_LOGIC;
  signal result30_in : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \result3__0__0\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \result3__0_i_10__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_11__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_12__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_13__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_14__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_15__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_16__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_17__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_18__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_19__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_1__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_1__1_n_1\ : STD_LOGIC;
  signal \result3__0_i_1__1_n_2\ : STD_LOGIC;
  signal \result3__0_i_1__1_n_3\ : STD_LOGIC;
  signal \result3__0_i_1__1_n_4\ : STD_LOGIC;
  signal \result3__0_i_1__1_n_5\ : STD_LOGIC;
  signal \result3__0_i_1__1_n_6\ : STD_LOGIC;
  signal \result3__0_i_1__1_n_7\ : STD_LOGIC;
  signal \result3__0_i_20__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_2__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_2__1_n_1\ : STD_LOGIC;
  signal \result3__0_i_2__1_n_2\ : STD_LOGIC;
  signal \result3__0_i_2__1_n_3\ : STD_LOGIC;
  signal \result3__0_i_2__1_n_4\ : STD_LOGIC;
  signal \result3__0_i_2__1_n_5\ : STD_LOGIC;
  signal \result3__0_i_2__1_n_6\ : STD_LOGIC;
  signal \result3__0_i_2__1_n_7\ : STD_LOGIC;
  signal \result3__0_i_3__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_3__1_n_1\ : STD_LOGIC;
  signal \result3__0_i_3__1_n_2\ : STD_LOGIC;
  signal \result3__0_i_3__1_n_3\ : STD_LOGIC;
  signal \result3__0_i_3__1_n_4\ : STD_LOGIC;
  signal \result3__0_i_3__1_n_5\ : STD_LOGIC;
  signal \result3__0_i_3__1_n_6\ : STD_LOGIC;
  signal \result3__0_i_3__1_n_7\ : STD_LOGIC;
  signal \result3__0_i_4__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_4__1_n_1\ : STD_LOGIC;
  signal \result3__0_i_4__1_n_2\ : STD_LOGIC;
  signal \result3__0_i_4__1_n_3\ : STD_LOGIC;
  signal \result3__0_i_4__1_n_4\ : STD_LOGIC;
  signal \result3__0_i_4__1_n_5\ : STD_LOGIC;
  signal \result3__0_i_4__1_n_6\ : STD_LOGIC;
  signal \result3__0_i_4__1_n_7\ : STD_LOGIC;
  signal \result3__0_i_5__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_6__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_7__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_8__1_n_0\ : STD_LOGIC;
  signal \result3__0_i_9__1_n_0\ : STD_LOGIC;
  signal \result3__0_n_100\ : STD_LOGIC;
  signal \result3__0_n_101\ : STD_LOGIC;
  signal \result3__0_n_102\ : STD_LOGIC;
  signal \result3__0_n_103\ : STD_LOGIC;
  signal \result3__0_n_104\ : STD_LOGIC;
  signal \result3__0_n_105\ : STD_LOGIC;
  signal \result3__0_n_106\ : STD_LOGIC;
  signal \result3__0_n_107\ : STD_LOGIC;
  signal \result3__0_n_108\ : STD_LOGIC;
  signal \result3__0_n_109\ : STD_LOGIC;
  signal \result3__0_n_110\ : STD_LOGIC;
  signal \result3__0_n_111\ : STD_LOGIC;
  signal \result3__0_n_112\ : STD_LOGIC;
  signal \result3__0_n_113\ : STD_LOGIC;
  signal \result3__0_n_114\ : STD_LOGIC;
  signal \result3__0_n_115\ : STD_LOGIC;
  signal \result3__0_n_116\ : STD_LOGIC;
  signal \result3__0_n_117\ : STD_LOGIC;
  signal \result3__0_n_118\ : STD_LOGIC;
  signal \result3__0_n_119\ : STD_LOGIC;
  signal \result3__0_n_120\ : STD_LOGIC;
  signal \result3__0_n_121\ : STD_LOGIC;
  signal \result3__0_n_122\ : STD_LOGIC;
  signal \result3__0_n_123\ : STD_LOGIC;
  signal \result3__0_n_124\ : STD_LOGIC;
  signal \result3__0_n_125\ : STD_LOGIC;
  signal \result3__0_n_126\ : STD_LOGIC;
  signal \result3__0_n_127\ : STD_LOGIC;
  signal \result3__0_n_128\ : STD_LOGIC;
  signal \result3__0_n_129\ : STD_LOGIC;
  signal \result3__0_n_130\ : STD_LOGIC;
  signal \result3__0_n_131\ : STD_LOGIC;
  signal \result3__0_n_132\ : STD_LOGIC;
  signal \result3__0_n_133\ : STD_LOGIC;
  signal \result3__0_n_134\ : STD_LOGIC;
  signal \result3__0_n_135\ : STD_LOGIC;
  signal \result3__0_n_136\ : STD_LOGIC;
  signal \result3__0_n_137\ : STD_LOGIC;
  signal \result3__0_n_138\ : STD_LOGIC;
  signal \result3__0_n_139\ : STD_LOGIC;
  signal \result3__0_n_140\ : STD_LOGIC;
  signal \result3__0_n_141\ : STD_LOGIC;
  signal \result3__0_n_142\ : STD_LOGIC;
  signal \result3__0_n_143\ : STD_LOGIC;
  signal \result3__0_n_144\ : STD_LOGIC;
  signal \result3__0_n_145\ : STD_LOGIC;
  signal \result3__0_n_146\ : STD_LOGIC;
  signal \result3__0_n_147\ : STD_LOGIC;
  signal \result3__0_n_148\ : STD_LOGIC;
  signal \result3__0_n_149\ : STD_LOGIC;
  signal \result3__0_n_150\ : STD_LOGIC;
  signal \result3__0_n_151\ : STD_LOGIC;
  signal \result3__0_n_152\ : STD_LOGIC;
  signal \result3__0_n_153\ : STD_LOGIC;
  signal \result3__0_n_58\ : STD_LOGIC;
  signal \result3__0_n_59\ : STD_LOGIC;
  signal \result3__0_n_60\ : STD_LOGIC;
  signal \result3__0_n_61\ : STD_LOGIC;
  signal \result3__0_n_62\ : STD_LOGIC;
  signal \result3__0_n_63\ : STD_LOGIC;
  signal \result3__0_n_64\ : STD_LOGIC;
  signal \result3__0_n_65\ : STD_LOGIC;
  signal \result3__0_n_66\ : STD_LOGIC;
  signal \result3__0_n_67\ : STD_LOGIC;
  signal \result3__0_n_68\ : STD_LOGIC;
  signal \result3__0_n_69\ : STD_LOGIC;
  signal \result3__0_n_70\ : STD_LOGIC;
  signal \result3__0_n_71\ : STD_LOGIC;
  signal \result3__0_n_72\ : STD_LOGIC;
  signal \result3__0_n_73\ : STD_LOGIC;
  signal \result3__0_n_74\ : STD_LOGIC;
  signal \result3__0_n_75\ : STD_LOGIC;
  signal \result3__0_n_76\ : STD_LOGIC;
  signal \result3__0_n_77\ : STD_LOGIC;
  signal \result3__0_n_78\ : STD_LOGIC;
  signal \result3__0_n_79\ : STD_LOGIC;
  signal \result3__0_n_80\ : STD_LOGIC;
  signal \result3__0_n_81\ : STD_LOGIC;
  signal \result3__0_n_82\ : STD_LOGIC;
  signal \result3__0_n_83\ : STD_LOGIC;
  signal \result3__0_n_84\ : STD_LOGIC;
  signal \result3__0_n_85\ : STD_LOGIC;
  signal \result3__0_n_86\ : STD_LOGIC;
  signal \result3__0_n_87\ : STD_LOGIC;
  signal \result3__0_n_88\ : STD_LOGIC;
  signal \result3__0_n_89\ : STD_LOGIC;
  signal \result3__0_n_90\ : STD_LOGIC;
  signal \result3__0_n_91\ : STD_LOGIC;
  signal \result3__0_n_92\ : STD_LOGIC;
  signal \result3__0_n_93\ : STD_LOGIC;
  signal \result3__0_n_94\ : STD_LOGIC;
  signal \result3__0_n_95\ : STD_LOGIC;
  signal \result3__0_n_96\ : STD_LOGIC;
  signal \result3__0_n_97\ : STD_LOGIC;
  signal \result3__0_n_98\ : STD_LOGIC;
  signal \result3__0_n_99\ : STD_LOGIC;
  signal \result3__1_n_100\ : STD_LOGIC;
  signal \result3__1_n_101\ : STD_LOGIC;
  signal \result3__1_n_102\ : STD_LOGIC;
  signal \result3__1_n_103\ : STD_LOGIC;
  signal \result3__1_n_104\ : STD_LOGIC;
  signal \result3__1_n_105\ : STD_LOGIC;
  signal \result3__1_n_91\ : STD_LOGIC;
  signal \result3__1_n_92\ : STD_LOGIC;
  signal \result3__1_n_93\ : STD_LOGIC;
  signal \result3__1_n_94\ : STD_LOGIC;
  signal \result3__1_n_95\ : STD_LOGIC;
  signal \result3__1_n_96\ : STD_LOGIC;
  signal \result3__1_n_97\ : STD_LOGIC;
  signal \result3__1_n_98\ : STD_LOGIC;
  signal \result3__1_n_99\ : STD_LOGIC;
  signal \result3__3_n_106\ : STD_LOGIC;
  signal \result3__3_n_107\ : STD_LOGIC;
  signal \result3__3_n_108\ : STD_LOGIC;
  signal \result3__3_n_109\ : STD_LOGIC;
  signal \result3__3_n_110\ : STD_LOGIC;
  signal \result3__3_n_111\ : STD_LOGIC;
  signal \result3__3_n_112\ : STD_LOGIC;
  signal \result3__3_n_113\ : STD_LOGIC;
  signal \result3__3_n_114\ : STD_LOGIC;
  signal \result3__3_n_115\ : STD_LOGIC;
  signal \result3__3_n_116\ : STD_LOGIC;
  signal \result3__3_n_117\ : STD_LOGIC;
  signal \result3__3_n_118\ : STD_LOGIC;
  signal \result3__3_n_119\ : STD_LOGIC;
  signal \result3__3_n_120\ : STD_LOGIC;
  signal \result3__3_n_121\ : STD_LOGIC;
  signal \result3__3_n_122\ : STD_LOGIC;
  signal \result3__3_n_123\ : STD_LOGIC;
  signal \result3__3_n_124\ : STD_LOGIC;
  signal \result3__3_n_125\ : STD_LOGIC;
  signal \result3__3_n_126\ : STD_LOGIC;
  signal \result3__3_n_127\ : STD_LOGIC;
  signal \result3__3_n_128\ : STD_LOGIC;
  signal \result3__3_n_129\ : STD_LOGIC;
  signal \result3__3_n_130\ : STD_LOGIC;
  signal \result3__3_n_131\ : STD_LOGIC;
  signal \result3__3_n_132\ : STD_LOGIC;
  signal \result3__3_n_133\ : STD_LOGIC;
  signal \result3__3_n_134\ : STD_LOGIC;
  signal \result3__3_n_135\ : STD_LOGIC;
  signal \result3__3_n_136\ : STD_LOGIC;
  signal \result3__3_n_137\ : STD_LOGIC;
  signal \result3__3_n_138\ : STD_LOGIC;
  signal \result3__3_n_139\ : STD_LOGIC;
  signal \result3__3_n_140\ : STD_LOGIC;
  signal \result3__3_n_141\ : STD_LOGIC;
  signal \result3__3_n_142\ : STD_LOGIC;
  signal \result3__3_n_143\ : STD_LOGIC;
  signal \result3__3_n_144\ : STD_LOGIC;
  signal \result3__3_n_145\ : STD_LOGIC;
  signal \result3__3_n_146\ : STD_LOGIC;
  signal \result3__3_n_147\ : STD_LOGIC;
  signal \result3__3_n_148\ : STD_LOGIC;
  signal \result3__3_n_149\ : STD_LOGIC;
  signal \result3__3_n_150\ : STD_LOGIC;
  signal \result3__3_n_151\ : STD_LOGIC;
  signal \result3__3_n_152\ : STD_LOGIC;
  signal \result3__3_n_153\ : STD_LOGIC;
  signal \result3__3_n_58\ : STD_LOGIC;
  signal \result3__3_n_59\ : STD_LOGIC;
  signal \result3__3_n_60\ : STD_LOGIC;
  signal \result3__3_n_61\ : STD_LOGIC;
  signal \result3__3_n_62\ : STD_LOGIC;
  signal \result3__3_n_63\ : STD_LOGIC;
  signal \result3__3_n_64\ : STD_LOGIC;
  signal \result3__3_n_65\ : STD_LOGIC;
  signal \result3__3_n_66\ : STD_LOGIC;
  signal \result3__3_n_67\ : STD_LOGIC;
  signal \result3__3_n_68\ : STD_LOGIC;
  signal \result3__3_n_69\ : STD_LOGIC;
  signal \result3__3_n_70\ : STD_LOGIC;
  signal \result3__3_n_71\ : STD_LOGIC;
  signal \result3__3_n_72\ : STD_LOGIC;
  signal \result3__3_n_73\ : STD_LOGIC;
  signal \result3__3_n_74\ : STD_LOGIC;
  signal \result3__3_n_75\ : STD_LOGIC;
  signal \result3__3_n_76\ : STD_LOGIC;
  signal \result3__3_n_77\ : STD_LOGIC;
  signal \result3__3_n_78\ : STD_LOGIC;
  signal \result3__3_n_79\ : STD_LOGIC;
  signal \result3__3_n_80\ : STD_LOGIC;
  signal \result3__3_n_81\ : STD_LOGIC;
  signal \result3__3_n_82\ : STD_LOGIC;
  signal \result3__3_n_83\ : STD_LOGIC;
  signal \result3__3_n_84\ : STD_LOGIC;
  signal \result3__3_n_85\ : STD_LOGIC;
  signal \result3__3_n_86\ : STD_LOGIC;
  signal \result3__3_n_87\ : STD_LOGIC;
  signal \result3__3_n_88\ : STD_LOGIC;
  signal \result3__5\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \result3_i_10__1_n_0\ : STD_LOGIC;
  signal \result3_i_11__1_n_0\ : STD_LOGIC;
  signal \result3_i_12__1_n_0\ : STD_LOGIC;
  signal \result3_i_13__1_n_0\ : STD_LOGIC;
  signal \result3_i_14__1_n_0\ : STD_LOGIC;
  signal \result3_i_15__1_n_0\ : STD_LOGIC;
  signal \result3_i_16__1_n_0\ : STD_LOGIC;
  signal \result3_i_17__1_n_0\ : STD_LOGIC;
  signal \result3_i_18__1_n_0\ : STD_LOGIC;
  signal \result3_i_19__1_n_0\ : STD_LOGIC;
  signal \result3_i_20__1_n_0\ : STD_LOGIC;
  signal \result3_i_21__1_n_0\ : STD_LOGIC;
  signal \result3_i_22__1_n_0\ : STD_LOGIC;
  signal \result3_i_2__1_n_1\ : STD_LOGIC;
  signal \result3_i_2__1_n_2\ : STD_LOGIC;
  signal \result3_i_2__1_n_3\ : STD_LOGIC;
  signal \result3_i_2__1_n_4\ : STD_LOGIC;
  signal \result3_i_2__1_n_5\ : STD_LOGIC;
  signal \result3_i_2__1_n_6\ : STD_LOGIC;
  signal \result3_i_2__1_n_7\ : STD_LOGIC;
  signal \result3_i_3__1_n_0\ : STD_LOGIC;
  signal \result3_i_3__1_n_1\ : STD_LOGIC;
  signal \result3_i_3__1_n_2\ : STD_LOGIC;
  signal \result3_i_3__1_n_3\ : STD_LOGIC;
  signal \result3_i_3__1_n_4\ : STD_LOGIC;
  signal \result3_i_3__1_n_5\ : STD_LOGIC;
  signal \result3_i_3__1_n_6\ : STD_LOGIC;
  signal \result3_i_3__1_n_7\ : STD_LOGIC;
  signal \result3_i_4__1_n_0\ : STD_LOGIC;
  signal \result3_i_4__1_n_1\ : STD_LOGIC;
  signal \result3_i_4__1_n_2\ : STD_LOGIC;
  signal \result3_i_4__1_n_3\ : STD_LOGIC;
  signal \result3_i_4__1_n_4\ : STD_LOGIC;
  signal \result3_i_4__1_n_5\ : STD_LOGIC;
  signal \result3_i_4__1_n_6\ : STD_LOGIC;
  signal \result3_i_4__1_n_7\ : STD_LOGIC;
  signal \result3_i_5__1_n_0\ : STD_LOGIC;
  signal \result3_i_5__1_n_1\ : STD_LOGIC;
  signal \result3_i_5__1_n_2\ : STD_LOGIC;
  signal \result3_i_5__1_n_3\ : STD_LOGIC;
  signal \result3_i_5__1_n_4\ : STD_LOGIC;
  signal \result3_i_5__1_n_5\ : STD_LOGIC;
  signal \result3_i_5__1_n_6\ : STD_LOGIC;
  signal \result3_i_5__1_n_7\ : STD_LOGIC;
  signal \result3_i_7__0_n_0\ : STD_LOGIC;
  signal \result3_i_8__1_n_0\ : STD_LOGIC;
  signal \result3_i_9__1_n_0\ : STD_LOGIC;
  signal result3_n_100 : STD_LOGIC;
  signal result3_n_101 : STD_LOGIC;
  signal result3_n_102 : STD_LOGIC;
  signal result3_n_103 : STD_LOGIC;
  signal result3_n_104 : STD_LOGIC;
  signal result3_n_105 : STD_LOGIC;
  signal result3_n_91 : STD_LOGIC;
  signal result3_n_92 : STD_LOGIC;
  signal result3_n_93 : STD_LOGIC;
  signal result3_n_94 : STD_LOGIC;
  signal result3_n_95 : STD_LOGIC;
  signal result3_n_96 : STD_LOGIC;
  signal result3_n_97 : STD_LOGIC;
  signal result3_n_98 : STD_LOGIC;
  signal result3_n_99 : STD_LOGIC;
  signal update_controller_prev : STD_LOGIC;
  signal \update_controller_prev_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_pwmRef_reg[15]_i_105__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_114__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_138__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_176__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_187__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_228__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_229__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_22__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_245__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_264__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_31__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_48__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_49__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_61__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_62__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_6__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_71__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_7__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_result3_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_result3_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_result3_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_result3_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_result3_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result3__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal \NLW_result3__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result3__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal \NLW_result3__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result3__3_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__3_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__3_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__4_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__4_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__4_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__4_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal \NLW_result3__4_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result3_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwmRef[0]_i_2__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pwmRef[10]_i_2__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \pwmRef[11]_i_2__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pwmRef[12]_i_2__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \pwmRef[13]_i_2__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \pwmRef[14]_i_2__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_100__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_101__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_102__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_103__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_104__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_157__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_159__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_162__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_165__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_240__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_242__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_243__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_244__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_4__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_54__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_56__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_58__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_60__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_85__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_87__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_89__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_91__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_93__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_94__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_97__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_98__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_99__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \pwmRef[1]_i_2__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pwmRef[2]_i_2__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pwmRef[3]_i_2__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \pwmRef[4]_i_2__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pwmRef[5]_i_2__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pwmRef[6]_i_2__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \pwmRef[7]_i_2__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \pwmRef[8]_i_2__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \pwmRef[9]_i_2__1\ : label is "soft_lutpair60";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[11]_i_6__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_105__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_114__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_127__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_128__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_129__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_130__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_138__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_176__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_187__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_228__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_229__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_22__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_230__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_231__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_245__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_264__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_273__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_274__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_275__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_276__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_31__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_3__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_48__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_49__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_61__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_62__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_6__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_71__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_7__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[3]_i_6__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[7]_i_6__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of result3 : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_3__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_4__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__2\ : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__3\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__4\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3_i_3__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3_i_4__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3_i_5__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \axi_awaddr_reg[3]\ <= \^axi_awaddr_reg[3]\;
  \axi_awaddr_reg[4]\ <= \^axi_awaddr_reg[4]\;
  \axi_awaddr_reg[4]_0\ <= \^axi_awaddr_reg[4]_0\;
  \pwmRef_reg[14]_0\(14 downto 0) <= \^pwmref_reg[14]_0\(14 downto 0);
\axi_rdata[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[0]_i_25\,
      I1 => \^pwmref_reg[14]_0\(0),
      I2 => \axi_rdata[0]_i_25_0\,
      I3 => \axi_rdata[15]_i_16\(0),
      O => \pwmRef_reg[0]_0\
    );
\axi_rdata[10]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_15\,
      I1 => \^pwmref_reg[14]_0\(10),
      I2 => \axi_rdata[13]_i_15_0\,
      I3 => \axi_rdata[15]_i_16\(10),
      O => \pwmRef_reg[10]_0\
    );
\axi_rdata[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_15\,
      I1 => \^pwmref_reg[14]_0\(11),
      I2 => \axi_rdata[13]_i_15_0\,
      I3 => \axi_rdata[15]_i_16\(11),
      O => \pwmRef_reg[11]_0\
    );
\axi_rdata[12]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_15\,
      I1 => \^pwmref_reg[14]_0\(12),
      I2 => \axi_rdata[13]_i_15_0\,
      I3 => \axi_rdata[15]_i_16\(12),
      O => \pwmRef_reg[12]_0\
    );
\axi_rdata[13]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_15\,
      I1 => \^pwmref_reg[14]_0\(13),
      I2 => \axi_rdata[13]_i_15_0\,
      I3 => \axi_rdata[15]_i_16\(13),
      O => \pwmRef_reg[13]_0\
    );
\axi_rdata[14]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[15]_i_16_0\,
      I1 => \^pwmref_reg[14]_0\(14),
      I2 => \axi_rdata[15]_i_16_1\,
      I3 => \axi_rdata[15]_i_16\(14),
      O => \pwmRef_reg[14]_1\
    );
\axi_rdata[15]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[15]_i_16_0\,
      I1 => \pwmRefs[2]_2\(0),
      I2 => \axi_rdata[15]_i_16_1\,
      I3 => \axi_rdata[15]_i_16\(15),
      O => \pwmRef_reg[15]_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDDDFDDDFDCCFC"
    )
        port map (
      I0 => \axi_rdata_reg[3]\(4),
      I1 => \axi_rdata_reg[3]_0\,
      I2 => \axi_rdata_reg[1]\,
      I3 => \axi_rdata_reg[3]_2\,
      I4 => \axi_rdata[1]_i_3_n_0\,
      I5 => \axi_rdata_reg[1]_0\,
      O => D(0)
    );
\axi_rdata[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_11_0\,
      I1 => \axi_rdata[1]_i_36_n_0\,
      I2 => \axi_rdata[3]_i_11_1\,
      I3 => \axi_rdata[3]_i_11_2\(0),
      I4 => \axi_rdata[3]_i_11_3\,
      I5 => \axi_rdata[3]_i_11_4\(0),
      O => \axi_rdata[1]_i_21_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \axi_rdata[1]_i_8_n_0\,
      I1 => \axi_rdata_reg[1]_1\,
      I2 => \axi_rdata_reg[1]_2\,
      I3 => \axi_rdata_reg[1]_3\,
      I4 => \axi_rdata_reg[1]_4\,
      I5 => \axi_rdata_reg[1]_5\,
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[1]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[3]_i_24_0\,
      I1 => \^pwmref_reg[14]_0\(1),
      I2 => \axi_rdata[3]_i_24_1\,
      I3 => \axi_rdata[15]_i_16\(1),
      O => \axi_rdata[1]_i_36_n_0\
    );
\axi_rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAA8A8"
    )
        port map (
      I0 => \axi_rdata[3]_i_4_0\,
      I1 => \axi_rdata[1]_i_21_n_0\,
      I2 => \axi_rdata[1]_i_3_0\,
      I3 => \axi_rdata[3]_i_4_1\,
      I4 => \axi_rdata[3]_i_4_2\(0),
      I5 => \axi_rdata[1]_i_3_1\,
      O => \axi_rdata[1]_i_8_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDDDFDDDFDCCFC"
    )
        port map (
      I0 => \axi_rdata_reg[3]\(4),
      I1 => \axi_rdata_reg[3]_0\,
      I2 => \axi_rdata_reg[2]\,
      I3 => \axi_rdata_reg[3]_2\,
      I4 => \axi_rdata[2]_i_3_n_0\,
      I5 => \axi_rdata_reg[2]_0\,
      O => D(1)
    );
\axi_rdata[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_11_0\,
      I1 => \axi_rdata[2]_i_36_n_0\,
      I2 => \axi_rdata[3]_i_11_1\,
      I3 => \axi_rdata[3]_i_11_2\(1),
      I4 => \axi_rdata[3]_i_11_3\,
      I5 => \axi_rdata[3]_i_11_4\(1),
      O => \axi_rdata[2]_i_21_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \axi_rdata[2]_i_8_n_0\,
      I1 => \axi_rdata_reg[2]_1\,
      I2 => \axi_rdata_reg[2]_2\,
      I3 => \axi_rdata_reg[2]_3\,
      I4 => \axi_rdata_reg[2]_4\,
      I5 => \axi_rdata_reg[1]_5\,
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[2]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[3]_i_24_0\,
      I1 => \^pwmref_reg[14]_0\(2),
      I2 => \axi_rdata[3]_i_24_1\,
      I3 => \axi_rdata[15]_i_16\(2),
      O => \axi_rdata[2]_i_36_n_0\
    );
\axi_rdata[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAA8A8"
    )
        port map (
      I0 => \axi_rdata[3]_i_4_0\,
      I1 => \axi_rdata[2]_i_21_n_0\,
      I2 => \axi_rdata[2]_i_3_0\,
      I3 => \axi_rdata[3]_i_4_1\,
      I4 => \axi_rdata[3]_i_4_2\(1),
      I5 => \axi_rdata[2]_i_3_1\,
      O => \axi_rdata[2]_i_8_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDDDFDDDFDCCFC"
    )
        port map (
      I0 => \axi_rdata_reg[3]\(4),
      I1 => \axi_rdata_reg[3]_0\,
      I2 => \axi_rdata_reg[3]_1\,
      I3 => \axi_rdata_reg[3]_2\,
      I4 => \axi_rdata[3]_i_4_n_0\,
      I5 => \axi_rdata_reg[3]_3\,
      O => D(2)
    );
\axi_rdata[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAA8A8"
    )
        port map (
      I0 => \axi_rdata[3]_i_4_0\,
      I1 => \axi_rdata[3]_i_24_n_0\,
      I2 => \axi_rdata[3]_i_4_3\,
      I3 => \axi_rdata[3]_i_4_1\,
      I4 => \axi_rdata[3]_i_4_2\(2),
      I5 => \axi_rdata[3]_i_4_4\,
      O => \axi_rdata[3]_i_11_n_0\
    );
\axi_rdata[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_11_0\,
      I1 => \axi_rdata[3]_i_38_n_0\,
      I2 => \axi_rdata[3]_i_11_1\,
      I3 => \axi_rdata[3]_i_11_2\(2),
      I4 => \axi_rdata[3]_i_11_3\,
      I5 => \axi_rdata[3]_i_11_4\(2),
      O => \axi_rdata[3]_i_24_n_0\
    );
\axi_rdata[3]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[3]_i_24_0\,
      I1 => \^pwmref_reg[14]_0\(3),
      I2 => \axi_rdata[3]_i_24_1\,
      I3 => \axi_rdata[15]_i_16\(3),
      O => \axi_rdata[3]_i_38_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \axi_rdata[3]_i_11_n_0\,
      I1 => \axi_rdata_reg[3]_4\,
      I2 => \axi_rdata_reg[3]_5\,
      I3 => \axi_rdata_reg[3]_6\,
      I4 => \axi_rdata_reg[3]_7\,
      I5 => \axi_rdata_reg[1]_5\,
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[4]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_15\,
      I1 => \^pwmref_reg[14]_0\(4),
      I2 => \axi_rdata[13]_i_15_0\,
      I3 => \axi_rdata[15]_i_16\(4),
      O => \pwmRef_reg[4]_0\
    );
\axi_rdata[5]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_15\,
      I1 => \^pwmref_reg[14]_0\(5),
      I2 => \axi_rdata[13]_i_15_0\,
      I3 => \axi_rdata[15]_i_16\(5),
      O => \pwmRef_reg[5]_0\
    );
\axi_rdata[6]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_15\,
      I1 => \^pwmref_reg[14]_0\(6),
      I2 => \axi_rdata[13]_i_15_0\,
      I3 => \axi_rdata[15]_i_16\(6),
      O => \pwmRef_reg[6]_0\
    );
\axi_rdata[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_15\,
      I1 => \^pwmref_reg[14]_0\(7),
      I2 => \axi_rdata[13]_i_15_0\,
      I3 => \axi_rdata[15]_i_16\(7),
      O => \pwmRef_reg[7]_0\
    );
\axi_rdata[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_15\,
      I1 => \^pwmref_reg[14]_0\(8),
      I2 => \axi_rdata[13]_i_15_0\,
      I3 => \axi_rdata[15]_i_16\(8),
      O => \pwmRef_reg[8]_0\
    );
\axi_rdata[9]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_15\,
      I1 => \^pwmref_reg[14]_0\(9),
      I2 => \axi_rdata[13]_i_15_0\,
      I3 => \axi_rdata[15]_i_16\(9),
      O => \pwmRef_reg[9]_0\
    );
\lastError[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(0),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(0),
      I4 => err0(0),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[0]_i_1__1_n_0\
    );
\lastError[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(10),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(10),
      I4 => err0(10),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[10]_i_1__1_n_0\
    );
\lastError[11]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(10),
      I1 => \lastError_reg[11]_i_3__1_0\(2),
      O => \lastError[11]_i_10__1_n_0\
    );
\lastError[11]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(9),
      I1 => \lastError_reg[11]_i_3__1_0\(1),
      O => \lastError[11]_i_11__1_n_0\
    );
\lastError[11]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(8),
      I1 => \lastError_reg[11]_i_3__1_0\(0),
      O => \lastError[11]_i_12__1_n_0\
    );
\lastError[11]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(11),
      I1 => \lastError_reg[11]_i_4__1_0\,
      O => \lastError[11]_i_13__1_n_0\
    );
\lastError[11]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(10),
      I1 => \lastError_reg[11]_i_4__1_1\,
      O => \lastError[11]_i_14__1_n_0\
    );
\lastError[11]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(9),
      I1 => \lastError_reg[11]_i_4__1_2\,
      O => \lastError[11]_i_15__1_n_0\
    );
\lastError[11]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(8),
      I1 => \lastError_reg[11]_i_4__1_3\,
      O => \lastError[11]_i_16__1_n_0\
    );
\lastError[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(11),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(11),
      I4 => err0(11),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[11]_i_1__1_n_0\
    );
\lastError[11]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(11),
      I1 => \lastError_reg[11]_i_3__1_0\(3),
      O => \lastError[11]_i_9__1_n_0\
    );
\lastError[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(12),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(12),
      I4 => err0(12),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[12]_i_1__1_n_0\
    );
\lastError[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(13),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(13),
      I4 => err0(13),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[13]_i_1__1_n_0\
    );
\lastError[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(14),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(14),
      I4 => err0(14),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[14]_i_1__1_n_0\
    );
\lastError[15]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(14),
      I1 => \lastError_reg[27]_i_3__1_0\(0),
      O => \lastError[15]_i_10__1_n_0\
    );
\lastError[15]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(13),
      I1 => O(1),
      O => \lastError[15]_i_11__1_n_0\
    );
\lastError[15]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(12),
      I1 => O(0),
      O => \lastError[15]_i_12__1_n_0\
    );
\lastError[15]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(15),
      I1 => \lastError_reg[15]_i_4__1_0\,
      O => \lastError[15]_i_13__1_n_0\
    );
\lastError[15]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(14),
      I1 => \lastError_reg[15]_i_4__1_0\,
      O => \lastError[15]_i_14__1_n_0\
    );
\lastError[15]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(13),
      I1 => \lastError_reg[15]_i_4__1_1\,
      O => \lastError[15]_i_15__1_n_0\
    );
\lastError[15]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(12),
      I1 => \lastError_reg[15]_i_4__1_2\,
      O => \lastError[15]_i_16__1_n_0\
    );
\lastError[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(15),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(15),
      I4 => err0(15),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[15]_i_1__1_n_0\
    );
\lastError[15]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(15),
      I1 => \lastError_reg[27]_i_3__1_0\(0),
      O => \lastError[15]_i_9__1_n_0\
    );
\lastError[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(16),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(16),
      I4 => err0(16),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[16]_i_1__1_n_0\
    );
\lastError[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(17),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(17),
      I4 => err0(17),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[17]_i_1__1_n_0\
    );
\lastError[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(18),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(18),
      I4 => err0(18),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[18]_i_1__1_n_0\
    );
\lastError[19]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(18),
      I1 => \lastError_reg[27]_i_3__1_0\(0),
      O => \lastError[19]_i_10__1_n_0\
    );
\lastError[19]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(17),
      I1 => \lastError_reg[27]_i_3__1_0\(0),
      O => \lastError[19]_i_11__1_n_0\
    );
\lastError[19]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(16),
      I1 => \lastError_reg[27]_i_3__1_0\(0),
      O => \lastError[19]_i_12__1_n_0\
    );
\lastError[19]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(19),
      I1 => \lastError_reg[15]_i_4__1_0\,
      O => \lastError[19]_i_13__1_n_0\
    );
\lastError[19]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(18),
      I1 => \lastError_reg[15]_i_4__1_0\,
      O => \lastError[19]_i_14__1_n_0\
    );
\lastError[19]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(17),
      I1 => \lastError_reg[15]_i_4__1_0\,
      O => \lastError[19]_i_15__1_n_0\
    );
\lastError[19]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(16),
      I1 => \lastError_reg[15]_i_4__1_0\,
      O => \lastError[19]_i_16__1_n_0\
    );
\lastError[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(19),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(19),
      I4 => err0(19),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[19]_i_1__1_n_0\
    );
\lastError[19]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(19),
      I1 => \lastError_reg[27]_i_3__1_0\(0),
      O => \lastError[19]_i_9__1_n_0\
    );
\lastError[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(1),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(1),
      I4 => err0(1),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[1]_i_1__1_n_0\
    );
\lastError[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(20),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(20),
      I4 => err0(20),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[20]_i_1__1_n_0\
    );
\lastError[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(21),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(21),
      I4 => err0(21),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[21]_i_1__1_n_0\
    );
\lastError[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(22),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(22),
      I4 => err0(22),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[22]_i_1__1_n_0\
    );
\lastError[23]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(22),
      I1 => \lastError_reg[27]_i_3__1_0\(0),
      O => \lastError[23]_i_10__1_n_0\
    );
\lastError[23]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(21),
      I1 => \lastError_reg[27]_i_3__1_0\(0),
      O => \lastError[23]_i_11__1_n_0\
    );
\lastError[23]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(20),
      I1 => \lastError_reg[27]_i_3__1_0\(0),
      O => \lastError[23]_i_12__1_n_0\
    );
\lastError[23]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(23),
      I1 => \lastError_reg[15]_i_4__1_0\,
      O => \lastError[23]_i_13__1_n_0\
    );
\lastError[23]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(22),
      I1 => \lastError_reg[15]_i_4__1_0\,
      O => \lastError[23]_i_14__1_n_0\
    );
\lastError[23]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(21),
      I1 => \lastError_reg[15]_i_4__1_0\,
      O => \lastError[23]_i_15__1_n_0\
    );
\lastError[23]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(20),
      I1 => \lastError_reg[15]_i_4__1_0\,
      O => \lastError[23]_i_16__1_n_0\
    );
\lastError[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(23),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(23),
      I4 => err0(23),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[23]_i_1__1_n_0\
    );
\lastError[23]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(23),
      I1 => \lastError_reg[27]_i_3__1_0\(0),
      O => \lastError[23]_i_9__1_n_0\
    );
\lastError[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(24),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(24),
      I4 => err0(24),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[24]_i_1__1_n_0\
    );
\lastError[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(25),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(25),
      I4 => err0(25),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[25]_i_1__1_n_0\
    );
\lastError[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(26),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(26),
      I4 => err0(26),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[26]_i_1__1_n_0\
    );
\lastError[27]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(26),
      I1 => \lastError_reg[27]_i_3__1_0\(0),
      O => \lastError[27]_i_10__1_n_0\
    );
\lastError[27]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(25),
      I1 => \lastError_reg[27]_i_3__1_0\(0),
      O => \lastError[27]_i_11__1_n_0\
    );
\lastError[27]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(24),
      I1 => \lastError_reg[27]_i_3__1_0\(0),
      O => \lastError[27]_i_12__1_n_0\
    );
\lastError[27]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(27),
      I1 => \lastError_reg[15]_i_4__1_0\,
      O => \lastError[27]_i_13__1_n_0\
    );
\lastError[27]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(26),
      I1 => \lastError_reg[15]_i_4__1_0\,
      O => \lastError[27]_i_14__1_n_0\
    );
\lastError[27]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(25),
      I1 => \lastError_reg[15]_i_4__1_0\,
      O => \lastError[27]_i_15__1_n_0\
    );
\lastError[27]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(24),
      I1 => \lastError_reg[15]_i_4__1_0\,
      O => \lastError[27]_i_16__1_n_0\
    );
\lastError[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(27),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(27),
      I4 => err0(27),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[27]_i_1__1_n_0\
    );
\lastError[27]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(27),
      I1 => \lastError_reg[27]_i_3__1_0\(0),
      O => \lastError[27]_i_9__1_n_0\
    );
\lastError[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(28),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => \result3__4_0\(0),
      I4 => \result3__4_1\(0),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[28]_i_1__1_n_0\
    );
\lastError[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(29),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => \result3__4_0\(1),
      I4 => \result3__4_1\(1),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[29]_i_1__1_n_0\
    );
\lastError[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(2),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(2),
      I4 => err0(2),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[2]_i_1__1_n_0\
    );
\lastError[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(30),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => \result3__4_0\(2),
      I4 => \result3__4_1\(2),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[30]_i_1__1_n_0\
    );
\lastError[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222222"
    )
        port map (
      I0 => \update_controller_prev_i_1__0_n_0\,
      I1 => update_controller_prev,
      I2 => \lastError_reg[0]_0\,
      I3 => \lastError_reg[0]_1\,
      I4 => \lastError_reg[0]_2\,
      O => lastError
    );
\lastError[31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(31),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => \result3__4_0\(3),
      I4 => \result3__4_1\(3),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[31]_i_2__1_n_0\
    );
\lastError[31]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \lastError_reg[0]_1\,
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_2\,
      O => \lastError[31]_i_3__1_n_0\
    );
\lastError[31]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => CO(0),
      I1 => \lastError_reg[0]_2\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_0\,
      I4 => \result3__3_0\(0),
      O => \lastError[31]_i_5__1_n_0\
    );
\lastError[31]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => CO(0),
      I1 => \lastError_reg[0]_2\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_0\,
      I4 => \result3__3_0\(0),
      O => \lastError[31]_i_8__1_n_0\
    );
\lastError[3]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(2),
      I1 => \lastError_reg[3]_i_3__1_0\(2),
      O => \lastError[3]_i_10__1_n_0\
    );
\lastError[3]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(1),
      I1 => \lastError_reg[3]_i_3__1_0\(1),
      O => \lastError[3]_i_11__1_n_0\
    );
\lastError[3]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(0),
      I1 => \lastError_reg[3]_i_3__1_0\(0),
      O => \lastError[3]_i_12__1_n_0\
    );
\lastError[3]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(3),
      I1 => \lastError_reg[3]_i_4__1_0\,
      O => \lastError[3]_i_13__1_n_0\
    );
\lastError[3]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(2),
      I1 => \lastError_reg[3]_i_4__1_1\,
      O => \lastError[3]_i_14__1_n_0\
    );
\lastError[3]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(1),
      I1 => \lastError_reg[3]_i_4__1_2\,
      O => \lastError[3]_i_15__1_n_0\
    );
\lastError[3]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(0),
      I1 => \lastError_reg[3]_i_4__1_3\,
      O => \lastError[3]_i_16__1_n_0\
    );
\lastError[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(3),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(3),
      I4 => err0(3),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[3]_i_1__1_n_0\
    );
\lastError[3]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(3),
      I1 => \lastError_reg[3]_i_3__1_0\(3),
      O => \lastError[3]_i_9__1_n_0\
    );
\lastError[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(4),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(4),
      I4 => err0(4),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[4]_i_1__1_n_0\
    );
\lastError[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(5),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(5),
      I4 => err0(5),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[5]_i_1__1_n_0\
    );
\lastError[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(6),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(6),
      I4 => err0(6),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[6]_i_1__1_n_0\
    );
\lastError[7]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(6),
      I1 => \lastError_reg[7]_i_3__1_0\(2),
      O => \lastError[7]_i_10__1_n_0\
    );
\lastError[7]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(5),
      I1 => \lastError_reg[7]_i_3__1_0\(1),
      O => \lastError[7]_i_11__1_n_0\
    );
\lastError[7]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(4),
      I1 => \lastError_reg[7]_i_3__1_0\(0),
      O => \lastError[7]_i_12__1_n_0\
    );
\lastError[7]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(7),
      I1 => \lastError_reg[7]_i_4__1_0\,
      O => \lastError[7]_i_13__1_n_0\
    );
\lastError[7]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(6),
      I1 => \lastError_reg[7]_i_4__1_1\,
      O => \lastError[7]_i_14__1_n_0\
    );
\lastError[7]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(5),
      I1 => \lastError_reg[7]_i_4__1_2\,
      O => \lastError[7]_i_15__1_n_0\
    );
\lastError[7]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(4),
      I1 => \lastError_reg[7]_i_4__1_3\,
      O => \lastError[7]_i_16__1_n_0\
    );
\lastError[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(7),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(7),
      I4 => err0(7),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[7]_i_1__1_n_0\
    );
\lastError[7]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(7),
      I1 => \lastError_reg[7]_i_3__1_0\(3),
      O => \lastError[7]_i_9__1_n_0\
    );
\lastError[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(8),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(8),
      I4 => err0(8),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[8]_i_1__1_n_0\
    );
\lastError[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__1_n_0\,
      I1 => p_1_in(9),
      I2 => \lastError[31]_i_5__1_n_0\,
      I3 => err00_in(9),
      I4 => err0(9),
      I5 => \lastError[31]_i_8__1_n_0\,
      O => \lastError[9]_i_1__1_n_0\
    );
\lastError_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[0]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[0]\,
      R => '0'
    );
\lastError_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[10]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[10]\,
      R => '0'
    );
\lastError_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[11]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[11]\,
      R => '0'
    );
\lastError_reg[11]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_3__1_n_0\,
      CO(3) => \lastError_reg[11]_i_3__1_n_0\,
      CO(2) => \lastError_reg[11]_i_3__1_n_1\,
      CO(1) => \lastError_reg[11]_i_3__1_n_2\,
      CO(0) => \lastError_reg[11]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27__1_0\(11 downto 8),
      O(3 downto 0) => err00_in(11 downto 8),
      S(3) => \lastError[11]_i_9__1_n_0\,
      S(2) => \lastError[11]_i_10__1_n_0\,
      S(1) => \lastError[11]_i_11__1_n_0\,
      S(0) => \lastError[11]_i_12__1_n_0\
    );
\lastError_reg[11]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_4__1_n_0\,
      CO(3) => \lastError_reg[11]_i_4__1_n_0\,
      CO(2) => \lastError_reg[11]_i_4__1_n_1\,
      CO(1) => \lastError_reg[11]_i_4__1_n_2\,
      CO(0) => \lastError_reg[11]_i_4__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27__1_0\(11 downto 8),
      O(3 downto 0) => err0(11 downto 8),
      S(3) => \lastError[11]_i_13__1_n_0\,
      S(2) => \lastError[11]_i_14__1_n_0\,
      S(1) => \lastError[11]_i_15__1_n_0\,
      S(0) => \lastError[11]_i_16__1_n_0\
    );
\lastError_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[12]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[12]\,
      R => '0'
    );
\lastError_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[13]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[13]\,
      R => '0'
    );
\lastError_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[14]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[14]\,
      R => '0'
    );
\lastError_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[15]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[15]\,
      R => '0'
    );
\lastError_reg[15]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_3__1_n_0\,
      CO(3) => \lastError_reg[15]_i_3__1_n_0\,
      CO(2) => \lastError_reg[15]_i_3__1_n_1\,
      CO(1) => \lastError_reg[15]_i_3__1_n_2\,
      CO(0) => \lastError_reg[15]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27__1_0\(15 downto 12),
      O(3 downto 0) => err00_in(15 downto 12),
      S(3) => \lastError[15]_i_9__1_n_0\,
      S(2) => \lastError[15]_i_10__1_n_0\,
      S(1) => \lastError[15]_i_11__1_n_0\,
      S(0) => \lastError[15]_i_12__1_n_0\
    );
\lastError_reg[15]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_4__1_n_0\,
      CO(3) => \lastError_reg[15]_i_4__1_n_0\,
      CO(2) => \lastError_reg[15]_i_4__1_n_1\,
      CO(1) => \lastError_reg[15]_i_4__1_n_2\,
      CO(0) => \lastError_reg[15]_i_4__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27__1_0\(15 downto 12),
      O(3 downto 0) => err0(15 downto 12),
      S(3) => \lastError[15]_i_13__1_n_0\,
      S(2) => \lastError[15]_i_14__1_n_0\,
      S(1) => \lastError[15]_i_15__1_n_0\,
      S(0) => \lastError[15]_i_16__1_n_0\
    );
\lastError_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[16]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[16]\,
      R => '0'
    );
\lastError_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[17]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[17]\,
      R => '0'
    );
\lastError_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[18]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[18]\,
      R => '0'
    );
\lastError_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[19]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[19]\,
      R => '0'
    );
\lastError_reg[19]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[15]_i_3__1_n_0\,
      CO(3) => \lastError_reg[19]_i_3__1_n_0\,
      CO(2) => \lastError_reg[19]_i_3__1_n_1\,
      CO(1) => \lastError_reg[19]_i_3__1_n_2\,
      CO(0) => \lastError_reg[19]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27__1_0\(19 downto 16),
      O(3 downto 0) => err00_in(19 downto 16),
      S(3) => \lastError[19]_i_9__1_n_0\,
      S(2) => \lastError[19]_i_10__1_n_0\,
      S(1) => \lastError[19]_i_11__1_n_0\,
      S(0) => \lastError[19]_i_12__1_n_0\
    );
\lastError_reg[19]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[15]_i_4__1_n_0\,
      CO(3) => \lastError_reg[19]_i_4__1_n_0\,
      CO(2) => \lastError_reg[19]_i_4__1_n_1\,
      CO(1) => \lastError_reg[19]_i_4__1_n_2\,
      CO(0) => \lastError_reg[19]_i_4__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27__1_0\(19 downto 16),
      O(3 downto 0) => err0(19 downto 16),
      S(3) => \lastError[19]_i_13__1_n_0\,
      S(2) => \lastError[19]_i_14__1_n_0\,
      S(1) => \lastError[19]_i_15__1_n_0\,
      S(0) => \lastError[19]_i_16__1_n_0\
    );
\lastError_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[1]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[1]\,
      R => '0'
    );
\lastError_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[20]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[20]\,
      R => '0'
    );
\lastError_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[21]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[21]\,
      R => '0'
    );
\lastError_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[22]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[22]\,
      R => '0'
    );
\lastError_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[23]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[23]\,
      R => '0'
    );
\lastError_reg[23]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[19]_i_3__1_n_0\,
      CO(3) => \lastError_reg[23]_i_3__1_n_0\,
      CO(2) => \lastError_reg[23]_i_3__1_n_1\,
      CO(1) => \lastError_reg[23]_i_3__1_n_2\,
      CO(0) => \lastError_reg[23]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27__1_0\(23 downto 20),
      O(3 downto 0) => err00_in(23 downto 20),
      S(3) => \lastError[23]_i_9__1_n_0\,
      S(2) => \lastError[23]_i_10__1_n_0\,
      S(1) => \lastError[23]_i_11__1_n_0\,
      S(0) => \lastError[23]_i_12__1_n_0\
    );
\lastError_reg[23]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[19]_i_4__1_n_0\,
      CO(3) => \lastError_reg[23]_i_4__1_n_0\,
      CO(2) => \lastError_reg[23]_i_4__1_n_1\,
      CO(1) => \lastError_reg[23]_i_4__1_n_2\,
      CO(0) => \lastError_reg[23]_i_4__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27__1_0\(23 downto 20),
      O(3 downto 0) => err0(23 downto 20),
      S(3) => \lastError[23]_i_13__1_n_0\,
      S(2) => \lastError[23]_i_14__1_n_0\,
      S(1) => \lastError[23]_i_15__1_n_0\,
      S(0) => \lastError[23]_i_16__1_n_0\
    );
\lastError_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[24]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[24]\,
      R => '0'
    );
\lastError_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[25]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[25]\,
      R => '0'
    );
\lastError_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[26]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[26]\,
      R => '0'
    );
\lastError_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[27]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[27]\,
      R => '0'
    );
\lastError_reg[27]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[23]_i_3__1_n_0\,
      CO(3) => \sp_reg[2][27]_0\(0),
      CO(2) => \lastError_reg[27]_i_3__1_n_1\,
      CO(1) => \lastError_reg[27]_i_3__1_n_2\,
      CO(0) => \lastError_reg[27]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27__1_0\(27 downto 24),
      O(3 downto 0) => err00_in(27 downto 24),
      S(3) => \lastError[27]_i_9__1_n_0\,
      S(2) => \lastError[27]_i_10__1_n_0\,
      S(1) => \lastError[27]_i_11__1_n_0\,
      S(0) => \lastError[27]_i_12__1_n_0\
    );
\lastError_reg[27]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[23]_i_4__1_n_0\,
      CO(3) => \sp_reg[2][27]\(0),
      CO(2) => \lastError_reg[27]_i_4__1_n_1\,
      CO(1) => \lastError_reg[27]_i_4__1_n_2\,
      CO(0) => \lastError_reg[27]_i_4__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27__1_0\(27 downto 24),
      O(3 downto 0) => err0(27 downto 24),
      S(3) => \lastError[27]_i_13__1_n_0\,
      S(2) => \lastError[27]_i_14__1_n_0\,
      S(1) => \lastError[27]_i_15__1_n_0\,
      S(0) => \lastError[27]_i_16__1_n_0\
    );
\lastError_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[28]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[28]\,
      R => '0'
    );
\lastError_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[29]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[29]\,
      R => '0'
    );
\lastError_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[2]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[2]\,
      R => '0'
    );
\lastError_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[30]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[30]\,
      R => '0'
    );
\lastError_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[31]_i_2__1_n_0\,
      Q => \lastError_reg_n_0_[31]\,
      R => '0'
    );
\lastError_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[3]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[3]\,
      R => '0'
    );
\lastError_reg[3]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_3__1_n_0\,
      CO(2) => \lastError_reg[3]_i_3__1_n_1\,
      CO(1) => \lastError_reg[3]_i_3__1_n_2\,
      CO(0) => \lastError_reg[3]_i_3__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \pwmRef[15]_i_27__1_0\(3 downto 0),
      O(3 downto 0) => err00_in(3 downto 0),
      S(3) => \lastError[3]_i_9__1_n_0\,
      S(2) => \lastError[3]_i_10__1_n_0\,
      S(1) => \lastError[3]_i_11__1_n_0\,
      S(0) => \lastError[3]_i_12__1_n_0\
    );
\lastError_reg[3]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_4__1_n_0\,
      CO(2) => \lastError_reg[3]_i_4__1_n_1\,
      CO(1) => \lastError_reg[3]_i_4__1_n_2\,
      CO(0) => \lastError_reg[3]_i_4__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \pwmRef[15]_i_27__1_0\(3 downto 0),
      O(3 downto 0) => err0(3 downto 0),
      S(3) => \lastError[3]_i_13__1_n_0\,
      S(2) => \lastError[3]_i_14__1_n_0\,
      S(1) => \lastError[3]_i_15__1_n_0\,
      S(0) => \lastError[3]_i_16__1_n_0\
    );
\lastError_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[4]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[4]\,
      R => '0'
    );
\lastError_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[5]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[5]\,
      R => '0'
    );
\lastError_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[6]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[6]\,
      R => '0'
    );
\lastError_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[7]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[7]\,
      R => '0'
    );
\lastError_reg[7]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_3__1_n_0\,
      CO(3) => \lastError_reg[7]_i_3__1_n_0\,
      CO(2) => \lastError_reg[7]_i_3__1_n_1\,
      CO(1) => \lastError_reg[7]_i_3__1_n_2\,
      CO(0) => \lastError_reg[7]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27__1_0\(7 downto 4),
      O(3 downto 0) => err00_in(7 downto 4),
      S(3) => \lastError[7]_i_9__1_n_0\,
      S(2) => \lastError[7]_i_10__1_n_0\,
      S(1) => \lastError[7]_i_11__1_n_0\,
      S(0) => \lastError[7]_i_12__1_n_0\
    );
\lastError_reg[7]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_4__1_n_0\,
      CO(3) => \lastError_reg[7]_i_4__1_n_0\,
      CO(2) => \lastError_reg[7]_i_4__1_n_1\,
      CO(1) => \lastError_reg[7]_i_4__1_n_2\,
      CO(0) => \lastError_reg[7]_i_4__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \pwmRef[15]_i_27__1_0\(7 downto 4),
      O(3 downto 0) => err0(7 downto 4),
      S(3) => \lastError[7]_i_13__1_n_0\,
      S(2) => \lastError[7]_i_14__1_n_0\,
      S(1) => \lastError[7]_i_15__1_n_0\,
      S(0) => \lastError[7]_i_16__1_n_0\
    );
\lastError_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[8]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[8]\,
      R => '0'
    );
\lastError_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[9]_i_1__1_n_0\,
      Q => \lastError_reg_n_0_[9]\,
      R => '0'
    );
\pwmRef[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[0]_i_2__1_n_0\,
      I2 => \pwmRef[0]_i_3__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(0),
      I4 => \pwmRef_reg[15]_i_6__1_0\(0),
      I5 => result10_in,
      O => \pwmRef[0]_i_1__1_n_0\
    );
\pwmRef[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(0),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[0]_i_2__1_n_0\
    );
\pwmRef[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[1]_i_4__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[0]_i_4__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[0]_i_3__1_n_0\
    );
\pwmRef[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \pwmRef[0]_i_5__1_n_0\,
      I1 => \pwmRef[4]_i_5__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[6]_i_5__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[2]_i_5__1_n_0\,
      O => \pwmRef[0]_i_4__1_n_0\
    );
\pwmRef[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(0),
      I1 => result1(16),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(24),
      I4 => \pwmRef[15]_i_50__1_0\(4),
      I5 => result1(8),
      O => \pwmRef[0]_i_5__1_n_0\
    );
\pwmRef[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[10]_i_2__1_n_0\,
      I2 => \pwmRef[10]_i_3__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(10),
      I4 => \pwmRef_reg[15]_i_6__1_0\(10),
      I5 => result10_in,
      O => \pwmRef[10]_i_1__1_n_0\
    );
\pwmRef[10]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(10),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[10]_i_2__1_n_0\
    );
\pwmRef[10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[11]_i_4__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[10]_i_4__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[10]_i_3__1_n_0\
    );
\pwmRef[10]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_56__1_n_0\,
      I1 => \pwmRef[12]_i_5__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[14]_i_5__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[10]_i_5__1_n_0\,
      O => \pwmRef[10]_i_4__1_n_0\
    );
\pwmRef[10]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(18),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(26),
      I4 => \pwmRef[15]_i_50__1_0\(4),
      I5 => result1(10),
      O => \pwmRef[10]_i_5__1_n_0\
    );
\pwmRef[11]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_98\,
      I1 => p_1_in1_in(7),
      O => \pwmRef[11]_i_10__1_n_0\
    );
\pwmRef[11]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(10),
      I1 => \result3__0_n_95\,
      I2 => \result3__0_n_94\,
      I3 => p_1_in1_in(11),
      O => \pwmRef[11]_i_11__1_n_0\
    );
\pwmRef[11]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(9),
      I1 => \result3__0_n_96\,
      I2 => \result3__0_n_95\,
      I3 => p_1_in1_in(10),
      O => \pwmRef[11]_i_12__1_n_0\
    );
\pwmRef[11]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(8),
      I1 => \result3__0_n_97\,
      I2 => \result3__0_n_96\,
      I3 => p_1_in1_in(9),
      O => \pwmRef[11]_i_13__1_n_0\
    );
\pwmRef[11]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => \result3__0_n_98\,
      I2 => \result3__0_n_97\,
      I3 => p_1_in1_in(8),
      O => \pwmRef[11]_i_14__1_n_0\
    );
\pwmRef[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[11]_i_2__1_n_0\,
      I2 => \pwmRef[11]_i_3__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(11),
      I4 => \pwmRef_reg[15]_i_6__1_0\(11),
      I5 => result10_in,
      O => \pwmRef[11]_i_1__1_n_0\
    );
\pwmRef[11]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(11),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[11]_i_2__1_n_0\
    );
\pwmRef[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[12]_i_4__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[11]_i_4__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[11]_i_3__1_n_0\
    );
\pwmRef[11]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_58__1_n_0\,
      I1 => \pwmRef[13]_i_5__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_60__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[11]_i_5__1_n_0\,
      O => \pwmRef[11]_i_4__1_n_0\
    );
\pwmRef[11]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(19),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(27),
      I4 => \pwmRef[15]_i_50__1_0\(4),
      I5 => result1(11),
      O => \pwmRef[11]_i_5__1_n_0\
    );
\pwmRef[11]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_95\,
      I1 => p_1_in1_in(10),
      O => \pwmRef[11]_i_7__1_n_0\
    );
\pwmRef[11]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_96\,
      I1 => p_1_in1_in(9),
      O => \pwmRef[11]_i_8__1_n_0\
    );
\pwmRef[11]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_97\,
      I1 => p_1_in1_in(8),
      O => \pwmRef[11]_i_9__1_n_0\
    );
\pwmRef[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[12]_i_2__1_n_0\,
      I2 => \pwmRef[12]_i_3__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(12),
      I4 => \pwmRef_reg[15]_i_6__1_0\(12),
      I5 => result10_in,
      O => \pwmRef[12]_i_1__1_n_0\
    );
\pwmRef[12]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(12),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[12]_i_2__1_n_0\
    );
\pwmRef[12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[13]_i_4__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[12]_i_4__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[12]_i_3__1_n_0\
    );
\pwmRef[12]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_54__1_n_0\,
      I1 => \pwmRef[14]_i_5__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_56__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[12]_i_5__1_n_0\,
      O => \pwmRef[12]_i_4__1_n_0\
    );
\pwmRef[12]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(20),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(28),
      I4 => \pwmRef[15]_i_50__1_0\(4),
      I5 => result1(12),
      O => \pwmRef[12]_i_5__1_n_0\
    );
\pwmRef[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[13]_i_2__1_n_0\,
      I2 => \pwmRef[13]_i_3__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(13),
      I4 => \pwmRef_reg[15]_i_6__1_0\(13),
      I5 => result10_in,
      O => \pwmRef[13]_i_1__1_n_0\
    );
\pwmRef[13]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(13),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[13]_i_2__1_n_0\
    );
\pwmRef[13]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[14]_i_4__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[13]_i_4__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[13]_i_3__1_n_0\
    );
\pwmRef[13]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_59__1_n_0\,
      I1 => \pwmRef[15]_i_60__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_58__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[13]_i_5__1_n_0\,
      O => \pwmRef[13]_i_4__1_n_0\
    );
\pwmRef[13]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(21),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(29),
      I4 => \pwmRef[15]_i_50__1_0\(4),
      I5 => result1(13),
      O => \pwmRef[13]_i_5__1_n_0\
    );
\pwmRef[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[14]_i_2__1_n_0\,
      I2 => \pwmRef[14]_i_3__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(14),
      I4 => \pwmRef_reg[15]_i_6__1_0\(14),
      I5 => result10_in,
      O => \pwmRef[14]_i_1__1_n_0\
    );
\pwmRef[14]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(14),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[14]_i_2__1_n_0\
    );
\pwmRef[14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[15]_i_20__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[14]_i_4__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[14]_i_3__1_n_0\
    );
\pwmRef[14]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_55__1_n_0\,
      I1 => \pwmRef[15]_i_56__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_54__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[14]_i_5__1_n_0\,
      O => \pwmRef[14]_i_4__1_n_0\
    );
\pwmRef[14]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(22),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(30),
      I4 => \pwmRef[15]_i_50__1_0\(4),
      I5 => result1(14),
      O => \pwmRef[14]_i_5__1_n_0\
    );
\pwmRef[15]_i_100__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_169__1_n_0\,
      I1 => \pwmRef[15]_i_50__1_0\(1),
      I2 => \pwmRef[15]_i_170__1_n_0\,
      O => \pwmRef[15]_i_100__1_n_0\
    );
\pwmRef[15]_i_101__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__1_n_0\,
      I1 => \pwmRef[15]_i_171__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_174__1_n_0\,
      I4 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[15]_i_101__1_n_0\
    );
\pwmRef[15]_i_102__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_173__1_n_0\,
      I1 => \pwmRef[15]_i_50__1_0\(1),
      I2 => \pwmRef[15]_i_175__1_n_0\,
      O => \pwmRef[15]_i_102__1_n_0\
    );
\pwmRef[15]_i_103__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__1_n_0\,
      I1 => \pwmRef[15]_i_173__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_175__1_n_0\,
      I4 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[15]_i_103__1_n_0\
    );
\pwmRef[15]_i_104__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_170__1_n_0\,
      I1 => \pwmRef[15]_i_50__1_0\(1),
      I2 => \pwmRef[15]_i_171__1_n_0\,
      O => \pwmRef[15]_i_104__1_n_0\
    );
\pwmRef[15]_i_106__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[30]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_48__1_0\(2),
      I2 => \pwmRef_reg[15]_i_48__1_0\(3),
      I3 => \lastError[31]_i_2__1_n_0\,
      O => \pwmRef[15]_i_106__1_n_0\
    );
\pwmRef[15]_i_107__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[28]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_48__1_0\(0),
      I2 => \lastError[29]_i_1__1_n_0\,
      I3 => \pwmRef_reg[15]_i_48__1_0\(1),
      O => \pwmRef[15]_i_107__1_n_0\
    );
\pwmRef[15]_i_108__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[26]_i_1__1_n_0\,
      I1 => \result3__5\(26),
      I2 => \lastError[27]_i_1__1_n_0\,
      I3 => \result3__5\(27),
      O => \pwmRef[15]_i_108__1_n_0\
    );
\pwmRef[15]_i_109__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[24]_i_1__1_n_0\,
      I1 => \result3__5\(24),
      I2 => \lastError[25]_i_1__1_n_0\,
      I3 => \result3__5\(25),
      O => \pwmRef[15]_i_109__1_n_0\
    );
\pwmRef[15]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_44__1_n_0\,
      I1 => \pwmRef_reg[15]_i_3__1_0\(26),
      I2 => \pwmRef_reg[15]_i_3__1_0\(27),
      I3 => \pwmRef[15]_i_45__1_n_0\,
      O => \pwmRef[15]_i_10__1_n_0\
    );
\pwmRef[15]_i_110__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[30]_i_1__1_n_0\,
      I1 => \lastError[31]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_48__1_0\(3),
      I3 => \pwmRef_reg[15]_i_48__1_0\(2),
      O => \pwmRef[15]_i_110__1_n_0\
    );
\pwmRef[15]_i_111__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[28]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_48__1_0\(1),
      I2 => \lastError[29]_i_1__1_n_0\,
      I3 => \pwmRef_reg[15]_i_48__1_0\(0),
      O => \pwmRef[15]_i_111__1_n_0\
    );
\pwmRef[15]_i_112__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[26]_i_1__1_n_0\,
      I1 => \result3__5\(27),
      I2 => \lastError[27]_i_1__1_n_0\,
      I3 => \result3__5\(26),
      O => \pwmRef[15]_i_112__1_n_0\
    );
\pwmRef[15]_i_113__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[24]_i_1__1_n_0\,
      I1 => \result3__5\(25),
      I2 => \lastError[25]_i_1__1_n_0\,
      I3 => \result3__5\(24),
      O => \pwmRef[15]_i_113__1_n_0\
    );
\pwmRef[15]_i_115__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[30]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(30),
      I2 => \lastError[31]_i_2__1_n_0\,
      I3 => \pwmRef_reg[15]_i_49__1_0\(31),
      O => \pwmRef[15]_i_115__1_n_0\
    );
\pwmRef[15]_i_116__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[28]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(28),
      I2 => \pwmRef_reg[15]_i_49__1_0\(29),
      I3 => \lastError[29]_i_1__1_n_0\,
      O => \pwmRef[15]_i_116__1_n_0\
    );
\pwmRef[15]_i_117__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[26]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(26),
      I2 => \pwmRef_reg[15]_i_49__1_0\(27),
      I3 => \lastError[27]_i_1__1_n_0\,
      O => \pwmRef[15]_i_117__1_n_0\
    );
\pwmRef[15]_i_118__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[24]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(24),
      I2 => \pwmRef_reg[15]_i_49__1_0\(25),
      I3 => \lastError[25]_i_1__1_n_0\,
      O => \pwmRef[15]_i_118__1_n_0\
    );
\pwmRef[15]_i_119__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[30]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(31),
      I2 => \lastError[31]_i_2__1_n_0\,
      I3 => \pwmRef_reg[15]_i_49__1_0\(30),
      O => \pwmRef[15]_i_119__1_n_0\
    );
\pwmRef[15]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_46__1_n_0\,
      I1 => \pwmRef_reg[15]_i_3__1_0\(24),
      I2 => \pwmRef_reg[15]_i_3__1_0\(25),
      I3 => \pwmRef[15]_i_47__1_n_0\,
      O => \pwmRef[15]_i_11__1_n_0\
    );
\pwmRef[15]_i_120__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[28]_i_1__1_n_0\,
      I1 => \lastError[29]_i_1__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_0\(29),
      I3 => \pwmRef_reg[15]_i_49__1_0\(28),
      O => \pwmRef[15]_i_120__1_n_0\
    );
\pwmRef[15]_i_121__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[26]_i_1__1_n_0\,
      I1 => \lastError[27]_i_1__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_0\(27),
      I3 => \pwmRef_reg[15]_i_49__1_0\(26),
      O => \pwmRef[15]_i_121__1_n_0\
    );
\pwmRef[15]_i_122__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[24]_i_1__1_n_0\,
      I1 => \lastError[25]_i_1__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_0\(25),
      I3 => \pwmRef_reg[15]_i_49__1_0\(24),
      O => \pwmRef[15]_i_122__1_n_0\
    );
\pwmRef[15]_i_123__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwmRef[15]_i_50__1_0\(28),
      I1 => \pwmRef[15]_i_50__1_0\(25),
      I2 => \pwmRef[15]_i_50__1_0\(31),
      I3 => \pwmRef[15]_i_50__1_0\(27),
      O => \pwmRef[15]_i_123__1_n_0\
    );
\pwmRef[15]_i_124__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwmRef[15]_i_50__1_0\(24),
      I1 => \pwmRef[15]_i_50__1_0\(21),
      I2 => \pwmRef[15]_i_50__1_0\(26),
      I3 => \pwmRef[15]_i_50__1_0\(23),
      O => \pwmRef[15]_i_124__1_n_0\
    );
\pwmRef[15]_i_125__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pwmRef[15]_i_50__1_0\(12),
      I1 => \pwmRef[15]_i_50__1_0\(11),
      I2 => \pwmRef[15]_i_50__1_0\(10),
      I3 => \pwmRef[15]_i_50__1_0\(9),
      O => \pwmRef[15]_i_125__1_n_0\
    );
\pwmRef[15]_i_126__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pwmRef[15]_i_50__1_0\(16),
      I1 => \pwmRef[15]_i_50__1_0\(15),
      I2 => \pwmRef[15]_i_50__1_0\(14),
      I3 => \pwmRef[15]_i_50__1_0\(13),
      O => \pwmRef[15]_i_126__1_n_0\
    );
\pwmRef[15]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_40__1_n_0\,
      I1 => \pwmRef_reg[15]_i_3__1_0\(31),
      I2 => \pwmRef[15]_i_41__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(30),
      O => \pwmRef[15]_i_12__1_n_0\
    );
\pwmRef[15]_i_131__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(29),
      I1 => result30_in(29),
      O => \pwmRef[15]_i_131__1_n_0\
    );
\pwmRef[15]_i_132__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(28),
      I1 => result30_in(28),
      O => \pwmRef[15]_i_132__1_n_0\
    );
\pwmRef[15]_i_133__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(27),
      I1 => result30_in(27),
      O => \pwmRef[15]_i_133__1_n_0\
    );
\pwmRef[15]_i_134__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(30),
      I1 => \result3__0__0\(30),
      I2 => \result3__0__0\(31),
      I3 => result30_in(31),
      O => \pwmRef[15]_i_134__1_n_0\
    );
\pwmRef[15]_i_135__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(29),
      I1 => \result3__0__0\(29),
      I2 => \result3__0__0\(30),
      I3 => result30_in(30),
      O => \pwmRef[15]_i_135__1_n_0\
    );
\pwmRef[15]_i_136__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(28),
      I1 => \result3__0__0\(28),
      I2 => \result3__0__0\(29),
      I3 => result30_in(29),
      O => \pwmRef[15]_i_136__1_n_0\
    );
\pwmRef[15]_i_137__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(27),
      I1 => \result3__0__0\(27),
      I2 => \result3__0__0\(28),
      I3 => result30_in(28),
      O => \pwmRef[15]_i_137__1_n_0\
    );
\pwmRef[15]_i_139__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[14]_i_3__1_n_0\,
      I1 => \pwmRef[14]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(14),
      I3 => \pwmRef[15]_i_5__1_n_0\,
      I4 => \pwmRef[15]_i_4__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(15),
      O => \pwmRef[15]_i_139__1_n_0\
    );
\pwmRef[15]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_42__1_n_0\,
      I1 => \pwmRef[15]_i_43__1_n_0\,
      I2 => \pwmRef_reg[15]_i_3__1_0\(29),
      I3 => \pwmRef_reg[15]_i_3__1_0\(28),
      O => \pwmRef[15]_i_13__1_n_0\
    );
\pwmRef[15]_i_140__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[12]_i_3__1_n_0\,
      I1 => \pwmRef[12]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(12),
      I3 => \pwmRef[13]_i_3__1_n_0\,
      I4 => \pwmRef[13]_i_2__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(13),
      O => \pwmRef[15]_i_140__1_n_0\
    );
\pwmRef[15]_i_141__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[10]_i_3__1_n_0\,
      I1 => \pwmRef[10]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(10),
      I3 => \pwmRef[11]_i_3__1_n_0\,
      I4 => \pwmRef[11]_i_2__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(11),
      O => \pwmRef[15]_i_141__1_n_0\
    );
\pwmRef[15]_i_142__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[8]_i_3__1_n_0\,
      I1 => \pwmRef[8]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(8),
      I3 => \pwmRef[9]_i_3__1_n_0\,
      I4 => \pwmRef[9]_i_2__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(9),
      O => \pwmRef[15]_i_142__1_n_0\
    );
\pwmRef[15]_i_143__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[14]_i_3__1_n_0\,
      I1 => \pwmRef[14]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(15),
      I3 => \pwmRef[15]_i_5__1_n_0\,
      I4 => \pwmRef[15]_i_4__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(14),
      O => \pwmRef[15]_i_143__1_n_0\
    );
\pwmRef[15]_i_144__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[12]_i_3__1_n_0\,
      I1 => \pwmRef[12]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(13),
      I3 => \pwmRef[13]_i_3__1_n_0\,
      I4 => \pwmRef[13]_i_2__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(12),
      O => \pwmRef[15]_i_144__1_n_0\
    );
\pwmRef[15]_i_145__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[10]_i_3__1_n_0\,
      I1 => \pwmRef[10]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(11),
      I3 => \pwmRef[11]_i_3__1_n_0\,
      I4 => \pwmRef[11]_i_2__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(10),
      O => \pwmRef[15]_i_145__1_n_0\
    );
\pwmRef[15]_i_146__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[8]_i_3__1_n_0\,
      I1 => \pwmRef[8]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(9),
      I3 => \pwmRef[9]_i_3__1_n_0\,
      I4 => \pwmRef[9]_i_2__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(8),
      O => \pwmRef[15]_i_146__1_n_0\
    );
\pwmRef[15]_i_147__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[6]_i_3__1_n_0\,
      I1 => \pwmRef[6]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_3__1_0\(6),
      I3 => \pwmRef_reg[15]_i_3__1_0\(7),
      I4 => \pwmRef[7]_i_3__1_n_0\,
      I5 => \pwmRef[7]_i_2__1_n_0\,
      O => \pwmRef[15]_i_147__1_n_0\
    );
\pwmRef[15]_i_148__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[4]_i_3__1_n_0\,
      I1 => \pwmRef[4]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_3__1_0\(4),
      I3 => \pwmRef_reg[15]_i_3__1_0\(5),
      I4 => \pwmRef[5]_i_3__1_n_0\,
      I5 => \pwmRef[5]_i_2__1_n_0\,
      O => \pwmRef[15]_i_148__1_n_0\
    );
\pwmRef[15]_i_149__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[2]_i_3__1_n_0\,
      I1 => \pwmRef[2]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_3__1_0\(2),
      I3 => \pwmRef_reg[15]_i_3__1_0\(3),
      I4 => \pwmRef[3]_i_3__1_n_0\,
      I5 => \pwmRef[3]_i_2__1_n_0\,
      O => \pwmRef[15]_i_149__1_n_0\
    );
\pwmRef[15]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_44__1_n_0\,
      I1 => \pwmRef[15]_i_45__1_n_0\,
      I2 => \pwmRef_reg[15]_i_3__1_0\(27),
      I3 => \pwmRef_reg[15]_i_3__1_0\(26),
      O => \pwmRef[15]_i_14__1_n_0\
    );
\pwmRef[15]_i_150__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[0]_i_3__1_n_0\,
      I1 => \pwmRef[0]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_3__1_0\(0),
      I3 => \pwmRef_reg[15]_i_3__1_0\(1),
      I4 => \pwmRef[1]_i_3__1_n_0\,
      I5 => \pwmRef[1]_i_2__1_n_0\,
      O => \pwmRef[15]_i_150__1_n_0\
    );
\pwmRef[15]_i_151__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[6]_i_3__1_n_0\,
      I1 => \pwmRef[6]_i_2__1_n_0\,
      I2 => \pwmRef[7]_i_3__1_n_0\,
      I3 => \pwmRef[7]_i_2__1_n_0\,
      I4 => \pwmRef_reg[15]_i_3__1_0\(7),
      I5 => \pwmRef_reg[15]_i_3__1_0\(6),
      O => \pwmRef[15]_i_151__1_n_0\
    );
\pwmRef[15]_i_152__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[4]_i_3__1_n_0\,
      I1 => \pwmRef[4]_i_2__1_n_0\,
      I2 => \pwmRef[5]_i_3__1_n_0\,
      I3 => \pwmRef[5]_i_2__1_n_0\,
      I4 => \pwmRef_reg[15]_i_3__1_0\(5),
      I5 => \pwmRef_reg[15]_i_3__1_0\(4),
      O => \pwmRef[15]_i_152__1_n_0\
    );
\pwmRef[15]_i_153__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[2]_i_3__1_n_0\,
      I1 => \pwmRef[2]_i_2__1_n_0\,
      I2 => \pwmRef[3]_i_3__1_n_0\,
      I3 => \pwmRef[3]_i_2__1_n_0\,
      I4 => \pwmRef_reg[15]_i_3__1_0\(3),
      I5 => \pwmRef_reg[15]_i_3__1_0\(2),
      O => \pwmRef[15]_i_153__1_n_0\
    );
\pwmRef[15]_i_154__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[0]_i_3__1_n_0\,
      I1 => \pwmRef[0]_i_2__1_n_0\,
      I2 => \pwmRef[1]_i_3__1_n_0\,
      I3 => \pwmRef[1]_i_2__1_n_0\,
      I4 => \pwmRef_reg[15]_i_3__1_0\(1),
      I5 => \pwmRef_reg[15]_i_3__1_0\(0),
      O => \pwmRef[15]_i_154__1_n_0\
    );
\pwmRef[15]_i_155__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pwmRef[15]_i_174__1_n_0\,
      I1 => \pwmRef[15]_i_50__1_0\(1),
      I2 => \pwmRef[15]_i_240__1_n_0\,
      I3 => \pwmRef[15]_i_50__1_0\(2),
      I4 => \pwmRef[15]_i_53__1_n_0\,
      O => \pwmRef[15]_i_155__1_n_0\
    );
\pwmRef[15]_i_156__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \pwmRef[15]_i_17__1_n_0\,
      I1 => \pwmRef[15]_i_241__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_175__1_n_0\,
      O => \pwmRef[15]_i_156__1_n_0\
    );
\pwmRef[15]_i_157__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(22),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_157__1_n_0\
    );
\pwmRef[15]_i_158__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__1_n_0\,
      I1 => \pwmRef[15]_i_175__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_241__1_n_0\,
      I4 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[15]_i_158__1_n_0\
    );
\pwmRef[15]_i_159__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_171__1_n_0\,
      I1 => \pwmRef[15]_i_50__1_0\(1),
      I2 => \pwmRef[15]_i_174__1_n_0\,
      O => \pwmRef[15]_i_159__1_n_0\
    );
\pwmRef[15]_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_46__1_n_0\,
      I1 => \pwmRef[15]_i_47__1_n_0\,
      I2 => \pwmRef_reg[15]_i_3__1_0\(25),
      I3 => \pwmRef_reg[15]_i_3__1_0\(24),
      O => \pwmRef[15]_i_15__1_n_0\
    );
\pwmRef[15]_i_160__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_240__1_n_0\,
      I1 => \pwmRef[15]_i_53__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_242__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[15]_i_55__1_n_0\,
      O => \pwmRef[15]_i_160__1_n_0\
    );
\pwmRef[15]_i_161__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \pwmRef[15]_i_17__1_n_0\,
      I1 => \pwmRef[15]_i_57__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(2),
      I3 => \pwmRef[15]_i_243__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(1),
      I5 => \pwmRef[15]_i_241__1_n_0\,
      O => \pwmRef[15]_i_161__1_n_0\
    );
\pwmRef[15]_i_162__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(20),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_162__1_n_0\
    );
\pwmRef[15]_i_163__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pwmRef[15]_i_241__1_n_0\,
      I1 => \pwmRef[15]_i_50__1_0\(1),
      I2 => \pwmRef[15]_i_243__1_n_0\,
      I3 => \pwmRef[15]_i_50__1_0\(2),
      I4 => \pwmRef[15]_i_57__1_n_0\,
      O => \pwmRef[15]_i_163__1_n_0\
    );
\pwmRef[15]_i_164__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \pwmRef[15]_i_17__1_n_0\,
      I1 => \pwmRef[15]_i_53__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(2),
      I3 => \pwmRef[15]_i_240__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(1),
      I5 => \pwmRef[15]_i_174__1_n_0\,
      O => \pwmRef[15]_i_164__1_n_0\
    );
\pwmRef[15]_i_165__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(21),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_165__1_n_0\
    );
\pwmRef[15]_i_166__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_243__1_n_0\,
      I1 => \pwmRef[15]_i_57__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_244__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[15]_i_59__1_n_0\,
      O => \pwmRef[15]_i_166__1_n_0\
    );
\pwmRef[15]_i_167__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_242__1_n_0\,
      I1 => \pwmRef[15]_i_55__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_53__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[15]_i_54__1_n_0\,
      O => \pwmRef[15]_i_167__1_n_0\
    );
\pwmRef[15]_i_168__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_244__1_n_0\,
      I1 => \pwmRef[15]_i_59__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_57__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[15]_i_58__1_n_0\,
      O => \pwmRef[15]_i_168__1_n_0\
    );
\pwmRef[15]_i_169__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(30),
      I1 => \pwmRef[15]_i_50__1_0\(4),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => \pwmRef[15]_i_50__1_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_169__1_n_0\
    );
\pwmRef[15]_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF00"
    )
        port map (
      I0 => \lastError_reg[0]_0\,
      I1 => \lastError_reg[0]_1\,
      I2 => \lastError_reg[0]_2\,
      I3 => \pwmRef_reg[15]_i_48__1_n_0\,
      I4 => \pwmRef_reg[15]_i_49__1_n_0\,
      O => \pwmRef[15]_i_16__1_n_0\
    );
\pwmRef[15]_i_170__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(28),
      I1 => \pwmRef[15]_i_50__1_0\(4),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => \pwmRef[15]_i_50__1_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_170__1_n_0\
    );
\pwmRef[15]_i_171__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(30),
      I1 => \pwmRef[15]_i_50__1_0\(2),
      I2 => result1(26),
      I3 => \pwmRef[15]_i_50__1_0\(4),
      I4 => \pwmRef[15]_i_50__1_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_171__1_n_0\
    );
\pwmRef[15]_i_172__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(29),
      I1 => \pwmRef[15]_i_50__1_0\(4),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => \pwmRef[15]_i_50__1_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_172__1_n_0\
    );
\pwmRef[15]_i_173__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(27),
      I1 => \pwmRef[15]_i_50__1_0\(4),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => \pwmRef[15]_i_50__1_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_173__1_n_0\
    );
\pwmRef[15]_i_174__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(28),
      I1 => \pwmRef[15]_i_50__1_0\(2),
      I2 => result1(24),
      I3 => \pwmRef[15]_i_50__1_0\(4),
      I4 => \pwmRef[15]_i_50__1_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_174__1_n_0\
    );
\pwmRef[15]_i_175__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(29),
      I1 => \pwmRef[15]_i_50__1_0\(2),
      I2 => result1(25),
      I3 => \pwmRef[15]_i_50__1_0\(4),
      I4 => \pwmRef[15]_i_50__1_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_175__1_n_0\
    );
\pwmRef[15]_i_177__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[22]_i_1__1_n_0\,
      I1 => \result3__5\(22),
      I2 => \lastError[23]_i_1__1_n_0\,
      I3 => \result3__5\(23),
      O => \pwmRef[15]_i_177__1_n_0\
    );
\pwmRef[15]_i_178__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[20]_i_1__1_n_0\,
      I1 => \result3__5\(20),
      I2 => \lastError[21]_i_1__1_n_0\,
      I3 => \result3__5\(21),
      O => \pwmRef[15]_i_178__1_n_0\
    );
\pwmRef[15]_i_179__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[18]_i_1__1_n_0\,
      I1 => \result3__5\(18),
      I2 => \lastError[19]_i_1__1_n_0\,
      I3 => \result3__5\(19),
      O => \pwmRef[15]_i_179__1_n_0\
    );
\pwmRef[15]_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \pwmRef[15]_i_50__1_n_0\,
      I1 => \pwmRef[15]_i_51__1_n_0\,
      I2 => \pwmRef[15]_i_52__1_n_0\,
      I3 => \pwmRef[15]_i_50__1_0\(0),
      O => \pwmRef[15]_i_17__1_n_0\
    );
\pwmRef[15]_i_180__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[16]_i_1__1_n_0\,
      I1 => \result3__5\(16),
      I2 => \lastError[17]_i_1__1_n_0\,
      I3 => \result3__5\(17),
      O => \pwmRef[15]_i_180__1_n_0\
    );
\pwmRef[15]_i_181__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[22]_i_1__1_n_0\,
      I1 => \result3__5\(23),
      I2 => \lastError[23]_i_1__1_n_0\,
      I3 => \result3__5\(22),
      O => \pwmRef[15]_i_181__1_n_0\
    );
\pwmRef[15]_i_182__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[20]_i_1__1_n_0\,
      I1 => \result3__5\(21),
      I2 => \lastError[21]_i_1__1_n_0\,
      I3 => \result3__5\(20),
      O => \pwmRef[15]_i_182__1_n_0\
    );
\pwmRef[15]_i_183__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[18]_i_1__1_n_0\,
      I1 => \result3__5\(19),
      I2 => \lastError[19]_i_1__1_n_0\,
      I3 => \result3__5\(18),
      O => \pwmRef[15]_i_183__1_n_0\
    );
\pwmRef[15]_i_184__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[16]_i_1__1_n_0\,
      I1 => \result3__5\(17),
      I2 => \lastError[17]_i_1__1_n_0\,
      I3 => \result3__5\(16),
      O => \pwmRef[15]_i_184__1_n_0\
    );
\pwmRef[15]_i_188__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[22]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(22),
      I2 => \pwmRef_reg[15]_i_49__1_0\(23),
      I3 => \lastError[23]_i_1__1_n_0\,
      O => \pwmRef[15]_i_188__1_n_0\
    );
\pwmRef[15]_i_189__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[20]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(20),
      I2 => \pwmRef_reg[15]_i_49__1_0\(21),
      I3 => \lastError[21]_i_1__1_n_0\,
      O => \pwmRef[15]_i_189__1_n_0\
    );
\pwmRef[15]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_53__1_n_0\,
      I1 => \pwmRef[15]_i_54__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_55__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[15]_i_56__1_n_0\,
      O => \pwmRef[15]_i_18__1_n_0\
    );
\pwmRef[15]_i_190__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[18]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(18),
      I2 => \pwmRef_reg[15]_i_49__1_0\(19),
      I3 => \lastError[19]_i_1__1_n_0\,
      O => \pwmRef[15]_i_190__1_n_0\
    );
\pwmRef[15]_i_191__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[16]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(16),
      I2 => \pwmRef_reg[15]_i_49__1_0\(17),
      I3 => \lastError[17]_i_1__1_n_0\,
      O => \pwmRef[15]_i_191__1_n_0\
    );
\pwmRef[15]_i_192__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[22]_i_1__1_n_0\,
      I1 => \lastError[23]_i_1__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_0\(23),
      I3 => \pwmRef_reg[15]_i_49__1_0\(22),
      O => \pwmRef[15]_i_192__1_n_0\
    );
\pwmRef[15]_i_193__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[20]_i_1__1_n_0\,
      I1 => \lastError[21]_i_1__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_0\(21),
      I3 => \pwmRef_reg[15]_i_49__1_0\(20),
      O => \pwmRef[15]_i_193__1_n_0\
    );
\pwmRef[15]_i_194__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[18]_i_1__1_n_0\,
      I1 => \lastError[19]_i_1__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_0\(19),
      I3 => \pwmRef_reg[15]_i_49__1_0\(18),
      O => \pwmRef[15]_i_194__1_n_0\
    );
\pwmRef[15]_i_195__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[16]_i_1__1_n_0\,
      I1 => \lastError[17]_i_1__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_0\(17),
      I3 => \pwmRef_reg[15]_i_49__1_0\(16),
      O => \pwmRef[15]_i_195__1_n_0\
    );
\pwmRef[15]_i_196__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(22),
      I1 => result30_in(22),
      O => \pwmRef[15]_i_196__1_n_0\
    );
\pwmRef[15]_i_197__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(21),
      I1 => result30_in(21),
      O => \pwmRef[15]_i_197__1_n_0\
    );
\pwmRef[15]_i_198__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(20),
      I1 => result30_in(20),
      O => \pwmRef[15]_i_198__1_n_0\
    );
\pwmRef[15]_i_199__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(19),
      I1 => result30_in(19),
      O => \pwmRef[15]_i_199__1_n_0\
    );
\pwmRef[15]_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \pwmRef[15]_i_50__1_0\(0),
      I1 => \pwmRef[15]_i_50__1_n_0\,
      I2 => \pwmRef[15]_i_51__1_n_0\,
      I3 => \pwmRef[15]_i_52__1_n_0\,
      O => \pwmRef[15]_i_19__1_n_0\
    );
\pwmRef[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \update_controller_prev_i_1__0_n_0\,
      I1 => update_controller_prev,
      O => \pwmRef[15]_i_1__1_n_0\
    );
\pwmRef[15]_i_200__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(22),
      I1 => \result3__0__0\(22),
      I2 => \result3__0__0\(23),
      I3 => result30_in(23),
      O => \pwmRef[15]_i_200__1_n_0\
    );
\pwmRef[15]_i_201__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(21),
      I1 => \result3__0__0\(21),
      I2 => \result3__0__0\(22),
      I3 => result30_in(22),
      O => \pwmRef[15]_i_201__1_n_0\
    );
\pwmRef[15]_i_202__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(20),
      I1 => \result3__0__0\(20),
      I2 => \result3__0__0\(21),
      I3 => result30_in(21),
      O => \pwmRef[15]_i_202__1_n_0\
    );
\pwmRef[15]_i_203__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(19),
      I1 => \result3__0__0\(19),
      I2 => \result3__0__0\(20),
      I3 => result30_in(20),
      O => \pwmRef[15]_i_203__1_n_0\
    );
\pwmRef[15]_i_204__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(26),
      I1 => result30_in(26),
      O => \pwmRef[15]_i_204__1_n_0\
    );
\pwmRef[15]_i_205__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(25),
      I1 => result30_in(25),
      O => \pwmRef[15]_i_205__1_n_0\
    );
\pwmRef[15]_i_206__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(24),
      I1 => result30_in(24),
      O => \pwmRef[15]_i_206__1_n_0\
    );
\pwmRef[15]_i_207__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(23),
      I1 => result30_in(23),
      O => \pwmRef[15]_i_207__1_n_0\
    );
\pwmRef[15]_i_208__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(26),
      I1 => \result3__0__0\(26),
      I2 => \result3__0__0\(27),
      I3 => result30_in(27),
      O => \pwmRef[15]_i_208__1_n_0\
    );
\pwmRef[15]_i_209__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(25),
      I1 => \result3__0__0\(25),
      I2 => \result3__0__0\(26),
      I3 => result30_in(26),
      O => \pwmRef[15]_i_209__1_n_0\
    );
\pwmRef[15]_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_57__1_n_0\,
      I1 => \pwmRef[15]_i_58__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_59__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[15]_i_60__1_n_0\,
      O => \pwmRef[15]_i_20__1_n_0\
    );
\pwmRef[15]_i_210__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(24),
      I1 => \result3__0__0\(24),
      I2 => \result3__0__0\(25),
      I3 => result30_in(25),
      O => \pwmRef[15]_i_210__1_n_0\
    );
\pwmRef[15]_i_211__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(23),
      I1 => \result3__0__0\(23),
      I2 => \result3__0__0\(24),
      I3 => result30_in(24),
      O => \pwmRef[15]_i_211__1_n_0\
    );
\pwmRef[15]_i_212__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(18),
      I1 => result30_in(18),
      O => \pwmRef[15]_i_212__1_n_0\
    );
\pwmRef[15]_i_213__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(17),
      I1 => result30_in(17),
      O => \pwmRef[15]_i_213__1_n_0\
    );
\pwmRef[15]_i_214__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(16),
      I1 => result30_in(16),
      O => \pwmRef[15]_i_214__1_n_0\
    );
\pwmRef[15]_i_215__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_90\,
      I1 => p_1_in1_in(15),
      O => \pwmRef[15]_i_215__1_n_0\
    );
\pwmRef[15]_i_216__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(18),
      I1 => \result3__0__0\(18),
      I2 => \result3__0__0\(19),
      I3 => result30_in(19),
      O => \pwmRef[15]_i_216__1_n_0\
    );
\pwmRef[15]_i_217__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(17),
      I1 => \result3__0__0\(17),
      I2 => \result3__0__0\(18),
      I3 => result30_in(18),
      O => \pwmRef[15]_i_217__1_n_0\
    );
\pwmRef[15]_i_218__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(16),
      I1 => \result3__0__0\(16),
      I2 => \result3__0__0\(17),
      I3 => result30_in(17),
      O => \pwmRef[15]_i_218__1_n_0\
    );
\pwmRef[15]_i_219__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(15),
      I1 => \result3__0_n_90\,
      I2 => \result3__0__0\(16),
      I3 => result30_in(16),
      O => \pwmRef[15]_i_219__1_n_0\
    );
\pwmRef[15]_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => result1(31),
      I1 => \pwmRef[15]_i_50__1_n_0\,
      I2 => \pwmRef[15]_i_51__1_n_0\,
      I3 => \pwmRef[15]_i_52__1_n_0\,
      O => \pwmRef[15]_i_21__1_n_0\
    );
\pwmRef[15]_i_220__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_91\,
      I1 => p_1_in1_in(14),
      O => \pwmRef[15]_i_220__1_n_0\
    );
\pwmRef[15]_i_221__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_92\,
      I1 => p_1_in1_in(13),
      O => \pwmRef[15]_i_221__1_n_0\
    );
\pwmRef[15]_i_222__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_93\,
      I1 => p_1_in1_in(12),
      O => \pwmRef[15]_i_222__1_n_0\
    );
\pwmRef[15]_i_223__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_94\,
      I1 => p_1_in1_in(11),
      O => \pwmRef[15]_i_223__1_n_0\
    );
\pwmRef[15]_i_224__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(14),
      I1 => \result3__0_n_91\,
      I2 => \result3__0_n_90\,
      I3 => p_1_in1_in(15),
      O => \pwmRef[15]_i_224__1_n_0\
    );
\pwmRef[15]_i_225__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(13),
      I1 => \result3__0_n_92\,
      I2 => \result3__0_n_91\,
      I3 => p_1_in1_in(14),
      O => \pwmRef[15]_i_225__1_n_0\
    );
\pwmRef[15]_i_226__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(12),
      I1 => \result3__0_n_93\,
      I2 => \result3__0_n_92\,
      I3 => p_1_in1_in(13),
      O => \pwmRef[15]_i_226__1_n_0\
    );
\pwmRef[15]_i_227__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(11),
      I1 => \result3__0_n_94\,
      I2 => \result3__0_n_93\,
      I3 => p_1_in1_in(12),
      O => \pwmRef[15]_i_227__1_n_0\
    );
\pwmRef[15]_i_232__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[6]_i_3__1_n_0\,
      I1 => \pwmRef[6]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(6),
      I3 => \pwmRef[7]_i_3__1_n_0\,
      I4 => \pwmRef[7]_i_2__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(7),
      O => \pwmRef[15]_i_232__1_n_0\
    );
\pwmRef[15]_i_233__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[4]_i_3__1_n_0\,
      I1 => \pwmRef[4]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(4),
      I3 => \pwmRef[5]_i_3__1_n_0\,
      I4 => \pwmRef[5]_i_2__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(5),
      O => \pwmRef[15]_i_233__1_n_0\
    );
\pwmRef[15]_i_234__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[2]_i_3__1_n_0\,
      I1 => \pwmRef[2]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(2),
      I3 => \pwmRef[3]_i_3__1_n_0\,
      I4 => \pwmRef[3]_i_2__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(3),
      O => \pwmRef[15]_i_234__1_n_0\
    );
\pwmRef[15]_i_235__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[0]_i_3__1_n_0\,
      I1 => \pwmRef[0]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(0),
      I3 => \pwmRef[1]_i_3__1_n_0\,
      I4 => \pwmRef[1]_i_2__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(1),
      O => \pwmRef[15]_i_235__1_n_0\
    );
\pwmRef[15]_i_236__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[6]_i_3__1_n_0\,
      I1 => \pwmRef[6]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(7),
      I3 => \pwmRef[7]_i_3__1_n_0\,
      I4 => \pwmRef[7]_i_2__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(6),
      O => \pwmRef[15]_i_236__1_n_0\
    );
\pwmRef[15]_i_237__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[4]_i_3__1_n_0\,
      I1 => \pwmRef[4]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(5),
      I3 => \pwmRef[5]_i_3__1_n_0\,
      I4 => \pwmRef[5]_i_2__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(4),
      O => \pwmRef[15]_i_237__1_n_0\
    );
\pwmRef[15]_i_238__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[2]_i_3__1_n_0\,
      I1 => \pwmRef[2]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(3),
      I3 => \pwmRef[3]_i_3__1_n_0\,
      I4 => \pwmRef[3]_i_2__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(2),
      O => \pwmRef[15]_i_238__1_n_0\
    );
\pwmRef[15]_i_239__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[0]_i_3__1_n_0\,
      I1 => \pwmRef[0]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(1),
      I3 => \pwmRef[1]_i_3__1_n_0\,
      I4 => \pwmRef[1]_i_2__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(0),
      O => \pwmRef[15]_i_239__1_n_0\
    );
\pwmRef[15]_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_40__1_n_0\,
      I1 => \pwmRef_reg[15]_i_6__1_0\(30),
      I2 => \pwmRef_reg[15]_i_6__1_0\(31),
      I3 => \pwmRef[15]_i_41__1_n_0\,
      O => \pwmRef[15]_i_23__1_n_0\
    );
\pwmRef[15]_i_240__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(26),
      I1 => \pwmRef[15]_i_50__1_0\(4),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_240__1_n_0\
    );
\pwmRef[15]_i_241__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(27),
      I1 => \pwmRef[15]_i_50__1_0\(2),
      I2 => result1(23),
      I3 => \pwmRef[15]_i_50__1_0\(4),
      I4 => \pwmRef[15]_i_50__1_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_241__1_n_0\
    );
\pwmRef[15]_i_242__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(24),
      I1 => \pwmRef[15]_i_50__1_0\(4),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_242__1_n_0\
    );
\pwmRef[15]_i_243__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(25),
      I1 => \pwmRef[15]_i_50__1_0\(4),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_243__1_n_0\
    );
\pwmRef[15]_i_244__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(23),
      I1 => \pwmRef[15]_i_50__1_0\(4),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_244__1_n_0\
    );
\pwmRef[15]_i_246__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[14]_i_1__1_n_0\,
      I1 => \result3__5\(14),
      I2 => \lastError[15]_i_1__1_n_0\,
      I3 => \result3__5\(15),
      O => \pwmRef[15]_i_246__1_n_0\
    );
\pwmRef[15]_i_247__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[12]_i_1__1_n_0\,
      I1 => \result3__5\(12),
      I2 => \lastError[13]_i_1__1_n_0\,
      I3 => \result3__5\(13),
      O => \pwmRef[15]_i_247__1_n_0\
    );
\pwmRef[15]_i_248__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[10]_i_1__1_n_0\,
      I1 => \result3__5\(10),
      I2 => \lastError[11]_i_1__1_n_0\,
      I3 => \result3__5\(11),
      O => \pwmRef[15]_i_248__1_n_0\
    );
\pwmRef[15]_i_249__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[8]_i_1__1_n_0\,
      I1 => \result3__5\(8),
      I2 => \lastError[9]_i_1__1_n_0\,
      I3 => \result3__5\(9),
      O => \pwmRef[15]_i_249__1_n_0\
    );
\pwmRef[15]_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_42__1_n_0\,
      I1 => \pwmRef_reg[15]_i_6__1_0\(28),
      I2 => \pwmRef[15]_i_43__1_n_0\,
      I3 => \pwmRef_reg[15]_i_6__1_0\(29),
      O => \pwmRef[15]_i_24__1_n_0\
    );
\pwmRef[15]_i_250__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[14]_i_1__1_n_0\,
      I1 => \result3__5\(15),
      I2 => \lastError[15]_i_1__1_n_0\,
      I3 => \result3__5\(14),
      O => \pwmRef[15]_i_250__1_n_0\
    );
\pwmRef[15]_i_251__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[12]_i_1__1_n_0\,
      I1 => \result3__5\(13),
      I2 => \lastError[13]_i_1__1_n_0\,
      I3 => \result3__5\(12),
      O => \pwmRef[15]_i_251__1_n_0\
    );
\pwmRef[15]_i_252__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[10]_i_1__1_n_0\,
      I1 => \result3__5\(11),
      I2 => \lastError[11]_i_1__1_n_0\,
      I3 => \result3__5\(10),
      O => \pwmRef[15]_i_252__1_n_0\
    );
\pwmRef[15]_i_253__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[8]_i_1__1_n_0\,
      I1 => \result3__5\(9),
      I2 => \lastError[9]_i_1__1_n_0\,
      I3 => \result3__5\(8),
      O => \pwmRef[15]_i_253__1_n_0\
    );
\pwmRef[15]_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_44__1_n_0\,
      I1 => \pwmRef_reg[15]_i_6__1_0\(26),
      I2 => \pwmRef[15]_i_45__1_n_0\,
      I3 => \pwmRef_reg[15]_i_6__1_0\(27),
      O => \pwmRef[15]_i_25__1_n_0\
    );
\pwmRef[15]_i_260__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(27),
      O => \pwmRef[15]_i_260__1_n_0\
    );
\pwmRef[15]_i_261__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(26),
      O => \pwmRef[15]_i_261__1_n_0\
    );
\pwmRef[15]_i_262__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(25),
      O => \pwmRef[15]_i_262__1_n_0\
    );
\pwmRef[15]_i_263__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(24),
      O => \pwmRef[15]_i_263__1_n_0\
    );
\pwmRef[15]_i_265__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[14]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(14),
      I2 => \pwmRef_reg[15]_i_49__1_0\(15),
      I3 => \lastError[15]_i_1__1_n_0\,
      O => \pwmRef[15]_i_265__1_n_0\
    );
\pwmRef[15]_i_266__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[12]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(12),
      I2 => \pwmRef_reg[15]_i_49__1_0\(13),
      I3 => \lastError[13]_i_1__1_n_0\,
      O => \pwmRef[15]_i_266__1_n_0\
    );
\pwmRef[15]_i_267__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[10]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(10),
      I2 => \pwmRef_reg[15]_i_49__1_0\(11),
      I3 => \lastError[11]_i_1__1_n_0\,
      O => \pwmRef[15]_i_267__1_n_0\
    );
\pwmRef[15]_i_268__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[8]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(8),
      I2 => \pwmRef_reg[15]_i_49__1_0\(9),
      I3 => \lastError[9]_i_1__1_n_0\,
      O => \pwmRef[15]_i_268__1_n_0\
    );
\pwmRef[15]_i_269__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[14]_i_1__1_n_0\,
      I1 => \lastError[15]_i_1__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_0\(15),
      I3 => \pwmRef_reg[15]_i_49__1_0\(14),
      O => \pwmRef[15]_i_269__1_n_0\
    );
\pwmRef[15]_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_46__1_n_0\,
      I1 => \pwmRef_reg[15]_i_6__1_0\(24),
      I2 => \pwmRef[15]_i_47__1_n_0\,
      I3 => \pwmRef_reg[15]_i_6__1_0\(25),
      O => \pwmRef[15]_i_26__1_n_0\
    );
\pwmRef[15]_i_270__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[12]_i_1__1_n_0\,
      I1 => \lastError[13]_i_1__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_0\(13),
      I3 => \pwmRef_reg[15]_i_49__1_0\(12),
      O => \pwmRef[15]_i_270__1_n_0\
    );
\pwmRef[15]_i_271__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[10]_i_1__1_n_0\,
      I1 => \lastError[11]_i_1__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_0\(11),
      I3 => \pwmRef_reg[15]_i_49__1_0\(10),
      O => \pwmRef[15]_i_271__1_n_0\
    );
\pwmRef[15]_i_272__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[8]_i_1__1_n_0\,
      I1 => \lastError[9]_i_1__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_0\(9),
      I3 => \pwmRef_reg[15]_i_49__1_0\(8),
      O => \pwmRef[15]_i_272__1_n_0\
    );
\pwmRef[15]_i_277__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_91\,
      I1 => result3_n_91,
      O => \pwmRef[15]_i_277__1_n_0\
    );
\pwmRef[15]_i_278__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_92\,
      I1 => result3_n_92,
      O => \pwmRef[15]_i_278__1_n_0\
    );
\pwmRef[15]_i_279__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_93\,
      I1 => result3_n_93,
      O => \pwmRef[15]_i_279__1_n_0\
    );
\pwmRef[15]_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_40__1_n_0\,
      I1 => \pwmRef[15]_i_41__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(31),
      I3 => \pwmRef_reg[15]_i_6__1_0\(30),
      O => \pwmRef[15]_i_27__1_n_0\
    );
\pwmRef[15]_i_280__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_94\,
      I1 => result3_n_94,
      O => \pwmRef[15]_i_280__1_n_0\
    );
\pwmRef[15]_i_281__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(31),
      I1 => p_0_in0_in(31),
      O => \pwmRef[15]_i_281__1_n_0\
    );
\pwmRef[15]_i_282__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(30),
      I1 => p_0_in0_in(30),
      O => \pwmRef[15]_i_282__1_n_0\
    );
\pwmRef[15]_i_283__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(29),
      I1 => p_0_in0_in(29),
      O => \pwmRef[15]_i_283__1_n_0\
    );
\pwmRef[15]_i_284__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(28),
      I1 => p_0_in0_in(28),
      O => \pwmRef[15]_i_284__1_n_0\
    );
\pwmRef[15]_i_285__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_95\,
      I1 => result3_n_95,
      O => \pwmRef[15]_i_285__1_n_0\
    );
\pwmRef[15]_i_286__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_96\,
      I1 => result3_n_96,
      O => \pwmRef[15]_i_286__1_n_0\
    );
\pwmRef[15]_i_287__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_97\,
      I1 => result3_n_97,
      O => \pwmRef[15]_i_287__1_n_0\
    );
\pwmRef[15]_i_288__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_98\,
      I1 => result3_n_98,
      O => \pwmRef[15]_i_288__1_n_0\
    );
\pwmRef[15]_i_289__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(27),
      I1 => p_0_in0_in(27),
      O => \pwmRef[15]_i_289__1_n_0\
    );
\pwmRef[15]_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_42__1_n_0\,
      I1 => \pwmRef_reg[15]_i_6__1_0\(29),
      I2 => \pwmRef[15]_i_43__1_n_0\,
      I3 => \pwmRef_reg[15]_i_6__1_0\(28),
      O => \pwmRef[15]_i_28__1_n_0\
    );
\pwmRef[15]_i_290__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(26),
      I1 => p_0_in0_in(26),
      O => \pwmRef[15]_i_290__1_n_0\
    );
\pwmRef[15]_i_291__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(25),
      I1 => p_0_in0_in(25),
      O => \pwmRef[15]_i_291__1_n_0\
    );
\pwmRef[15]_i_292__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(24),
      I1 => p_0_in0_in(24),
      O => \pwmRef[15]_i_292__1_n_0\
    );
\pwmRef[15]_i_293__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[6]_i_1__1_n_0\,
      I1 => \result3__5\(6),
      I2 => \lastError[7]_i_1__1_n_0\,
      I3 => \result3__5\(7),
      O => \pwmRef[15]_i_293__1_n_0\
    );
\pwmRef[15]_i_294__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[4]_i_1__1_n_0\,
      I1 => \result3__5\(4),
      I2 => \lastError[5]_i_1__1_n_0\,
      I3 => \result3__5\(5),
      O => \pwmRef[15]_i_294__1_n_0\
    );
\pwmRef[15]_i_295__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[2]_i_1__1_n_0\,
      I1 => \result3__5\(2),
      I2 => \lastError[3]_i_1__1_n_0\,
      I3 => \result3__5\(3),
      O => \pwmRef[15]_i_295__1_n_0\
    );
\pwmRef[15]_i_296__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[0]_i_1__1_n_0\,
      I1 => \result3__5\(0),
      I2 => \lastError[1]_i_1__1_n_0\,
      I3 => \result3__5\(1),
      O => \pwmRef[15]_i_296__1_n_0\
    );
\pwmRef[15]_i_297__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[6]_i_1__1_n_0\,
      I1 => \result3__5\(7),
      I2 => \lastError[7]_i_1__1_n_0\,
      I3 => \result3__5\(6),
      O => \pwmRef[15]_i_297__1_n_0\
    );
\pwmRef[15]_i_298__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[4]_i_1__1_n_0\,
      I1 => \result3__5\(5),
      I2 => \lastError[5]_i_1__1_n_0\,
      I3 => \result3__5\(4),
      O => \pwmRef[15]_i_298__1_n_0\
    );
\pwmRef[15]_i_299__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[2]_i_1__1_n_0\,
      I1 => \result3__5\(3),
      I2 => \lastError[3]_i_1__1_n_0\,
      I3 => \result3__5\(2),
      O => \pwmRef[15]_i_299__1_n_0\
    );
\pwmRef[15]_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_44__1_n_0\,
      I1 => \pwmRef_reg[15]_i_6__1_0\(27),
      I2 => \pwmRef[15]_i_45__1_n_0\,
      I3 => \pwmRef_reg[15]_i_6__1_0\(26),
      O => \pwmRef[15]_i_29__1_n_0\
    );
\pwmRef[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[15]_i_4__1_n_0\,
      I2 => \pwmRef[15]_i_5__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(15),
      I4 => \pwmRef_reg[15]_i_6__1_0\(15),
      I5 => result10_in,
      O => \pwmRef[15]_i_2__1_n_0\
    );
\pwmRef[15]_i_300__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[0]_i_1__1_n_0\,
      I1 => \result3__5\(1),
      I2 => \lastError[1]_i_1__1_n_0\,
      I3 => \result3__5\(0),
      O => \pwmRef[15]_i_300__1_n_0\
    );
\pwmRef[15]_i_303__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(23),
      O => \pwmRef[15]_i_303__1_n_0\
    );
\pwmRef[15]_i_304__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(22),
      O => \pwmRef[15]_i_304__1_n_0\
    );
\pwmRef[15]_i_305__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(21),
      O => \pwmRef[15]_i_305__1_n_0\
    );
\pwmRef[15]_i_306__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(20),
      O => \pwmRef[15]_i_306__1_n_0\
    );
\pwmRef[15]_i_307__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(19),
      O => \pwmRef[15]_i_307__1_n_0\
    );
\pwmRef[15]_i_308__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(18),
      O => \pwmRef[15]_i_308__1_n_0\
    );
\pwmRef[15]_i_309__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(17),
      O => \pwmRef[15]_i_309__1_n_0\
    );
\pwmRef[15]_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_46__1_n_0\,
      I1 => \pwmRef_reg[15]_i_6__1_0\(25),
      I2 => \pwmRef[15]_i_47__1_n_0\,
      I3 => \pwmRef_reg[15]_i_6__1_0\(24),
      O => \pwmRef[15]_i_30__1_n_0\
    );
\pwmRef[15]_i_310__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(16),
      O => \pwmRef[15]_i_310__1_n_0\
    );
\pwmRef[15]_i_311__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[6]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(6),
      I2 => \pwmRef_reg[15]_i_49__1_0\(7),
      I3 => \lastError[7]_i_1__1_n_0\,
      O => \pwmRef[15]_i_311__1_n_0\
    );
\pwmRef[15]_i_312__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[4]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(4),
      I2 => \pwmRef_reg[15]_i_49__1_0\(5),
      I3 => \lastError[5]_i_1__1_n_0\,
      O => \pwmRef[15]_i_312__1_n_0\
    );
\pwmRef[15]_i_313__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[2]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(2),
      I2 => \pwmRef_reg[15]_i_49__1_0\(3),
      I3 => \lastError[3]_i_1__1_n_0\,
      O => \pwmRef[15]_i_313__1_n_0\
    );
\pwmRef[15]_i_314__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[0]_i_1__1_n_0\,
      I1 => \pwmRef_reg[15]_i_49__1_0\(0),
      I2 => \pwmRef_reg[15]_i_49__1_0\(1),
      I3 => \lastError[1]_i_1__1_n_0\,
      O => \pwmRef[15]_i_314__1_n_0\
    );
\pwmRef[15]_i_315__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[6]_i_1__1_n_0\,
      I1 => \lastError[7]_i_1__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_0\(7),
      I3 => \pwmRef_reg[15]_i_49__1_0\(6),
      O => \pwmRef[15]_i_315__1_n_0\
    );
\pwmRef[15]_i_316__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[4]_i_1__1_n_0\,
      I1 => \lastError[5]_i_1__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_0\(5),
      I3 => \pwmRef_reg[15]_i_49__1_0\(4),
      O => \pwmRef[15]_i_316__1_n_0\
    );
\pwmRef[15]_i_317__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[2]_i_1__1_n_0\,
      I1 => \lastError[3]_i_1__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_0\(3),
      I3 => \pwmRef_reg[15]_i_49__1_0\(2),
      O => \pwmRef[15]_i_317__1_n_0\
    );
\pwmRef[15]_i_318__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[0]_i_1__1_n_0\,
      I1 => \lastError[1]_i_1__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_0\(1),
      I3 => \pwmRef_reg[15]_i_49__1_0\(0),
      O => \pwmRef[15]_i_318__1_n_0\
    );
\pwmRef[15]_i_319__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_99\,
      I1 => result3_n_99,
      O => \pwmRef[15]_i_319__1_n_0\
    );
\pwmRef[15]_i_320__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_100\,
      I1 => result3_n_100,
      O => \pwmRef[15]_i_320__1_n_0\
    );
\pwmRef[15]_i_321__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_101\,
      I1 => result3_n_101,
      O => \pwmRef[15]_i_321__1_n_0\
    );
\pwmRef[15]_i_322__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_102\,
      I1 => result3_n_102,
      O => \pwmRef[15]_i_322__1_n_0\
    );
\pwmRef[15]_i_323__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(23),
      I1 => p_0_in0_in(23),
      O => \pwmRef[15]_i_323__1_n_0\
    );
\pwmRef[15]_i_324__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(22),
      I1 => p_0_in0_in(22),
      O => \pwmRef[15]_i_324__1_n_0\
    );
\pwmRef[15]_i_325__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(21),
      I1 => p_0_in0_in(21),
      O => \pwmRef[15]_i_325__1_n_0\
    );
\pwmRef[15]_i_326__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(20),
      I1 => p_0_in0_in(20),
      O => \pwmRef[15]_i_326__1_n_0\
    );
\pwmRef[15]_i_327__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_103\,
      I1 => result3_n_103,
      O => \pwmRef[15]_i_327__1_n_0\
    );
\pwmRef[15]_i_328__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_104\,
      I1 => result3_n_104,
      O => \pwmRef[15]_i_328__1_n_0\
    );
\pwmRef[15]_i_329__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_105\,
      I1 => result3_n_105,
      O => \pwmRef[15]_i_329__1_n_0\
    );
\pwmRef[15]_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_80__1_n_0\,
      I1 => \pwmRef_reg[15]_i_3__1_0\(22),
      I2 => \pwmRef_reg[15]_i_3__1_0\(23),
      I3 => \pwmRef[15]_i_81__1_n_0\,
      O => \pwmRef[15]_i_32__1_n_0\
    );
\pwmRef[15]_i_330__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(19),
      I1 => p_0_in0_in(19),
      O => \pwmRef[15]_i_330__1_n_0\
    );
\pwmRef[15]_i_331__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(18),
      I1 => p_0_in0_in(18),
      O => \pwmRef[15]_i_331__1_n_0\
    );
\pwmRef[15]_i_332__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(17),
      I1 => p_0_in0_in(17),
      O => \pwmRef[15]_i_332__1_n_0\
    );
\pwmRef[15]_i_335__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(15),
      O => \pwmRef[15]_i_335__1_n_0\
    );
\pwmRef[15]_i_336__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(14),
      O => \pwmRef[15]_i_336__1_n_0\
    );
\pwmRef[15]_i_337__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(13),
      O => \pwmRef[15]_i_337__1_n_0\
    );
\pwmRef[15]_i_338__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(12),
      O => \pwmRef[15]_i_338__1_n_0\
    );
\pwmRef[15]_i_339__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(11),
      O => \pwmRef[15]_i_339__1_n_0\
    );
\pwmRef[15]_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_82__1_n_0\,
      I1 => \pwmRef_reg[15]_i_3__1_0\(20),
      I2 => \pwmRef_reg[15]_i_3__1_0\(21),
      I3 => \pwmRef[15]_i_83__1_n_0\,
      O => \pwmRef[15]_i_33__1_n_0\
    );
\pwmRef[15]_i_340__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(10),
      O => \pwmRef[15]_i_340__1_n_0\
    );
\pwmRef[15]_i_341__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(9),
      O => \pwmRef[15]_i_341__1_n_0\
    );
\pwmRef[15]_i_342__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(8),
      O => \pwmRef[15]_i_342__1_n_0\
    );
\pwmRef[15]_i_343__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(7),
      O => \pwmRef[15]_i_343__1_n_0\
    );
\pwmRef[15]_i_344__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(6),
      O => \pwmRef[15]_i_344__1_n_0\
    );
\pwmRef[15]_i_345__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(5),
      O => \pwmRef[15]_i_345__1_n_0\
    );
\pwmRef[15]_i_346__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(4),
      O => \pwmRef[15]_i_346__1_n_0\
    );
\pwmRef[15]_i_347__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(3),
      O => \pwmRef[15]_i_347__1_n_0\
    );
\pwmRef[15]_i_348__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(2),
      O => \pwmRef[15]_i_348__1_n_0\
    );
\pwmRef[15]_i_349__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__1_0\(1),
      O => \pwmRef[15]_i_349__1_n_0\
    );
\pwmRef[15]_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[15]_i_84__1_n_0\,
      I1 => \pwmRef[15]_i_85__1_n_0\,
      I2 => \pwmRef_reg[15]_i_3__1_0\(18),
      I3 => \pwmRef_reg[15]_i_3__1_0\(19),
      I4 => \pwmRef[15]_i_86__1_n_0\,
      I5 => \pwmRef[15]_i_87__1_n_0\,
      O => \pwmRef[15]_i_34__1_n_0\
    );
\pwmRef[15]_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[15]_i_88__1_n_0\,
      I1 => \pwmRef[15]_i_89__1_n_0\,
      I2 => \pwmRef_reg[15]_i_3__1_0\(16),
      I3 => \pwmRef_reg[15]_i_3__1_0\(17),
      I4 => \pwmRef[15]_i_90__1_n_0\,
      I5 => \pwmRef[15]_i_91__1_n_0\,
      O => \pwmRef[15]_i_35__1_n_0\
    );
\pwmRef[15]_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_80__1_n_0\,
      I1 => \pwmRef[15]_i_81__1_n_0\,
      I2 => \pwmRef_reg[15]_i_3__1_0\(23),
      I3 => \pwmRef_reg[15]_i_3__1_0\(22),
      O => \pwmRef[15]_i_36__1_n_0\
    );
\pwmRef[15]_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_82__1_n_0\,
      I1 => \pwmRef[15]_i_83__1_n_0\,
      I2 => \pwmRef_reg[15]_i_3__1_0\(21),
      I3 => \pwmRef_reg[15]_i_3__1_0\(20),
      O => \pwmRef[15]_i_37__1_n_0\
    );
\pwmRef[15]_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[15]_i_84__1_n_0\,
      I1 => \pwmRef[15]_i_85__1_n_0\,
      I2 => \pwmRef[15]_i_86__1_n_0\,
      I3 => \pwmRef[15]_i_87__1_n_0\,
      I4 => \pwmRef_reg[15]_i_3__1_0\(19),
      I5 => \pwmRef_reg[15]_i_3__1_0\(18),
      O => \pwmRef[15]_i_38__1_n_0\
    );
\pwmRef[15]_i_39__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[15]_i_88__1_n_0\,
      I1 => \pwmRef[15]_i_89__1_n_0\,
      I2 => \pwmRef[15]_i_90__1_n_0\,
      I3 => \pwmRef[15]_i_91__1_n_0\,
      I4 => \pwmRef_reg[15]_i_3__1_0\(17),
      I5 => \pwmRef_reg[15]_i_3__1_0\(16),
      O => \pwmRef[15]_i_39__1_n_0\
    );
\pwmRef[15]_i_40__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => result1(31),
      I1 => \pwmRef[15]_i_19__1_n_0\,
      I2 => \pwmRef[15]_i_92__1_n_0\,
      I3 => \pwmRef[15]_i_16__1_n_0\,
      I4 => \pwmRef[15]_i_93__1_n_0\,
      I5 => \pwmRef[15]_i_27__1_0\(30),
      O => \pwmRef[15]_i_40__1_n_0\
    );
\pwmRef[15]_i_41__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => result1(31),
      I1 => \pwmRef_reg[15]_i_48__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_n_0\,
      I3 => \pwmRef[15]_i_93__1_n_0\,
      I4 => \pwmRef[15]_i_27__1_0\(31),
      O => \pwmRef[15]_i_41__1_n_0\
    );
\pwmRef[15]_i_42__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_94__1_n_0\,
      I1 => \pwmRef[15]_i_95__1_n_0\,
      I2 => \pwmRef[15]_i_17__1_n_0\,
      I3 => \pwmRef[15]_i_16__1_n_0\,
      I4 => \pwmRef[15]_i_93__1_n_0\,
      I5 => \pwmRef[15]_i_27__1_0\(28),
      O => \pwmRef[15]_i_42__1_n_0\
    );
\pwmRef[15]_i_43__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => result0(29),
      I1 => \pwmRef_reg[15]_i_48__1_n_0\,
      I2 => \pwmRef_reg[15]_i_49__1_n_0\,
      I3 => \pwmRef[15]_i_93__1_n_0\,
      I4 => \pwmRef[15]_i_27__1_0\(29),
      O => \pwmRef[15]_i_43__1_n_0\
    );
\pwmRef[15]_i_44__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_97__1_n_0\,
      I1 => \pwmRef[15]_i_98__1_n_0\,
      I2 => \pwmRef[15]_i_17__1_n_0\,
      I3 => \pwmRef[15]_i_16__1_n_0\,
      I4 => \pwmRef[15]_i_93__1_n_0\,
      I5 => \pwmRef[15]_i_27__1_0\(26),
      O => \pwmRef[15]_i_44__1_n_0\
    );
\pwmRef[15]_i_45__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_99__1_n_0\,
      I1 => \pwmRef[15]_i_100__1_n_0\,
      I2 => \pwmRef[15]_i_17__1_n_0\,
      I3 => \pwmRef[15]_i_16__1_n_0\,
      I4 => \pwmRef[15]_i_93__1_n_0\,
      I5 => \pwmRef[15]_i_27__1_0\(27),
      O => \pwmRef[15]_i_45__1_n_0\
    );
\pwmRef[15]_i_46__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_101__1_n_0\,
      I1 => \pwmRef[15]_i_102__1_n_0\,
      I2 => \pwmRef[15]_i_17__1_n_0\,
      I3 => \pwmRef[15]_i_16__1_n_0\,
      I4 => \pwmRef[15]_i_93__1_n_0\,
      I5 => \pwmRef[15]_i_27__1_0\(24),
      O => \pwmRef[15]_i_46__1_n_0\
    );
\pwmRef[15]_i_47__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_103__1_n_0\,
      I1 => \pwmRef[15]_i_104__1_n_0\,
      I2 => \pwmRef[15]_i_17__1_n_0\,
      I3 => \pwmRef[15]_i_16__1_n_0\,
      I4 => \pwmRef[15]_i_93__1_n_0\,
      I5 => \pwmRef[15]_i_27__1_0\(25),
      O => \pwmRef[15]_i_47__1_n_0\
    );
\pwmRef[15]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(15),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_4__1_n_0\
    );
\pwmRef[15]_i_50__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pwmRef[15]_i_50__1_0\(29),
      I1 => \pwmRef[15]_i_50__1_0\(30),
      I2 => \pwmRef[15]_i_50__1_0\(22),
      I3 => \pwmRef[15]_i_123__1_n_0\,
      I4 => \pwmRef[15]_i_124__1_n_0\,
      O => \pwmRef[15]_i_50__1_n_0\
    );
\pwmRef[15]_i_51__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \pwmRef[15]_i_50__1_0\(7),
      I1 => \pwmRef[15]_i_50__1_0\(8),
      I2 => \pwmRef[15]_i_50__1_0\(5),
      I3 => \pwmRef[15]_i_50__1_0\(6),
      I4 => \pwmRef[15]_i_125__1_n_0\,
      O => \pwmRef[15]_i_51__1_n_0\
    );
\pwmRef[15]_i_52__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \pwmRef[15]_i_50__1_0\(17),
      I1 => \pwmRef[15]_i_50__1_0\(18),
      I2 => \pwmRef[15]_i_50__1_0\(19),
      I3 => \pwmRef[15]_i_50__1_0\(20),
      I4 => \pwmRef[15]_i_126__1_n_0\,
      O => \pwmRef[15]_i_52__1_n_0\
    );
\pwmRef[15]_i_53__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(30),
      I1 => \pwmRef[15]_i_50__1_0\(3),
      I2 => result1(22),
      I3 => \pwmRef[15]_i_50__1_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_53__1_n_0\
    );
\pwmRef[15]_i_54__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(26),
      I1 => \pwmRef[15]_i_50__1_0\(3),
      I2 => result1(18),
      I3 => \pwmRef[15]_i_50__1_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_54__1_n_0\
    );
\pwmRef[15]_i_55__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(28),
      I1 => \pwmRef[15]_i_50__1_0\(3),
      I2 => result1(20),
      I3 => \pwmRef[15]_i_50__1_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_55__1_n_0\
    );
\pwmRef[15]_i_56__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(24),
      I1 => \pwmRef[15]_i_50__1_0\(3),
      I2 => result1(16),
      I3 => \pwmRef[15]_i_50__1_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_56__1_n_0\
    );
\pwmRef[15]_i_57__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(29),
      I1 => \pwmRef[15]_i_50__1_0\(3),
      I2 => result1(21),
      I3 => \pwmRef[15]_i_50__1_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_57__1_n_0\
    );
\pwmRef[15]_i_58__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(25),
      I1 => \pwmRef[15]_i_50__1_0\(3),
      I2 => result1(17),
      I3 => \pwmRef[15]_i_50__1_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_58__1_n_0\
    );
\pwmRef[15]_i_59__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(27),
      I1 => \pwmRef[15]_i_50__1_0\(3),
      I2 => result1(19),
      I3 => \pwmRef[15]_i_50__1_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_59__1_n_0\
    );
\pwmRef[15]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[15]_i_18__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[15]_i_20__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[15]_i_5__1_n_0\
    );
\pwmRef[15]_i_60__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(23),
      I1 => \pwmRef[15]_i_50__1_0\(3),
      I2 => result1(15),
      I3 => \pwmRef[15]_i_50__1_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_60__1_n_0\
    );
\pwmRef[15]_i_63__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_80__1_n_0\,
      I1 => \pwmRef_reg[15]_i_6__1_0\(22),
      I2 => \pwmRef[15]_i_81__1_n_0\,
      I3 => \pwmRef_reg[15]_i_6__1_0\(23),
      O => \pwmRef[15]_i_63__1_n_0\
    );
\pwmRef[15]_i_64__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_82__1_n_0\,
      I1 => \pwmRef_reg[15]_i_6__1_0\(20),
      I2 => \pwmRef[15]_i_83__1_n_0\,
      I3 => \pwmRef_reg[15]_i_6__1_0\(21),
      O => \pwmRef[15]_i_64__1_n_0\
    );
\pwmRef[15]_i_65__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[15]_i_84__1_n_0\,
      I1 => \pwmRef[15]_i_85__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(18),
      I3 => \pwmRef[15]_i_86__1_n_0\,
      I4 => \pwmRef[15]_i_87__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(19),
      O => \pwmRef[15]_i_65__1_n_0\
    );
\pwmRef[15]_i_66__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[15]_i_88__1_n_0\,
      I1 => \pwmRef[15]_i_89__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(16),
      I3 => \pwmRef[15]_i_90__1_n_0\,
      I4 => \pwmRef[15]_i_91__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(17),
      O => \pwmRef[15]_i_66__1_n_0\
    );
\pwmRef[15]_i_67__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_80__1_n_0\,
      I1 => \pwmRef_reg[15]_i_6__1_0\(23),
      I2 => \pwmRef[15]_i_81__1_n_0\,
      I3 => \pwmRef_reg[15]_i_6__1_0\(22),
      O => \pwmRef[15]_i_67__1_n_0\
    );
\pwmRef[15]_i_68__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_82__1_n_0\,
      I1 => \pwmRef_reg[15]_i_6__1_0\(21),
      I2 => \pwmRef[15]_i_83__1_n_0\,
      I3 => \pwmRef_reg[15]_i_6__1_0\(20),
      O => \pwmRef[15]_i_68__1_n_0\
    );
\pwmRef[15]_i_69__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[15]_i_84__1_n_0\,
      I1 => \pwmRef[15]_i_85__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(19),
      I3 => \pwmRef[15]_i_86__1_n_0\,
      I4 => \pwmRef[15]_i_87__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(18),
      O => \pwmRef[15]_i_69__1_n_0\
    );
\pwmRef[15]_i_70__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[15]_i_88__1_n_0\,
      I1 => \pwmRef[15]_i_89__1_n_0\,
      I2 => \pwmRef_reg[15]_i_6__1_0\(17),
      I3 => \pwmRef[15]_i_90__1_n_0\,
      I4 => \pwmRef[15]_i_91__1_n_0\,
      I5 => \pwmRef_reg[15]_i_6__1_0\(16),
      O => \pwmRef[15]_i_70__1_n_0\
    );
\pwmRef[15]_i_72__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[14]_i_3__1_n_0\,
      I1 => \pwmRef[14]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_3__1_0\(14),
      I3 => \pwmRef_reg[15]_i_3__1_0\(15),
      I4 => \pwmRef[15]_i_5__1_n_0\,
      I5 => \pwmRef[15]_i_4__1_n_0\,
      O => \pwmRef[15]_i_72__1_n_0\
    );
\pwmRef[15]_i_73__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[12]_i_3__1_n_0\,
      I1 => \pwmRef[12]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_3__1_0\(12),
      I3 => \pwmRef_reg[15]_i_3__1_0\(13),
      I4 => \pwmRef[13]_i_3__1_n_0\,
      I5 => \pwmRef[13]_i_2__1_n_0\,
      O => \pwmRef[15]_i_73__1_n_0\
    );
\pwmRef[15]_i_74__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[10]_i_3__1_n_0\,
      I1 => \pwmRef[10]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_3__1_0\(10),
      I3 => \pwmRef_reg[15]_i_3__1_0\(11),
      I4 => \pwmRef[11]_i_3__1_n_0\,
      I5 => \pwmRef[11]_i_2__1_n_0\,
      O => \pwmRef[15]_i_74__1_n_0\
    );
\pwmRef[15]_i_75__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[8]_i_3__1_n_0\,
      I1 => \pwmRef[8]_i_2__1_n_0\,
      I2 => \pwmRef_reg[15]_i_3__1_0\(8),
      I3 => \pwmRef_reg[15]_i_3__1_0\(9),
      I4 => \pwmRef[9]_i_3__1_n_0\,
      I5 => \pwmRef[9]_i_2__1_n_0\,
      O => \pwmRef[15]_i_75__1_n_0\
    );
\pwmRef[15]_i_76__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[14]_i_3__1_n_0\,
      I1 => \pwmRef[14]_i_2__1_n_0\,
      I2 => \pwmRef[15]_i_5__1_n_0\,
      I3 => \pwmRef[15]_i_4__1_n_0\,
      I4 => \pwmRef_reg[15]_i_3__1_0\(15),
      I5 => \pwmRef_reg[15]_i_3__1_0\(14),
      O => \pwmRef[15]_i_76__1_n_0\
    );
\pwmRef[15]_i_77__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[12]_i_3__1_n_0\,
      I1 => \pwmRef[12]_i_2__1_n_0\,
      I2 => \pwmRef[13]_i_3__1_n_0\,
      I3 => \pwmRef[13]_i_2__1_n_0\,
      I4 => \pwmRef_reg[15]_i_3__1_0\(13),
      I5 => \pwmRef_reg[15]_i_3__1_0\(12),
      O => \pwmRef[15]_i_77__1_n_0\
    );
\pwmRef[15]_i_78__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[10]_i_3__1_n_0\,
      I1 => \pwmRef[10]_i_2__1_n_0\,
      I2 => \pwmRef[11]_i_3__1_n_0\,
      I3 => \pwmRef[11]_i_2__1_n_0\,
      I4 => \pwmRef_reg[15]_i_3__1_0\(11),
      I5 => \pwmRef_reg[15]_i_3__1_0\(10),
      O => \pwmRef[15]_i_78__1_n_0\
    );
\pwmRef[15]_i_79__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[8]_i_3__1_n_0\,
      I1 => \pwmRef[8]_i_2__1_n_0\,
      I2 => \pwmRef[9]_i_3__1_n_0\,
      I3 => \pwmRef[9]_i_2__1_n_0\,
      I4 => \pwmRef_reg[15]_i_3__1_0\(9),
      I5 => \pwmRef_reg[15]_i_3__1_0\(8),
      O => \pwmRef[15]_i_79__1_n_0\
    );
\pwmRef[15]_i_80__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAE0000"
    )
        port map (
      I0 => \pwmRef[15]_i_21__1_n_0\,
      I1 => \pwmRef[15]_i_155__1_n_0\,
      I2 => \pwmRef[15]_i_19__1_n_0\,
      I3 => \pwmRef[15]_i_156__1_n_0\,
      I4 => \pwmRef[15]_i_16__1_n_0\,
      I5 => \pwmRef[15]_i_157__1_n_0\,
      O => \pwmRef[15]_i_80__1_n_0\
    );
\pwmRef[15]_i_81__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_158__1_n_0\,
      I1 => \pwmRef[15]_i_159__1_n_0\,
      I2 => \pwmRef[15]_i_17__1_n_0\,
      I3 => \pwmRef[15]_i_16__1_n_0\,
      I4 => \pwmRef[15]_i_93__1_n_0\,
      I5 => \pwmRef[15]_i_27__1_0\(23),
      O => \pwmRef[15]_i_81__1_n_0\
    );
\pwmRef[15]_i_82__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAE0000"
    )
        port map (
      I0 => \pwmRef[15]_i_21__1_n_0\,
      I1 => \pwmRef[15]_i_160__1_n_0\,
      I2 => \pwmRef[15]_i_19__1_n_0\,
      I3 => \pwmRef[15]_i_161__1_n_0\,
      I4 => \pwmRef[15]_i_16__1_n_0\,
      I5 => \pwmRef[15]_i_162__1_n_0\,
      O => \pwmRef[15]_i_82__1_n_0\
    );
\pwmRef[15]_i_83__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAE0000"
    )
        port map (
      I0 => \pwmRef[15]_i_21__1_n_0\,
      I1 => \pwmRef[15]_i_163__1_n_0\,
      I2 => \pwmRef[15]_i_19__1_n_0\,
      I3 => \pwmRef[15]_i_164__1_n_0\,
      I4 => \pwmRef[15]_i_16__1_n_0\,
      I5 => \pwmRef[15]_i_165__1_n_0\,
      O => \pwmRef[15]_i_83__1_n_0\
    );
\pwmRef[15]_i_84__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[15]_i_166__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[15]_i_167__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[15]_i_84__1_n_0\
    );
\pwmRef[15]_i_85__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(18),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_85__1_n_0\
    );
\pwmRef[15]_i_86__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[15]_i_160__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[15]_i_166__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[15]_i_86__1_n_0\
    );
\pwmRef[15]_i_87__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(19),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_87__1_n_0\
    );
\pwmRef[15]_i_88__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[15]_i_168__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[15]_i_18__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[15]_i_88__1_n_0\
    );
\pwmRef[15]_i_89__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(16),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_89__1_n_0\
    );
\pwmRef[15]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_40__1_n_0\,
      I1 => \pwmRef_reg[15]_i_3__1_0\(30),
      I2 => \pwmRef[15]_i_41__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(31),
      O => \pwmRef[15]_i_8__1_n_0\
    );
\pwmRef[15]_i_90__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[15]_i_167__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[15]_i_168__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[15]_i_90__1_n_0\
    );
\pwmRef[15]_i_91__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(17),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_91__1_n_0\
    );
\pwmRef[15]_i_92__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000004"
    )
        port map (
      I0 => \pwmRef[15]_i_50__1_0\(1),
      I1 => result1(30),
      I2 => \pwmRef[15]_i_50__1_0\(4),
      I3 => \pwmRef[15]_i_50__1_0\(3),
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => result1(31),
      O => \pwmRef[15]_i_92__1_n_0\
    );
\pwmRef[15]_i_93__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \lastError_reg[0]_2\,
      I1 => \lastError_reg[0]_1\,
      I2 => \lastError_reg[0]_0\,
      O => \pwmRef[15]_i_93__1_n_0\
    );
\pwmRef[15]_i_94__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__1_n_0\,
      I1 => \pwmRef[15]_i_169__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_170__1_n_0\,
      I4 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[15]_i_94__1_n_0\
    );
\pwmRef[15]_i_95__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000004"
    )
        port map (
      I0 => \pwmRef[15]_i_50__1_0\(1),
      I1 => result1(29),
      I2 => \pwmRef[15]_i_50__1_0\(4),
      I3 => \pwmRef[15]_i_50__1_0\(3),
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => result1(31),
      O => \pwmRef[15]_i_95__1_n_0\
    );
\pwmRef[15]_i_96__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \pwmRef[15]_i_21__1_n_0\,
      I1 => \pwmRef[15]_i_95__1_n_0\,
      I2 => \pwmRef[15]_i_19__1_n_0\,
      I3 => \pwmRef[15]_i_92__1_n_0\,
      I4 => \pwmRef[15]_i_17__1_n_0\,
      O => result0(29)
    );
\pwmRef[15]_i_97__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__1_n_0\,
      I1 => \pwmRef[15]_i_170__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_171__1_n_0\,
      I4 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[15]_i_97__1_n_0\
    );
\pwmRef[15]_i_98__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_172__1_n_0\,
      I1 => \pwmRef[15]_i_50__1_0\(1),
      I2 => \pwmRef[15]_i_173__1_n_0\,
      O => \pwmRef[15]_i_98__1_n_0\
    );
\pwmRef[15]_i_99__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__1_n_0\,
      I1 => \pwmRef[15]_i_172__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[15]_i_173__1_n_0\,
      I4 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[15]_i_99__1_n_0\
    );
\pwmRef[15]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_42__1_n_0\,
      I1 => \pwmRef_reg[15]_i_3__1_0\(28),
      I2 => \pwmRef_reg[15]_i_3__1_0\(29),
      I3 => \pwmRef[15]_i_43__1_n_0\,
      O => \pwmRef[15]_i_9__1_n_0\
    );
\pwmRef[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[1]_i_2__1_n_0\,
      I2 => \pwmRef[1]_i_3__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(1),
      I4 => \pwmRef_reg[15]_i_6__1_0\(1),
      I5 => result10_in,
      O => \pwmRef[1]_i_1__1_n_0\
    );
\pwmRef[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(1),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[1]_i_2__1_n_0\
    );
\pwmRef[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[1]_i_4__1_n_0\,
      I2 => \pwmRef[15]_i_19__1_n_0\,
      I3 => \pwmRef[2]_i_4__1_n_0\,
      I4 => \pwmRef[15]_i_17__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[1]_i_3__1_n_0\
    );
\pwmRef[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \pwmRef[1]_i_5__1_n_0\,
      I1 => \pwmRef[5]_i_5__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[7]_i_5__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[3]_i_5__1_n_0\,
      O => \pwmRef[1]_i_4__1_n_0\
    );
\pwmRef[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(1),
      I1 => result1(17),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(25),
      I4 => \pwmRef[15]_i_50__1_0\(4),
      I5 => result1(9),
      O => \pwmRef[1]_i_5__1_n_0\
    );
\pwmRef[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[2]_i_2__1_n_0\,
      I2 => \pwmRef[2]_i_3__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(2),
      I4 => \pwmRef_reg[15]_i_6__1_0\(2),
      I5 => result10_in,
      O => \pwmRef[2]_i_1__1_n_0\
    );
\pwmRef[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(2),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[2]_i_2__1_n_0\
    );
\pwmRef[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[3]_i_4__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[2]_i_4__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[2]_i_3__1_n_0\
    );
\pwmRef[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[8]_i_5__1_n_0\,
      I1 => \pwmRef[4]_i_5__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[6]_i_5__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[2]_i_5__1_n_0\,
      O => \pwmRef[2]_i_4__1_n_0\
    );
\pwmRef[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(2),
      I1 => result1(18),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(26),
      I4 => \pwmRef[15]_i_50__1_0\(4),
      I5 => result1(10),
      O => \pwmRef[2]_i_5__1_n_0\
    );
\pwmRef[3]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(2),
      I1 => \result3__0_n_103\,
      I2 => \result3__0_n_102\,
      I3 => p_1_in1_in(3),
      O => \pwmRef[3]_i_10__1_n_0\
    );
\pwmRef[3]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(1),
      I1 => \result3__0_n_104\,
      I2 => \result3__0_n_103\,
      I3 => p_1_in1_in(2),
      O => \pwmRef[3]_i_11__1_n_0\
    );
\pwmRef[3]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(0),
      I1 => \result3__0_n_105\,
      I2 => \result3__0_n_104\,
      I3 => p_1_in1_in(1),
      O => \pwmRef[3]_i_12__1_n_0\
    );
\pwmRef[3]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(0),
      I1 => \result3__0_n_105\,
      O => \pwmRef[3]_i_13__1_n_0\
    );
\pwmRef[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[3]_i_2__1_n_0\,
      I2 => \pwmRef[3]_i_3__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(3),
      I4 => \pwmRef_reg[15]_i_6__1_0\(3),
      I5 => result10_in,
      O => \pwmRef[3]_i_1__1_n_0\
    );
\pwmRef[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(3),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[3]_i_2__1_n_0\
    );
\pwmRef[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[4]_i_4__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[3]_i_4__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[3]_i_3__1_n_0\
    );
\pwmRef[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[9]_i_5__1_n_0\,
      I1 => \pwmRef[5]_i_5__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[7]_i_5__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[3]_i_5__1_n_0\,
      O => \pwmRef[3]_i_4__1_n_0\
    );
\pwmRef[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(3),
      I1 => result1(19),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(27),
      I4 => \pwmRef[15]_i_50__1_0\(4),
      I5 => result1(11),
      O => \pwmRef[3]_i_5__1_n_0\
    );
\pwmRef[3]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_103\,
      I1 => p_1_in1_in(2),
      O => \pwmRef[3]_i_7__1_n_0\
    );
\pwmRef[3]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_104\,
      I1 => p_1_in1_in(1),
      O => \pwmRef[3]_i_8__1_n_0\
    );
\pwmRef[3]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_105\,
      I1 => p_1_in1_in(0),
      O => \pwmRef[3]_i_9__1_n_0\
    );
\pwmRef[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[4]_i_2__1_n_0\,
      I2 => \pwmRef[4]_i_3__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(4),
      I4 => \pwmRef_reg[15]_i_6__1_0\(4),
      I5 => result10_in,
      O => \pwmRef[4]_i_1__1_n_0\
    );
\pwmRef[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(4),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[4]_i_2__1_n_0\
    );
\pwmRef[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[5]_i_4__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[4]_i_4__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[4]_i_3__1_n_0\
    );
\pwmRef[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[10]_i_5__1_n_0\,
      I1 => \pwmRef[6]_i_5__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[8]_i_5__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[4]_i_5__1_n_0\,
      O => \pwmRef[4]_i_4__1_n_0\
    );
\pwmRef[4]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(4),
      I1 => result1(20),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(28),
      I4 => \pwmRef[15]_i_50__1_0\(4),
      I5 => result1(12),
      O => \pwmRef[4]_i_5__1_n_0\
    );
\pwmRef[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[5]_i_2__1_n_0\,
      I2 => \pwmRef[5]_i_3__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(5),
      I4 => \pwmRef_reg[15]_i_6__1_0\(5),
      I5 => result10_in,
      O => \pwmRef[5]_i_1__1_n_0\
    );
\pwmRef[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(5),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[5]_i_2__1_n_0\
    );
\pwmRef[5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[6]_i_4__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[5]_i_4__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[5]_i_3__1_n_0\
    );
\pwmRef[5]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[11]_i_5__1_n_0\,
      I1 => \pwmRef[7]_i_5__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[9]_i_5__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[5]_i_5__1_n_0\,
      O => \pwmRef[5]_i_4__1_n_0\
    );
\pwmRef[5]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(5),
      I1 => result1(21),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(29),
      I4 => \pwmRef[15]_i_50__1_0\(4),
      I5 => result1(13),
      O => \pwmRef[5]_i_5__1_n_0\
    );
\pwmRef[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[6]_i_2__1_n_0\,
      I2 => \pwmRef[6]_i_3__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(6),
      I4 => \pwmRef_reg[15]_i_6__1_0\(6),
      I5 => result10_in,
      O => \pwmRef[6]_i_1__1_n_0\
    );
\pwmRef[6]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(6),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[6]_i_2__1_n_0\
    );
\pwmRef[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[7]_i_4__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[6]_i_4__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[6]_i_3__1_n_0\
    );
\pwmRef[6]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[12]_i_5__1_n_0\,
      I1 => \pwmRef[8]_i_5__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[10]_i_5__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[6]_i_5__1_n_0\,
      O => \pwmRef[6]_i_4__1_n_0\
    );
\pwmRef[6]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(6),
      I1 => result1(22),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(30),
      I4 => \pwmRef[15]_i_50__1_0\(4),
      I5 => result1(14),
      O => \pwmRef[6]_i_5__1_n_0\
    );
\pwmRef[7]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_102\,
      I1 => p_1_in1_in(3),
      O => \pwmRef[7]_i_10__1_n_0\
    );
\pwmRef[7]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(6),
      I1 => \result3__0_n_99\,
      I2 => \result3__0_n_98\,
      I3 => p_1_in1_in(7),
      O => \pwmRef[7]_i_11__1_n_0\
    );
\pwmRef[7]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => \result3__0_n_100\,
      I2 => \result3__0_n_99\,
      I3 => p_1_in1_in(6),
      O => \pwmRef[7]_i_12__1_n_0\
    );
\pwmRef[7]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(4),
      I1 => \result3__0_n_101\,
      I2 => \result3__0_n_100\,
      I3 => p_1_in1_in(5),
      O => \pwmRef[7]_i_13__1_n_0\
    );
\pwmRef[7]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => \result3__0_n_102\,
      I2 => \result3__0_n_101\,
      I3 => p_1_in1_in(4),
      O => \pwmRef[7]_i_14__1_n_0\
    );
\pwmRef[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[7]_i_2__1_n_0\,
      I2 => \pwmRef[7]_i_3__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(7),
      I4 => \pwmRef_reg[15]_i_6__1_0\(7),
      I5 => result10_in,
      O => \pwmRef[7]_i_1__1_n_0\
    );
\pwmRef[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(7),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[7]_i_2__1_n_0\
    );
\pwmRef[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[8]_i_4__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[7]_i_4__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[7]_i_3__1_n_0\
    );
\pwmRef[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[13]_i_5__1_n_0\,
      I1 => \pwmRef[9]_i_5__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[11]_i_5__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[7]_i_5__1_n_0\,
      O => \pwmRef[7]_i_4__1_n_0\
    );
\pwmRef[7]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0A0C0CFA0A"
    )
        port map (
      I0 => result1(7),
      I1 => result1(23),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(15),
      I4 => \pwmRef[15]_i_50__1_0\(4),
      I5 => result1(31),
      O => \pwmRef[7]_i_5__1_n_0\
    );
\pwmRef[7]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_99\,
      I1 => p_1_in1_in(6),
      O => \pwmRef[7]_i_7__1_n_0\
    );
\pwmRef[7]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_100\,
      I1 => p_1_in1_in(5),
      O => \pwmRef[7]_i_8__1_n_0\
    );
\pwmRef[7]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_101\,
      I1 => p_1_in1_in(4),
      O => \pwmRef[7]_i_9__1_n_0\
    );
\pwmRef[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[8]_i_2__1_n_0\,
      I2 => \pwmRef[8]_i_3__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(8),
      I4 => \pwmRef_reg[15]_i_6__1_0\(8),
      I5 => result10_in,
      O => \pwmRef[8]_i_1__1_n_0\
    );
\pwmRef[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(8),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[8]_i_2__1_n_0\
    );
\pwmRef[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[9]_i_4__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[8]_i_4__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[8]_i_3__1_n_0\
    );
\pwmRef[8]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[14]_i_5__1_n_0\,
      I1 => \pwmRef[10]_i_5__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[12]_i_5__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[8]_i_5__1_n_0\,
      O => \pwmRef[8]_i_4__1_n_0\
    );
\pwmRef[8]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(16),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(24),
      I4 => \pwmRef[15]_i_50__1_0\(4),
      I5 => result1(8),
      O => \pwmRef[8]_i_5__1_n_0\
    );
\pwmRef[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__1_n_0\,
      I1 => \pwmRef[9]_i_2__1_n_0\,
      I2 => \pwmRef[9]_i_3__1_n_0\,
      I3 => \pwmRef_reg[15]_i_3__1_0\(9),
      I4 => \pwmRef_reg[15]_i_6__1_0\(9),
      I5 => result10_in,
      O => \pwmRef[9]_i_1__1_n_0\
    );
\pwmRef[9]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \pwmRef[15]_i_27__1_0\(9),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[9]_i_2__1_n_0\
    );
\pwmRef[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__1_n_0\,
      I1 => \pwmRef[15]_i_17__1_n_0\,
      I2 => \pwmRef[10]_i_4__1_n_0\,
      I3 => \pwmRef[15]_i_19__1_n_0\,
      I4 => \pwmRef[9]_i_4__1_n_0\,
      I5 => \pwmRef[15]_i_21__1_n_0\,
      O => \pwmRef[9]_i_3__1_n_0\
    );
\pwmRef[9]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_60__1_n_0\,
      I1 => \pwmRef[11]_i_5__1_n_0\,
      I2 => \pwmRef[15]_i_50__1_0\(1),
      I3 => \pwmRef[13]_i_5__1_n_0\,
      I4 => \pwmRef[15]_i_50__1_0\(2),
      I5 => \pwmRef[9]_i_5__1_n_0\,
      O => \pwmRef[9]_i_4__1_n_0\
    );
\pwmRef[9]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(17),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__1_0\(3),
      I3 => result1(25),
      I4 => \pwmRef[15]_i_50__1_0\(4),
      I5 => result1(9),
      O => \pwmRef[9]_i_5__1_n_0\
    );
\pwmRef_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[0]_i_1__1_n_0\,
      Q => \^pwmref_reg[14]_0\(0),
      R => '0'
    );
\pwmRef_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[10]_i_1__1_n_0\,
      Q => \^pwmref_reg[14]_0\(10),
      R => '0'
    );
\pwmRef_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[11]_i_1__1_n_0\,
      Q => \^pwmref_reg[14]_0\(11),
      R => '0'
    );
\pwmRef_reg[11]_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[7]_i_6__1_n_0\,
      CO(3) => \pwmRef_reg[11]_i_6__1_n_0\,
      CO(2) => \pwmRef_reg[11]_i_6__1_n_1\,
      CO(1) => \pwmRef_reg[11]_i_6__1_n_2\,
      CO(0) => \pwmRef_reg[11]_i_6__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[11]_i_7__1_n_0\,
      DI(2) => \pwmRef[11]_i_8__1_n_0\,
      DI(1) => \pwmRef[11]_i_9__1_n_0\,
      DI(0) => \pwmRef[11]_i_10__1_n_0\,
      O(3 downto 0) => result1(11 downto 8),
      S(3) => \pwmRef[11]_i_11__1_n_0\,
      S(2) => \pwmRef[11]_i_12__1_n_0\,
      S(1) => \pwmRef[11]_i_13__1_n_0\,
      S(0) => \pwmRef[11]_i_14__1_n_0\
    );
\pwmRef_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[12]_i_1__1_n_0\,
      Q => \^pwmref_reg[14]_0\(12),
      R => '0'
    );
\pwmRef_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[13]_i_1__1_n_0\,
      Q => \^pwmref_reg[14]_0\(13),
      R => '0'
    );
\pwmRef_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[14]_i_1__1_n_0\,
      Q => \^pwmref_reg[14]_0\(14),
      R => '0'
    );
\pwmRef_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[15]_i_2__1_n_0\,
      Q => \pwmRefs[2]_2\(0),
      R => '0'
    );
\pwmRef_reg[15]_i_105__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_176__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_105__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_105__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_105__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_105__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_177__1_n_0\,
      DI(2) => \pwmRef[15]_i_178__1_n_0\,
      DI(1) => \pwmRef[15]_i_179__1_n_0\,
      DI(0) => \pwmRef[15]_i_180__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_105__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_181__1_n_0\,
      S(2) => \pwmRef[15]_i_182__1_n_0\,
      S(1) => \pwmRef[15]_i_183__1_n_0\,
      S(0) => \pwmRef[15]_i_184__1_n_0\
    );
\pwmRef_reg[15]_i_114__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_187__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_114__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_114__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_114__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_114__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_188__1_n_0\,
      DI(2) => \pwmRef[15]_i_189__1_n_0\,
      DI(1) => \pwmRef[15]_i_190__1_n_0\,
      DI(0) => \pwmRef[15]_i_191__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_114__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_192__1_n_0\,
      S(2) => \pwmRef[15]_i_193__1_n_0\,
      S(1) => \pwmRef[15]_i_194__1_n_0\,
      S(0) => \pwmRef[15]_i_195__1_n_0\
    );
\pwmRef_reg[15]_i_127__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_129__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_127__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_127__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_127__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_127__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_196__1_n_0\,
      DI(2) => \pwmRef[15]_i_197__1_n_0\,
      DI(1) => \pwmRef[15]_i_198__1_n_0\,
      DI(0) => \pwmRef[15]_i_199__1_n_0\,
      O(3 downto 0) => result1(23 downto 20),
      S(3) => \pwmRef[15]_i_200__1_n_0\,
      S(2) => \pwmRef[15]_i_201__1_n_0\,
      S(1) => \pwmRef[15]_i_202__1_n_0\,
      S(0) => \pwmRef[15]_i_203__1_n_0\
    );
\pwmRef_reg[15]_i_128__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_127__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_128__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_128__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_128__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_128__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_204__1_n_0\,
      DI(2) => \pwmRef[15]_i_205__1_n_0\,
      DI(1) => \pwmRef[15]_i_206__1_n_0\,
      DI(0) => \pwmRef[15]_i_207__1_n_0\,
      O(3 downto 0) => result1(27 downto 24),
      S(3) => \pwmRef[15]_i_208__1_n_0\,
      S(2) => \pwmRef[15]_i_209__1_n_0\,
      S(1) => \pwmRef[15]_i_210__1_n_0\,
      S(0) => \pwmRef[15]_i_211__1_n_0\
    );
\pwmRef_reg[15]_i_129__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_130__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_129__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_129__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_129__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_129__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_212__1_n_0\,
      DI(2) => \pwmRef[15]_i_213__1_n_0\,
      DI(1) => \pwmRef[15]_i_214__1_n_0\,
      DI(0) => \pwmRef[15]_i_215__1_n_0\,
      O(3 downto 0) => result1(19 downto 16),
      S(3) => \pwmRef[15]_i_216__1_n_0\,
      S(2) => \pwmRef[15]_i_217__1_n_0\,
      S(1) => \pwmRef[15]_i_218__1_n_0\,
      S(0) => \pwmRef[15]_i_219__1_n_0\
    );
\pwmRef_reg[15]_i_130__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[11]_i_6__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_130__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_130__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_130__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_130__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_220__1_n_0\,
      DI(2) => \pwmRef[15]_i_221__1_n_0\,
      DI(1) => \pwmRef[15]_i_222__1_n_0\,
      DI(0) => \pwmRef[15]_i_223__1_n_0\,
      O(3 downto 0) => result1(15 downto 12),
      S(3) => \pwmRef[15]_i_224__1_n_0\,
      S(2) => \pwmRef[15]_i_225__1_n_0\,
      S(1) => \pwmRef[15]_i_226__1_n_0\,
      S(0) => \pwmRef[15]_i_227__1_n_0\
    );
\pwmRef_reg[15]_i_138__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_138__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_138__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_138__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_138__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_232__1_n_0\,
      DI(2) => \pwmRef[15]_i_233__1_n_0\,
      DI(1) => \pwmRef[15]_i_234__1_n_0\,
      DI(0) => \pwmRef[15]_i_235__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_138__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_236__1_n_0\,
      S(2) => \pwmRef[15]_i_237__1_n_0\,
      S(1) => \pwmRef[15]_i_238__1_n_0\,
      S(0) => \pwmRef[15]_i_239__1_n_0\
    );
\pwmRef_reg[15]_i_176__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_245__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_176__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_176__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_176__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_176__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_246__1_n_0\,
      DI(2) => \pwmRef[15]_i_247__1_n_0\,
      DI(1) => \pwmRef[15]_i_248__1_n_0\,
      DI(0) => \pwmRef[15]_i_249__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_176__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_250__1_n_0\,
      S(2) => \pwmRef[15]_i_251__1_n_0\,
      S(1) => \pwmRef[15]_i_252__1_n_0\,
      S(0) => \pwmRef[15]_i_253__1_n_0\
    );
\pwmRef_reg[15]_i_186__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_254__1_n_0\,
      CO(3) => \deadBand_reg[2][27]\(0),
      CO(2) => \pwmRef_reg[15]_i_186__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_186__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_186__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(27 downto 24),
      S(3) => \pwmRef[15]_i_260__1_n_0\,
      S(2) => \pwmRef[15]_i_261__1_n_0\,
      S(1) => \pwmRef[15]_i_262__1_n_0\,
      S(0) => \pwmRef[15]_i_263__1_n_0\
    );
\pwmRef_reg[15]_i_187__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_264__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_187__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_187__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_187__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_187__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_265__1_n_0\,
      DI(2) => \pwmRef[15]_i_266__1_n_0\,
      DI(1) => \pwmRef[15]_i_267__1_n_0\,
      DI(0) => \pwmRef[15]_i_268__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_187__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_269__1_n_0\,
      S(2) => \pwmRef[15]_i_270__1_n_0\,
      S(1) => \pwmRef[15]_i_271__1_n_0\,
      S(0) => \pwmRef[15]_i_272__1_n_0\
    );
\pwmRef_reg[15]_i_228__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_230__1_n_0\,
      CO(3) => \NLW_pwmRef_reg[15]_i_228__1_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_228__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_228__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_228__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result3__1_n_92\,
      DI(1) => \result3__1_n_93\,
      DI(0) => \result3__1_n_94\,
      O(3 downto 0) => \result3__0__0\(31 downto 28),
      S(3) => \pwmRef[15]_i_277__1_n_0\,
      S(2) => \pwmRef[15]_i_278__1_n_0\,
      S(1) => \pwmRef[15]_i_279__1_n_0\,
      S(0) => \pwmRef[15]_i_280__1_n_0\
    );
\pwmRef_reg[15]_i_229__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_231__1_n_0\,
      CO(3) => \NLW_pwmRef_reg[15]_i_229__1_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_229__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_229__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_229__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in1_in(30 downto 28),
      O(3 downto 0) => result30_in(31 downto 28),
      S(3) => \pwmRef[15]_i_281__1_n_0\,
      S(2) => \pwmRef[15]_i_282__1_n_0\,
      S(1) => \pwmRef[15]_i_283__1_n_0\,
      S(0) => \pwmRef[15]_i_284__1_n_0\
    );
\pwmRef_reg[15]_i_22__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_62__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_22__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_22__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_22__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_22__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_63__1_n_0\,
      DI(2) => \pwmRef[15]_i_64__1_n_0\,
      DI(1) => \pwmRef[15]_i_65__1_n_0\,
      DI(0) => \pwmRef[15]_i_66__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_22__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_67__1_n_0\,
      S(2) => \pwmRef[15]_i_68__1_n_0\,
      S(1) => \pwmRef[15]_i_69__1_n_0\,
      S(0) => \pwmRef[15]_i_70__1_n_0\
    );
\pwmRef_reg[15]_i_230__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_273__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_230__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_230__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_230__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_230__1_n_3\,
      CYINIT => '0',
      DI(3) => \result3__1_n_95\,
      DI(2) => \result3__1_n_96\,
      DI(1) => \result3__1_n_97\,
      DI(0) => \result3__1_n_98\,
      O(3 downto 0) => \result3__0__0\(27 downto 24),
      S(3) => \pwmRef[15]_i_285__1_n_0\,
      S(2) => \pwmRef[15]_i_286__1_n_0\,
      S(1) => \pwmRef[15]_i_287__1_n_0\,
      S(0) => \pwmRef[15]_i_288__1_n_0\
    );
\pwmRef_reg[15]_i_231__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_274__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_231__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_231__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_231__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_231__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in1_in(27 downto 24),
      O(3 downto 0) => result30_in(27 downto 24),
      S(3) => \pwmRef[15]_i_289__1_n_0\,
      S(2) => \pwmRef[15]_i_290__1_n_0\,
      S(1) => \pwmRef[15]_i_291__1_n_0\,
      S(0) => \pwmRef[15]_i_292__1_n_0\
    );
\pwmRef_reg[15]_i_245__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_245__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_245__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_245__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_245__1_n_3\,
      CYINIT => '1',
      DI(3) => \pwmRef[15]_i_293__1_n_0\,
      DI(2) => \pwmRef[15]_i_294__1_n_0\,
      DI(1) => \pwmRef[15]_i_295__1_n_0\,
      DI(0) => \pwmRef[15]_i_296__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_245__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_297__1_n_0\,
      S(2) => \pwmRef[15]_i_298__1_n_0\,
      S(1) => \pwmRef[15]_i_299__1_n_0\,
      S(0) => \pwmRef[15]_i_300__1_n_0\
    );
\pwmRef_reg[15]_i_254__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_255__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_254__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_254__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_254__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_254__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(23 downto 20),
      S(3) => \pwmRef[15]_i_303__1_n_0\,
      S(2) => \pwmRef[15]_i_304__1_n_0\,
      S(1) => \pwmRef[15]_i_305__1_n_0\,
      S(0) => \pwmRef[15]_i_306__1_n_0\
    );
\pwmRef_reg[15]_i_255__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_301__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_255__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_255__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_255__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_255__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(19 downto 16),
      S(3) => \pwmRef[15]_i_307__1_n_0\,
      S(2) => \pwmRef[15]_i_308__1_n_0\,
      S(1) => \pwmRef[15]_i_309__1_n_0\,
      S(0) => \pwmRef[15]_i_310__1_n_0\
    );
\pwmRef_reg[15]_i_264__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_264__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_264__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_264__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_264__1_n_3\,
      CYINIT => '1',
      DI(3) => \pwmRef[15]_i_311__1_n_0\,
      DI(2) => \pwmRef[15]_i_312__1_n_0\,
      DI(1) => \pwmRef[15]_i_313__1_n_0\,
      DI(0) => \pwmRef[15]_i_314__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_264__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_315__1_n_0\,
      S(2) => \pwmRef[15]_i_316__1_n_0\,
      S(1) => \pwmRef[15]_i_317__1_n_0\,
      S(0) => \pwmRef[15]_i_318__1_n_0\
    );
\pwmRef_reg[15]_i_273__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_275__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_273__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_273__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_273__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_273__1_n_3\,
      CYINIT => '0',
      DI(3) => \result3__1_n_99\,
      DI(2) => \result3__1_n_100\,
      DI(1) => \result3__1_n_101\,
      DI(0) => \result3__1_n_102\,
      O(3 downto 0) => \result3__0__0\(23 downto 20),
      S(3) => \pwmRef[15]_i_319__1_n_0\,
      S(2) => \pwmRef[15]_i_320__1_n_0\,
      S(1) => \pwmRef[15]_i_321__1_n_0\,
      S(0) => \pwmRef[15]_i_322__1_n_0\
    );
\pwmRef_reg[15]_i_274__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_276__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_274__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_274__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_274__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_274__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in1_in(23 downto 20),
      O(3 downto 0) => result30_in(23 downto 20),
      S(3) => \pwmRef[15]_i_323__1_n_0\,
      S(2) => \pwmRef[15]_i_324__1_n_0\,
      S(1) => \pwmRef[15]_i_325__1_n_0\,
      S(0) => \pwmRef[15]_i_326__1_n_0\
    );
\pwmRef_reg[15]_i_275__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_275__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_275__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_275__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_275__1_n_3\,
      CYINIT => '0',
      DI(3) => \result3__1_n_103\,
      DI(2) => \result3__1_n_104\,
      DI(1) => \result3__1_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \result3__0__0\(19 downto 16),
      S(3) => \pwmRef[15]_i_327__1_n_0\,
      S(2) => \pwmRef[15]_i_328__1_n_0\,
      S(1) => \pwmRef[15]_i_329__1_n_0\,
      S(0) => \result3__0_n_89\
    );
\pwmRef_reg[15]_i_276__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_276__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_276__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_276__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_276__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in1_in(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => result30_in(19 downto 16),
      S(3) => \pwmRef[15]_i_330__1_n_0\,
      S(2) => \pwmRef[15]_i_331__1_n_0\,
      S(1) => \pwmRef[15]_i_332__1_n_0\,
      S(0) => p_1_in1_in(16)
    );
\pwmRef_reg[15]_i_301__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_302__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_301__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_301__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_301__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_301__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(15 downto 12),
      S(3) => \pwmRef[15]_i_335__1_n_0\,
      S(2) => \pwmRef[15]_i_336__1_n_0\,
      S(1) => \pwmRef[15]_i_337__1_n_0\,
      S(0) => \pwmRef[15]_i_338__1_n_0\
    );
\pwmRef_reg[15]_i_302__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_333__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_302__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_302__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_302__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_302__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(11 downto 8),
      S(3) => \pwmRef[15]_i_339__1_n_0\,
      S(2) => \pwmRef[15]_i_340__1_n_0\,
      S(1) => \pwmRef[15]_i_341__1_n_0\,
      S(0) => \pwmRef[15]_i_342__1_n_0\
    );
\pwmRef_reg[15]_i_31__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_71__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_31__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_31__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_31__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_31__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_72__1_n_0\,
      DI(2) => \pwmRef[15]_i_73__1_n_0\,
      DI(1) => \pwmRef[15]_i_74__1_n_0\,
      DI(0) => \pwmRef[15]_i_75__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_31__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_76__1_n_0\,
      S(2) => \pwmRef[15]_i_77__1_n_0\,
      S(1) => \pwmRef[15]_i_78__1_n_0\,
      S(0) => \pwmRef[15]_i_79__1_n_0\
    );
\pwmRef_reg[15]_i_333__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_334__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_333__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_333__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_333__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_333__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(7 downto 4),
      S(3) => \pwmRef[15]_i_343__1_n_0\,
      S(2) => \pwmRef[15]_i_344__1_n_0\,
      S(1) => \pwmRef[15]_i_345__1_n_0\,
      S(0) => \pwmRef[15]_i_346__1_n_0\
    );
\pwmRef_reg[15]_i_334__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_334__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_334__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_334__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_334__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \result3__5\(3 downto 0),
      S(3) => \pwmRef[15]_i_347__1_n_0\,
      S(2) => \pwmRef[15]_i_348__1_n_0\,
      S(1) => \pwmRef[15]_i_349__1_n_0\,
      S(0) => \pwmRef_reg[15]_i_49__1_0\(0)
    );
\pwmRef_reg[15]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_7__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_3__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_3__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_3__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_8__1_n_0\,
      DI(2) => \pwmRef[15]_i_9__1_n_0\,
      DI(1) => \pwmRef[15]_i_10__1_n_0\,
      DI(0) => \pwmRef[15]_i_11__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_12__1_n_0\,
      S(2) => \pwmRef[15]_i_13__1_n_0\,
      S(1) => \pwmRef[15]_i_14__1_n_0\,
      S(0) => \pwmRef[15]_i_15__1_n_0\
    );
\pwmRef_reg[15]_i_48__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_105__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_48__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_48__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_48__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_48__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_106__1_n_0\,
      DI(2) => \pwmRef[15]_i_107__1_n_0\,
      DI(1) => \pwmRef[15]_i_108__1_n_0\,
      DI(0) => \pwmRef[15]_i_109__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_48__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_110__1_n_0\,
      S(2) => \pwmRef[15]_i_111__1_n_0\,
      S(1) => \pwmRef[15]_i_112__1_n_0\,
      S(0) => \pwmRef[15]_i_113__1_n_0\
    );
\pwmRef_reg[15]_i_49__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_114__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_49__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_49__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_49__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_49__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_115__1_n_0\,
      DI(2) => \pwmRef[15]_i_116__1_n_0\,
      DI(1) => \pwmRef[15]_i_117__1_n_0\,
      DI(0) => \pwmRef[15]_i_118__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_49__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_119__1_n_0\,
      S(2) => \pwmRef[15]_i_120__1_n_0\,
      S(1) => \pwmRef[15]_i_121__1_n_0\,
      S(0) => \pwmRef[15]_i_122__1_n_0\
    );
\pwmRef_reg[15]_i_61__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_128__1_n_0\,
      CO(3) => \NLW_pwmRef_reg[15]_i_61__1_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_61__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_61__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_61__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pwmRef[15]_i_131__1_n_0\,
      DI(1) => \pwmRef[15]_i_132__1_n_0\,
      DI(0) => \pwmRef[15]_i_133__1_n_0\,
      O(3 downto 0) => result1(31 downto 28),
      S(3) => \pwmRef[15]_i_134__1_n_0\,
      S(2) => \pwmRef[15]_i_135__1_n_0\,
      S(1) => \pwmRef[15]_i_136__1_n_0\,
      S(0) => \pwmRef[15]_i_137__1_n_0\
    );
\pwmRef_reg[15]_i_62__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_138__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_62__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_62__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_62__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_62__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_139__1_n_0\,
      DI(2) => \pwmRef[15]_i_140__1_n_0\,
      DI(1) => \pwmRef[15]_i_141__1_n_0\,
      DI(0) => \pwmRef[15]_i_142__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_62__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_143__1_n_0\,
      S(2) => \pwmRef[15]_i_144__1_n_0\,
      S(1) => \pwmRef[15]_i_145__1_n_0\,
      S(0) => \pwmRef[15]_i_146__1_n_0\
    );
\pwmRef_reg[15]_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_22__1_n_0\,
      CO(3) => result10_in,
      CO(2) => \pwmRef_reg[15]_i_6__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_6__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_6__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_23__1_n_0\,
      DI(2) => \pwmRef[15]_i_24__1_n_0\,
      DI(1) => \pwmRef[15]_i_25__1_n_0\,
      DI(0) => \pwmRef[15]_i_26__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_6__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_27__1_n_0\,
      S(2) => \pwmRef[15]_i_28__1_n_0\,
      S(1) => \pwmRef[15]_i_29__1_n_0\,
      S(0) => \pwmRef[15]_i_30__1_n_0\
    );
\pwmRef_reg[15]_i_71__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_71__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_71__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_71__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_71__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_147__1_n_0\,
      DI(2) => \pwmRef[15]_i_148__1_n_0\,
      DI(1) => \pwmRef[15]_i_149__1_n_0\,
      DI(0) => \pwmRef[15]_i_150__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_71__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_151__1_n_0\,
      S(2) => \pwmRef[15]_i_152__1_n_0\,
      S(1) => \pwmRef[15]_i_153__1_n_0\,
      S(0) => \pwmRef[15]_i_154__1_n_0\
    );
\pwmRef_reg[15]_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_31__1_n_0\,
      CO(3) => \pwmRef_reg[15]_i_7__1_n_0\,
      CO(2) => \pwmRef_reg[15]_i_7__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_7__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_7__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_32__1_n_0\,
      DI(2) => \pwmRef[15]_i_33__1_n_0\,
      DI(1) => \pwmRef[15]_i_34__1_n_0\,
      DI(0) => \pwmRef[15]_i_35__1_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_7__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_36__1_n_0\,
      S(2) => \pwmRef[15]_i_37__1_n_0\,
      S(1) => \pwmRef[15]_i_38__1_n_0\,
      S(0) => \pwmRef[15]_i_39__1_n_0\
    );
\pwmRef_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[1]_i_1__1_n_0\,
      Q => \^pwmref_reg[14]_0\(1),
      R => '0'
    );
\pwmRef_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[2]_i_1__1_n_0\,
      Q => \^pwmref_reg[14]_0\(2),
      R => '0'
    );
\pwmRef_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[3]_i_1__1_n_0\,
      Q => \^pwmref_reg[14]_0\(3),
      R => '0'
    );
\pwmRef_reg[3]_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[3]_i_6__1_n_0\,
      CO(2) => \pwmRef_reg[3]_i_6__1_n_1\,
      CO(1) => \pwmRef_reg[3]_i_6__1_n_2\,
      CO(0) => \pwmRef_reg[3]_i_6__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[3]_i_7__1_n_0\,
      DI(2) => \pwmRef[3]_i_8__1_n_0\,
      DI(1) => \pwmRef[3]_i_9__1_n_0\,
      DI(0) => '0',
      O(3 downto 0) => result1(3 downto 0),
      S(3) => \pwmRef[3]_i_10__1_n_0\,
      S(2) => \pwmRef[3]_i_11__1_n_0\,
      S(1) => \pwmRef[3]_i_12__1_n_0\,
      S(0) => \pwmRef[3]_i_13__1_n_0\
    );
\pwmRef_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[4]_i_1__1_n_0\,
      Q => \^pwmref_reg[14]_0\(4),
      R => '0'
    );
\pwmRef_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[5]_i_1__1_n_0\,
      Q => \^pwmref_reg[14]_0\(5),
      R => '0'
    );
\pwmRef_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[6]_i_1__1_n_0\,
      Q => \^pwmref_reg[14]_0\(6),
      R => '0'
    );
\pwmRef_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[7]_i_1__1_n_0\,
      Q => \^pwmref_reg[14]_0\(7),
      R => '0'
    );
\pwmRef_reg[7]_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[3]_i_6__1_n_0\,
      CO(3) => \pwmRef_reg[7]_i_6__1_n_0\,
      CO(2) => \pwmRef_reg[7]_i_6__1_n_1\,
      CO(1) => \pwmRef_reg[7]_i_6__1_n_2\,
      CO(0) => \pwmRef_reg[7]_i_6__1_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[7]_i_7__1_n_0\,
      DI(2) => \pwmRef[7]_i_8__1_n_0\,
      DI(1) => \pwmRef[7]_i_9__1_n_0\,
      DI(0) => \pwmRef[7]_i_10__1_n_0\,
      O(3 downto 0) => result1(7 downto 4),
      S(3) => \pwmRef[7]_i_11__1_n_0\,
      S(2) => \pwmRef[7]_i_12__1_n_0\,
      S(1) => \pwmRef[7]_i_13__1_n_0\,
      S(0) => \pwmRef[7]_i_14__1_n_0\
    );
\pwmRef_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[8]_i_1__1_n_0\,
      Q => \^pwmref_reg[14]_0\(8),
      R => '0'
    );
\pwmRef_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__1_n_0\,
      D => \pwmRef[9]_i_1__1_n_0\,
      Q => \^pwmref_reg[14]_0\(9),
      R => '0'
    );
result3: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \result3_i_2__1_n_4\,
      A(28) => \result3_i_2__1_n_4\,
      A(27) => \result3_i_2__1_n_4\,
      A(26) => \result3_i_2__1_n_4\,
      A(25) => \result3_i_2__1_n_4\,
      A(24) => \result3_i_2__1_n_4\,
      A(23) => \result3_i_2__1_n_4\,
      A(22) => \result3_i_2__1_n_4\,
      A(21) => \result3_i_2__1_n_4\,
      A(20) => \result3_i_2__1_n_4\,
      A(19) => \result3_i_2__1_n_4\,
      A(18) => \result3_i_2__1_n_4\,
      A(17) => \result3_i_2__1_n_4\,
      A(16) => \result3_i_2__1_n_4\,
      A(15) => \result3_i_2__1_n_4\,
      A(14) => \result3_i_2__1_n_4\,
      A(13) => \result3_i_2__1_n_5\,
      A(12) => \result3_i_2__1_n_6\,
      A(11) => \result3_i_2__1_n_7\,
      A(10) => \result3_i_3__1_n_4\,
      A(9) => \result3_i_3__1_n_5\,
      A(8) => \result3_i_3__1_n_6\,
      A(7) => \result3_i_3__1_n_7\,
      A(6) => \result3_i_4__1_n_4\,
      A(5) => \result3_i_4__1_n_5\,
      A(4) => \result3_i_4__1_n_6\,
      A(3) => \result3_i_4__1_n_7\,
      A(2) => \result3_i_5__1_n_4\,
      A(1) => \result3_i_5__1_n_5\,
      A(0) => \result3_i_5__1_n_6\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_result3_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => myocontrol_wdata(14),
      B(16) => myocontrol_wdata(14),
      B(15) => myocontrol_wdata(14),
      B(14 downto 0) => myocontrol_wdata(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_result3_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_result3_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_result3_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^axi_awaddr_reg[4]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_result3_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_result3_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_result3_P_UNCONNECTED(47 downto 15),
      P(14) => result3_n_91,
      P(13) => result3_n_92,
      P(12) => result3_n_93,
      P(11) => result3_n_94,
      P(10) => result3_n_95,
      P(9) => result3_n_96,
      P(8) => result3_n_97,
      P(7) => result3_n_98,
      P(6) => result3_n_99,
      P(5) => result3_n_100,
      P(4) => result3_n_101,
      P(3) => result3_n_102,
      P(2) => result3_n_103,
      P(1) => result3_n_104,
      P(0) => result3_n_105,
      PATTERNBDETECT => NLW_result3_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_result3_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_result3_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_result3_UNDERFLOW_UNCONNECTED
    );
\result3__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \result3_i_5__1_n_7\,
      A(15) => \result3__0_i_1__1_n_4\,
      A(14) => \result3__0_i_1__1_n_5\,
      A(13) => \result3__0_i_1__1_n_6\,
      A(12) => \result3__0_i_1__1_n_7\,
      A(11) => \result3__0_i_2__1_n_4\,
      A(10) => \result3__0_i_2__1_n_5\,
      A(9) => \result3__0_i_2__1_n_6\,
      A(8) => \result3__0_i_2__1_n_7\,
      A(7) => \result3__0_i_3__1_n_4\,
      A(6) => \result3__0_i_3__1_n_5\,
      A(5) => \result3__0_i_3__1_n_6\,
      A(4) => \result3__0_i_3__1_n_7\,
      A(3) => \result3__0_i_4__1_n_4\,
      A(2) => \result3__0_i_4__1_n_5\,
      A(1) => \result3__0_i_4__1_n_6\,
      A(0) => \result3__0_i_4__1_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => myocontrol_wdata(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^axi_awaddr_reg[4]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result3__0_OVERFLOW_UNCONNECTED\,
      P(47) => \result3__0_n_58\,
      P(46) => \result3__0_n_59\,
      P(45) => \result3__0_n_60\,
      P(44) => \result3__0_n_61\,
      P(43) => \result3__0_n_62\,
      P(42) => \result3__0_n_63\,
      P(41) => \result3__0_n_64\,
      P(40) => \result3__0_n_65\,
      P(39) => \result3__0_n_66\,
      P(38) => \result3__0_n_67\,
      P(37) => \result3__0_n_68\,
      P(36) => \result3__0_n_69\,
      P(35) => \result3__0_n_70\,
      P(34) => \result3__0_n_71\,
      P(33) => \result3__0_n_72\,
      P(32) => \result3__0_n_73\,
      P(31) => \result3__0_n_74\,
      P(30) => \result3__0_n_75\,
      P(29) => \result3__0_n_76\,
      P(28) => \result3__0_n_77\,
      P(27) => \result3__0_n_78\,
      P(26) => \result3__0_n_79\,
      P(25) => \result3__0_n_80\,
      P(24) => \result3__0_n_81\,
      P(23) => \result3__0_n_82\,
      P(22) => \result3__0_n_83\,
      P(21) => \result3__0_n_84\,
      P(20) => \result3__0_n_85\,
      P(19) => \result3__0_n_86\,
      P(18) => \result3__0_n_87\,
      P(17) => \result3__0_n_88\,
      P(16) => \result3__0_n_89\,
      P(15) => \result3__0_n_90\,
      P(14) => \result3__0_n_91\,
      P(13) => \result3__0_n_92\,
      P(12) => \result3__0_n_93\,
      P(11) => \result3__0_n_94\,
      P(10) => \result3__0_n_95\,
      P(9) => \result3__0_n_96\,
      P(8) => \result3__0_n_97\,
      P(7) => \result3__0_n_98\,
      P(6) => \result3__0_n_99\,
      P(5) => \result3__0_n_100\,
      P(4) => \result3__0_n_101\,
      P(3) => \result3__0_n_102\,
      P(2) => \result3__0_n_103\,
      P(1) => \result3__0_n_104\,
      P(0) => \result3__0_n_105\,
      PATTERNBDETECT => \NLW_result3__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result3__0_n_106\,
      PCOUT(46) => \result3__0_n_107\,
      PCOUT(45) => \result3__0_n_108\,
      PCOUT(44) => \result3__0_n_109\,
      PCOUT(43) => \result3__0_n_110\,
      PCOUT(42) => \result3__0_n_111\,
      PCOUT(41) => \result3__0_n_112\,
      PCOUT(40) => \result3__0_n_113\,
      PCOUT(39) => \result3__0_n_114\,
      PCOUT(38) => \result3__0_n_115\,
      PCOUT(37) => \result3__0_n_116\,
      PCOUT(36) => \result3__0_n_117\,
      PCOUT(35) => \result3__0_n_118\,
      PCOUT(34) => \result3__0_n_119\,
      PCOUT(33) => \result3__0_n_120\,
      PCOUT(32) => \result3__0_n_121\,
      PCOUT(31) => \result3__0_n_122\,
      PCOUT(30) => \result3__0_n_123\,
      PCOUT(29) => \result3__0_n_124\,
      PCOUT(28) => \result3__0_n_125\,
      PCOUT(27) => \result3__0_n_126\,
      PCOUT(26) => \result3__0_n_127\,
      PCOUT(25) => \result3__0_n_128\,
      PCOUT(24) => \result3__0_n_129\,
      PCOUT(23) => \result3__0_n_130\,
      PCOUT(22) => \result3__0_n_131\,
      PCOUT(21) => \result3__0_n_132\,
      PCOUT(20) => \result3__0_n_133\,
      PCOUT(19) => \result3__0_n_134\,
      PCOUT(18) => \result3__0_n_135\,
      PCOUT(17) => \result3__0_n_136\,
      PCOUT(16) => \result3__0_n_137\,
      PCOUT(15) => \result3__0_n_138\,
      PCOUT(14) => \result3__0_n_139\,
      PCOUT(13) => \result3__0_n_140\,
      PCOUT(12) => \result3__0_n_141\,
      PCOUT(11) => \result3__0_n_142\,
      PCOUT(10) => \result3__0_n_143\,
      PCOUT(9) => \result3__0_n_144\,
      PCOUT(8) => \result3__0_n_145\,
      PCOUT(7) => \result3__0_n_146\,
      PCOUT(6) => \result3__0_n_147\,
      PCOUT(5) => \result3__0_n_148\,
      PCOUT(4) => \result3__0_n_149\,
      PCOUT(3) => \result3__0_n_150\,
      PCOUT(2) => \result3__0_n_151\,
      PCOUT(1) => \result3__0_n_152\,
      PCOUT(0) => \result3__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__0_UNDERFLOW_UNCONNECTED\
    );
\result3__0_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[10]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[10]\,
      O => \result3__0_i_10__1_n_0\
    );
\result3__0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[9]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[9]\,
      O => \result3__0_i_11__1_n_0\
    );
\result3__0_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[8]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[8]\,
      O => \result3__0_i_12__1_n_0\
    );
\result3__0_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[7]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[7]\,
      O => \result3__0_i_13__1_n_0\
    );
\result3__0_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[6]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[6]\,
      O => \result3__0_i_14__1_n_0\
    );
\result3__0_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[5]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[5]\,
      O => \result3__0_i_15__1_n_0\
    );
\result3__0_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[4]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[4]\,
      O => \result3__0_i_16__1_n_0\
    );
\result3__0_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[3]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[3]\,
      O => \result3__0_i_17__1_n_0\
    );
\result3__0_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[2]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[2]\,
      O => \result3__0_i_18__1_n_0\
    );
\result3__0_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[1]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[1]\,
      O => \result3__0_i_19__1_n_0\
    );
\result3__0_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_2__1_n_0\,
      CO(3) => \result3__0_i_1__1_n_0\,
      CO(2) => \result3__0_i_1__1_n_1\,
      CO(1) => \result3__0_i_1__1_n_2\,
      CO(0) => \result3__0_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[15]_i_1__1_n_0\,
      DI(2) => \lastError[14]_i_1__1_n_0\,
      DI(1) => \lastError[13]_i_1__1_n_0\,
      DI(0) => \lastError[12]_i_1__1_n_0\,
      O(3) => \result3__0_i_1__1_n_4\,
      O(2) => \result3__0_i_1__1_n_5\,
      O(1) => \result3__0_i_1__1_n_6\,
      O(0) => \result3__0_i_1__1_n_7\,
      S(3) => \result3__0_i_5__1_n_0\,
      S(2) => \result3__0_i_6__1_n_0\,
      S(1) => \result3__0_i_7__1_n_0\,
      S(0) => \result3__0_i_8__1_n_0\
    );
\result3__0_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[0]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[0]\,
      O => \result3__0_i_20__1_n_0\
    );
\result3__0_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_3__1_n_0\,
      CO(3) => \result3__0_i_2__1_n_0\,
      CO(2) => \result3__0_i_2__1_n_1\,
      CO(1) => \result3__0_i_2__1_n_2\,
      CO(0) => \result3__0_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[11]_i_1__1_n_0\,
      DI(2) => \lastError[10]_i_1__1_n_0\,
      DI(1) => \lastError[9]_i_1__1_n_0\,
      DI(0) => \lastError[8]_i_1__1_n_0\,
      O(3) => \result3__0_i_2__1_n_4\,
      O(2) => \result3__0_i_2__1_n_5\,
      O(1) => \result3__0_i_2__1_n_6\,
      O(0) => \result3__0_i_2__1_n_7\,
      S(3) => \result3__0_i_9__1_n_0\,
      S(2) => \result3__0_i_10__1_n_0\,
      S(1) => \result3__0_i_11__1_n_0\,
      S(0) => \result3__0_i_12__1_n_0\
    );
\result3__0_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_4__1_n_0\,
      CO(3) => \result3__0_i_3__1_n_0\,
      CO(2) => \result3__0_i_3__1_n_1\,
      CO(1) => \result3__0_i_3__1_n_2\,
      CO(0) => \result3__0_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[7]_i_1__1_n_0\,
      DI(2) => \lastError[6]_i_1__1_n_0\,
      DI(1) => \lastError[5]_i_1__1_n_0\,
      DI(0) => \lastError[4]_i_1__1_n_0\,
      O(3) => \result3__0_i_3__1_n_4\,
      O(2) => \result3__0_i_3__1_n_5\,
      O(1) => \result3__0_i_3__1_n_6\,
      O(0) => \result3__0_i_3__1_n_7\,
      S(3) => \result3__0_i_13__1_n_0\,
      S(2) => \result3__0_i_14__1_n_0\,
      S(1) => \result3__0_i_15__1_n_0\,
      S(0) => \result3__0_i_16__1_n_0\
    );
\result3__0_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result3__0_i_4__1_n_0\,
      CO(2) => \result3__0_i_4__1_n_1\,
      CO(1) => \result3__0_i_4__1_n_2\,
      CO(0) => \result3__0_i_4__1_n_3\,
      CYINIT => '1',
      DI(3) => \lastError[3]_i_1__1_n_0\,
      DI(2) => \lastError[2]_i_1__1_n_0\,
      DI(1) => \lastError[1]_i_1__1_n_0\,
      DI(0) => \lastError[0]_i_1__1_n_0\,
      O(3) => \result3__0_i_4__1_n_4\,
      O(2) => \result3__0_i_4__1_n_5\,
      O(1) => \result3__0_i_4__1_n_6\,
      O(0) => \result3__0_i_4__1_n_7\,
      S(3) => \result3__0_i_17__1_n_0\,
      S(2) => \result3__0_i_18__1_n_0\,
      S(1) => \result3__0_i_19__1_n_0\,
      S(0) => \result3__0_i_20__1_n_0\
    );
\result3__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[15]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[15]\,
      O => \result3__0_i_5__1_n_0\
    );
\result3__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[14]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[14]\,
      O => \result3__0_i_6__1_n_0\
    );
\result3__0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[13]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[13]\,
      O => \result3__0_i_7__1_n_0\
    );
\result3__0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[12]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[12]\,
      O => \result3__0_i_8__1_n_0\
    );
\result3__0_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[11]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[11]\,
      O => \result3__0_i_9__1_n_0\
    );
\result3__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \result3__0_i_1__1_n_5\,
      A(28) => \result3__0_i_1__1_n_5\,
      A(27) => \result3__0_i_1__1_n_5\,
      A(26) => \result3__0_i_1__1_n_5\,
      A(25) => \result3__0_i_1__1_n_5\,
      A(24) => \result3__0_i_1__1_n_5\,
      A(23) => \result3__0_i_1__1_n_5\,
      A(22) => \result3__0_i_1__1_n_5\,
      A(21) => \result3__0_i_1__1_n_5\,
      A(20) => \result3__0_i_1__1_n_5\,
      A(19) => \result3__0_i_1__1_n_5\,
      A(18) => \result3__0_i_1__1_n_5\,
      A(17) => \result3__0_i_1__1_n_5\,
      A(16) => \result3__0_i_1__1_n_5\,
      A(15) => \result3__0_i_1__1_n_5\,
      A(14) => \result3__0_i_1__1_n_5\,
      A(13) => \result3__0_i_1__1_n_6\,
      A(12) => \result3__0_i_1__1_n_7\,
      A(11) => \result3__0_i_2__1_n_4\,
      A(10) => \result3__0_i_2__1_n_5\,
      A(9) => \result3__0_i_2__1_n_6\,
      A(8) => \result3__0_i_2__1_n_7\,
      A(7) => \result3__0_i_3__1_n_4\,
      A(6) => \result3__0_i_3__1_n_5\,
      A(5) => \result3__0_i_3__1_n_6\,
      A(4) => \result3__0_i_3__1_n_7\,
      A(3) => \result3__0_i_4__1_n_4\,
      A(2) => \result3__0_i_4__1_n_5\,
      A(1) => \result3__0_i_4__1_n_6\,
      A(0) => \result3__0_i_4__1_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => myocontrol_wdata(31),
      B(16) => myocontrol_wdata(31),
      B(15) => myocontrol_wdata(31),
      B(14 downto 0) => myocontrol_wdata(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^axi_awaddr_reg[4]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result3__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 15) => \NLW_result3__1_P_UNCONNECTED\(47 downto 15),
      P(14) => \result3__1_n_91\,
      P(13) => \result3__1_n_92\,
      P(12) => \result3__1_n_93\,
      P(11) => \result3__1_n_94\,
      P(10) => \result3__1_n_95\,
      P(9) => \result3__1_n_96\,
      P(8) => \result3__1_n_97\,
      P(7) => \result3__1_n_98\,
      P(6) => \result3__1_n_99\,
      P(5) => \result3__1_n_100\,
      P(4) => \result3__1_n_101\,
      P(3) => \result3__1_n_102\,
      P(2) => \result3__1_n_103\,
      P(1) => \result3__1_n_104\,
      P(0) => \result3__1_n_105\,
      PATTERNBDETECT => \NLW_result3__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result3__0_n_106\,
      PCIN(46) => \result3__0_n_107\,
      PCIN(45) => \result3__0_n_108\,
      PCIN(44) => \result3__0_n_109\,
      PCIN(43) => \result3__0_n_110\,
      PCIN(42) => \result3__0_n_111\,
      PCIN(41) => \result3__0_n_112\,
      PCIN(40) => \result3__0_n_113\,
      PCIN(39) => \result3__0_n_114\,
      PCIN(38) => \result3__0_n_115\,
      PCIN(37) => \result3__0_n_116\,
      PCIN(36) => \result3__0_n_117\,
      PCIN(35) => \result3__0_n_118\,
      PCIN(34) => \result3__0_n_119\,
      PCIN(33) => \result3__0_n_120\,
      PCIN(32) => \result3__0_n_121\,
      PCIN(31) => \result3__0_n_122\,
      PCIN(30) => \result3__0_n_123\,
      PCIN(29) => \result3__0_n_124\,
      PCIN(28) => \result3__0_n_125\,
      PCIN(27) => \result3__0_n_126\,
      PCIN(26) => \result3__0_n_127\,
      PCIN(25) => \result3__0_n_128\,
      PCIN(24) => \result3__0_n_129\,
      PCIN(23) => \result3__0_n_130\,
      PCIN(22) => \result3__0_n_131\,
      PCIN(21) => \result3__0_n_132\,
      PCIN(20) => \result3__0_n_133\,
      PCIN(19) => \result3__0_n_134\,
      PCIN(18) => \result3__0_n_135\,
      PCIN(17) => \result3__0_n_136\,
      PCIN(16) => \result3__0_n_137\,
      PCIN(15) => \result3__0_n_138\,
      PCIN(14) => \result3__0_n_139\,
      PCIN(13) => \result3__0_n_140\,
      PCIN(12) => \result3__0_n_141\,
      PCIN(11) => \result3__0_n_142\,
      PCIN(10) => \result3__0_n_143\,
      PCIN(9) => \result3__0_n_144\,
      PCIN(8) => \result3__0_n_145\,
      PCIN(7) => \result3__0_n_146\,
      PCIN(6) => \result3__0_n_147\,
      PCIN(5) => \result3__0_n_148\,
      PCIN(4) => \result3__0_n_149\,
      PCIN(3) => \result3__0_n_150\,
      PCIN(2) => \result3__0_n_151\,
      PCIN(1) => \result3__0_n_152\,
      PCIN(0) => \result3__0_n_153\,
      PCOUT(47 downto 0) => \NLW_result3__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__1_UNDERFLOW_UNCONNECTED\
    );
\result3__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => myocontrol_wdata(31),
      A(28) => myocontrol_wdata(31),
      A(27) => myocontrol_wdata(31),
      A(26) => myocontrol_wdata(31),
      A(25) => myocontrol_wdata(31),
      A(24) => myocontrol_wdata(31),
      A(23) => myocontrol_wdata(31),
      A(22) => myocontrol_wdata(31),
      A(21) => myocontrol_wdata(31),
      A(20) => myocontrol_wdata(31),
      A(19) => myocontrol_wdata(31),
      A(18) => myocontrol_wdata(31),
      A(17) => myocontrol_wdata(31),
      A(16) => myocontrol_wdata(31),
      A(15) => myocontrol_wdata(31),
      A(14 downto 0) => myocontrol_wdata(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \lastError[14]_i_1__1_n_0\,
      B(16) => \lastError[14]_i_1__1_n_0\,
      B(15) => \lastError[14]_i_1__1_n_0\,
      B(14) => \lastError[14]_i_1__1_n_0\,
      B(13) => \lastError[13]_i_1__1_n_0\,
      B(12) => \lastError[12]_i_1__1_n_0\,
      B(11) => \lastError[11]_i_1__1_n_0\,
      B(10) => \lastError[10]_i_1__1_n_0\,
      B(9) => \lastError[9]_i_1__1_n_0\,
      B(8) => \lastError[8]_i_1__1_n_0\,
      B(7) => \lastError[7]_i_1__1_n_0\,
      B(6) => \lastError[6]_i_1__1_n_0\,
      B(5) => \lastError[5]_i_1__1_n_0\,
      B(4) => \lastError[4]_i_1__1_n_0\,
      B(3) => \lastError[3]_i_1__1_n_0\,
      B(2) => \lastError[2]_i_1__1_n_0\,
      B(1) => \lastError[1]_i_1__1_n_0\,
      B(0) => \lastError[0]_i_1__1_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \^axi_awaddr_reg[4]_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result3__2_OVERFLOW_UNCONNECTED\,
      P(47 downto 15) => \NLW_result3__2_P_UNCONNECTED\(47 downto 15),
      P(14 downto 0) => p_0_in0_in(31 downto 17),
      PATTERNBDETECT => \NLW_result3__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_result3__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__2_UNDERFLOW_UNCONNECTED\
    );
\result3__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \result3__2_0\,
      I1 => result3_1,
      I2 => result3_2,
      I3 => \axi_rdata_reg[3]\(2),
      I4 => \axi_rdata_reg[3]\(3),
      I5 => \^axi_awaddr_reg[3]\,
      O => \^axi_awaddr_reg[4]_0\
    );
\result3__3\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => myocontrol_wdata(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__3_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \lastError[16]_i_1__1_n_0\,
      B(15) => \lastError[15]_i_1__1_n_0\,
      B(14) => \lastError[14]_i_1__1_n_0\,
      B(13) => \lastError[13]_i_1__1_n_0\,
      B(12) => \lastError[12]_i_1__1_n_0\,
      B(11) => \lastError[11]_i_1__1_n_0\,
      B(10) => \lastError[10]_i_1__1_n_0\,
      B(9) => \lastError[9]_i_1__1_n_0\,
      B(8) => \lastError[8]_i_1__1_n_0\,
      B(7) => \lastError[7]_i_1__1_n_0\,
      B(6) => \lastError[6]_i_1__1_n_0\,
      B(5) => \lastError[5]_i_1__1_n_0\,
      B(4) => \lastError[4]_i_1__1_n_0\,
      B(3) => \lastError[3]_i_1__1_n_0\,
      B(2) => \lastError[2]_i_1__1_n_0\,
      B(1) => \lastError[1]_i_1__1_n_0\,
      B(0) => \lastError[0]_i_1__1_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__3_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__3_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__3_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \^axi_awaddr_reg[4]_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__3_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result3__3_OVERFLOW_UNCONNECTED\,
      P(47) => \result3__3_n_58\,
      P(46) => \result3__3_n_59\,
      P(45) => \result3__3_n_60\,
      P(44) => \result3__3_n_61\,
      P(43) => \result3__3_n_62\,
      P(42) => \result3__3_n_63\,
      P(41) => \result3__3_n_64\,
      P(40) => \result3__3_n_65\,
      P(39) => \result3__3_n_66\,
      P(38) => \result3__3_n_67\,
      P(37) => \result3__3_n_68\,
      P(36) => \result3__3_n_69\,
      P(35) => \result3__3_n_70\,
      P(34) => \result3__3_n_71\,
      P(33) => \result3__3_n_72\,
      P(32) => \result3__3_n_73\,
      P(31) => \result3__3_n_74\,
      P(30) => \result3__3_n_75\,
      P(29) => \result3__3_n_76\,
      P(28) => \result3__3_n_77\,
      P(27) => \result3__3_n_78\,
      P(26) => \result3__3_n_79\,
      P(25) => \result3__3_n_80\,
      P(24) => \result3__3_n_81\,
      P(23) => \result3__3_n_82\,
      P(22) => \result3__3_n_83\,
      P(21) => \result3__3_n_84\,
      P(20) => \result3__3_n_85\,
      P(19) => \result3__3_n_86\,
      P(18) => \result3__3_n_87\,
      P(17) => \result3__3_n_88\,
      P(16 downto 0) => p_1_in1_in(16 downto 0),
      PATTERNBDETECT => \NLW_result3__3_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__3_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result3__3_n_106\,
      PCOUT(46) => \result3__3_n_107\,
      PCOUT(45) => \result3__3_n_108\,
      PCOUT(44) => \result3__3_n_109\,
      PCOUT(43) => \result3__3_n_110\,
      PCOUT(42) => \result3__3_n_111\,
      PCOUT(41) => \result3__3_n_112\,
      PCOUT(40) => \result3__3_n_113\,
      PCOUT(39) => \result3__3_n_114\,
      PCOUT(38) => \result3__3_n_115\,
      PCOUT(37) => \result3__3_n_116\,
      PCOUT(36) => \result3__3_n_117\,
      PCOUT(35) => \result3__3_n_118\,
      PCOUT(34) => \result3__3_n_119\,
      PCOUT(33) => \result3__3_n_120\,
      PCOUT(32) => \result3__3_n_121\,
      PCOUT(31) => \result3__3_n_122\,
      PCOUT(30) => \result3__3_n_123\,
      PCOUT(29) => \result3__3_n_124\,
      PCOUT(28) => \result3__3_n_125\,
      PCOUT(27) => \result3__3_n_126\,
      PCOUT(26) => \result3__3_n_127\,
      PCOUT(25) => \result3__3_n_128\,
      PCOUT(24) => \result3__3_n_129\,
      PCOUT(23) => \result3__3_n_130\,
      PCOUT(22) => \result3__3_n_131\,
      PCOUT(21) => \result3__3_n_132\,
      PCOUT(20) => \result3__3_n_133\,
      PCOUT(19) => \result3__3_n_134\,
      PCOUT(18) => \result3__3_n_135\,
      PCOUT(17) => \result3__3_n_136\,
      PCOUT(16) => \result3__3_n_137\,
      PCOUT(15) => \result3__3_n_138\,
      PCOUT(14) => \result3__3_n_139\,
      PCOUT(13) => \result3__3_n_140\,
      PCOUT(12) => \result3__3_n_141\,
      PCOUT(11) => \result3__3_n_142\,
      PCOUT(10) => \result3__3_n_143\,
      PCOUT(9) => \result3__3_n_144\,
      PCOUT(8) => \result3__3_n_145\,
      PCOUT(7) => \result3__3_n_146\,
      PCOUT(6) => \result3__3_n_147\,
      PCOUT(5) => \result3__3_n_148\,
      PCOUT(4) => \result3__3_n_149\,
      PCOUT(3) => \result3__3_n_150\,
      PCOUT(2) => \result3__3_n_151\,
      PCOUT(1) => \result3__3_n_152\,
      PCOUT(0) => \result3__3_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__3_UNDERFLOW_UNCONNECTED\
    );
\result3__4\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => myocontrol_wdata(14),
      A(28) => myocontrol_wdata(14),
      A(27) => myocontrol_wdata(14),
      A(26) => myocontrol_wdata(14),
      A(25) => myocontrol_wdata(14),
      A(24) => myocontrol_wdata(14),
      A(23) => myocontrol_wdata(14),
      A(22) => myocontrol_wdata(14),
      A(21) => myocontrol_wdata(14),
      A(20) => myocontrol_wdata(14),
      A(19) => myocontrol_wdata(14),
      A(18) => myocontrol_wdata(14),
      A(17) => myocontrol_wdata(14),
      A(16) => myocontrol_wdata(14),
      A(15) => myocontrol_wdata(14),
      A(14 downto 0) => myocontrol_wdata(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__4_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \lastError[31]_i_2__1_n_0\,
      B(16) => \lastError[31]_i_2__1_n_0\,
      B(15) => \lastError[31]_i_2__1_n_0\,
      B(14) => \lastError[31]_i_2__1_n_0\,
      B(13) => \lastError[30]_i_1__1_n_0\,
      B(12) => \lastError[29]_i_1__1_n_0\,
      B(11) => \lastError[28]_i_1__1_n_0\,
      B(10) => \lastError[27]_i_1__1_n_0\,
      B(9) => \lastError[26]_i_1__1_n_0\,
      B(8) => \lastError[25]_i_1__1_n_0\,
      B(7) => \lastError[24]_i_1__1_n_0\,
      B(6) => \lastError[23]_i_1__1_n_0\,
      B(5) => \lastError[22]_i_1__1_n_0\,
      B(4) => \lastError[21]_i_1__1_n_0\,
      B(3) => \lastError[20]_i_1__1_n_0\,
      B(2) => \lastError[19]_i_1__1_n_0\,
      B(1) => \lastError[18]_i_1__1_n_0\,
      B(0) => \lastError[17]_i_1__1_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__4_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__4_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__4_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \^axi_awaddr_reg[4]_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__4_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result3__4_OVERFLOW_UNCONNECTED\,
      P(47 downto 15) => \NLW_result3__4_P_UNCONNECTED\(47 downto 15),
      P(14 downto 0) => p_1_in1_in(31 downto 17),
      PATTERNBDETECT => \NLW_result3__4_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__4_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result3__3_n_106\,
      PCIN(46) => \result3__3_n_107\,
      PCIN(45) => \result3__3_n_108\,
      PCIN(44) => \result3__3_n_109\,
      PCIN(43) => \result3__3_n_110\,
      PCIN(42) => \result3__3_n_111\,
      PCIN(41) => \result3__3_n_112\,
      PCIN(40) => \result3__3_n_113\,
      PCIN(39) => \result3__3_n_114\,
      PCIN(38) => \result3__3_n_115\,
      PCIN(37) => \result3__3_n_116\,
      PCIN(36) => \result3__3_n_117\,
      PCIN(35) => \result3__3_n_118\,
      PCIN(34) => \result3__3_n_119\,
      PCIN(33) => \result3__3_n_120\,
      PCIN(32) => \result3__3_n_121\,
      PCIN(31) => \result3__3_n_122\,
      PCIN(30) => \result3__3_n_123\,
      PCIN(29) => \result3__3_n_124\,
      PCIN(28) => \result3__3_n_125\,
      PCIN(27) => \result3__3_n_126\,
      PCIN(26) => \result3__3_n_127\,
      PCIN(25) => \result3__3_n_128\,
      PCIN(24) => \result3__3_n_129\,
      PCIN(23) => \result3__3_n_130\,
      PCIN(22) => \result3__3_n_131\,
      PCIN(21) => \result3__3_n_132\,
      PCIN(20) => \result3__3_n_133\,
      PCIN(19) => \result3__3_n_134\,
      PCIN(18) => \result3__3_n_135\,
      PCIN(17) => \result3__3_n_136\,
      PCIN(16) => \result3__3_n_137\,
      PCIN(15) => \result3__3_n_138\,
      PCIN(14) => \result3__3_n_139\,
      PCIN(13) => \result3__3_n_140\,
      PCIN(12) => \result3__3_n_141\,
      PCIN(11) => \result3__3_n_142\,
      PCIN(10) => \result3__3_n_143\,
      PCIN(9) => \result3__3_n_144\,
      PCIN(8) => \result3__3_n_145\,
      PCIN(7) => \result3__3_n_146\,
      PCIN(6) => \result3__3_n_147\,
      PCIN(5) => \result3__3_n_148\,
      PCIN(4) => \result3__3_n_149\,
      PCIN(3) => \result3__3_n_150\,
      PCIN(2) => \result3__3_n_151\,
      PCIN(1) => \result3__3_n_152\,
      PCIN(0) => \result3__3_n_153\,
      PCOUT(47 downto 0) => \NLW_result3__4_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__4_UNDERFLOW_UNCONNECTED\
    );
\result3_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[28]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[28]\,
      O => \result3_i_10__1_n_0\
    );
\result3_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[27]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[27]\,
      O => \result3_i_11__1_n_0\
    );
\result3_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[26]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[26]\,
      O => \result3_i_12__1_n_0\
    );
\result3_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[25]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[25]\,
      O => \result3_i_13__1_n_0\
    );
\result3_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[24]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[24]\,
      O => \result3_i_14__1_n_0\
    );
\result3_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[23]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[23]\,
      O => \result3_i_15__1_n_0\
    );
\result3_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[22]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[22]\,
      O => \result3_i_16__1_n_0\
    );
\result3_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[21]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[21]\,
      O => \result3_i_17__1_n_0\
    );
\result3_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[20]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[20]\,
      O => \result3_i_18__1_n_0\
    );
\result3_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[19]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[19]\,
      O => \result3_i_19__1_n_0\
    );
\result3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => result3_0,
      I1 => result3_1,
      I2 => result3_2,
      I3 => \axi_rdata_reg[3]\(2),
      I4 => \axi_rdata_reg[3]\(3),
      I5 => \^axi_awaddr_reg[3]\,
      O => \^axi_awaddr_reg[4]\
    );
\result3_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[18]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[18]\,
      O => \result3_i_20__1_n_0\
    );
\result3_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[17]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[17]\,
      O => \result3_i_21__1_n_0\
    );
\result3_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[16]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[16]\,
      O => \result3_i_22__1_n_0\
    );
\result3_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3_i_3__1_n_0\,
      CO(3) => \NLW_result3_i_2__1_CO_UNCONNECTED\(3),
      CO(2) => \result3_i_2__1_n_1\,
      CO(1) => \result3_i_2__1_n_2\,
      CO(0) => \result3_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \lastError[30]_i_1__1_n_0\,
      DI(1) => \lastError[29]_i_1__1_n_0\,
      DI(0) => \lastError[28]_i_1__1_n_0\,
      O(3) => \result3_i_2__1_n_4\,
      O(2) => \result3_i_2__1_n_5\,
      O(1) => \result3_i_2__1_n_6\,
      O(0) => \result3_i_2__1_n_7\,
      S(3) => \result3_i_7__0_n_0\,
      S(2) => \result3_i_8__1_n_0\,
      S(1) => \result3_i_9__1_n_0\,
      S(0) => \result3_i_10__1_n_0\
    );
\result3_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3_i_4__1_n_0\,
      CO(3) => \result3_i_3__1_n_0\,
      CO(2) => \result3_i_3__1_n_1\,
      CO(1) => \result3_i_3__1_n_2\,
      CO(0) => \result3_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[27]_i_1__1_n_0\,
      DI(2) => \lastError[26]_i_1__1_n_0\,
      DI(1) => \lastError[25]_i_1__1_n_0\,
      DI(0) => \lastError[24]_i_1__1_n_0\,
      O(3) => \result3_i_3__1_n_4\,
      O(2) => \result3_i_3__1_n_5\,
      O(1) => \result3_i_3__1_n_6\,
      O(0) => \result3_i_3__1_n_7\,
      S(3) => \result3_i_11__1_n_0\,
      S(2) => \result3_i_12__1_n_0\,
      S(1) => \result3_i_13__1_n_0\,
      S(0) => \result3_i_14__1_n_0\
    );
\result3_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3_i_5__1_n_0\,
      CO(3) => \result3_i_4__1_n_0\,
      CO(2) => \result3_i_4__1_n_1\,
      CO(1) => \result3_i_4__1_n_2\,
      CO(0) => \result3_i_4__1_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[23]_i_1__1_n_0\,
      DI(2) => \lastError[22]_i_1__1_n_0\,
      DI(1) => \lastError[21]_i_1__1_n_0\,
      DI(0) => \lastError[20]_i_1__1_n_0\,
      O(3) => \result3_i_4__1_n_4\,
      O(2) => \result3_i_4__1_n_5\,
      O(1) => \result3_i_4__1_n_6\,
      O(0) => \result3_i_4__1_n_7\,
      S(3) => \result3_i_15__1_n_0\,
      S(2) => \result3_i_16__1_n_0\,
      S(1) => \result3_i_17__1_n_0\,
      S(0) => \result3_i_18__1_n_0\
    );
\result3_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_1__1_n_0\,
      CO(3) => \result3_i_5__1_n_0\,
      CO(2) => \result3_i_5__1_n_1\,
      CO(1) => \result3_i_5__1_n_2\,
      CO(0) => \result3_i_5__1_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[19]_i_1__1_n_0\,
      DI(2) => \lastError[18]_i_1__1_n_0\,
      DI(1) => \lastError[17]_i_1__1_n_0\,
      DI(0) => \lastError[16]_i_1__1_n_0\,
      O(3) => \result3_i_5__1_n_4\,
      O(2) => \result3_i_5__1_n_5\,
      O(1) => \result3_i_5__1_n_6\,
      O(0) => \result3_i_5__1_n_7\,
      S(3) => \result3_i_19__1_n_0\,
      S(2) => \result3_i_20__1_n_0\,
      S(1) => \result3_i_21__1_n_0\,
      S(0) => \result3_i_22__1_n_0\
    );
\result3_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata_reg[3]\(1),
      I1 => \axi_rdata_reg[3]\(0),
      O => \^axi_awaddr_reg[3]\
    );
\result3_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[31]_i_2__1_n_0\,
      I1 => \lastError_reg_n_0_[31]\,
      O => \result3_i_7__0_n_0\
    );
\result3_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[30]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[30]\,
      O => \result3_i_8__1_n_0\
    );
\result3_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[29]_i_1__1_n_0\,
      I1 => \lastError_reg_n_0_[29]\,
      O => \result3_i_9__1_n_0\
    );
\update_controller_prev_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => update_controller_prev_reg_0,
      I3 => update_controller_prev_reg_1,
      I4 => Q(1),
      I5 => Q(0),
      O => \update_controller_prev_i_1__0_n_0\
    );
update_controller_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \update_controller_prev_i_1__0_n_0\,
      Q => update_controller_prev,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity roboy_plexus_myoControl_3_1_PIDController_2 is
  port (
    Kd : out STD_LOGIC;
    Kp : out STD_LOGIC;
    \deadBand_reg[3][27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sp_reg[3][27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sp_reg[3][27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_awaddr_reg[2]\ : out STD_LOGIC;
    \pwmRef_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    myocontrol_aclk : in STD_LOGIC;
    myocontrol_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_1_in__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lastError_reg[15]_i_4__2_0\ : in STD_LOGIC;
    \lastError_reg[15]_i_4__2_1\ : in STD_LOGIC;
    \lastError_reg[15]_i_4__2_2\ : in STD_LOGIC;
    \lastError_reg[11]_i_4__2_0\ : in STD_LOGIC;
    \lastError_reg[11]_i_4__2_1\ : in STD_LOGIC;
    \lastError_reg[11]_i_4__2_2\ : in STD_LOGIC;
    \lastError_reg[11]_i_4__2_3\ : in STD_LOGIC;
    \lastError_reg[7]_i_4__2_0\ : in STD_LOGIC;
    \lastError_reg[7]_i_4__2_1\ : in STD_LOGIC;
    \lastError_reg[7]_i_4__2_2\ : in STD_LOGIC;
    \lastError_reg[7]_i_4__2_3\ : in STD_LOGIC;
    \lastError_reg[3]_i_4__2_0\ : in STD_LOGIC;
    \lastError_reg[3]_i_4__2_1\ : in STD_LOGIC;
    \lastError_reg[3]_i_4__2_2\ : in STD_LOGIC;
    \lastError_reg[3]_i_4__2_3\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lastError_reg[11]_i_3__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \lastError_reg[7]_i_3__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \lastError_reg[3]_i_3__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \lastError_reg[0]_0\ : in STD_LOGIC;
    \lastError_reg[0]_1\ : in STD_LOGIC;
    \lastError_reg[0]_2\ : in STD_LOGIC;
    \pwmRef_reg[15]_i_48__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pwmRef_reg[15]_i_49__2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result3__4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result3__4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result3__3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pwmRef_reg[15]_i_6__2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwmRef_reg[15]_i_3__2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pwmRef[15]_i_50__2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lastError_reg[27]_i_3__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    result3_0 : in STD_LOGIC;
    result3_1 : in STD_LOGIC;
    result3_2 : in STD_LOGIC;
    result3_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result3__2_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of roboy_plexus_myoControl_3_1_PIDController_2 : entity is "PIDController";
end roboy_plexus_myoControl_3_1_PIDController_2;

architecture STRUCTURE of roboy_plexus_myoControl_3_1_PIDController_2 is
  signal \^kd\ : STD_LOGIC;
  signal \^kp\ : STD_LOGIC;
  signal \^axi_awaddr_reg[2]\ : STD_LOGIC;
  signal err0 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal err00_in : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal lastError : STD_LOGIC;
  signal \lastError[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_10__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_11__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_12__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_13__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_14__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_15__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_16__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_9__2_n_0\ : STD_LOGIC;
  signal \lastError[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_10__2_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_11__2_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_12__2_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_13__2_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_14__2_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_15__2_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_16__2_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_9__2_n_0\ : STD_LOGIC;
  signal \lastError[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_10__2_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_11__2_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_12__2_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_13__2_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_14__2_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_15__2_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_16__2_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_9__2_n_0\ : STD_LOGIC;
  signal \lastError[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_10__2_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_11__2_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_12__2_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_13__2_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_14__2_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_15__2_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_16__2_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_9__2_n_0\ : STD_LOGIC;
  signal \lastError[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_10__2_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_11__2_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_12__2_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_13__2_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_14__2_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_15__2_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_16__2_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_9__2_n_0\ : STD_LOGIC;
  signal \lastError[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_8__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_10__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_11__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_12__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_13__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_14__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_15__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_16__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_9__2_n_0\ : STD_LOGIC;
  signal \lastError[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_10__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_11__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_12__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_13__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_14__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_15__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_16__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \lastError[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_3__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_4__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[15]_i_3__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[15]_i_4__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[19]_i_3__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[19]_i_4__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[23]_i_3__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[23]_i_4__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[27]_i_3__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[27]_i_3__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[27]_i_3__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[27]_i_4__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[27]_i_4__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[27]_i_4__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_3__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_4__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_3__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_4__2_n_3\ : STD_LOGIC;
  signal \lastError_reg_n_0_[0]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[10]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[11]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[12]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[13]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[14]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[15]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[16]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[17]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[18]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[19]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[1]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[20]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[21]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[22]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[23]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[24]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[25]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[26]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[27]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[28]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[29]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[2]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[30]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[31]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[3]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[4]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[5]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[6]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[7]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[8]\ : STD_LOGIC;
  signal \lastError_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal p_1_in1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \pwmRef[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[10]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_10__2_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_11__2_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_12__2_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_13__2_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_14__2_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_7__2_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_8__2_n_0\ : STD_LOGIC;
  signal \pwmRef[11]_i_9__2_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[13]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[14]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_100__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_101__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_102__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_103__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_104__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_106__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_107__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_108__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_109__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_10__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_110__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_111__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_112__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_113__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_115__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_116__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_117__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_118__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_119__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_11__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_120__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_121__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_122__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_123__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_124__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_125__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_126__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_12__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_131__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_132__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_133__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_134__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_135__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_136__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_137__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_139__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_13__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_140__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_141__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_142__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_143__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_144__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_145__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_146__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_147__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_148__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_149__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_14__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_150__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_151__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_152__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_153__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_154__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_155__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_156__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_157__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_158__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_159__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_15__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_160__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_161__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_162__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_163__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_164__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_165__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_166__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_167__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_168__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_169__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_16__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_170__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_171__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_172__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_173__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_174__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_175__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_177__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_178__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_179__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_17__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_180__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_181__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_182__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_183__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_184__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_188__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_189__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_18__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_190__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_191__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_192__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_193__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_194__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_195__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_196__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_197__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_198__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_199__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_19__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_200__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_201__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_202__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_203__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_204__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_205__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_206__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_207__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_208__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_209__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_20__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_210__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_211__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_212__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_213__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_214__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_215__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_216__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_217__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_218__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_219__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_21__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_220__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_221__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_222__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_223__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_224__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_225__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_226__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_227__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_232__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_233__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_234__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_235__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_236__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_237__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_238__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_239__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_23__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_240__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_241__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_242__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_243__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_244__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_246__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_247__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_248__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_249__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_24__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_250__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_251__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_252__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_253__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_25__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_260__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_261__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_262__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_263__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_265__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_266__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_267__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_268__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_269__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_26__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_270__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_271__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_272__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_277__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_278__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_279__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_27__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_280__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_281__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_282__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_283__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_284__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_285__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_286__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_287__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_288__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_289__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_28__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_290__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_291__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_292__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_293__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_294__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_295__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_296__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_297__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_298__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_299__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_29__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_300__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_303__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_304__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_305__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_306__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_307__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_308__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_309__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_30__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_310__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_311__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_312__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_313__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_314__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_315__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_316__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_317__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_318__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_319__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_320__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_321__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_322__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_323__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_324__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_325__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_326__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_327__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_328__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_329__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_32__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_330__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_331__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_332__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_335__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_336__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_337__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_338__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_339__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_33__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_340__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_341__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_342__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_343__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_344__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_345__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_346__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_347__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_348__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_349__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_34__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_35__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_36__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_37__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_38__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_39__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_40__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_41__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_42__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_43__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_44__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_45__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_46__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_47__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_50__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_51__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_52__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_53__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_54__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_55__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_56__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_57__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_58__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_59__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_60__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_63__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_64__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_65__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_66__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_67__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_68__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_69__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_70__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_72__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_73__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_74__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_75__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_76__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_77__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_78__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_79__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_80__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_81__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_82__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_83__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_84__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_85__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_86__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_87__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_88__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_89__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_8__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_90__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_91__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_92__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_93__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_94__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_95__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_97__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_98__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_99__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_9__2_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_10__2_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_11__2_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_12__2_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_13__2_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_7__2_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_8__2_n_0\ : STD_LOGIC;
  signal \pwmRef[3]_i_9__2_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[5]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[6]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_10__2_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_11__2_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_12__2_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_13__2_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_14__2_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \pwmRef[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwmRef[9]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[11]_i_6__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_105__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_105__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_105__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_105__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_114__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_127__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_128__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_129__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_130__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_138__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_176__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_186__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_186__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_186__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_187__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_228__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_228__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_228__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_229__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_229__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_229__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_22__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_230__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_231__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_245__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_254__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_255__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_264__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_273__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_274__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_275__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_276__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_301__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_302__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_31__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_333__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_334__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_3__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_48__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_49__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_61__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_61__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_61__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_62__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_6__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_6__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_6__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_71__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_7__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[3]_i_6__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[3]_i_6__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[3]_i_6__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[3]_i_6__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[7]_i_6__2_n_3\ : STD_LOGIC;
  signal result0 : STD_LOGIC_VECTOR ( 29 to 29 );
  signal result1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result10_in : STD_LOGIC;
  signal result30_in : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \result3__0__0\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \result3__0_i_10__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_11__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_12__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_13__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_14__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_15__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_16__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_17__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_18__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_19__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_1__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_1__2_n_1\ : STD_LOGIC;
  signal \result3__0_i_1__2_n_2\ : STD_LOGIC;
  signal \result3__0_i_1__2_n_3\ : STD_LOGIC;
  signal \result3__0_i_1__2_n_4\ : STD_LOGIC;
  signal \result3__0_i_1__2_n_5\ : STD_LOGIC;
  signal \result3__0_i_1__2_n_6\ : STD_LOGIC;
  signal \result3__0_i_1__2_n_7\ : STD_LOGIC;
  signal \result3__0_i_20__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_2__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_2__2_n_1\ : STD_LOGIC;
  signal \result3__0_i_2__2_n_2\ : STD_LOGIC;
  signal \result3__0_i_2__2_n_3\ : STD_LOGIC;
  signal \result3__0_i_2__2_n_4\ : STD_LOGIC;
  signal \result3__0_i_2__2_n_5\ : STD_LOGIC;
  signal \result3__0_i_2__2_n_6\ : STD_LOGIC;
  signal \result3__0_i_2__2_n_7\ : STD_LOGIC;
  signal \result3__0_i_3__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_3__2_n_1\ : STD_LOGIC;
  signal \result3__0_i_3__2_n_2\ : STD_LOGIC;
  signal \result3__0_i_3__2_n_3\ : STD_LOGIC;
  signal \result3__0_i_3__2_n_4\ : STD_LOGIC;
  signal \result3__0_i_3__2_n_5\ : STD_LOGIC;
  signal \result3__0_i_3__2_n_6\ : STD_LOGIC;
  signal \result3__0_i_3__2_n_7\ : STD_LOGIC;
  signal \result3__0_i_4__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_4__2_n_1\ : STD_LOGIC;
  signal \result3__0_i_4__2_n_2\ : STD_LOGIC;
  signal \result3__0_i_4__2_n_3\ : STD_LOGIC;
  signal \result3__0_i_4__2_n_4\ : STD_LOGIC;
  signal \result3__0_i_4__2_n_5\ : STD_LOGIC;
  signal \result3__0_i_4__2_n_6\ : STD_LOGIC;
  signal \result3__0_i_4__2_n_7\ : STD_LOGIC;
  signal \result3__0_i_5__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_6__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_7__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_8__2_n_0\ : STD_LOGIC;
  signal \result3__0_i_9__2_n_0\ : STD_LOGIC;
  signal \result3__0_n_100\ : STD_LOGIC;
  signal \result3__0_n_101\ : STD_LOGIC;
  signal \result3__0_n_102\ : STD_LOGIC;
  signal \result3__0_n_103\ : STD_LOGIC;
  signal \result3__0_n_104\ : STD_LOGIC;
  signal \result3__0_n_105\ : STD_LOGIC;
  signal \result3__0_n_106\ : STD_LOGIC;
  signal \result3__0_n_107\ : STD_LOGIC;
  signal \result3__0_n_108\ : STD_LOGIC;
  signal \result3__0_n_109\ : STD_LOGIC;
  signal \result3__0_n_110\ : STD_LOGIC;
  signal \result3__0_n_111\ : STD_LOGIC;
  signal \result3__0_n_112\ : STD_LOGIC;
  signal \result3__0_n_113\ : STD_LOGIC;
  signal \result3__0_n_114\ : STD_LOGIC;
  signal \result3__0_n_115\ : STD_LOGIC;
  signal \result3__0_n_116\ : STD_LOGIC;
  signal \result3__0_n_117\ : STD_LOGIC;
  signal \result3__0_n_118\ : STD_LOGIC;
  signal \result3__0_n_119\ : STD_LOGIC;
  signal \result3__0_n_120\ : STD_LOGIC;
  signal \result3__0_n_121\ : STD_LOGIC;
  signal \result3__0_n_122\ : STD_LOGIC;
  signal \result3__0_n_123\ : STD_LOGIC;
  signal \result3__0_n_124\ : STD_LOGIC;
  signal \result3__0_n_125\ : STD_LOGIC;
  signal \result3__0_n_126\ : STD_LOGIC;
  signal \result3__0_n_127\ : STD_LOGIC;
  signal \result3__0_n_128\ : STD_LOGIC;
  signal \result3__0_n_129\ : STD_LOGIC;
  signal \result3__0_n_130\ : STD_LOGIC;
  signal \result3__0_n_131\ : STD_LOGIC;
  signal \result3__0_n_132\ : STD_LOGIC;
  signal \result3__0_n_133\ : STD_LOGIC;
  signal \result3__0_n_134\ : STD_LOGIC;
  signal \result3__0_n_135\ : STD_LOGIC;
  signal \result3__0_n_136\ : STD_LOGIC;
  signal \result3__0_n_137\ : STD_LOGIC;
  signal \result3__0_n_138\ : STD_LOGIC;
  signal \result3__0_n_139\ : STD_LOGIC;
  signal \result3__0_n_140\ : STD_LOGIC;
  signal \result3__0_n_141\ : STD_LOGIC;
  signal \result3__0_n_142\ : STD_LOGIC;
  signal \result3__0_n_143\ : STD_LOGIC;
  signal \result3__0_n_144\ : STD_LOGIC;
  signal \result3__0_n_145\ : STD_LOGIC;
  signal \result3__0_n_146\ : STD_LOGIC;
  signal \result3__0_n_147\ : STD_LOGIC;
  signal \result3__0_n_148\ : STD_LOGIC;
  signal \result3__0_n_149\ : STD_LOGIC;
  signal \result3__0_n_150\ : STD_LOGIC;
  signal \result3__0_n_151\ : STD_LOGIC;
  signal \result3__0_n_152\ : STD_LOGIC;
  signal \result3__0_n_153\ : STD_LOGIC;
  signal \result3__0_n_58\ : STD_LOGIC;
  signal \result3__0_n_59\ : STD_LOGIC;
  signal \result3__0_n_60\ : STD_LOGIC;
  signal \result3__0_n_61\ : STD_LOGIC;
  signal \result3__0_n_62\ : STD_LOGIC;
  signal \result3__0_n_63\ : STD_LOGIC;
  signal \result3__0_n_64\ : STD_LOGIC;
  signal \result3__0_n_65\ : STD_LOGIC;
  signal \result3__0_n_66\ : STD_LOGIC;
  signal \result3__0_n_67\ : STD_LOGIC;
  signal \result3__0_n_68\ : STD_LOGIC;
  signal \result3__0_n_69\ : STD_LOGIC;
  signal \result3__0_n_70\ : STD_LOGIC;
  signal \result3__0_n_71\ : STD_LOGIC;
  signal \result3__0_n_72\ : STD_LOGIC;
  signal \result3__0_n_73\ : STD_LOGIC;
  signal \result3__0_n_74\ : STD_LOGIC;
  signal \result3__0_n_75\ : STD_LOGIC;
  signal \result3__0_n_76\ : STD_LOGIC;
  signal \result3__0_n_77\ : STD_LOGIC;
  signal \result3__0_n_78\ : STD_LOGIC;
  signal \result3__0_n_79\ : STD_LOGIC;
  signal \result3__0_n_80\ : STD_LOGIC;
  signal \result3__0_n_81\ : STD_LOGIC;
  signal \result3__0_n_82\ : STD_LOGIC;
  signal \result3__0_n_83\ : STD_LOGIC;
  signal \result3__0_n_84\ : STD_LOGIC;
  signal \result3__0_n_85\ : STD_LOGIC;
  signal \result3__0_n_86\ : STD_LOGIC;
  signal \result3__0_n_87\ : STD_LOGIC;
  signal \result3__0_n_88\ : STD_LOGIC;
  signal \result3__0_n_89\ : STD_LOGIC;
  signal \result3__0_n_90\ : STD_LOGIC;
  signal \result3__0_n_91\ : STD_LOGIC;
  signal \result3__0_n_92\ : STD_LOGIC;
  signal \result3__0_n_93\ : STD_LOGIC;
  signal \result3__0_n_94\ : STD_LOGIC;
  signal \result3__0_n_95\ : STD_LOGIC;
  signal \result3__0_n_96\ : STD_LOGIC;
  signal \result3__0_n_97\ : STD_LOGIC;
  signal \result3__0_n_98\ : STD_LOGIC;
  signal \result3__0_n_99\ : STD_LOGIC;
  signal \result3__1_n_100\ : STD_LOGIC;
  signal \result3__1_n_101\ : STD_LOGIC;
  signal \result3__1_n_102\ : STD_LOGIC;
  signal \result3__1_n_103\ : STD_LOGIC;
  signal \result3__1_n_104\ : STD_LOGIC;
  signal \result3__1_n_105\ : STD_LOGIC;
  signal \result3__1_n_91\ : STD_LOGIC;
  signal \result3__1_n_92\ : STD_LOGIC;
  signal \result3__1_n_93\ : STD_LOGIC;
  signal \result3__1_n_94\ : STD_LOGIC;
  signal \result3__1_n_95\ : STD_LOGIC;
  signal \result3__1_n_96\ : STD_LOGIC;
  signal \result3__1_n_97\ : STD_LOGIC;
  signal \result3__1_n_98\ : STD_LOGIC;
  signal \result3__1_n_99\ : STD_LOGIC;
  signal \result3__3_n_106\ : STD_LOGIC;
  signal \result3__3_n_107\ : STD_LOGIC;
  signal \result3__3_n_108\ : STD_LOGIC;
  signal \result3__3_n_109\ : STD_LOGIC;
  signal \result3__3_n_110\ : STD_LOGIC;
  signal \result3__3_n_111\ : STD_LOGIC;
  signal \result3__3_n_112\ : STD_LOGIC;
  signal \result3__3_n_113\ : STD_LOGIC;
  signal \result3__3_n_114\ : STD_LOGIC;
  signal \result3__3_n_115\ : STD_LOGIC;
  signal \result3__3_n_116\ : STD_LOGIC;
  signal \result3__3_n_117\ : STD_LOGIC;
  signal \result3__3_n_118\ : STD_LOGIC;
  signal \result3__3_n_119\ : STD_LOGIC;
  signal \result3__3_n_120\ : STD_LOGIC;
  signal \result3__3_n_121\ : STD_LOGIC;
  signal \result3__3_n_122\ : STD_LOGIC;
  signal \result3__3_n_123\ : STD_LOGIC;
  signal \result3__3_n_124\ : STD_LOGIC;
  signal \result3__3_n_125\ : STD_LOGIC;
  signal \result3__3_n_126\ : STD_LOGIC;
  signal \result3__3_n_127\ : STD_LOGIC;
  signal \result3__3_n_128\ : STD_LOGIC;
  signal \result3__3_n_129\ : STD_LOGIC;
  signal \result3__3_n_130\ : STD_LOGIC;
  signal \result3__3_n_131\ : STD_LOGIC;
  signal \result3__3_n_132\ : STD_LOGIC;
  signal \result3__3_n_133\ : STD_LOGIC;
  signal \result3__3_n_134\ : STD_LOGIC;
  signal \result3__3_n_135\ : STD_LOGIC;
  signal \result3__3_n_136\ : STD_LOGIC;
  signal \result3__3_n_137\ : STD_LOGIC;
  signal \result3__3_n_138\ : STD_LOGIC;
  signal \result3__3_n_139\ : STD_LOGIC;
  signal \result3__3_n_140\ : STD_LOGIC;
  signal \result3__3_n_141\ : STD_LOGIC;
  signal \result3__3_n_142\ : STD_LOGIC;
  signal \result3__3_n_143\ : STD_LOGIC;
  signal \result3__3_n_144\ : STD_LOGIC;
  signal \result3__3_n_145\ : STD_LOGIC;
  signal \result3__3_n_146\ : STD_LOGIC;
  signal \result3__3_n_147\ : STD_LOGIC;
  signal \result3__3_n_148\ : STD_LOGIC;
  signal \result3__3_n_149\ : STD_LOGIC;
  signal \result3__3_n_150\ : STD_LOGIC;
  signal \result3__3_n_151\ : STD_LOGIC;
  signal \result3__3_n_152\ : STD_LOGIC;
  signal \result3__3_n_153\ : STD_LOGIC;
  signal \result3__3_n_58\ : STD_LOGIC;
  signal \result3__3_n_59\ : STD_LOGIC;
  signal \result3__3_n_60\ : STD_LOGIC;
  signal \result3__3_n_61\ : STD_LOGIC;
  signal \result3__3_n_62\ : STD_LOGIC;
  signal \result3__3_n_63\ : STD_LOGIC;
  signal \result3__3_n_64\ : STD_LOGIC;
  signal \result3__3_n_65\ : STD_LOGIC;
  signal \result3__3_n_66\ : STD_LOGIC;
  signal \result3__3_n_67\ : STD_LOGIC;
  signal \result3__3_n_68\ : STD_LOGIC;
  signal \result3__3_n_69\ : STD_LOGIC;
  signal \result3__3_n_70\ : STD_LOGIC;
  signal \result3__3_n_71\ : STD_LOGIC;
  signal \result3__3_n_72\ : STD_LOGIC;
  signal \result3__3_n_73\ : STD_LOGIC;
  signal \result3__3_n_74\ : STD_LOGIC;
  signal \result3__3_n_75\ : STD_LOGIC;
  signal \result3__3_n_76\ : STD_LOGIC;
  signal \result3__3_n_77\ : STD_LOGIC;
  signal \result3__3_n_78\ : STD_LOGIC;
  signal \result3__3_n_79\ : STD_LOGIC;
  signal \result3__3_n_80\ : STD_LOGIC;
  signal \result3__3_n_81\ : STD_LOGIC;
  signal \result3__3_n_82\ : STD_LOGIC;
  signal \result3__3_n_83\ : STD_LOGIC;
  signal \result3__3_n_84\ : STD_LOGIC;
  signal \result3__3_n_85\ : STD_LOGIC;
  signal \result3__3_n_86\ : STD_LOGIC;
  signal \result3__3_n_87\ : STD_LOGIC;
  signal \result3__3_n_88\ : STD_LOGIC;
  signal \result3__5\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \result3_i_10__2_n_0\ : STD_LOGIC;
  signal \result3_i_11__2_n_0\ : STD_LOGIC;
  signal \result3_i_12__2_n_0\ : STD_LOGIC;
  signal \result3_i_13__2_n_0\ : STD_LOGIC;
  signal \result3_i_14__2_n_0\ : STD_LOGIC;
  signal \result3_i_15__2_n_0\ : STD_LOGIC;
  signal \result3_i_16__2_n_0\ : STD_LOGIC;
  signal \result3_i_17__2_n_0\ : STD_LOGIC;
  signal \result3_i_18__2_n_0\ : STD_LOGIC;
  signal \result3_i_19__2_n_0\ : STD_LOGIC;
  signal \result3_i_20__2_n_0\ : STD_LOGIC;
  signal \result3_i_21__2_n_0\ : STD_LOGIC;
  signal \result3_i_22__2_n_0\ : STD_LOGIC;
  signal \result3_i_2__2_n_1\ : STD_LOGIC;
  signal \result3_i_2__2_n_2\ : STD_LOGIC;
  signal \result3_i_2__2_n_3\ : STD_LOGIC;
  signal \result3_i_2__2_n_4\ : STD_LOGIC;
  signal \result3_i_2__2_n_5\ : STD_LOGIC;
  signal \result3_i_2__2_n_6\ : STD_LOGIC;
  signal \result3_i_2__2_n_7\ : STD_LOGIC;
  signal \result3_i_3__2_n_0\ : STD_LOGIC;
  signal \result3_i_3__2_n_1\ : STD_LOGIC;
  signal \result3_i_3__2_n_2\ : STD_LOGIC;
  signal \result3_i_3__2_n_3\ : STD_LOGIC;
  signal \result3_i_3__2_n_4\ : STD_LOGIC;
  signal \result3_i_3__2_n_5\ : STD_LOGIC;
  signal \result3_i_3__2_n_6\ : STD_LOGIC;
  signal \result3_i_3__2_n_7\ : STD_LOGIC;
  signal \result3_i_4__2_n_0\ : STD_LOGIC;
  signal \result3_i_4__2_n_1\ : STD_LOGIC;
  signal \result3_i_4__2_n_2\ : STD_LOGIC;
  signal \result3_i_4__2_n_3\ : STD_LOGIC;
  signal \result3_i_4__2_n_4\ : STD_LOGIC;
  signal \result3_i_4__2_n_5\ : STD_LOGIC;
  signal \result3_i_4__2_n_6\ : STD_LOGIC;
  signal \result3_i_4__2_n_7\ : STD_LOGIC;
  signal \result3_i_5__2_n_0\ : STD_LOGIC;
  signal \result3_i_5__2_n_1\ : STD_LOGIC;
  signal \result3_i_5__2_n_2\ : STD_LOGIC;
  signal \result3_i_5__2_n_3\ : STD_LOGIC;
  signal \result3_i_5__2_n_4\ : STD_LOGIC;
  signal \result3_i_5__2_n_5\ : STD_LOGIC;
  signal \result3_i_5__2_n_6\ : STD_LOGIC;
  signal \result3_i_5__2_n_7\ : STD_LOGIC;
  signal \result3_i_7__1_n_0\ : STD_LOGIC;
  signal \result3_i_8__2_n_0\ : STD_LOGIC;
  signal \result3_i_9__2_n_0\ : STD_LOGIC;
  signal result3_n_100 : STD_LOGIC;
  signal result3_n_101 : STD_LOGIC;
  signal result3_n_102 : STD_LOGIC;
  signal result3_n_103 : STD_LOGIC;
  signal result3_n_104 : STD_LOGIC;
  signal result3_n_105 : STD_LOGIC;
  signal result3_n_91 : STD_LOGIC;
  signal result3_n_92 : STD_LOGIC;
  signal result3_n_93 : STD_LOGIC;
  signal result3_n_94 : STD_LOGIC;
  signal result3_n_95 : STD_LOGIC;
  signal result3_n_96 : STD_LOGIC;
  signal result3_n_97 : STD_LOGIC;
  signal result3_n_98 : STD_LOGIC;
  signal result3_n_99 : STD_LOGIC;
  signal update_controller_prev : STD_LOGIC;
  signal \NLW_pwmRef_reg[15]_i_105__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_114__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_138__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_176__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_187__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_228__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_229__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_22__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_245__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_264__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_31__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_48__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_49__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_61__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_62__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_6__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_71__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwmRef_reg[15]_i_7__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_result3_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_result3_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_result3_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_result3_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_result3_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_result3_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result3__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal \NLW_result3__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result3__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal \NLW_result3__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result3__3_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__3_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__3_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__3_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__4_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_result3__4_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_result3__4_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_result3__4_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result3__4_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal \NLW_result3__4_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_result3_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pwmRef[0]_i_2__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \pwmRef[10]_i_2__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pwmRef[11]_i_2__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \pwmRef[12]_i_2__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pwmRef[13]_i_2__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pwmRef[14]_i_2__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_100__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_101__2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_102__2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_103__2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_104__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_157__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_159__2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_162__2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_165__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_240__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_242__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_243__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_244__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_4__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_54__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_56__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_58__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_60__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_85__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_87__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_89__2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_91__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_93__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_94__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_97__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_98__2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \pwmRef[15]_i_99__2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \pwmRef[1]_i_2__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pwmRef[2]_i_2__2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \pwmRef[3]_i_2__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pwmRef[4]_i_2__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pwmRef[5]_i_2__2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \pwmRef[6]_i_2__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pwmRef[7]_i_2__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \pwmRef[8]_i_2__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \pwmRef[9]_i_2__2\ : label is "soft_lutpair75";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[11]_i_6__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_105__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_114__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_127__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_128__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_129__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_130__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_138__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_176__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_187__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_228__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_229__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_22__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_230__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_231__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_245__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_264__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_273__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_274__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_275__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_276__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_31__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_3__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_48__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_49__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_61__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_62__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_6__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_71__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[15]_i_7__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[3]_i_6__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pwmRef_reg[7]_i_6__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of result3 : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_3__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__0_i_4__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__2\ : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__3\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3__4\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \result3_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3_i_3__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3_i_4__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result3_i_5__2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Kd <= \^kd\;
  Kp <= \^kp\;
  \axi_awaddr_reg[2]\ <= \^axi_awaddr_reg[2]\;
\lastError[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(0),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(0),
      I4 => err0(0),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[0]_i_1__2_n_0\
    );
\lastError[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(10),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(10),
      I4 => err0(10),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[10]_i_1__2_n_0\
    );
\lastError[11]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \lastError_reg[11]_i_3__2_0\(2),
      O => \lastError[11]_i_10__2_n_0\
    );
\lastError[11]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \lastError_reg[11]_i_3__2_0\(1),
      O => \lastError[11]_i_11__2_n_0\
    );
\lastError[11]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \lastError_reg[11]_i_3__2_0\(0),
      O => \lastError[11]_i_12__2_n_0\
    );
\lastError[11]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \lastError_reg[11]_i_4__2_0\,
      O => \lastError[11]_i_13__2_n_0\
    );
\lastError[11]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \lastError_reg[11]_i_4__2_1\,
      O => \lastError[11]_i_14__2_n_0\
    );
\lastError[11]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \lastError_reg[11]_i_4__2_2\,
      O => \lastError[11]_i_15__2_n_0\
    );
\lastError[11]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \lastError_reg[11]_i_4__2_3\,
      O => \lastError[11]_i_16__2_n_0\
    );
\lastError[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(11),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(11),
      I4 => err0(11),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[11]_i_1__2_n_0\
    );
\lastError[11]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \lastError_reg[11]_i_3__2_0\(3),
      O => \lastError[11]_i_9__2_n_0\
    );
\lastError[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(12),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(12),
      I4 => err0(12),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[12]_i_1__2_n_0\
    );
\lastError[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(13),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(13),
      I4 => err0(13),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[13]_i_1__2_n_0\
    );
\lastError[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(14),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(14),
      I4 => err0(14),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[14]_i_1__2_n_0\
    );
\lastError[15]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \lastError_reg[27]_i_3__2_0\(0),
      O => \lastError[15]_i_10__2_n_0\
    );
\lastError[15]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => O(1),
      O => \lastError[15]_i_11__2_n_0\
    );
\lastError[15]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => O(0),
      O => \lastError[15]_i_12__2_n_0\
    );
\lastError[15]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => \lastError_reg[15]_i_4__2_0\,
      O => \lastError[15]_i_13__2_n_0\
    );
\lastError[15]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => \lastError_reg[15]_i_4__2_0\,
      O => \lastError[15]_i_14__2_n_0\
    );
\lastError[15]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => \lastError_reg[15]_i_4__2_1\,
      O => \lastError[15]_i_15__2_n_0\
    );
\lastError[15]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => \lastError_reg[15]_i_4__2_2\,
      O => \lastError[15]_i_16__2_n_0\
    );
\lastError[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(15),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(15),
      I4 => err0(15),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[15]_i_1__2_n_0\
    );
\lastError[15]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \lastError_reg[27]_i_3__2_0\(0),
      O => \lastError[15]_i_9__2_n_0\
    );
\lastError[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(16),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(16),
      I4 => err0(16),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[16]_i_1__2_n_0\
    );
\lastError[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(17),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(17),
      I4 => err0(17),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[17]_i_1__2_n_0\
    );
\lastError[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(18),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(18),
      I4 => err0(18),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[18]_i_1__2_n_0\
    );
\lastError[19]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \lastError_reg[27]_i_3__2_0\(0),
      O => \lastError[19]_i_10__2_n_0\
    );
\lastError[19]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \lastError_reg[27]_i_3__2_0\(0),
      O => \lastError[19]_i_11__2_n_0\
    );
\lastError[19]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \lastError_reg[27]_i_3__2_0\(0),
      O => \lastError[19]_i_12__2_n_0\
    );
\lastError[19]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => \lastError_reg[15]_i_4__2_0\,
      O => \lastError[19]_i_13__2_n_0\
    );
\lastError[19]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => \lastError_reg[15]_i_4__2_0\,
      O => \lastError[19]_i_14__2_n_0\
    );
\lastError[19]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => \lastError_reg[15]_i_4__2_0\,
      O => \lastError[19]_i_15__2_n_0\
    );
\lastError[19]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => \lastError_reg[15]_i_4__2_0\,
      O => \lastError[19]_i_16__2_n_0\
    );
\lastError[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(19),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(19),
      I4 => err0(19),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[19]_i_1__2_n_0\
    );
\lastError[19]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \lastError_reg[27]_i_3__2_0\(0),
      O => \lastError[19]_i_9__2_n_0\
    );
\lastError[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(1),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(1),
      I4 => err0(1),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[1]_i_1__2_n_0\
    );
\lastError[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(20),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(20),
      I4 => err0(20),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[20]_i_1__2_n_0\
    );
\lastError[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(21),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(21),
      I4 => err0(21),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[21]_i_1__2_n_0\
    );
\lastError[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(22),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(22),
      I4 => err0(22),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[22]_i_1__2_n_0\
    );
\lastError[23]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \lastError_reg[27]_i_3__2_0\(0),
      O => \lastError[23]_i_10__2_n_0\
    );
\lastError[23]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \lastError_reg[27]_i_3__2_0\(0),
      O => \lastError[23]_i_11__2_n_0\
    );
\lastError[23]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \lastError_reg[27]_i_3__2_0\(0),
      O => \lastError[23]_i_12__2_n_0\
    );
\lastError[23]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(23),
      I1 => \lastError_reg[15]_i_4__2_0\,
      O => \lastError[23]_i_13__2_n_0\
    );
\lastError[23]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => \lastError_reg[15]_i_4__2_0\,
      O => \lastError[23]_i_14__2_n_0\
    );
\lastError[23]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => \lastError_reg[15]_i_4__2_0\,
      O => \lastError[23]_i_15__2_n_0\
    );
\lastError[23]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => \lastError_reg[15]_i_4__2_0\,
      O => \lastError[23]_i_16__2_n_0\
    );
\lastError[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(23),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(23),
      I4 => err0(23),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[23]_i_1__2_n_0\
    );
\lastError[23]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \lastError_reg[27]_i_3__2_0\(0),
      O => \lastError[23]_i_9__2_n_0\
    );
\lastError[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(24),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(24),
      I4 => err0(24),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[24]_i_1__2_n_0\
    );
\lastError[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(25),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(25),
      I4 => err0(25),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[25]_i_1__2_n_0\
    );
\lastError[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(26),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(26),
      I4 => err0(26),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[26]_i_1__2_n_0\
    );
\lastError[27]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(26),
      I1 => \lastError_reg[27]_i_3__2_0\(0),
      O => \lastError[27]_i_10__2_n_0\
    );
\lastError[27]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(25),
      I1 => \lastError_reg[27]_i_3__2_0\(0),
      O => \lastError[27]_i_11__2_n_0\
    );
\lastError[27]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(24),
      I1 => \lastError_reg[27]_i_3__2_0\(0),
      O => \lastError[27]_i_12__2_n_0\
    );
\lastError[27]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(27),
      I1 => \lastError_reg[15]_i_4__2_0\,
      O => \lastError[27]_i_13__2_n_0\
    );
\lastError[27]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(26),
      I1 => \lastError_reg[15]_i_4__2_0\,
      O => \lastError[27]_i_14__2_n_0\
    );
\lastError[27]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(25),
      I1 => \lastError_reg[15]_i_4__2_0\,
      O => \lastError[27]_i_15__2_n_0\
    );
\lastError[27]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(24),
      I1 => \lastError_reg[15]_i_4__2_0\,
      O => \lastError[27]_i_16__2_n_0\
    );
\lastError[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(27),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(27),
      I4 => err0(27),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[27]_i_1__2_n_0\
    );
\lastError[27]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(27),
      I1 => \lastError_reg[27]_i_3__2_0\(0),
      O => \lastError[27]_i_9__2_n_0\
    );
\lastError[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(28),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => \result3__4_0\(0),
      I4 => \result3__4_1\(0),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[28]_i_1__2_n_0\
    );
\lastError[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(29),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => \result3__4_0\(1),
      I4 => \result3__4_1\(1),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[29]_i_1__2_n_0\
    );
\lastError[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(2),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(2),
      I4 => err0(2),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[2]_i_1__2_n_0\
    );
\lastError[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(30),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => \result3__4_0\(2),
      I4 => \result3__4_1\(2),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[30]_i_1__2_n_0\
    );
\lastError[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222222"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => update_controller_prev,
      I2 => \lastError_reg[0]_0\,
      I3 => \lastError_reg[0]_1\,
      I4 => \lastError_reg[0]_2\,
      O => lastError
    );
\lastError[31]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(31),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => \result3__4_0\(3),
      I4 => \result3__4_1\(3),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[31]_i_2__2_n_0\
    );
\lastError[31]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \lastError_reg[0]_1\,
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_2\,
      O => \lastError[31]_i_3__2_n_0\
    );
\lastError[31]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => CO(0),
      I1 => \lastError_reg[0]_2\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_0\,
      I4 => \result3__3_0\(0),
      O => \lastError[31]_i_5__2_n_0\
    );
\lastError[31]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => CO(0),
      I1 => \lastError_reg[0]_2\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_0\,
      I4 => \result3__3_0\(0),
      O => \lastError[31]_i_8__2_n_0\
    );
\lastError[3]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \lastError_reg[3]_i_3__2_0\(2),
      O => \lastError[3]_i_10__2_n_0\
    );
\lastError[3]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \lastError_reg[3]_i_3__2_0\(1),
      O => \lastError[3]_i_11__2_n_0\
    );
\lastError[3]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \lastError_reg[3]_i_3__2_0\(0),
      O => \lastError[3]_i_12__2_n_0\
    );
\lastError[3]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \lastError_reg[3]_i_4__2_0\,
      O => \lastError[3]_i_13__2_n_0\
    );
\lastError[3]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \lastError_reg[3]_i_4__2_1\,
      O => \lastError[3]_i_14__2_n_0\
    );
\lastError[3]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \lastError_reg[3]_i_4__2_2\,
      O => \lastError[3]_i_15__2_n_0\
    );
\lastError[3]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \lastError_reg[3]_i_4__2_3\,
      O => \lastError[3]_i_16__2_n_0\
    );
\lastError[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(3),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(3),
      I4 => err0(3),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[3]_i_1__2_n_0\
    );
\lastError[3]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \lastError_reg[3]_i_3__2_0\(3),
      O => \lastError[3]_i_9__2_n_0\
    );
\lastError[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(4),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(4),
      I4 => err0(4),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[4]_i_1__2_n_0\
    );
\lastError[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(5),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(5),
      I4 => err0(5),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[5]_i_1__2_n_0\
    );
\lastError[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(6),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(6),
      I4 => err0(6),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[6]_i_1__2_n_0\
    );
\lastError[7]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \lastError_reg[7]_i_3__2_0\(2),
      O => \lastError[7]_i_10__2_n_0\
    );
\lastError[7]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \lastError_reg[7]_i_3__2_0\(1),
      O => \lastError[7]_i_11__2_n_0\
    );
\lastError[7]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \lastError_reg[7]_i_3__2_0\(0),
      O => \lastError[7]_i_12__2_n_0\
    );
\lastError[7]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \lastError_reg[7]_i_4__2_0\,
      O => \lastError[7]_i_13__2_n_0\
    );
\lastError[7]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \lastError_reg[7]_i_4__2_1\,
      O => \lastError[7]_i_14__2_n_0\
    );
\lastError[7]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \lastError_reg[7]_i_4__2_2\,
      O => \lastError[7]_i_15__2_n_0\
    );
\lastError[7]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \lastError_reg[7]_i_4__2_3\,
      O => \lastError[7]_i_16__2_n_0\
    );
\lastError[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(7),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(7),
      I4 => err0(7),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[7]_i_1__2_n_0\
    );
\lastError[7]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \lastError_reg[7]_i_3__2_0\(3),
      O => \lastError[7]_i_9__2_n_0\
    );
\lastError[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(8),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(8),
      I4 => err0(8),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[8]_i_1__2_n_0\
    );
\lastError[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \lastError[31]_i_3__2_n_0\,
      I1 => p_1_in(9),
      I2 => \lastError[31]_i_5__2_n_0\,
      I3 => err00_in(9),
      I4 => err0(9),
      I5 => \lastError[31]_i_8__2_n_0\,
      O => \lastError[9]_i_1__2_n_0\
    );
\lastError_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[0]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[0]\,
      R => '0'
    );
\lastError_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[10]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[10]\,
      R => '0'
    );
\lastError_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[11]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[11]\,
      R => '0'
    );
\lastError_reg[11]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_3__2_n_0\,
      CO(3) => \lastError_reg[11]_i_3__2_n_0\,
      CO(2) => \lastError_reg[11]_i_3__2_n_1\,
      CO(1) => \lastError_reg[11]_i_3__2_n_2\,
      CO(0) => \lastError_reg[11]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => err00_in(11 downto 8),
      S(3) => \lastError[11]_i_9__2_n_0\,
      S(2) => \lastError[11]_i_10__2_n_0\,
      S(1) => \lastError[11]_i_11__2_n_0\,
      S(0) => \lastError[11]_i_12__2_n_0\
    );
\lastError_reg[11]_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_4__2_n_0\,
      CO(3) => \lastError_reg[11]_i_4__2_n_0\,
      CO(2) => \lastError_reg[11]_i_4__2_n_1\,
      CO(1) => \lastError_reg[11]_i_4__2_n_2\,
      CO(0) => \lastError_reg[11]_i_4__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => err0(11 downto 8),
      S(3) => \lastError[11]_i_13__2_n_0\,
      S(2) => \lastError[11]_i_14__2_n_0\,
      S(1) => \lastError[11]_i_15__2_n_0\,
      S(0) => \lastError[11]_i_16__2_n_0\
    );
\lastError_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[12]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[12]\,
      R => '0'
    );
\lastError_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[13]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[13]\,
      R => '0'
    );
\lastError_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[14]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[14]\,
      R => '0'
    );
\lastError_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[15]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[15]\,
      R => '0'
    );
\lastError_reg[15]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_3__2_n_0\,
      CO(3) => \lastError_reg[15]_i_3__2_n_0\,
      CO(2) => \lastError_reg[15]_i_3__2_n_1\,
      CO(1) => \lastError_reg[15]_i_3__2_n_2\,
      CO(0) => \lastError_reg[15]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => err00_in(15 downto 12),
      S(3) => \lastError[15]_i_9__2_n_0\,
      S(2) => \lastError[15]_i_10__2_n_0\,
      S(1) => \lastError[15]_i_11__2_n_0\,
      S(0) => \lastError[15]_i_12__2_n_0\
    );
\lastError_reg[15]_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_4__2_n_0\,
      CO(3) => \lastError_reg[15]_i_4__2_n_0\,
      CO(2) => \lastError_reg[15]_i_4__2_n_1\,
      CO(1) => \lastError_reg[15]_i_4__2_n_2\,
      CO(0) => \lastError_reg[15]_i_4__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => err0(15 downto 12),
      S(3) => \lastError[15]_i_13__2_n_0\,
      S(2) => \lastError[15]_i_14__2_n_0\,
      S(1) => \lastError[15]_i_15__2_n_0\,
      S(0) => \lastError[15]_i_16__2_n_0\
    );
\lastError_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[16]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[16]\,
      R => '0'
    );
\lastError_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[17]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[17]\,
      R => '0'
    );
\lastError_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[18]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[18]\,
      R => '0'
    );
\lastError_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[19]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[19]\,
      R => '0'
    );
\lastError_reg[19]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[15]_i_3__2_n_0\,
      CO(3) => \lastError_reg[19]_i_3__2_n_0\,
      CO(2) => \lastError_reg[19]_i_3__2_n_1\,
      CO(1) => \lastError_reg[19]_i_3__2_n_2\,
      CO(0) => \lastError_reg[19]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => err00_in(19 downto 16),
      S(3) => \lastError[19]_i_9__2_n_0\,
      S(2) => \lastError[19]_i_10__2_n_0\,
      S(1) => \lastError[19]_i_11__2_n_0\,
      S(0) => \lastError[19]_i_12__2_n_0\
    );
\lastError_reg[19]_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[15]_i_4__2_n_0\,
      CO(3) => \lastError_reg[19]_i_4__2_n_0\,
      CO(2) => \lastError_reg[19]_i_4__2_n_1\,
      CO(1) => \lastError_reg[19]_i_4__2_n_2\,
      CO(0) => \lastError_reg[19]_i_4__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => err0(19 downto 16),
      S(3) => \lastError[19]_i_13__2_n_0\,
      S(2) => \lastError[19]_i_14__2_n_0\,
      S(1) => \lastError[19]_i_15__2_n_0\,
      S(0) => \lastError[19]_i_16__2_n_0\
    );
\lastError_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[1]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[1]\,
      R => '0'
    );
\lastError_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[20]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[20]\,
      R => '0'
    );
\lastError_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[21]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[21]\,
      R => '0'
    );
\lastError_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[22]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[22]\,
      R => '0'
    );
\lastError_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[23]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[23]\,
      R => '0'
    );
\lastError_reg[23]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[19]_i_3__2_n_0\,
      CO(3) => \lastError_reg[23]_i_3__2_n_0\,
      CO(2) => \lastError_reg[23]_i_3__2_n_1\,
      CO(1) => \lastError_reg[23]_i_3__2_n_2\,
      CO(0) => \lastError_reg[23]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => err00_in(23 downto 20),
      S(3) => \lastError[23]_i_9__2_n_0\,
      S(2) => \lastError[23]_i_10__2_n_0\,
      S(1) => \lastError[23]_i_11__2_n_0\,
      S(0) => \lastError[23]_i_12__2_n_0\
    );
\lastError_reg[23]_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[19]_i_4__2_n_0\,
      CO(3) => \lastError_reg[23]_i_4__2_n_0\,
      CO(2) => \lastError_reg[23]_i_4__2_n_1\,
      CO(1) => \lastError_reg[23]_i_4__2_n_2\,
      CO(0) => \lastError_reg[23]_i_4__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => err0(23 downto 20),
      S(3) => \lastError[23]_i_13__2_n_0\,
      S(2) => \lastError[23]_i_14__2_n_0\,
      S(1) => \lastError[23]_i_15__2_n_0\,
      S(0) => \lastError[23]_i_16__2_n_0\
    );
\lastError_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[24]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[24]\,
      R => '0'
    );
\lastError_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[25]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[25]\,
      R => '0'
    );
\lastError_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[26]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[26]\,
      R => '0'
    );
\lastError_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[27]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[27]\,
      R => '0'
    );
\lastError_reg[27]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[23]_i_3__2_n_0\,
      CO(3) => \sp_reg[3][27]_0\(0),
      CO(2) => \lastError_reg[27]_i_3__2_n_1\,
      CO(1) => \lastError_reg[27]_i_3__2_n_2\,
      CO(0) => \lastError_reg[27]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => err00_in(27 downto 24),
      S(3) => \lastError[27]_i_9__2_n_0\,
      S(2) => \lastError[27]_i_10__2_n_0\,
      S(1) => \lastError[27]_i_11__2_n_0\,
      S(0) => \lastError[27]_i_12__2_n_0\
    );
\lastError_reg[27]_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[23]_i_4__2_n_0\,
      CO(3) => \sp_reg[3][27]\(0),
      CO(2) => \lastError_reg[27]_i_4__2_n_1\,
      CO(1) => \lastError_reg[27]_i_4__2_n_2\,
      CO(0) => \lastError_reg[27]_i_4__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => err0(27 downto 24),
      S(3) => \lastError[27]_i_13__2_n_0\,
      S(2) => \lastError[27]_i_14__2_n_0\,
      S(1) => \lastError[27]_i_15__2_n_0\,
      S(0) => \lastError[27]_i_16__2_n_0\
    );
\lastError_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[28]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[28]\,
      R => '0'
    );
\lastError_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[29]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[29]\,
      R => '0'
    );
\lastError_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[2]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[2]\,
      R => '0'
    );
\lastError_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[30]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[30]\,
      R => '0'
    );
\lastError_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[31]_i_2__2_n_0\,
      Q => \lastError_reg_n_0_[31]\,
      R => '0'
    );
\lastError_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[3]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[3]\,
      R => '0'
    );
\lastError_reg[3]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_3__2_n_0\,
      CO(2) => \lastError_reg[3]_i_3__2_n_1\,
      CO(1) => \lastError_reg[3]_i_3__2_n_2\,
      CO(0) => \lastError_reg[3]_i_3__2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => err00_in(3 downto 0),
      S(3) => \lastError[3]_i_9__2_n_0\,
      S(2) => \lastError[3]_i_10__2_n_0\,
      S(1) => \lastError[3]_i_11__2_n_0\,
      S(0) => \lastError[3]_i_12__2_n_0\
    );
\lastError_reg[3]_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_4__2_n_0\,
      CO(2) => \lastError_reg[3]_i_4__2_n_1\,
      CO(1) => \lastError_reg[3]_i_4__2_n_2\,
      CO(0) => \lastError_reg[3]_i_4__2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => err0(3 downto 0),
      S(3) => \lastError[3]_i_13__2_n_0\,
      S(2) => \lastError[3]_i_14__2_n_0\,
      S(1) => \lastError[3]_i_15__2_n_0\,
      S(0) => \lastError[3]_i_16__2_n_0\
    );
\lastError_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[4]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[4]\,
      R => '0'
    );
\lastError_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[5]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[5]\,
      R => '0'
    );
\lastError_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[6]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[6]\,
      R => '0'
    );
\lastError_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[7]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[7]\,
      R => '0'
    );
\lastError_reg[7]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_3__2_n_0\,
      CO(3) => \lastError_reg[7]_i_3__2_n_0\,
      CO(2) => \lastError_reg[7]_i_3__2_n_1\,
      CO(1) => \lastError_reg[7]_i_3__2_n_2\,
      CO(0) => \lastError_reg[7]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => err00_in(7 downto 4),
      S(3) => \lastError[7]_i_9__2_n_0\,
      S(2) => \lastError[7]_i_10__2_n_0\,
      S(1) => \lastError[7]_i_11__2_n_0\,
      S(0) => \lastError[7]_i_12__2_n_0\
    );
\lastError_reg[7]_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_4__2_n_0\,
      CO(3) => \lastError_reg[7]_i_4__2_n_0\,
      CO(2) => \lastError_reg[7]_i_4__2_n_1\,
      CO(1) => \lastError_reg[7]_i_4__2_n_2\,
      CO(0) => \lastError_reg[7]_i_4__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => err0(7 downto 4),
      S(3) => \lastError[7]_i_13__2_n_0\,
      S(2) => \lastError[7]_i_14__2_n_0\,
      S(1) => \lastError[7]_i_15__2_n_0\,
      S(0) => \lastError[7]_i_16__2_n_0\
    );
\lastError_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[8]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[8]\,
      R => '0'
    );
\lastError_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => lastError,
      D => \lastError[9]_i_1__2_n_0\,
      Q => \lastError_reg_n_0_[9]\,
      R => '0'
    );
\pwmRef[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[0]_i_2__2_n_0\,
      I2 => \pwmRef[0]_i_3__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(0),
      I4 => \pwmRef_reg[15]_i_6__2_0\(0),
      I5 => result10_in,
      O => \pwmRef[0]_i_1__2_n_0\
    );
\pwmRef[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(0),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[0]_i_2__2_n_0\
    );
\pwmRef[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[1]_i_4__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[0]_i_4__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[0]_i_3__2_n_0\
    );
\pwmRef[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \pwmRef[0]_i_5__2_n_0\,
      I1 => \pwmRef[4]_i_5__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[6]_i_5__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[2]_i_5__2_n_0\,
      O => \pwmRef[0]_i_4__2_n_0\
    );
\pwmRef[0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(0),
      I1 => result1(16),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(24),
      I4 => \pwmRef[15]_i_50__2_0\(4),
      I5 => result1(8),
      O => \pwmRef[0]_i_5__2_n_0\
    );
\pwmRef[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[10]_i_2__2_n_0\,
      I2 => \pwmRef[10]_i_3__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(10),
      I4 => \pwmRef_reg[15]_i_6__2_0\(10),
      I5 => result10_in,
      O => \pwmRef[10]_i_1__2_n_0\
    );
\pwmRef[10]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(10),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[10]_i_2__2_n_0\
    );
\pwmRef[10]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[11]_i_4__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[10]_i_4__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[10]_i_3__2_n_0\
    );
\pwmRef[10]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_56__2_n_0\,
      I1 => \pwmRef[12]_i_5__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[14]_i_5__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[10]_i_5__2_n_0\,
      O => \pwmRef[10]_i_4__2_n_0\
    );
\pwmRef[10]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(18),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(26),
      I4 => \pwmRef[15]_i_50__2_0\(4),
      I5 => result1(10),
      O => \pwmRef[10]_i_5__2_n_0\
    );
\pwmRef[11]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_98\,
      I1 => p_1_in1_in(7),
      O => \pwmRef[11]_i_10__2_n_0\
    );
\pwmRef[11]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(10),
      I1 => \result3__0_n_95\,
      I2 => \result3__0_n_94\,
      I3 => p_1_in1_in(11),
      O => \pwmRef[11]_i_11__2_n_0\
    );
\pwmRef[11]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(9),
      I1 => \result3__0_n_96\,
      I2 => \result3__0_n_95\,
      I3 => p_1_in1_in(10),
      O => \pwmRef[11]_i_12__2_n_0\
    );
\pwmRef[11]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(8),
      I1 => \result3__0_n_97\,
      I2 => \result3__0_n_96\,
      I3 => p_1_in1_in(9),
      O => \pwmRef[11]_i_13__2_n_0\
    );
\pwmRef[11]_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => \result3__0_n_98\,
      I2 => \result3__0_n_97\,
      I3 => p_1_in1_in(8),
      O => \pwmRef[11]_i_14__2_n_0\
    );
\pwmRef[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[11]_i_2__2_n_0\,
      I2 => \pwmRef[11]_i_3__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(11),
      I4 => \pwmRef_reg[15]_i_6__2_0\(11),
      I5 => result10_in,
      O => \pwmRef[11]_i_1__2_n_0\
    );
\pwmRef[11]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(11),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[11]_i_2__2_n_0\
    );
\pwmRef[11]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[12]_i_4__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[11]_i_4__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[11]_i_3__2_n_0\
    );
\pwmRef[11]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_58__2_n_0\,
      I1 => \pwmRef[13]_i_5__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_60__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[11]_i_5__2_n_0\,
      O => \pwmRef[11]_i_4__2_n_0\
    );
\pwmRef[11]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(19),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(27),
      I4 => \pwmRef[15]_i_50__2_0\(4),
      I5 => result1(11),
      O => \pwmRef[11]_i_5__2_n_0\
    );
\pwmRef[11]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_95\,
      I1 => p_1_in1_in(10),
      O => \pwmRef[11]_i_7__2_n_0\
    );
\pwmRef[11]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_96\,
      I1 => p_1_in1_in(9),
      O => \pwmRef[11]_i_8__2_n_0\
    );
\pwmRef[11]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_97\,
      I1 => p_1_in1_in(8),
      O => \pwmRef[11]_i_9__2_n_0\
    );
\pwmRef[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[12]_i_2__2_n_0\,
      I2 => \pwmRef[12]_i_3__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(12),
      I4 => \pwmRef_reg[15]_i_6__2_0\(12),
      I5 => result10_in,
      O => \pwmRef[12]_i_1__2_n_0\
    );
\pwmRef[12]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(12),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[12]_i_2__2_n_0\
    );
\pwmRef[12]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[13]_i_4__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[12]_i_4__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[12]_i_3__2_n_0\
    );
\pwmRef[12]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_54__2_n_0\,
      I1 => \pwmRef[14]_i_5__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_56__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[12]_i_5__2_n_0\,
      O => \pwmRef[12]_i_4__2_n_0\
    );
\pwmRef[12]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(20),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(28),
      I4 => \pwmRef[15]_i_50__2_0\(4),
      I5 => result1(12),
      O => \pwmRef[12]_i_5__2_n_0\
    );
\pwmRef[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[13]_i_2__2_n_0\,
      I2 => \pwmRef[13]_i_3__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(13),
      I4 => \pwmRef_reg[15]_i_6__2_0\(13),
      I5 => result10_in,
      O => \pwmRef[13]_i_1__2_n_0\
    );
\pwmRef[13]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(13),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[13]_i_2__2_n_0\
    );
\pwmRef[13]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[14]_i_4__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[13]_i_4__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[13]_i_3__2_n_0\
    );
\pwmRef[13]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_59__2_n_0\,
      I1 => \pwmRef[15]_i_60__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_58__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[13]_i_5__2_n_0\,
      O => \pwmRef[13]_i_4__2_n_0\
    );
\pwmRef[13]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(21),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(29),
      I4 => \pwmRef[15]_i_50__2_0\(4),
      I5 => result1(13),
      O => \pwmRef[13]_i_5__2_n_0\
    );
\pwmRef[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[14]_i_2__2_n_0\,
      I2 => \pwmRef[14]_i_3__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(14),
      I4 => \pwmRef_reg[15]_i_6__2_0\(14),
      I5 => result10_in,
      O => \pwmRef[14]_i_1__2_n_0\
    );
\pwmRef[14]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(14),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[14]_i_2__2_n_0\
    );
\pwmRef[14]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[15]_i_20__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[14]_i_4__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[14]_i_3__2_n_0\
    );
\pwmRef[14]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_55__2_n_0\,
      I1 => \pwmRef[15]_i_56__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_54__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[14]_i_5__2_n_0\,
      O => \pwmRef[14]_i_4__2_n_0\
    );
\pwmRef[14]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(22),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(30),
      I4 => \pwmRef[15]_i_50__2_0\(4),
      I5 => result1(14),
      O => \pwmRef[14]_i_5__2_n_0\
    );
\pwmRef[15]_i_100__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_169__2_n_0\,
      I1 => \pwmRef[15]_i_50__2_0\(1),
      I2 => \pwmRef[15]_i_170__2_n_0\,
      O => \pwmRef[15]_i_100__2_n_0\
    );
\pwmRef[15]_i_101__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__2_n_0\,
      I1 => \pwmRef[15]_i_171__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_174__2_n_0\,
      I4 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[15]_i_101__2_n_0\
    );
\pwmRef[15]_i_102__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_173__2_n_0\,
      I1 => \pwmRef[15]_i_50__2_0\(1),
      I2 => \pwmRef[15]_i_175__2_n_0\,
      O => \pwmRef[15]_i_102__2_n_0\
    );
\pwmRef[15]_i_103__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__2_n_0\,
      I1 => \pwmRef[15]_i_173__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_175__2_n_0\,
      I4 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[15]_i_103__2_n_0\
    );
\pwmRef[15]_i_104__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_170__2_n_0\,
      I1 => \pwmRef[15]_i_50__2_0\(1),
      I2 => \pwmRef[15]_i_171__2_n_0\,
      O => \pwmRef[15]_i_104__2_n_0\
    );
\pwmRef[15]_i_106__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[30]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_48__2_0\(2),
      I2 => \pwmRef_reg[15]_i_48__2_0\(3),
      I3 => \lastError[31]_i_2__2_n_0\,
      O => \pwmRef[15]_i_106__2_n_0\
    );
\pwmRef[15]_i_107__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[28]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_48__2_0\(0),
      I2 => \lastError[29]_i_1__2_n_0\,
      I3 => \pwmRef_reg[15]_i_48__2_0\(1),
      O => \pwmRef[15]_i_107__2_n_0\
    );
\pwmRef[15]_i_108__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[26]_i_1__2_n_0\,
      I1 => \result3__5\(26),
      I2 => \lastError[27]_i_1__2_n_0\,
      I3 => \result3__5\(27),
      O => \pwmRef[15]_i_108__2_n_0\
    );
\pwmRef[15]_i_109__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[24]_i_1__2_n_0\,
      I1 => \result3__5\(24),
      I2 => \lastError[25]_i_1__2_n_0\,
      I3 => \result3__5\(25),
      O => \pwmRef[15]_i_109__2_n_0\
    );
\pwmRef[15]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_44__2_n_0\,
      I1 => \pwmRef_reg[15]_i_3__2_0\(26),
      I2 => \pwmRef_reg[15]_i_3__2_0\(27),
      I3 => \pwmRef[15]_i_45__2_n_0\,
      O => \pwmRef[15]_i_10__2_n_0\
    );
\pwmRef[15]_i_110__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[30]_i_1__2_n_0\,
      I1 => \lastError[31]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_48__2_0\(3),
      I3 => \pwmRef_reg[15]_i_48__2_0\(2),
      O => \pwmRef[15]_i_110__2_n_0\
    );
\pwmRef[15]_i_111__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[28]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_48__2_0\(1),
      I2 => \lastError[29]_i_1__2_n_0\,
      I3 => \pwmRef_reg[15]_i_48__2_0\(0),
      O => \pwmRef[15]_i_111__2_n_0\
    );
\pwmRef[15]_i_112__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[26]_i_1__2_n_0\,
      I1 => \result3__5\(27),
      I2 => \lastError[27]_i_1__2_n_0\,
      I3 => \result3__5\(26),
      O => \pwmRef[15]_i_112__2_n_0\
    );
\pwmRef[15]_i_113__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[24]_i_1__2_n_0\,
      I1 => \result3__5\(25),
      I2 => \lastError[25]_i_1__2_n_0\,
      I3 => \result3__5\(24),
      O => \pwmRef[15]_i_113__2_n_0\
    );
\pwmRef[15]_i_115__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[30]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(30),
      I2 => \lastError[31]_i_2__2_n_0\,
      I3 => \pwmRef_reg[15]_i_49__2_0\(31),
      O => \pwmRef[15]_i_115__2_n_0\
    );
\pwmRef[15]_i_116__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[28]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(28),
      I2 => \pwmRef_reg[15]_i_49__2_0\(29),
      I3 => \lastError[29]_i_1__2_n_0\,
      O => \pwmRef[15]_i_116__2_n_0\
    );
\pwmRef[15]_i_117__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[26]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(26),
      I2 => \pwmRef_reg[15]_i_49__2_0\(27),
      I3 => \lastError[27]_i_1__2_n_0\,
      O => \pwmRef[15]_i_117__2_n_0\
    );
\pwmRef[15]_i_118__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[24]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(24),
      I2 => \pwmRef_reg[15]_i_49__2_0\(25),
      I3 => \lastError[25]_i_1__2_n_0\,
      O => \pwmRef[15]_i_118__2_n_0\
    );
\pwmRef[15]_i_119__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[30]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(31),
      I2 => \lastError[31]_i_2__2_n_0\,
      I3 => \pwmRef_reg[15]_i_49__2_0\(30),
      O => \pwmRef[15]_i_119__2_n_0\
    );
\pwmRef[15]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_46__2_n_0\,
      I1 => \pwmRef_reg[15]_i_3__2_0\(24),
      I2 => \pwmRef_reg[15]_i_3__2_0\(25),
      I3 => \pwmRef[15]_i_47__2_n_0\,
      O => \pwmRef[15]_i_11__2_n_0\
    );
\pwmRef[15]_i_120__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[28]_i_1__2_n_0\,
      I1 => \lastError[29]_i_1__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_0\(29),
      I3 => \pwmRef_reg[15]_i_49__2_0\(28),
      O => \pwmRef[15]_i_120__2_n_0\
    );
\pwmRef[15]_i_121__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[26]_i_1__2_n_0\,
      I1 => \lastError[27]_i_1__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_0\(27),
      I3 => \pwmRef_reg[15]_i_49__2_0\(26),
      O => \pwmRef[15]_i_121__2_n_0\
    );
\pwmRef[15]_i_122__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[24]_i_1__2_n_0\,
      I1 => \lastError[25]_i_1__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_0\(25),
      I3 => \pwmRef_reg[15]_i_49__2_0\(24),
      O => \pwmRef[15]_i_122__2_n_0\
    );
\pwmRef[15]_i_123__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwmRef[15]_i_50__2_0\(28),
      I1 => \pwmRef[15]_i_50__2_0\(25),
      I2 => \pwmRef[15]_i_50__2_0\(31),
      I3 => \pwmRef[15]_i_50__2_0\(27),
      O => \pwmRef[15]_i_123__2_n_0\
    );
\pwmRef[15]_i_124__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwmRef[15]_i_50__2_0\(24),
      I1 => \pwmRef[15]_i_50__2_0\(21),
      I2 => \pwmRef[15]_i_50__2_0\(26),
      I3 => \pwmRef[15]_i_50__2_0\(23),
      O => \pwmRef[15]_i_124__2_n_0\
    );
\pwmRef[15]_i_125__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pwmRef[15]_i_50__2_0\(12),
      I1 => \pwmRef[15]_i_50__2_0\(11),
      I2 => \pwmRef[15]_i_50__2_0\(10),
      I3 => \pwmRef[15]_i_50__2_0\(9),
      O => \pwmRef[15]_i_125__2_n_0\
    );
\pwmRef[15]_i_126__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pwmRef[15]_i_50__2_0\(16),
      I1 => \pwmRef[15]_i_50__2_0\(15),
      I2 => \pwmRef[15]_i_50__2_0\(14),
      I3 => \pwmRef[15]_i_50__2_0\(13),
      O => \pwmRef[15]_i_126__2_n_0\
    );
\pwmRef[15]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_40__2_n_0\,
      I1 => \pwmRef_reg[15]_i_3__2_0\(31),
      I2 => \pwmRef[15]_i_41__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(30),
      O => \pwmRef[15]_i_12__2_n_0\
    );
\pwmRef[15]_i_131__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(29),
      I1 => result30_in(29),
      O => \pwmRef[15]_i_131__2_n_0\
    );
\pwmRef[15]_i_132__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(28),
      I1 => result30_in(28),
      O => \pwmRef[15]_i_132__2_n_0\
    );
\pwmRef[15]_i_133__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(27),
      I1 => result30_in(27),
      O => \pwmRef[15]_i_133__2_n_0\
    );
\pwmRef[15]_i_134__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(30),
      I1 => \result3__0__0\(30),
      I2 => \result3__0__0\(31),
      I3 => result30_in(31),
      O => \pwmRef[15]_i_134__2_n_0\
    );
\pwmRef[15]_i_135__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(29),
      I1 => \result3__0__0\(29),
      I2 => \result3__0__0\(30),
      I3 => result30_in(30),
      O => \pwmRef[15]_i_135__2_n_0\
    );
\pwmRef[15]_i_136__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(28),
      I1 => \result3__0__0\(28),
      I2 => \result3__0__0\(29),
      I3 => result30_in(29),
      O => \pwmRef[15]_i_136__2_n_0\
    );
\pwmRef[15]_i_137__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(27),
      I1 => \result3__0__0\(27),
      I2 => \result3__0__0\(28),
      I3 => result30_in(28),
      O => \pwmRef[15]_i_137__2_n_0\
    );
\pwmRef[15]_i_139__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[14]_i_3__2_n_0\,
      I1 => \pwmRef[14]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(14),
      I3 => \pwmRef[15]_i_5__2_n_0\,
      I4 => \pwmRef[15]_i_4__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(15),
      O => \pwmRef[15]_i_139__2_n_0\
    );
\pwmRef[15]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_42__2_n_0\,
      I1 => \pwmRef[15]_i_43__2_n_0\,
      I2 => \pwmRef_reg[15]_i_3__2_0\(29),
      I3 => \pwmRef_reg[15]_i_3__2_0\(28),
      O => \pwmRef[15]_i_13__2_n_0\
    );
\pwmRef[15]_i_140__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[12]_i_3__2_n_0\,
      I1 => \pwmRef[12]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(12),
      I3 => \pwmRef[13]_i_3__2_n_0\,
      I4 => \pwmRef[13]_i_2__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(13),
      O => \pwmRef[15]_i_140__2_n_0\
    );
\pwmRef[15]_i_141__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[10]_i_3__2_n_0\,
      I1 => \pwmRef[10]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(10),
      I3 => \pwmRef[11]_i_3__2_n_0\,
      I4 => \pwmRef[11]_i_2__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(11),
      O => \pwmRef[15]_i_141__2_n_0\
    );
\pwmRef[15]_i_142__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[8]_i_3__2_n_0\,
      I1 => \pwmRef[8]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(8),
      I3 => \pwmRef[9]_i_3__2_n_0\,
      I4 => \pwmRef[9]_i_2__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(9),
      O => \pwmRef[15]_i_142__2_n_0\
    );
\pwmRef[15]_i_143__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[14]_i_3__2_n_0\,
      I1 => \pwmRef[14]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(15),
      I3 => \pwmRef[15]_i_5__2_n_0\,
      I4 => \pwmRef[15]_i_4__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(14),
      O => \pwmRef[15]_i_143__2_n_0\
    );
\pwmRef[15]_i_144__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[12]_i_3__2_n_0\,
      I1 => \pwmRef[12]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(13),
      I3 => \pwmRef[13]_i_3__2_n_0\,
      I4 => \pwmRef[13]_i_2__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(12),
      O => \pwmRef[15]_i_144__2_n_0\
    );
\pwmRef[15]_i_145__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[10]_i_3__2_n_0\,
      I1 => \pwmRef[10]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(11),
      I3 => \pwmRef[11]_i_3__2_n_0\,
      I4 => \pwmRef[11]_i_2__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(10),
      O => \pwmRef[15]_i_145__2_n_0\
    );
\pwmRef[15]_i_146__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[8]_i_3__2_n_0\,
      I1 => \pwmRef[8]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(9),
      I3 => \pwmRef[9]_i_3__2_n_0\,
      I4 => \pwmRef[9]_i_2__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(8),
      O => \pwmRef[15]_i_146__2_n_0\
    );
\pwmRef[15]_i_147__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[6]_i_3__2_n_0\,
      I1 => \pwmRef[6]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_3__2_0\(6),
      I3 => \pwmRef_reg[15]_i_3__2_0\(7),
      I4 => \pwmRef[7]_i_3__2_n_0\,
      I5 => \pwmRef[7]_i_2__2_n_0\,
      O => \pwmRef[15]_i_147__2_n_0\
    );
\pwmRef[15]_i_148__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[4]_i_3__2_n_0\,
      I1 => \pwmRef[4]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_3__2_0\(4),
      I3 => \pwmRef_reg[15]_i_3__2_0\(5),
      I4 => \pwmRef[5]_i_3__2_n_0\,
      I5 => \pwmRef[5]_i_2__2_n_0\,
      O => \pwmRef[15]_i_148__2_n_0\
    );
\pwmRef[15]_i_149__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[2]_i_3__2_n_0\,
      I1 => \pwmRef[2]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_3__2_0\(2),
      I3 => \pwmRef_reg[15]_i_3__2_0\(3),
      I4 => \pwmRef[3]_i_3__2_n_0\,
      I5 => \pwmRef[3]_i_2__2_n_0\,
      O => \pwmRef[15]_i_149__2_n_0\
    );
\pwmRef[15]_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_44__2_n_0\,
      I1 => \pwmRef[15]_i_45__2_n_0\,
      I2 => \pwmRef_reg[15]_i_3__2_0\(27),
      I3 => \pwmRef_reg[15]_i_3__2_0\(26),
      O => \pwmRef[15]_i_14__2_n_0\
    );
\pwmRef[15]_i_150__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[0]_i_3__2_n_0\,
      I1 => \pwmRef[0]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_3__2_0\(0),
      I3 => \pwmRef_reg[15]_i_3__2_0\(1),
      I4 => \pwmRef[1]_i_3__2_n_0\,
      I5 => \pwmRef[1]_i_2__2_n_0\,
      O => \pwmRef[15]_i_150__2_n_0\
    );
\pwmRef[15]_i_151__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[6]_i_3__2_n_0\,
      I1 => \pwmRef[6]_i_2__2_n_0\,
      I2 => \pwmRef[7]_i_3__2_n_0\,
      I3 => \pwmRef[7]_i_2__2_n_0\,
      I4 => \pwmRef_reg[15]_i_3__2_0\(7),
      I5 => \pwmRef_reg[15]_i_3__2_0\(6),
      O => \pwmRef[15]_i_151__2_n_0\
    );
\pwmRef[15]_i_152__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[4]_i_3__2_n_0\,
      I1 => \pwmRef[4]_i_2__2_n_0\,
      I2 => \pwmRef[5]_i_3__2_n_0\,
      I3 => \pwmRef[5]_i_2__2_n_0\,
      I4 => \pwmRef_reg[15]_i_3__2_0\(5),
      I5 => \pwmRef_reg[15]_i_3__2_0\(4),
      O => \pwmRef[15]_i_152__2_n_0\
    );
\pwmRef[15]_i_153__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[2]_i_3__2_n_0\,
      I1 => \pwmRef[2]_i_2__2_n_0\,
      I2 => \pwmRef[3]_i_3__2_n_0\,
      I3 => \pwmRef[3]_i_2__2_n_0\,
      I4 => \pwmRef_reg[15]_i_3__2_0\(3),
      I5 => \pwmRef_reg[15]_i_3__2_0\(2),
      O => \pwmRef[15]_i_153__2_n_0\
    );
\pwmRef[15]_i_154__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[0]_i_3__2_n_0\,
      I1 => \pwmRef[0]_i_2__2_n_0\,
      I2 => \pwmRef[1]_i_3__2_n_0\,
      I3 => \pwmRef[1]_i_2__2_n_0\,
      I4 => \pwmRef_reg[15]_i_3__2_0\(1),
      I5 => \pwmRef_reg[15]_i_3__2_0\(0),
      O => \pwmRef[15]_i_154__2_n_0\
    );
\pwmRef[15]_i_155__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pwmRef[15]_i_174__2_n_0\,
      I1 => \pwmRef[15]_i_50__2_0\(1),
      I2 => \pwmRef[15]_i_240__2_n_0\,
      I3 => \pwmRef[15]_i_50__2_0\(2),
      I4 => \pwmRef[15]_i_53__2_n_0\,
      O => \pwmRef[15]_i_155__2_n_0\
    );
\pwmRef[15]_i_156__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \pwmRef[15]_i_17__2_n_0\,
      I1 => \pwmRef[15]_i_241__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_175__2_n_0\,
      O => \pwmRef[15]_i_156__2_n_0\
    );
\pwmRef[15]_i_157__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(22),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_157__2_n_0\
    );
\pwmRef[15]_i_158__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__2_n_0\,
      I1 => \pwmRef[15]_i_175__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_241__2_n_0\,
      I4 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[15]_i_158__2_n_0\
    );
\pwmRef[15]_i_159__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_171__2_n_0\,
      I1 => \pwmRef[15]_i_50__2_0\(1),
      I2 => \pwmRef[15]_i_174__2_n_0\,
      O => \pwmRef[15]_i_159__2_n_0\
    );
\pwmRef[15]_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_46__2_n_0\,
      I1 => \pwmRef[15]_i_47__2_n_0\,
      I2 => \pwmRef_reg[15]_i_3__2_0\(25),
      I3 => \pwmRef_reg[15]_i_3__2_0\(24),
      O => \pwmRef[15]_i_15__2_n_0\
    );
\pwmRef[15]_i_160__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_240__2_n_0\,
      I1 => \pwmRef[15]_i_53__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_242__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[15]_i_55__2_n_0\,
      O => \pwmRef[15]_i_160__2_n_0\
    );
\pwmRef[15]_i_161__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \pwmRef[15]_i_17__2_n_0\,
      I1 => \pwmRef[15]_i_57__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(2),
      I3 => \pwmRef[15]_i_243__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(1),
      I5 => \pwmRef[15]_i_241__2_n_0\,
      O => \pwmRef[15]_i_161__2_n_0\
    );
\pwmRef[15]_i_162__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(20),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_162__2_n_0\
    );
\pwmRef[15]_i_163__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pwmRef[15]_i_241__2_n_0\,
      I1 => \pwmRef[15]_i_50__2_0\(1),
      I2 => \pwmRef[15]_i_243__2_n_0\,
      I3 => \pwmRef[15]_i_50__2_0\(2),
      I4 => \pwmRef[15]_i_57__2_n_0\,
      O => \pwmRef[15]_i_163__2_n_0\
    );
\pwmRef[15]_i_164__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \pwmRef[15]_i_17__2_n_0\,
      I1 => \pwmRef[15]_i_53__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(2),
      I3 => \pwmRef[15]_i_240__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(1),
      I5 => \pwmRef[15]_i_174__2_n_0\,
      O => \pwmRef[15]_i_164__2_n_0\
    );
\pwmRef[15]_i_165__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(21),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_165__2_n_0\
    );
\pwmRef[15]_i_166__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_243__2_n_0\,
      I1 => \pwmRef[15]_i_57__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_244__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[15]_i_59__2_n_0\,
      O => \pwmRef[15]_i_166__2_n_0\
    );
\pwmRef[15]_i_167__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_242__2_n_0\,
      I1 => \pwmRef[15]_i_55__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_53__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[15]_i_54__2_n_0\,
      O => \pwmRef[15]_i_167__2_n_0\
    );
\pwmRef[15]_i_168__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_244__2_n_0\,
      I1 => \pwmRef[15]_i_59__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_57__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[15]_i_58__2_n_0\,
      O => \pwmRef[15]_i_168__2_n_0\
    );
\pwmRef[15]_i_169__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(30),
      I1 => \pwmRef[15]_i_50__2_0\(4),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => \pwmRef[15]_i_50__2_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_169__2_n_0\
    );
\pwmRef[15]_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF00"
    )
        port map (
      I0 => \lastError_reg[0]_0\,
      I1 => \lastError_reg[0]_1\,
      I2 => \lastError_reg[0]_2\,
      I3 => \pwmRef_reg[15]_i_48__2_n_0\,
      I4 => \pwmRef_reg[15]_i_49__2_n_0\,
      O => \pwmRef[15]_i_16__2_n_0\
    );
\pwmRef[15]_i_170__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(28),
      I1 => \pwmRef[15]_i_50__2_0\(4),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => \pwmRef[15]_i_50__2_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_170__2_n_0\
    );
\pwmRef[15]_i_171__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(30),
      I1 => \pwmRef[15]_i_50__2_0\(2),
      I2 => result1(26),
      I3 => \pwmRef[15]_i_50__2_0\(4),
      I4 => \pwmRef[15]_i_50__2_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_171__2_n_0\
    );
\pwmRef[15]_i_172__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(29),
      I1 => \pwmRef[15]_i_50__2_0\(4),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => \pwmRef[15]_i_50__2_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_172__2_n_0\
    );
\pwmRef[15]_i_173__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => result1(27),
      I1 => \pwmRef[15]_i_50__2_0\(4),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => \pwmRef[15]_i_50__2_0\(2),
      I4 => result1(31),
      O => \pwmRef[15]_i_173__2_n_0\
    );
\pwmRef[15]_i_174__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(28),
      I1 => \pwmRef[15]_i_50__2_0\(2),
      I2 => result1(24),
      I3 => \pwmRef[15]_i_50__2_0\(4),
      I4 => \pwmRef[15]_i_50__2_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_174__2_n_0\
    );
\pwmRef[15]_i_175__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(29),
      I1 => \pwmRef[15]_i_50__2_0\(2),
      I2 => result1(25),
      I3 => \pwmRef[15]_i_50__2_0\(4),
      I4 => \pwmRef[15]_i_50__2_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_175__2_n_0\
    );
\pwmRef[15]_i_177__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[22]_i_1__2_n_0\,
      I1 => \result3__5\(22),
      I2 => \lastError[23]_i_1__2_n_0\,
      I3 => \result3__5\(23),
      O => \pwmRef[15]_i_177__2_n_0\
    );
\pwmRef[15]_i_178__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[20]_i_1__2_n_0\,
      I1 => \result3__5\(20),
      I2 => \lastError[21]_i_1__2_n_0\,
      I3 => \result3__5\(21),
      O => \pwmRef[15]_i_178__2_n_0\
    );
\pwmRef[15]_i_179__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[18]_i_1__2_n_0\,
      I1 => \result3__5\(18),
      I2 => \lastError[19]_i_1__2_n_0\,
      I3 => \result3__5\(19),
      O => \pwmRef[15]_i_179__2_n_0\
    );
\pwmRef[15]_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \pwmRef[15]_i_50__2_n_0\,
      I1 => \pwmRef[15]_i_51__2_n_0\,
      I2 => \pwmRef[15]_i_52__2_n_0\,
      I3 => \pwmRef[15]_i_50__2_0\(0),
      O => \pwmRef[15]_i_17__2_n_0\
    );
\pwmRef[15]_i_180__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[16]_i_1__2_n_0\,
      I1 => \result3__5\(16),
      I2 => \lastError[17]_i_1__2_n_0\,
      I3 => \result3__5\(17),
      O => \pwmRef[15]_i_180__2_n_0\
    );
\pwmRef[15]_i_181__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[22]_i_1__2_n_0\,
      I1 => \result3__5\(23),
      I2 => \lastError[23]_i_1__2_n_0\,
      I3 => \result3__5\(22),
      O => \pwmRef[15]_i_181__2_n_0\
    );
\pwmRef[15]_i_182__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[20]_i_1__2_n_0\,
      I1 => \result3__5\(21),
      I2 => \lastError[21]_i_1__2_n_0\,
      I3 => \result3__5\(20),
      O => \pwmRef[15]_i_182__2_n_0\
    );
\pwmRef[15]_i_183__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[18]_i_1__2_n_0\,
      I1 => \result3__5\(19),
      I2 => \lastError[19]_i_1__2_n_0\,
      I3 => \result3__5\(18),
      O => \pwmRef[15]_i_183__2_n_0\
    );
\pwmRef[15]_i_184__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[16]_i_1__2_n_0\,
      I1 => \result3__5\(17),
      I2 => \lastError[17]_i_1__2_n_0\,
      I3 => \result3__5\(16),
      O => \pwmRef[15]_i_184__2_n_0\
    );
\pwmRef[15]_i_188__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[22]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(22),
      I2 => \pwmRef_reg[15]_i_49__2_0\(23),
      I3 => \lastError[23]_i_1__2_n_0\,
      O => \pwmRef[15]_i_188__2_n_0\
    );
\pwmRef[15]_i_189__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[20]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(20),
      I2 => \pwmRef_reg[15]_i_49__2_0\(21),
      I3 => \lastError[21]_i_1__2_n_0\,
      O => \pwmRef[15]_i_189__2_n_0\
    );
\pwmRef[15]_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_53__2_n_0\,
      I1 => \pwmRef[15]_i_54__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_55__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[15]_i_56__2_n_0\,
      O => \pwmRef[15]_i_18__2_n_0\
    );
\pwmRef[15]_i_190__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[18]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(18),
      I2 => \pwmRef_reg[15]_i_49__2_0\(19),
      I3 => \lastError[19]_i_1__2_n_0\,
      O => \pwmRef[15]_i_190__2_n_0\
    );
\pwmRef[15]_i_191__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[16]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(16),
      I2 => \pwmRef_reg[15]_i_49__2_0\(17),
      I3 => \lastError[17]_i_1__2_n_0\,
      O => \pwmRef[15]_i_191__2_n_0\
    );
\pwmRef[15]_i_192__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[22]_i_1__2_n_0\,
      I1 => \lastError[23]_i_1__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_0\(23),
      I3 => \pwmRef_reg[15]_i_49__2_0\(22),
      O => \pwmRef[15]_i_192__2_n_0\
    );
\pwmRef[15]_i_193__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[20]_i_1__2_n_0\,
      I1 => \lastError[21]_i_1__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_0\(21),
      I3 => \pwmRef_reg[15]_i_49__2_0\(20),
      O => \pwmRef[15]_i_193__2_n_0\
    );
\pwmRef[15]_i_194__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[18]_i_1__2_n_0\,
      I1 => \lastError[19]_i_1__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_0\(19),
      I3 => \pwmRef_reg[15]_i_49__2_0\(18),
      O => \pwmRef[15]_i_194__2_n_0\
    );
\pwmRef[15]_i_195__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[16]_i_1__2_n_0\,
      I1 => \lastError[17]_i_1__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_0\(17),
      I3 => \pwmRef_reg[15]_i_49__2_0\(16),
      O => \pwmRef[15]_i_195__2_n_0\
    );
\pwmRef[15]_i_196__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(22),
      I1 => result30_in(22),
      O => \pwmRef[15]_i_196__2_n_0\
    );
\pwmRef[15]_i_197__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(21),
      I1 => result30_in(21),
      O => \pwmRef[15]_i_197__2_n_0\
    );
\pwmRef[15]_i_198__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(20),
      I1 => result30_in(20),
      O => \pwmRef[15]_i_198__2_n_0\
    );
\pwmRef[15]_i_199__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(19),
      I1 => result30_in(19),
      O => \pwmRef[15]_i_199__2_n_0\
    );
\pwmRef[15]_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \pwmRef[15]_i_50__2_0\(0),
      I1 => \pwmRef[15]_i_50__2_n_0\,
      I2 => \pwmRef[15]_i_51__2_n_0\,
      I3 => \pwmRef[15]_i_52__2_n_0\,
      O => \pwmRef[15]_i_19__2_n_0\
    );
\pwmRef[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => update_controller_prev,
      O => \pwmRef[15]_i_1__2_n_0\
    );
\pwmRef[15]_i_200__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(22),
      I1 => \result3__0__0\(22),
      I2 => \result3__0__0\(23),
      I3 => result30_in(23),
      O => \pwmRef[15]_i_200__2_n_0\
    );
\pwmRef[15]_i_201__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(21),
      I1 => \result3__0__0\(21),
      I2 => \result3__0__0\(22),
      I3 => result30_in(22),
      O => \pwmRef[15]_i_201__2_n_0\
    );
\pwmRef[15]_i_202__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(20),
      I1 => \result3__0__0\(20),
      I2 => \result3__0__0\(21),
      I3 => result30_in(21),
      O => \pwmRef[15]_i_202__2_n_0\
    );
\pwmRef[15]_i_203__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(19),
      I1 => \result3__0__0\(19),
      I2 => \result3__0__0\(20),
      I3 => result30_in(20),
      O => \pwmRef[15]_i_203__2_n_0\
    );
\pwmRef[15]_i_204__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(26),
      I1 => result30_in(26),
      O => \pwmRef[15]_i_204__2_n_0\
    );
\pwmRef[15]_i_205__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(25),
      I1 => result30_in(25),
      O => \pwmRef[15]_i_205__2_n_0\
    );
\pwmRef[15]_i_206__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(24),
      I1 => result30_in(24),
      O => \pwmRef[15]_i_206__2_n_0\
    );
\pwmRef[15]_i_207__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(23),
      I1 => result30_in(23),
      O => \pwmRef[15]_i_207__2_n_0\
    );
\pwmRef[15]_i_208__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(26),
      I1 => \result3__0__0\(26),
      I2 => \result3__0__0\(27),
      I3 => result30_in(27),
      O => \pwmRef[15]_i_208__2_n_0\
    );
\pwmRef[15]_i_209__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(25),
      I1 => \result3__0__0\(25),
      I2 => \result3__0__0\(26),
      I3 => result30_in(26),
      O => \pwmRef[15]_i_209__2_n_0\
    );
\pwmRef[15]_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_57__2_n_0\,
      I1 => \pwmRef[15]_i_58__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_59__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[15]_i_60__2_n_0\,
      O => \pwmRef[15]_i_20__2_n_0\
    );
\pwmRef[15]_i_210__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(24),
      I1 => \result3__0__0\(24),
      I2 => \result3__0__0\(25),
      I3 => result30_in(25),
      O => \pwmRef[15]_i_210__2_n_0\
    );
\pwmRef[15]_i_211__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(23),
      I1 => \result3__0__0\(23),
      I2 => \result3__0__0\(24),
      I3 => result30_in(24),
      O => \pwmRef[15]_i_211__2_n_0\
    );
\pwmRef[15]_i_212__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(18),
      I1 => result30_in(18),
      O => \pwmRef[15]_i_212__2_n_0\
    );
\pwmRef[15]_i_213__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(17),
      I1 => result30_in(17),
      O => \pwmRef[15]_i_213__2_n_0\
    );
\pwmRef[15]_i_214__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0__0\(16),
      I1 => result30_in(16),
      O => \pwmRef[15]_i_214__2_n_0\
    );
\pwmRef[15]_i_215__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_90\,
      I1 => p_1_in1_in(15),
      O => \pwmRef[15]_i_215__2_n_0\
    );
\pwmRef[15]_i_216__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(18),
      I1 => \result3__0__0\(18),
      I2 => \result3__0__0\(19),
      I3 => result30_in(19),
      O => \pwmRef[15]_i_216__2_n_0\
    );
\pwmRef[15]_i_217__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(17),
      I1 => \result3__0__0\(17),
      I2 => \result3__0__0\(18),
      I3 => result30_in(18),
      O => \pwmRef[15]_i_217__2_n_0\
    );
\pwmRef[15]_i_218__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => result30_in(16),
      I1 => \result3__0__0\(16),
      I2 => \result3__0__0\(17),
      I3 => result30_in(17),
      O => \pwmRef[15]_i_218__2_n_0\
    );
\pwmRef[15]_i_219__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(15),
      I1 => \result3__0_n_90\,
      I2 => \result3__0__0\(16),
      I3 => result30_in(16),
      O => \pwmRef[15]_i_219__2_n_0\
    );
\pwmRef[15]_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => result1(31),
      I1 => \pwmRef[15]_i_50__2_n_0\,
      I2 => \pwmRef[15]_i_51__2_n_0\,
      I3 => \pwmRef[15]_i_52__2_n_0\,
      O => \pwmRef[15]_i_21__2_n_0\
    );
\pwmRef[15]_i_220__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_91\,
      I1 => p_1_in1_in(14),
      O => \pwmRef[15]_i_220__2_n_0\
    );
\pwmRef[15]_i_221__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_92\,
      I1 => p_1_in1_in(13),
      O => \pwmRef[15]_i_221__2_n_0\
    );
\pwmRef[15]_i_222__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_93\,
      I1 => p_1_in1_in(12),
      O => \pwmRef[15]_i_222__2_n_0\
    );
\pwmRef[15]_i_223__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_94\,
      I1 => p_1_in1_in(11),
      O => \pwmRef[15]_i_223__2_n_0\
    );
\pwmRef[15]_i_224__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(14),
      I1 => \result3__0_n_91\,
      I2 => \result3__0_n_90\,
      I3 => p_1_in1_in(15),
      O => \pwmRef[15]_i_224__2_n_0\
    );
\pwmRef[15]_i_225__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(13),
      I1 => \result3__0_n_92\,
      I2 => \result3__0_n_91\,
      I3 => p_1_in1_in(14),
      O => \pwmRef[15]_i_225__2_n_0\
    );
\pwmRef[15]_i_226__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(12),
      I1 => \result3__0_n_93\,
      I2 => \result3__0_n_92\,
      I3 => p_1_in1_in(13),
      O => \pwmRef[15]_i_226__2_n_0\
    );
\pwmRef[15]_i_227__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(11),
      I1 => \result3__0_n_94\,
      I2 => \result3__0_n_93\,
      I3 => p_1_in1_in(12),
      O => \pwmRef[15]_i_227__2_n_0\
    );
\pwmRef[15]_i_232__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[6]_i_3__2_n_0\,
      I1 => \pwmRef[6]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(6),
      I3 => \pwmRef[7]_i_3__2_n_0\,
      I4 => \pwmRef[7]_i_2__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(7),
      O => \pwmRef[15]_i_232__2_n_0\
    );
\pwmRef[15]_i_233__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[4]_i_3__2_n_0\,
      I1 => \pwmRef[4]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(4),
      I3 => \pwmRef[5]_i_3__2_n_0\,
      I4 => \pwmRef[5]_i_2__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(5),
      O => \pwmRef[15]_i_233__2_n_0\
    );
\pwmRef[15]_i_234__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[2]_i_3__2_n_0\,
      I1 => \pwmRef[2]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(2),
      I3 => \pwmRef[3]_i_3__2_n_0\,
      I4 => \pwmRef[3]_i_2__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(3),
      O => \pwmRef[15]_i_234__2_n_0\
    );
\pwmRef[15]_i_235__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[0]_i_3__2_n_0\,
      I1 => \pwmRef[0]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(0),
      I3 => \pwmRef[1]_i_3__2_n_0\,
      I4 => \pwmRef[1]_i_2__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(1),
      O => \pwmRef[15]_i_235__2_n_0\
    );
\pwmRef[15]_i_236__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[6]_i_3__2_n_0\,
      I1 => \pwmRef[6]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(7),
      I3 => \pwmRef[7]_i_3__2_n_0\,
      I4 => \pwmRef[7]_i_2__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(6),
      O => \pwmRef[15]_i_236__2_n_0\
    );
\pwmRef[15]_i_237__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[4]_i_3__2_n_0\,
      I1 => \pwmRef[4]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(5),
      I3 => \pwmRef[5]_i_3__2_n_0\,
      I4 => \pwmRef[5]_i_2__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(4),
      O => \pwmRef[15]_i_237__2_n_0\
    );
\pwmRef[15]_i_238__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[2]_i_3__2_n_0\,
      I1 => \pwmRef[2]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(3),
      I3 => \pwmRef[3]_i_3__2_n_0\,
      I4 => \pwmRef[3]_i_2__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(2),
      O => \pwmRef[15]_i_238__2_n_0\
    );
\pwmRef[15]_i_239__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[0]_i_3__2_n_0\,
      I1 => \pwmRef[0]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(1),
      I3 => \pwmRef[1]_i_3__2_n_0\,
      I4 => \pwmRef[1]_i_2__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(0),
      O => \pwmRef[15]_i_239__2_n_0\
    );
\pwmRef[15]_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_40__2_n_0\,
      I1 => \pwmRef_reg[15]_i_6__2_0\(30),
      I2 => \pwmRef_reg[15]_i_6__2_0\(31),
      I3 => \pwmRef[15]_i_41__2_n_0\,
      O => \pwmRef[15]_i_23__2_n_0\
    );
\pwmRef[15]_i_240__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(26),
      I1 => \pwmRef[15]_i_50__2_0\(4),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_240__2_n_0\
    );
\pwmRef[15]_i_241__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => result1(27),
      I1 => \pwmRef[15]_i_50__2_0\(2),
      I2 => result1(23),
      I3 => \pwmRef[15]_i_50__2_0\(4),
      I4 => \pwmRef[15]_i_50__2_0\(3),
      I5 => result1(31),
      O => \pwmRef[15]_i_241__2_n_0\
    );
\pwmRef[15]_i_242__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(24),
      I1 => \pwmRef[15]_i_50__2_0\(4),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_242__2_n_0\
    );
\pwmRef[15]_i_243__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(25),
      I1 => \pwmRef[15]_i_50__2_0\(4),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_243__2_n_0\
    );
\pwmRef[15]_i_244__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => result1(23),
      I1 => \pwmRef[15]_i_50__2_0\(4),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(31),
      O => \pwmRef[15]_i_244__2_n_0\
    );
\pwmRef[15]_i_246__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[14]_i_1__2_n_0\,
      I1 => \result3__5\(14),
      I2 => \lastError[15]_i_1__2_n_0\,
      I3 => \result3__5\(15),
      O => \pwmRef[15]_i_246__2_n_0\
    );
\pwmRef[15]_i_247__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[12]_i_1__2_n_0\,
      I1 => \result3__5\(12),
      I2 => \lastError[13]_i_1__2_n_0\,
      I3 => \result3__5\(13),
      O => \pwmRef[15]_i_247__2_n_0\
    );
\pwmRef[15]_i_248__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[10]_i_1__2_n_0\,
      I1 => \result3__5\(10),
      I2 => \lastError[11]_i_1__2_n_0\,
      I3 => \result3__5\(11),
      O => \pwmRef[15]_i_248__2_n_0\
    );
\pwmRef[15]_i_249__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[8]_i_1__2_n_0\,
      I1 => \result3__5\(8),
      I2 => \lastError[9]_i_1__2_n_0\,
      I3 => \result3__5\(9),
      O => \pwmRef[15]_i_249__2_n_0\
    );
\pwmRef[15]_i_24__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_42__2_n_0\,
      I1 => \pwmRef_reg[15]_i_6__2_0\(28),
      I2 => \pwmRef[15]_i_43__2_n_0\,
      I3 => \pwmRef_reg[15]_i_6__2_0\(29),
      O => \pwmRef[15]_i_24__2_n_0\
    );
\pwmRef[15]_i_250__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[14]_i_1__2_n_0\,
      I1 => \result3__5\(15),
      I2 => \lastError[15]_i_1__2_n_0\,
      I3 => \result3__5\(14),
      O => \pwmRef[15]_i_250__2_n_0\
    );
\pwmRef[15]_i_251__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[12]_i_1__2_n_0\,
      I1 => \result3__5\(13),
      I2 => \lastError[13]_i_1__2_n_0\,
      I3 => \result3__5\(12),
      O => \pwmRef[15]_i_251__2_n_0\
    );
\pwmRef[15]_i_252__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[10]_i_1__2_n_0\,
      I1 => \result3__5\(11),
      I2 => \lastError[11]_i_1__2_n_0\,
      I3 => \result3__5\(10),
      O => \pwmRef[15]_i_252__2_n_0\
    );
\pwmRef[15]_i_253__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[8]_i_1__2_n_0\,
      I1 => \result3__5\(9),
      I2 => \lastError[9]_i_1__2_n_0\,
      I3 => \result3__5\(8),
      O => \pwmRef[15]_i_253__2_n_0\
    );
\pwmRef[15]_i_25__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_44__2_n_0\,
      I1 => \pwmRef_reg[15]_i_6__2_0\(26),
      I2 => \pwmRef[15]_i_45__2_n_0\,
      I3 => \pwmRef_reg[15]_i_6__2_0\(27),
      O => \pwmRef[15]_i_25__2_n_0\
    );
\pwmRef[15]_i_260__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(27),
      O => \pwmRef[15]_i_260__2_n_0\
    );
\pwmRef[15]_i_261__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(26),
      O => \pwmRef[15]_i_261__2_n_0\
    );
\pwmRef[15]_i_262__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(25),
      O => \pwmRef[15]_i_262__2_n_0\
    );
\pwmRef[15]_i_263__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(24),
      O => \pwmRef[15]_i_263__2_n_0\
    );
\pwmRef[15]_i_265__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[14]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(14),
      I2 => \pwmRef_reg[15]_i_49__2_0\(15),
      I3 => \lastError[15]_i_1__2_n_0\,
      O => \pwmRef[15]_i_265__2_n_0\
    );
\pwmRef[15]_i_266__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[12]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(12),
      I2 => \pwmRef_reg[15]_i_49__2_0\(13),
      I3 => \lastError[13]_i_1__2_n_0\,
      O => \pwmRef[15]_i_266__2_n_0\
    );
\pwmRef[15]_i_267__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[10]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(10),
      I2 => \pwmRef_reg[15]_i_49__2_0\(11),
      I3 => \lastError[11]_i_1__2_n_0\,
      O => \pwmRef[15]_i_267__2_n_0\
    );
\pwmRef[15]_i_268__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[8]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(8),
      I2 => \pwmRef_reg[15]_i_49__2_0\(9),
      I3 => \lastError[9]_i_1__2_n_0\,
      O => \pwmRef[15]_i_268__2_n_0\
    );
\pwmRef[15]_i_269__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[14]_i_1__2_n_0\,
      I1 => \lastError[15]_i_1__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_0\(15),
      I3 => \pwmRef_reg[15]_i_49__2_0\(14),
      O => \pwmRef[15]_i_269__2_n_0\
    );
\pwmRef[15]_i_26__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_46__2_n_0\,
      I1 => \pwmRef_reg[15]_i_6__2_0\(24),
      I2 => \pwmRef[15]_i_47__2_n_0\,
      I3 => \pwmRef_reg[15]_i_6__2_0\(25),
      O => \pwmRef[15]_i_26__2_n_0\
    );
\pwmRef[15]_i_270__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[12]_i_1__2_n_0\,
      I1 => \lastError[13]_i_1__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_0\(13),
      I3 => \pwmRef_reg[15]_i_49__2_0\(12),
      O => \pwmRef[15]_i_270__2_n_0\
    );
\pwmRef[15]_i_271__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[10]_i_1__2_n_0\,
      I1 => \lastError[11]_i_1__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_0\(11),
      I3 => \pwmRef_reg[15]_i_49__2_0\(10),
      O => \pwmRef[15]_i_271__2_n_0\
    );
\pwmRef[15]_i_272__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[8]_i_1__2_n_0\,
      I1 => \lastError[9]_i_1__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_0\(9),
      I3 => \pwmRef_reg[15]_i_49__2_0\(8),
      O => \pwmRef[15]_i_272__2_n_0\
    );
\pwmRef[15]_i_277__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_91\,
      I1 => result3_n_91,
      O => \pwmRef[15]_i_277__2_n_0\
    );
\pwmRef[15]_i_278__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_92\,
      I1 => result3_n_92,
      O => \pwmRef[15]_i_278__2_n_0\
    );
\pwmRef[15]_i_279__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_93\,
      I1 => result3_n_93,
      O => \pwmRef[15]_i_279__2_n_0\
    );
\pwmRef[15]_i_27__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_40__2_n_0\,
      I1 => \pwmRef[15]_i_41__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(31),
      I3 => \pwmRef_reg[15]_i_6__2_0\(30),
      O => \pwmRef[15]_i_27__2_n_0\
    );
\pwmRef[15]_i_280__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_94\,
      I1 => result3_n_94,
      O => \pwmRef[15]_i_280__2_n_0\
    );
\pwmRef[15]_i_281__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(31),
      I1 => p_0_in0_in(31),
      O => \pwmRef[15]_i_281__2_n_0\
    );
\pwmRef[15]_i_282__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(30),
      I1 => p_0_in0_in(30),
      O => \pwmRef[15]_i_282__2_n_0\
    );
\pwmRef[15]_i_283__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(29),
      I1 => p_0_in0_in(29),
      O => \pwmRef[15]_i_283__2_n_0\
    );
\pwmRef[15]_i_284__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(28),
      I1 => p_0_in0_in(28),
      O => \pwmRef[15]_i_284__2_n_0\
    );
\pwmRef[15]_i_285__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_95\,
      I1 => result3_n_95,
      O => \pwmRef[15]_i_285__2_n_0\
    );
\pwmRef[15]_i_286__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_96\,
      I1 => result3_n_96,
      O => \pwmRef[15]_i_286__2_n_0\
    );
\pwmRef[15]_i_287__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_97\,
      I1 => result3_n_97,
      O => \pwmRef[15]_i_287__2_n_0\
    );
\pwmRef[15]_i_288__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_98\,
      I1 => result3_n_98,
      O => \pwmRef[15]_i_288__2_n_0\
    );
\pwmRef[15]_i_289__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(27),
      I1 => p_0_in0_in(27),
      O => \pwmRef[15]_i_289__2_n_0\
    );
\pwmRef[15]_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_42__2_n_0\,
      I1 => \pwmRef_reg[15]_i_6__2_0\(29),
      I2 => \pwmRef[15]_i_43__2_n_0\,
      I3 => \pwmRef_reg[15]_i_6__2_0\(28),
      O => \pwmRef[15]_i_28__2_n_0\
    );
\pwmRef[15]_i_290__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(26),
      I1 => p_0_in0_in(26),
      O => \pwmRef[15]_i_290__2_n_0\
    );
\pwmRef[15]_i_291__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(25),
      I1 => p_0_in0_in(25),
      O => \pwmRef[15]_i_291__2_n_0\
    );
\pwmRef[15]_i_292__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(24),
      I1 => p_0_in0_in(24),
      O => \pwmRef[15]_i_292__2_n_0\
    );
\pwmRef[15]_i_293__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[6]_i_1__2_n_0\,
      I1 => \result3__5\(6),
      I2 => \lastError[7]_i_1__2_n_0\,
      I3 => \result3__5\(7),
      O => \pwmRef[15]_i_293__2_n_0\
    );
\pwmRef[15]_i_294__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[4]_i_1__2_n_0\,
      I1 => \result3__5\(4),
      I2 => \lastError[5]_i_1__2_n_0\,
      I3 => \result3__5\(5),
      O => \pwmRef[15]_i_294__2_n_0\
    );
\pwmRef[15]_i_295__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[2]_i_1__2_n_0\,
      I1 => \result3__5\(2),
      I2 => \lastError[3]_i_1__2_n_0\,
      I3 => \result3__5\(3),
      O => \pwmRef[15]_i_295__2_n_0\
    );
\pwmRef[15]_i_296__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \lastError[0]_i_1__2_n_0\,
      I1 => \result3__5\(0),
      I2 => \lastError[1]_i_1__2_n_0\,
      I3 => \result3__5\(1),
      O => \pwmRef[15]_i_296__2_n_0\
    );
\pwmRef[15]_i_297__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[6]_i_1__2_n_0\,
      I1 => \result3__5\(7),
      I2 => \lastError[7]_i_1__2_n_0\,
      I3 => \result3__5\(6),
      O => \pwmRef[15]_i_297__2_n_0\
    );
\pwmRef[15]_i_298__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[4]_i_1__2_n_0\,
      I1 => \result3__5\(5),
      I2 => \lastError[5]_i_1__2_n_0\,
      I3 => \result3__5\(4),
      O => \pwmRef[15]_i_298__2_n_0\
    );
\pwmRef[15]_i_299__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[2]_i_1__2_n_0\,
      I1 => \result3__5\(3),
      I2 => \lastError[3]_i_1__2_n_0\,
      I3 => \result3__5\(2),
      O => \pwmRef[15]_i_299__2_n_0\
    );
\pwmRef[15]_i_29__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_44__2_n_0\,
      I1 => \pwmRef_reg[15]_i_6__2_0\(27),
      I2 => \pwmRef[15]_i_45__2_n_0\,
      I3 => \pwmRef_reg[15]_i_6__2_0\(26),
      O => \pwmRef[15]_i_29__2_n_0\
    );
\pwmRef[15]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[15]_i_4__2_n_0\,
      I2 => \pwmRef[15]_i_5__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(15),
      I4 => \pwmRef_reg[15]_i_6__2_0\(15),
      I5 => result10_in,
      O => \pwmRef[15]_i_2__2_n_0\
    );
\pwmRef[15]_i_300__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[0]_i_1__2_n_0\,
      I1 => \result3__5\(1),
      I2 => \lastError[1]_i_1__2_n_0\,
      I3 => \result3__5\(0),
      O => \pwmRef[15]_i_300__2_n_0\
    );
\pwmRef[15]_i_303__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(23),
      O => \pwmRef[15]_i_303__2_n_0\
    );
\pwmRef[15]_i_304__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(22),
      O => \pwmRef[15]_i_304__2_n_0\
    );
\pwmRef[15]_i_305__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(21),
      O => \pwmRef[15]_i_305__2_n_0\
    );
\pwmRef[15]_i_306__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(20),
      O => \pwmRef[15]_i_306__2_n_0\
    );
\pwmRef[15]_i_307__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(19),
      O => \pwmRef[15]_i_307__2_n_0\
    );
\pwmRef[15]_i_308__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(18),
      O => \pwmRef[15]_i_308__2_n_0\
    );
\pwmRef[15]_i_309__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(17),
      O => \pwmRef[15]_i_309__2_n_0\
    );
\pwmRef[15]_i_30__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_46__2_n_0\,
      I1 => \pwmRef_reg[15]_i_6__2_0\(25),
      I2 => \pwmRef[15]_i_47__2_n_0\,
      I3 => \pwmRef_reg[15]_i_6__2_0\(24),
      O => \pwmRef[15]_i_30__2_n_0\
    );
\pwmRef[15]_i_310__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(16),
      O => \pwmRef[15]_i_310__2_n_0\
    );
\pwmRef[15]_i_311__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[6]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(6),
      I2 => \pwmRef_reg[15]_i_49__2_0\(7),
      I3 => \lastError[7]_i_1__2_n_0\,
      O => \pwmRef[15]_i_311__2_n_0\
    );
\pwmRef[15]_i_312__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[4]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(4),
      I2 => \pwmRef_reg[15]_i_49__2_0\(5),
      I3 => \lastError[5]_i_1__2_n_0\,
      O => \pwmRef[15]_i_312__2_n_0\
    );
\pwmRef[15]_i_313__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[2]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(2),
      I2 => \pwmRef_reg[15]_i_49__2_0\(3),
      I3 => \lastError[3]_i_1__2_n_0\,
      O => \pwmRef[15]_i_313__2_n_0\
    );
\pwmRef[15]_i_314__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \lastError[0]_i_1__2_n_0\,
      I1 => \pwmRef_reg[15]_i_49__2_0\(0),
      I2 => \pwmRef_reg[15]_i_49__2_0\(1),
      I3 => \lastError[1]_i_1__2_n_0\,
      O => \pwmRef[15]_i_314__2_n_0\
    );
\pwmRef[15]_i_315__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[6]_i_1__2_n_0\,
      I1 => \lastError[7]_i_1__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_0\(7),
      I3 => \pwmRef_reg[15]_i_49__2_0\(6),
      O => \pwmRef[15]_i_315__2_n_0\
    );
\pwmRef[15]_i_316__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[4]_i_1__2_n_0\,
      I1 => \lastError[5]_i_1__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_0\(5),
      I3 => \pwmRef_reg[15]_i_49__2_0\(4),
      O => \pwmRef[15]_i_316__2_n_0\
    );
\pwmRef[15]_i_317__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[2]_i_1__2_n_0\,
      I1 => \lastError[3]_i_1__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_0\(3),
      I3 => \pwmRef_reg[15]_i_49__2_0\(2),
      O => \pwmRef[15]_i_317__2_n_0\
    );
\pwmRef[15]_i_318__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \lastError[0]_i_1__2_n_0\,
      I1 => \lastError[1]_i_1__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_0\(1),
      I3 => \pwmRef_reg[15]_i_49__2_0\(0),
      O => \pwmRef[15]_i_318__2_n_0\
    );
\pwmRef[15]_i_319__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_99\,
      I1 => result3_n_99,
      O => \pwmRef[15]_i_319__2_n_0\
    );
\pwmRef[15]_i_320__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_100\,
      I1 => result3_n_100,
      O => \pwmRef[15]_i_320__2_n_0\
    );
\pwmRef[15]_i_321__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_101\,
      I1 => result3_n_101,
      O => \pwmRef[15]_i_321__2_n_0\
    );
\pwmRef[15]_i_322__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_102\,
      I1 => result3_n_102,
      O => \pwmRef[15]_i_322__2_n_0\
    );
\pwmRef[15]_i_323__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(23),
      I1 => p_0_in0_in(23),
      O => \pwmRef[15]_i_323__2_n_0\
    );
\pwmRef[15]_i_324__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(22),
      I1 => p_0_in0_in(22),
      O => \pwmRef[15]_i_324__2_n_0\
    );
\pwmRef[15]_i_325__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(21),
      I1 => p_0_in0_in(21),
      O => \pwmRef[15]_i_325__2_n_0\
    );
\pwmRef[15]_i_326__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(20),
      I1 => p_0_in0_in(20),
      O => \pwmRef[15]_i_326__2_n_0\
    );
\pwmRef[15]_i_327__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_103\,
      I1 => result3_n_103,
      O => \pwmRef[15]_i_327__2_n_0\
    );
\pwmRef[15]_i_328__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_104\,
      I1 => result3_n_104,
      O => \pwmRef[15]_i_328__2_n_0\
    );
\pwmRef[15]_i_329__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \result3__1_n_105\,
      I1 => result3_n_105,
      O => \pwmRef[15]_i_329__2_n_0\
    );
\pwmRef[15]_i_32__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_80__2_n_0\,
      I1 => \pwmRef_reg[15]_i_3__2_0\(22),
      I2 => \pwmRef_reg[15]_i_3__2_0\(23),
      I3 => \pwmRef[15]_i_81__2_n_0\,
      O => \pwmRef[15]_i_32__2_n_0\
    );
\pwmRef[15]_i_330__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(19),
      I1 => p_0_in0_in(19),
      O => \pwmRef[15]_i_330__2_n_0\
    );
\pwmRef[15]_i_331__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(18),
      I1 => p_0_in0_in(18),
      O => \pwmRef[15]_i_331__2_n_0\
    );
\pwmRef[15]_i_332__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(17),
      I1 => p_0_in0_in(17),
      O => \pwmRef[15]_i_332__2_n_0\
    );
\pwmRef[15]_i_335__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(15),
      O => \pwmRef[15]_i_335__2_n_0\
    );
\pwmRef[15]_i_336__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(14),
      O => \pwmRef[15]_i_336__2_n_0\
    );
\pwmRef[15]_i_337__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(13),
      O => \pwmRef[15]_i_337__2_n_0\
    );
\pwmRef[15]_i_338__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(12),
      O => \pwmRef[15]_i_338__2_n_0\
    );
\pwmRef[15]_i_339__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(11),
      O => \pwmRef[15]_i_339__2_n_0\
    );
\pwmRef[15]_i_33__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_82__2_n_0\,
      I1 => \pwmRef_reg[15]_i_3__2_0\(20),
      I2 => \pwmRef_reg[15]_i_3__2_0\(21),
      I3 => \pwmRef[15]_i_83__2_n_0\,
      O => \pwmRef[15]_i_33__2_n_0\
    );
\pwmRef[15]_i_340__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(10),
      O => \pwmRef[15]_i_340__2_n_0\
    );
\pwmRef[15]_i_341__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(9),
      O => \pwmRef[15]_i_341__2_n_0\
    );
\pwmRef[15]_i_342__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(8),
      O => \pwmRef[15]_i_342__2_n_0\
    );
\pwmRef[15]_i_343__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(7),
      O => \pwmRef[15]_i_343__2_n_0\
    );
\pwmRef[15]_i_344__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(6),
      O => \pwmRef[15]_i_344__2_n_0\
    );
\pwmRef[15]_i_345__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(5),
      O => \pwmRef[15]_i_345__2_n_0\
    );
\pwmRef[15]_i_346__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(4),
      O => \pwmRef[15]_i_346__2_n_0\
    );
\pwmRef[15]_i_347__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(3),
      O => \pwmRef[15]_i_347__2_n_0\
    );
\pwmRef[15]_i_348__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(2),
      O => \pwmRef[15]_i_348__2_n_0\
    );
\pwmRef[15]_i_349__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_49__2_0\(1),
      O => \pwmRef[15]_i_349__2_n_0\
    );
\pwmRef[15]_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[15]_i_84__2_n_0\,
      I1 => \pwmRef[15]_i_85__2_n_0\,
      I2 => \pwmRef_reg[15]_i_3__2_0\(18),
      I3 => \pwmRef_reg[15]_i_3__2_0\(19),
      I4 => \pwmRef[15]_i_86__2_n_0\,
      I5 => \pwmRef[15]_i_87__2_n_0\,
      O => \pwmRef[15]_i_34__2_n_0\
    );
\pwmRef[15]_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[15]_i_88__2_n_0\,
      I1 => \pwmRef[15]_i_89__2_n_0\,
      I2 => \pwmRef_reg[15]_i_3__2_0\(16),
      I3 => \pwmRef_reg[15]_i_3__2_0\(17),
      I4 => \pwmRef[15]_i_90__2_n_0\,
      I5 => \pwmRef[15]_i_91__2_n_0\,
      O => \pwmRef[15]_i_35__2_n_0\
    );
\pwmRef[15]_i_36__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_80__2_n_0\,
      I1 => \pwmRef[15]_i_81__2_n_0\,
      I2 => \pwmRef_reg[15]_i_3__2_0\(23),
      I3 => \pwmRef_reg[15]_i_3__2_0\(22),
      O => \pwmRef[15]_i_36__2_n_0\
    );
\pwmRef[15]_i_37__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_82__2_n_0\,
      I1 => \pwmRef[15]_i_83__2_n_0\,
      I2 => \pwmRef_reg[15]_i_3__2_0\(21),
      I3 => \pwmRef_reg[15]_i_3__2_0\(20),
      O => \pwmRef[15]_i_37__2_n_0\
    );
\pwmRef[15]_i_38__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[15]_i_84__2_n_0\,
      I1 => \pwmRef[15]_i_85__2_n_0\,
      I2 => \pwmRef[15]_i_86__2_n_0\,
      I3 => \pwmRef[15]_i_87__2_n_0\,
      I4 => \pwmRef_reg[15]_i_3__2_0\(19),
      I5 => \pwmRef_reg[15]_i_3__2_0\(18),
      O => \pwmRef[15]_i_38__2_n_0\
    );
\pwmRef[15]_i_39__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[15]_i_88__2_n_0\,
      I1 => \pwmRef[15]_i_89__2_n_0\,
      I2 => \pwmRef[15]_i_90__2_n_0\,
      I3 => \pwmRef[15]_i_91__2_n_0\,
      I4 => \pwmRef_reg[15]_i_3__2_0\(17),
      I5 => \pwmRef_reg[15]_i_3__2_0\(16),
      O => \pwmRef[15]_i_39__2_n_0\
    );
\pwmRef[15]_i_40__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => result1(31),
      I1 => \pwmRef[15]_i_19__2_n_0\,
      I2 => \pwmRef[15]_i_92__2_n_0\,
      I3 => \pwmRef[15]_i_16__2_n_0\,
      I4 => \pwmRef[15]_i_93__2_n_0\,
      I5 => Q(30),
      O => \pwmRef[15]_i_40__2_n_0\
    );
\pwmRef[15]_i_41__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => result1(31),
      I1 => \pwmRef_reg[15]_i_48__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_n_0\,
      I3 => \pwmRef[15]_i_93__2_n_0\,
      I4 => Q(31),
      O => \pwmRef[15]_i_41__2_n_0\
    );
\pwmRef[15]_i_42__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_94__2_n_0\,
      I1 => \pwmRef[15]_i_95__2_n_0\,
      I2 => \pwmRef[15]_i_17__2_n_0\,
      I3 => \pwmRef[15]_i_16__2_n_0\,
      I4 => \pwmRef[15]_i_93__2_n_0\,
      I5 => Q(28),
      O => \pwmRef[15]_i_42__2_n_0\
    );
\pwmRef[15]_i_43__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => result0(29),
      I1 => \pwmRef_reg[15]_i_48__2_n_0\,
      I2 => \pwmRef_reg[15]_i_49__2_n_0\,
      I3 => \pwmRef[15]_i_93__2_n_0\,
      I4 => Q(29),
      O => \pwmRef[15]_i_43__2_n_0\
    );
\pwmRef[15]_i_44__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_97__2_n_0\,
      I1 => \pwmRef[15]_i_98__2_n_0\,
      I2 => \pwmRef[15]_i_17__2_n_0\,
      I3 => \pwmRef[15]_i_16__2_n_0\,
      I4 => \pwmRef[15]_i_93__2_n_0\,
      I5 => Q(26),
      O => \pwmRef[15]_i_44__2_n_0\
    );
\pwmRef[15]_i_45__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_99__2_n_0\,
      I1 => \pwmRef[15]_i_100__2_n_0\,
      I2 => \pwmRef[15]_i_17__2_n_0\,
      I3 => \pwmRef[15]_i_16__2_n_0\,
      I4 => \pwmRef[15]_i_93__2_n_0\,
      I5 => Q(27),
      O => \pwmRef[15]_i_45__2_n_0\
    );
\pwmRef[15]_i_46__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_101__2_n_0\,
      I1 => \pwmRef[15]_i_102__2_n_0\,
      I2 => \pwmRef[15]_i_17__2_n_0\,
      I3 => \pwmRef[15]_i_16__2_n_0\,
      I4 => \pwmRef[15]_i_93__2_n_0\,
      I5 => Q(24),
      O => \pwmRef[15]_i_46__2_n_0\
    );
\pwmRef[15]_i_47__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_103__2_n_0\,
      I1 => \pwmRef[15]_i_104__2_n_0\,
      I2 => \pwmRef[15]_i_17__2_n_0\,
      I3 => \pwmRef[15]_i_16__2_n_0\,
      I4 => \pwmRef[15]_i_93__2_n_0\,
      I5 => Q(25),
      O => \pwmRef[15]_i_47__2_n_0\
    );
\pwmRef[15]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(15),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_4__2_n_0\
    );
\pwmRef[15]_i_50__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pwmRef[15]_i_50__2_0\(29),
      I1 => \pwmRef[15]_i_50__2_0\(30),
      I2 => \pwmRef[15]_i_50__2_0\(22),
      I3 => \pwmRef[15]_i_123__2_n_0\,
      I4 => \pwmRef[15]_i_124__2_n_0\,
      O => \pwmRef[15]_i_50__2_n_0\
    );
\pwmRef[15]_i_51__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \pwmRef[15]_i_50__2_0\(7),
      I1 => \pwmRef[15]_i_50__2_0\(8),
      I2 => \pwmRef[15]_i_50__2_0\(5),
      I3 => \pwmRef[15]_i_50__2_0\(6),
      I4 => \pwmRef[15]_i_125__2_n_0\,
      O => \pwmRef[15]_i_51__2_n_0\
    );
\pwmRef[15]_i_52__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \pwmRef[15]_i_50__2_0\(17),
      I1 => \pwmRef[15]_i_50__2_0\(18),
      I2 => \pwmRef[15]_i_50__2_0\(19),
      I3 => \pwmRef[15]_i_50__2_0\(20),
      I4 => \pwmRef[15]_i_126__2_n_0\,
      O => \pwmRef[15]_i_52__2_n_0\
    );
\pwmRef[15]_i_53__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(30),
      I1 => \pwmRef[15]_i_50__2_0\(3),
      I2 => result1(22),
      I3 => \pwmRef[15]_i_50__2_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_53__2_n_0\
    );
\pwmRef[15]_i_54__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(26),
      I1 => \pwmRef[15]_i_50__2_0\(3),
      I2 => result1(18),
      I3 => \pwmRef[15]_i_50__2_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_54__2_n_0\
    );
\pwmRef[15]_i_55__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(28),
      I1 => \pwmRef[15]_i_50__2_0\(3),
      I2 => result1(20),
      I3 => \pwmRef[15]_i_50__2_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_55__2_n_0\
    );
\pwmRef[15]_i_56__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(24),
      I1 => \pwmRef[15]_i_50__2_0\(3),
      I2 => result1(16),
      I3 => \pwmRef[15]_i_50__2_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_56__2_n_0\
    );
\pwmRef[15]_i_57__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(29),
      I1 => \pwmRef[15]_i_50__2_0\(3),
      I2 => result1(21),
      I3 => \pwmRef[15]_i_50__2_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_57__2_n_0\
    );
\pwmRef[15]_i_58__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(25),
      I1 => \pwmRef[15]_i_50__2_0\(3),
      I2 => result1(17),
      I3 => \pwmRef[15]_i_50__2_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_58__2_n_0\
    );
\pwmRef[15]_i_59__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(27),
      I1 => \pwmRef[15]_i_50__2_0\(3),
      I2 => result1(19),
      I3 => \pwmRef[15]_i_50__2_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_59__2_n_0\
    );
\pwmRef[15]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[15]_i_18__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[15]_i_20__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[15]_i_5__2_n_0\
    );
\pwmRef[15]_i_60__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => result1(23),
      I1 => \pwmRef[15]_i_50__2_0\(3),
      I2 => result1(15),
      I3 => \pwmRef[15]_i_50__2_0\(4),
      I4 => result1(31),
      O => \pwmRef[15]_i_60__2_n_0\
    );
\pwmRef[15]_i_63__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_80__2_n_0\,
      I1 => \pwmRef_reg[15]_i_6__2_0\(22),
      I2 => \pwmRef[15]_i_81__2_n_0\,
      I3 => \pwmRef_reg[15]_i_6__2_0\(23),
      O => \pwmRef[15]_i_63__2_n_0\
    );
\pwmRef[15]_i_64__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \pwmRef[15]_i_82__2_n_0\,
      I1 => \pwmRef_reg[15]_i_6__2_0\(20),
      I2 => \pwmRef[15]_i_83__2_n_0\,
      I3 => \pwmRef_reg[15]_i_6__2_0\(21),
      O => \pwmRef[15]_i_64__2_n_0\
    );
\pwmRef[15]_i_65__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[15]_i_84__2_n_0\,
      I1 => \pwmRef[15]_i_85__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(18),
      I3 => \pwmRef[15]_i_86__2_n_0\,
      I4 => \pwmRef[15]_i_87__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(19),
      O => \pwmRef[15]_i_65__2_n_0\
    );
\pwmRef[15]_i_66__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF00000010"
    )
        port map (
      I0 => \pwmRef[15]_i_88__2_n_0\,
      I1 => \pwmRef[15]_i_89__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(16),
      I3 => \pwmRef[15]_i_90__2_n_0\,
      I4 => \pwmRef[15]_i_91__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(17),
      O => \pwmRef[15]_i_66__2_n_0\
    );
\pwmRef[15]_i_67__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_80__2_n_0\,
      I1 => \pwmRef_reg[15]_i_6__2_0\(23),
      I2 => \pwmRef[15]_i_81__2_n_0\,
      I3 => \pwmRef_reg[15]_i_6__2_0\(22),
      O => \pwmRef[15]_i_67__2_n_0\
    );
\pwmRef[15]_i_68__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \pwmRef[15]_i_82__2_n_0\,
      I1 => \pwmRef_reg[15]_i_6__2_0\(21),
      I2 => \pwmRef[15]_i_83__2_n_0\,
      I3 => \pwmRef_reg[15]_i_6__2_0\(20),
      O => \pwmRef[15]_i_68__2_n_0\
    );
\pwmRef[15]_i_69__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[15]_i_84__2_n_0\,
      I1 => \pwmRef[15]_i_85__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(19),
      I3 => \pwmRef[15]_i_86__2_n_0\,
      I4 => \pwmRef[15]_i_87__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(18),
      O => \pwmRef[15]_i_69__2_n_0\
    );
\pwmRef[15]_i_70__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00E10101001"
    )
        port map (
      I0 => \pwmRef[15]_i_88__2_n_0\,
      I1 => \pwmRef[15]_i_89__2_n_0\,
      I2 => \pwmRef_reg[15]_i_6__2_0\(17),
      I3 => \pwmRef[15]_i_90__2_n_0\,
      I4 => \pwmRef[15]_i_91__2_n_0\,
      I5 => \pwmRef_reg[15]_i_6__2_0\(16),
      O => \pwmRef[15]_i_70__2_n_0\
    );
\pwmRef[15]_i_72__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[14]_i_3__2_n_0\,
      I1 => \pwmRef[14]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_3__2_0\(14),
      I3 => \pwmRef_reg[15]_i_3__2_0\(15),
      I4 => \pwmRef[15]_i_5__2_n_0\,
      I5 => \pwmRef[15]_i_4__2_n_0\,
      O => \pwmRef[15]_i_72__2_n_0\
    );
\pwmRef[15]_i_73__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[12]_i_3__2_n_0\,
      I1 => \pwmRef[12]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_3__2_0\(12),
      I3 => \pwmRef_reg[15]_i_3__2_0\(13),
      I4 => \pwmRef[13]_i_3__2_n_0\,
      I5 => \pwmRef[13]_i_2__2_n_0\,
      O => \pwmRef[15]_i_73__2_n_0\
    );
\pwmRef[15]_i_74__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[10]_i_3__2_n_0\,
      I1 => \pwmRef[10]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_3__2_0\(10),
      I3 => \pwmRef_reg[15]_i_3__2_0\(11),
      I4 => \pwmRef[11]_i_3__2_n_0\,
      I5 => \pwmRef[11]_i_2__2_n_0\,
      O => \pwmRef[15]_i_74__2_n_0\
    );
\pwmRef[15]_i_75__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0EFF0EFF000E"
    )
        port map (
      I0 => \pwmRef[8]_i_3__2_n_0\,
      I1 => \pwmRef[8]_i_2__2_n_0\,
      I2 => \pwmRef_reg[15]_i_3__2_0\(8),
      I3 => \pwmRef_reg[15]_i_3__2_0\(9),
      I4 => \pwmRef[9]_i_3__2_n_0\,
      I5 => \pwmRef[9]_i_2__2_n_0\,
      O => \pwmRef[15]_i_75__2_n_0\
    );
\pwmRef[15]_i_76__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[14]_i_3__2_n_0\,
      I1 => \pwmRef[14]_i_2__2_n_0\,
      I2 => \pwmRef[15]_i_5__2_n_0\,
      I3 => \pwmRef[15]_i_4__2_n_0\,
      I4 => \pwmRef_reg[15]_i_3__2_0\(15),
      I5 => \pwmRef_reg[15]_i_3__2_0\(14),
      O => \pwmRef[15]_i_76__2_n_0\
    );
\pwmRef[15]_i_77__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[12]_i_3__2_n_0\,
      I1 => \pwmRef[12]_i_2__2_n_0\,
      I2 => \pwmRef[13]_i_3__2_n_0\,
      I3 => \pwmRef[13]_i_2__2_n_0\,
      I4 => \pwmRef_reg[15]_i_3__2_0\(13),
      I5 => \pwmRef_reg[15]_i_3__2_0\(12),
      O => \pwmRef[15]_i_77__2_n_0\
    );
\pwmRef[15]_i_78__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[10]_i_3__2_n_0\,
      I1 => \pwmRef[10]_i_2__2_n_0\,
      I2 => \pwmRef[11]_i_3__2_n_0\,
      I3 => \pwmRef[11]_i_2__2_n_0\,
      I4 => \pwmRef_reg[15]_i_3__2_0\(11),
      I5 => \pwmRef_reg[15]_i_3__2_0\(10),
      O => \pwmRef[15]_i_78__2_n_0\
    );
\pwmRef[15]_i_79__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000E11100001"
    )
        port map (
      I0 => \pwmRef[8]_i_3__2_n_0\,
      I1 => \pwmRef[8]_i_2__2_n_0\,
      I2 => \pwmRef[9]_i_3__2_n_0\,
      I3 => \pwmRef[9]_i_2__2_n_0\,
      I4 => \pwmRef_reg[15]_i_3__2_0\(9),
      I5 => \pwmRef_reg[15]_i_3__2_0\(8),
      O => \pwmRef[15]_i_79__2_n_0\
    );
\pwmRef[15]_i_80__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAE0000"
    )
        port map (
      I0 => \pwmRef[15]_i_21__2_n_0\,
      I1 => \pwmRef[15]_i_155__2_n_0\,
      I2 => \pwmRef[15]_i_19__2_n_0\,
      I3 => \pwmRef[15]_i_156__2_n_0\,
      I4 => \pwmRef[15]_i_16__2_n_0\,
      I5 => \pwmRef[15]_i_157__2_n_0\,
      O => \pwmRef[15]_i_80__2_n_0\
    );
\pwmRef[15]_i_81__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \pwmRef[15]_i_158__2_n_0\,
      I1 => \pwmRef[15]_i_159__2_n_0\,
      I2 => \pwmRef[15]_i_17__2_n_0\,
      I3 => \pwmRef[15]_i_16__2_n_0\,
      I4 => \pwmRef[15]_i_93__2_n_0\,
      I5 => Q(23),
      O => \pwmRef[15]_i_81__2_n_0\
    );
\pwmRef[15]_i_82__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAE0000"
    )
        port map (
      I0 => \pwmRef[15]_i_21__2_n_0\,
      I1 => \pwmRef[15]_i_160__2_n_0\,
      I2 => \pwmRef[15]_i_19__2_n_0\,
      I3 => \pwmRef[15]_i_161__2_n_0\,
      I4 => \pwmRef[15]_i_16__2_n_0\,
      I5 => \pwmRef[15]_i_162__2_n_0\,
      O => \pwmRef[15]_i_82__2_n_0\
    );
\pwmRef[15]_i_83__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAE0000"
    )
        port map (
      I0 => \pwmRef[15]_i_21__2_n_0\,
      I1 => \pwmRef[15]_i_163__2_n_0\,
      I2 => \pwmRef[15]_i_19__2_n_0\,
      I3 => \pwmRef[15]_i_164__2_n_0\,
      I4 => \pwmRef[15]_i_16__2_n_0\,
      I5 => \pwmRef[15]_i_165__2_n_0\,
      O => \pwmRef[15]_i_83__2_n_0\
    );
\pwmRef[15]_i_84__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[15]_i_166__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[15]_i_167__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[15]_i_84__2_n_0\
    );
\pwmRef[15]_i_85__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(18),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_85__2_n_0\
    );
\pwmRef[15]_i_86__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[15]_i_160__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[15]_i_166__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[15]_i_86__2_n_0\
    );
\pwmRef[15]_i_87__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(19),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_87__2_n_0\
    );
\pwmRef[15]_i_88__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[15]_i_168__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[15]_i_18__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[15]_i_88__2_n_0\
    );
\pwmRef[15]_i_89__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(16),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_89__2_n_0\
    );
\pwmRef[15]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_40__2_n_0\,
      I1 => \pwmRef_reg[15]_i_3__2_0\(30),
      I2 => \pwmRef[15]_i_41__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(31),
      O => \pwmRef[15]_i_8__2_n_0\
    );
\pwmRef[15]_i_90__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[15]_i_167__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[15]_i_168__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[15]_i_90__2_n_0\
    );
\pwmRef[15]_i_91__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(17),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[15]_i_91__2_n_0\
    );
\pwmRef[15]_i_92__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000004"
    )
        port map (
      I0 => \pwmRef[15]_i_50__2_0\(1),
      I1 => result1(30),
      I2 => \pwmRef[15]_i_50__2_0\(4),
      I3 => \pwmRef[15]_i_50__2_0\(3),
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => result1(31),
      O => \pwmRef[15]_i_92__2_n_0\
    );
\pwmRef[15]_i_93__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \lastError_reg[0]_2\,
      I1 => \lastError_reg[0]_1\,
      I2 => \lastError_reg[0]_0\,
      O => \pwmRef[15]_i_93__2_n_0\
    );
\pwmRef[15]_i_94__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__2_n_0\,
      I1 => \pwmRef[15]_i_169__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_170__2_n_0\,
      I4 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[15]_i_94__2_n_0\
    );
\pwmRef[15]_i_95__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000004"
    )
        port map (
      I0 => \pwmRef[15]_i_50__2_0\(1),
      I1 => result1(29),
      I2 => \pwmRef[15]_i_50__2_0\(4),
      I3 => \pwmRef[15]_i_50__2_0\(3),
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => result1(31),
      O => \pwmRef[15]_i_95__2_n_0\
    );
\pwmRef[15]_i_96__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \pwmRef[15]_i_21__2_n_0\,
      I1 => \pwmRef[15]_i_95__2_n_0\,
      I2 => \pwmRef[15]_i_19__2_n_0\,
      I3 => \pwmRef[15]_i_92__2_n_0\,
      I4 => \pwmRef[15]_i_17__2_n_0\,
      O => result0(29)
    );
\pwmRef[15]_i_97__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__2_n_0\,
      I1 => \pwmRef[15]_i_170__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_171__2_n_0\,
      I4 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[15]_i_97__2_n_0\
    );
\pwmRef[15]_i_98__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pwmRef[15]_i_172__2_n_0\,
      I1 => \pwmRef[15]_i_50__2_0\(1),
      I2 => \pwmRef[15]_i_173__2_n_0\,
      O => \pwmRef[15]_i_98__2_n_0\
    );
\pwmRef[15]_i_99__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \pwmRef[15]_i_19__2_n_0\,
      I1 => \pwmRef[15]_i_172__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[15]_i_173__2_n_0\,
      I4 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[15]_i_99__2_n_0\
    );
\pwmRef[15]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pwmRef[15]_i_42__2_n_0\,
      I1 => \pwmRef_reg[15]_i_3__2_0\(28),
      I2 => \pwmRef_reg[15]_i_3__2_0\(29),
      I3 => \pwmRef[15]_i_43__2_n_0\,
      O => \pwmRef[15]_i_9__2_n_0\
    );
\pwmRef[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[1]_i_2__2_n_0\,
      I2 => \pwmRef[1]_i_3__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(1),
      I4 => \pwmRef_reg[15]_i_6__2_0\(1),
      I5 => result10_in,
      O => \pwmRef[1]_i_1__2_n_0\
    );
\pwmRef[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(1),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[1]_i_2__2_n_0\
    );
\pwmRef[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[1]_i_4__2_n_0\,
      I2 => \pwmRef[15]_i_19__2_n_0\,
      I3 => \pwmRef[2]_i_4__2_n_0\,
      I4 => \pwmRef[15]_i_17__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[1]_i_3__2_n_0\
    );
\pwmRef[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \pwmRef[1]_i_5__2_n_0\,
      I1 => \pwmRef[5]_i_5__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[7]_i_5__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[3]_i_5__2_n_0\,
      O => \pwmRef[1]_i_4__2_n_0\
    );
\pwmRef[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(1),
      I1 => result1(17),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(25),
      I4 => \pwmRef[15]_i_50__2_0\(4),
      I5 => result1(9),
      O => \pwmRef[1]_i_5__2_n_0\
    );
\pwmRef[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[2]_i_2__2_n_0\,
      I2 => \pwmRef[2]_i_3__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(2),
      I4 => \pwmRef_reg[15]_i_6__2_0\(2),
      I5 => result10_in,
      O => \pwmRef[2]_i_1__2_n_0\
    );
\pwmRef[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(2),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[2]_i_2__2_n_0\
    );
\pwmRef[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[3]_i_4__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[2]_i_4__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[2]_i_3__2_n_0\
    );
\pwmRef[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[8]_i_5__2_n_0\,
      I1 => \pwmRef[4]_i_5__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[6]_i_5__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[2]_i_5__2_n_0\,
      O => \pwmRef[2]_i_4__2_n_0\
    );
\pwmRef[2]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(2),
      I1 => result1(18),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(26),
      I4 => \pwmRef[15]_i_50__2_0\(4),
      I5 => result1(10),
      O => \pwmRef[2]_i_5__2_n_0\
    );
\pwmRef[3]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(2),
      I1 => \result3__0_n_103\,
      I2 => \result3__0_n_102\,
      I3 => p_1_in1_in(3),
      O => \pwmRef[3]_i_10__2_n_0\
    );
\pwmRef[3]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(1),
      I1 => \result3__0_n_104\,
      I2 => \result3__0_n_103\,
      I3 => p_1_in1_in(2),
      O => \pwmRef[3]_i_11__2_n_0\
    );
\pwmRef[3]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(0),
      I1 => \result3__0_n_105\,
      I2 => \result3__0_n_104\,
      I3 => p_1_in1_in(1),
      O => \pwmRef[3]_i_12__2_n_0\
    );
\pwmRef[3]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(0),
      I1 => \result3__0_n_105\,
      O => \pwmRef[3]_i_13__2_n_0\
    );
\pwmRef[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[3]_i_2__2_n_0\,
      I2 => \pwmRef[3]_i_3__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(3),
      I4 => \pwmRef_reg[15]_i_6__2_0\(3),
      I5 => result10_in,
      O => \pwmRef[3]_i_1__2_n_0\
    );
\pwmRef[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(3),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[3]_i_2__2_n_0\
    );
\pwmRef[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[4]_i_4__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[3]_i_4__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[3]_i_3__2_n_0\
    );
\pwmRef[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[9]_i_5__2_n_0\,
      I1 => \pwmRef[5]_i_5__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[7]_i_5__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[3]_i_5__2_n_0\,
      O => \pwmRef[3]_i_4__2_n_0\
    );
\pwmRef[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(3),
      I1 => result1(19),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(27),
      I4 => \pwmRef[15]_i_50__2_0\(4),
      I5 => result1(11),
      O => \pwmRef[3]_i_5__2_n_0\
    );
\pwmRef[3]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_103\,
      I1 => p_1_in1_in(2),
      O => \pwmRef[3]_i_7__2_n_0\
    );
\pwmRef[3]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_104\,
      I1 => p_1_in1_in(1),
      O => \pwmRef[3]_i_8__2_n_0\
    );
\pwmRef[3]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_105\,
      I1 => p_1_in1_in(0),
      O => \pwmRef[3]_i_9__2_n_0\
    );
\pwmRef[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[4]_i_2__2_n_0\,
      I2 => \pwmRef[4]_i_3__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(4),
      I4 => \pwmRef_reg[15]_i_6__2_0\(4),
      I5 => result10_in,
      O => \pwmRef[4]_i_1__2_n_0\
    );
\pwmRef[4]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(4),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[4]_i_2__2_n_0\
    );
\pwmRef[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[5]_i_4__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[4]_i_4__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[4]_i_3__2_n_0\
    );
\pwmRef[4]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[10]_i_5__2_n_0\,
      I1 => \pwmRef[6]_i_5__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[8]_i_5__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[4]_i_5__2_n_0\,
      O => \pwmRef[4]_i_4__2_n_0\
    );
\pwmRef[4]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(4),
      I1 => result1(20),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(28),
      I4 => \pwmRef[15]_i_50__2_0\(4),
      I5 => result1(12),
      O => \pwmRef[4]_i_5__2_n_0\
    );
\pwmRef[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[5]_i_2__2_n_0\,
      I2 => \pwmRef[5]_i_3__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(5),
      I4 => \pwmRef_reg[15]_i_6__2_0\(5),
      I5 => result10_in,
      O => \pwmRef[5]_i_1__2_n_0\
    );
\pwmRef[5]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(5),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[5]_i_2__2_n_0\
    );
\pwmRef[5]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[6]_i_4__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[5]_i_4__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[5]_i_3__2_n_0\
    );
\pwmRef[5]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[11]_i_5__2_n_0\,
      I1 => \pwmRef[7]_i_5__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[9]_i_5__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[5]_i_5__2_n_0\,
      O => \pwmRef[5]_i_4__2_n_0\
    );
\pwmRef[5]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(5),
      I1 => result1(21),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(29),
      I4 => \pwmRef[15]_i_50__2_0\(4),
      I5 => result1(13),
      O => \pwmRef[5]_i_5__2_n_0\
    );
\pwmRef[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[6]_i_2__2_n_0\,
      I2 => \pwmRef[6]_i_3__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(6),
      I4 => \pwmRef_reg[15]_i_6__2_0\(6),
      I5 => result10_in,
      O => \pwmRef[6]_i_1__2_n_0\
    );
\pwmRef[6]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(6),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[6]_i_2__2_n_0\
    );
\pwmRef[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[7]_i_4__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[6]_i_4__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[6]_i_3__2_n_0\
    );
\pwmRef[6]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[12]_i_5__2_n_0\,
      I1 => \pwmRef[8]_i_5__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[10]_i_5__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[6]_i_5__2_n_0\,
      O => \pwmRef[6]_i_4__2_n_0\
    );
\pwmRef[6]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => result1(6),
      I1 => result1(22),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(30),
      I4 => \pwmRef[15]_i_50__2_0\(4),
      I5 => result1(14),
      O => \pwmRef[6]_i_5__2_n_0\
    );
\pwmRef[7]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_102\,
      I1 => p_1_in1_in(3),
      O => \pwmRef[7]_i_10__2_n_0\
    );
\pwmRef[7]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(6),
      I1 => \result3__0_n_99\,
      I2 => \result3__0_n_98\,
      I3 => p_1_in1_in(7),
      O => \pwmRef[7]_i_11__2_n_0\
    );
\pwmRef[7]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => \result3__0_n_100\,
      I2 => \result3__0_n_99\,
      I3 => p_1_in1_in(6),
      O => \pwmRef[7]_i_12__2_n_0\
    );
\pwmRef[7]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(4),
      I1 => \result3__0_n_101\,
      I2 => \result3__0_n_100\,
      I3 => p_1_in1_in(5),
      O => \pwmRef[7]_i_13__2_n_0\
    );
\pwmRef[7]_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => \result3__0_n_102\,
      I2 => \result3__0_n_101\,
      I3 => p_1_in1_in(4),
      O => \pwmRef[7]_i_14__2_n_0\
    );
\pwmRef[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[7]_i_2__2_n_0\,
      I2 => \pwmRef[7]_i_3__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(7),
      I4 => \pwmRef_reg[15]_i_6__2_0\(7),
      I5 => result10_in,
      O => \pwmRef[7]_i_1__2_n_0\
    );
\pwmRef[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(7),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[7]_i_2__2_n_0\
    );
\pwmRef[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[8]_i_4__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[7]_i_4__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[7]_i_3__2_n_0\
    );
\pwmRef[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[13]_i_5__2_n_0\,
      I1 => \pwmRef[9]_i_5__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[11]_i_5__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[7]_i_5__2_n_0\,
      O => \pwmRef[7]_i_4__2_n_0\
    );
\pwmRef[7]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0A0C0CFA0A"
    )
        port map (
      I0 => result1(7),
      I1 => result1(23),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(15),
      I4 => \pwmRef[15]_i_50__2_0\(4),
      I5 => result1(31),
      O => \pwmRef[7]_i_5__2_n_0\
    );
\pwmRef[7]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_99\,
      I1 => p_1_in1_in(6),
      O => \pwmRef[7]_i_7__2_n_0\
    );
\pwmRef[7]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_100\,
      I1 => p_1_in1_in(5),
      O => \pwmRef[7]_i_8__2_n_0\
    );
\pwmRef[7]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result3__0_n_101\,
      I1 => p_1_in1_in(4),
      O => \pwmRef[7]_i_9__2_n_0\
    );
\pwmRef[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[8]_i_2__2_n_0\,
      I2 => \pwmRef[8]_i_3__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(8),
      I4 => \pwmRef_reg[15]_i_6__2_0\(8),
      I5 => result10_in,
      O => \pwmRef[8]_i_1__2_n_0\
    );
\pwmRef[8]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(8),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[8]_i_2__2_n_0\
    );
\pwmRef[8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[9]_i_4__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[8]_i_4__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[8]_i_3__2_n_0\
    );
\pwmRef[8]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[14]_i_5__2_n_0\,
      I1 => \pwmRef[10]_i_5__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[12]_i_5__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[8]_i_5__2_n_0\,
      O => \pwmRef[8]_i_4__2_n_0\
    );
\pwmRef[8]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(16),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(24),
      I4 => \pwmRef[15]_i_50__2_0\(4),
      I5 => result1(8),
      O => \pwmRef[8]_i_5__2_n_0\
    );
\pwmRef[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE54FE54"
    )
        port map (
      I0 => \pwmRef_reg[15]_i_3__2_n_0\,
      I1 => \pwmRef[9]_i_2__2_n_0\,
      I2 => \pwmRef[9]_i_3__2_n_0\,
      I3 => \pwmRef_reg[15]_i_3__2_0\(9),
      I4 => \pwmRef_reg[15]_i_6__2_0\(9),
      I5 => result10_in,
      O => \pwmRef[9]_i_1__2_n_0\
    );
\pwmRef[9]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(9),
      I1 => \lastError_reg[0]_0\,
      I2 => \lastError_reg[0]_1\,
      I3 => \lastError_reg[0]_2\,
      O => \pwmRef[9]_i_2__2_n_0\
    );
\pwmRef[9]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \pwmRef[15]_i_16__2_n_0\,
      I1 => \pwmRef[15]_i_17__2_n_0\,
      I2 => \pwmRef[10]_i_4__2_n_0\,
      I3 => \pwmRef[15]_i_19__2_n_0\,
      I4 => \pwmRef[9]_i_4__2_n_0\,
      I5 => \pwmRef[15]_i_21__2_n_0\,
      O => \pwmRef[9]_i_3__2_n_0\
    );
\pwmRef[9]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pwmRef[15]_i_60__2_n_0\,
      I1 => \pwmRef[11]_i_5__2_n_0\,
      I2 => \pwmRef[15]_i_50__2_0\(1),
      I3 => \pwmRef[13]_i_5__2_n_0\,
      I4 => \pwmRef[15]_i_50__2_0\(2),
      I5 => \pwmRef[9]_i_5__2_n_0\,
      O => \pwmRef[9]_i_4__2_n_0\
    );
\pwmRef[9]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => result1(17),
      I1 => result1(31),
      I2 => \pwmRef[15]_i_50__2_0\(3),
      I3 => result1(25),
      I4 => \pwmRef[15]_i_50__2_0\(4),
      I5 => result1(9),
      O => \pwmRef[9]_i_5__2_n_0\
    );
\pwmRef_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[0]_i_1__2_n_0\,
      Q => \pwmRef_reg[15]_0\(0),
      R => '0'
    );
\pwmRef_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[10]_i_1__2_n_0\,
      Q => \pwmRef_reg[15]_0\(10),
      R => '0'
    );
\pwmRef_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[11]_i_1__2_n_0\,
      Q => \pwmRef_reg[15]_0\(11),
      R => '0'
    );
\pwmRef_reg[11]_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[7]_i_6__2_n_0\,
      CO(3) => \pwmRef_reg[11]_i_6__2_n_0\,
      CO(2) => \pwmRef_reg[11]_i_6__2_n_1\,
      CO(1) => \pwmRef_reg[11]_i_6__2_n_2\,
      CO(0) => \pwmRef_reg[11]_i_6__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[11]_i_7__2_n_0\,
      DI(2) => \pwmRef[11]_i_8__2_n_0\,
      DI(1) => \pwmRef[11]_i_9__2_n_0\,
      DI(0) => \pwmRef[11]_i_10__2_n_0\,
      O(3 downto 0) => result1(11 downto 8),
      S(3) => \pwmRef[11]_i_11__2_n_0\,
      S(2) => \pwmRef[11]_i_12__2_n_0\,
      S(1) => \pwmRef[11]_i_13__2_n_0\,
      S(0) => \pwmRef[11]_i_14__2_n_0\
    );
\pwmRef_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[12]_i_1__2_n_0\,
      Q => \pwmRef_reg[15]_0\(12),
      R => '0'
    );
\pwmRef_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[13]_i_1__2_n_0\,
      Q => \pwmRef_reg[15]_0\(13),
      R => '0'
    );
\pwmRef_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[14]_i_1__2_n_0\,
      Q => \pwmRef_reg[15]_0\(14),
      R => '0'
    );
\pwmRef_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[15]_i_2__2_n_0\,
      Q => \pwmRef_reg[15]_0\(15),
      R => '0'
    );
\pwmRef_reg[15]_i_105__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_176__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_105__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_105__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_105__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_105__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_177__2_n_0\,
      DI(2) => \pwmRef[15]_i_178__2_n_0\,
      DI(1) => \pwmRef[15]_i_179__2_n_0\,
      DI(0) => \pwmRef[15]_i_180__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_105__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_181__2_n_0\,
      S(2) => \pwmRef[15]_i_182__2_n_0\,
      S(1) => \pwmRef[15]_i_183__2_n_0\,
      S(0) => \pwmRef[15]_i_184__2_n_0\
    );
\pwmRef_reg[15]_i_114__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_187__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_114__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_114__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_114__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_114__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_188__2_n_0\,
      DI(2) => \pwmRef[15]_i_189__2_n_0\,
      DI(1) => \pwmRef[15]_i_190__2_n_0\,
      DI(0) => \pwmRef[15]_i_191__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_114__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_192__2_n_0\,
      S(2) => \pwmRef[15]_i_193__2_n_0\,
      S(1) => \pwmRef[15]_i_194__2_n_0\,
      S(0) => \pwmRef[15]_i_195__2_n_0\
    );
\pwmRef_reg[15]_i_127__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_129__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_127__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_127__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_127__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_127__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_196__2_n_0\,
      DI(2) => \pwmRef[15]_i_197__2_n_0\,
      DI(1) => \pwmRef[15]_i_198__2_n_0\,
      DI(0) => \pwmRef[15]_i_199__2_n_0\,
      O(3 downto 0) => result1(23 downto 20),
      S(3) => \pwmRef[15]_i_200__2_n_0\,
      S(2) => \pwmRef[15]_i_201__2_n_0\,
      S(1) => \pwmRef[15]_i_202__2_n_0\,
      S(0) => \pwmRef[15]_i_203__2_n_0\
    );
\pwmRef_reg[15]_i_128__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_127__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_128__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_128__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_128__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_128__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_204__2_n_0\,
      DI(2) => \pwmRef[15]_i_205__2_n_0\,
      DI(1) => \pwmRef[15]_i_206__2_n_0\,
      DI(0) => \pwmRef[15]_i_207__2_n_0\,
      O(3 downto 0) => result1(27 downto 24),
      S(3) => \pwmRef[15]_i_208__2_n_0\,
      S(2) => \pwmRef[15]_i_209__2_n_0\,
      S(1) => \pwmRef[15]_i_210__2_n_0\,
      S(0) => \pwmRef[15]_i_211__2_n_0\
    );
\pwmRef_reg[15]_i_129__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_130__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_129__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_129__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_129__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_129__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_212__2_n_0\,
      DI(2) => \pwmRef[15]_i_213__2_n_0\,
      DI(1) => \pwmRef[15]_i_214__2_n_0\,
      DI(0) => \pwmRef[15]_i_215__2_n_0\,
      O(3 downto 0) => result1(19 downto 16),
      S(3) => \pwmRef[15]_i_216__2_n_0\,
      S(2) => \pwmRef[15]_i_217__2_n_0\,
      S(1) => \pwmRef[15]_i_218__2_n_0\,
      S(0) => \pwmRef[15]_i_219__2_n_0\
    );
\pwmRef_reg[15]_i_130__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[11]_i_6__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_130__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_130__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_130__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_130__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_220__2_n_0\,
      DI(2) => \pwmRef[15]_i_221__2_n_0\,
      DI(1) => \pwmRef[15]_i_222__2_n_0\,
      DI(0) => \pwmRef[15]_i_223__2_n_0\,
      O(3 downto 0) => result1(15 downto 12),
      S(3) => \pwmRef[15]_i_224__2_n_0\,
      S(2) => \pwmRef[15]_i_225__2_n_0\,
      S(1) => \pwmRef[15]_i_226__2_n_0\,
      S(0) => \pwmRef[15]_i_227__2_n_0\
    );
\pwmRef_reg[15]_i_138__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_138__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_138__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_138__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_138__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_232__2_n_0\,
      DI(2) => \pwmRef[15]_i_233__2_n_0\,
      DI(1) => \pwmRef[15]_i_234__2_n_0\,
      DI(0) => \pwmRef[15]_i_235__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_138__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_236__2_n_0\,
      S(2) => \pwmRef[15]_i_237__2_n_0\,
      S(1) => \pwmRef[15]_i_238__2_n_0\,
      S(0) => \pwmRef[15]_i_239__2_n_0\
    );
\pwmRef_reg[15]_i_176__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_245__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_176__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_176__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_176__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_176__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_246__2_n_0\,
      DI(2) => \pwmRef[15]_i_247__2_n_0\,
      DI(1) => \pwmRef[15]_i_248__2_n_0\,
      DI(0) => \pwmRef[15]_i_249__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_176__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_250__2_n_0\,
      S(2) => \pwmRef[15]_i_251__2_n_0\,
      S(1) => \pwmRef[15]_i_252__2_n_0\,
      S(0) => \pwmRef[15]_i_253__2_n_0\
    );
\pwmRef_reg[15]_i_186__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_254__2_n_0\,
      CO(3) => \deadBand_reg[3][27]\(0),
      CO(2) => \pwmRef_reg[15]_i_186__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_186__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_186__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(27 downto 24),
      S(3) => \pwmRef[15]_i_260__2_n_0\,
      S(2) => \pwmRef[15]_i_261__2_n_0\,
      S(1) => \pwmRef[15]_i_262__2_n_0\,
      S(0) => \pwmRef[15]_i_263__2_n_0\
    );
\pwmRef_reg[15]_i_187__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_264__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_187__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_187__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_187__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_187__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_265__2_n_0\,
      DI(2) => \pwmRef[15]_i_266__2_n_0\,
      DI(1) => \pwmRef[15]_i_267__2_n_0\,
      DI(0) => \pwmRef[15]_i_268__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_187__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_269__2_n_0\,
      S(2) => \pwmRef[15]_i_270__2_n_0\,
      S(1) => \pwmRef[15]_i_271__2_n_0\,
      S(0) => \pwmRef[15]_i_272__2_n_0\
    );
\pwmRef_reg[15]_i_228__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_230__2_n_0\,
      CO(3) => \NLW_pwmRef_reg[15]_i_228__2_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_228__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_228__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_228__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result3__1_n_92\,
      DI(1) => \result3__1_n_93\,
      DI(0) => \result3__1_n_94\,
      O(3 downto 0) => \result3__0__0\(31 downto 28),
      S(3) => \pwmRef[15]_i_277__2_n_0\,
      S(2) => \pwmRef[15]_i_278__2_n_0\,
      S(1) => \pwmRef[15]_i_279__2_n_0\,
      S(0) => \pwmRef[15]_i_280__2_n_0\
    );
\pwmRef_reg[15]_i_229__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_231__2_n_0\,
      CO(3) => \NLW_pwmRef_reg[15]_i_229__2_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_229__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_229__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_229__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in1_in(30 downto 28),
      O(3 downto 0) => result30_in(31 downto 28),
      S(3) => \pwmRef[15]_i_281__2_n_0\,
      S(2) => \pwmRef[15]_i_282__2_n_0\,
      S(1) => \pwmRef[15]_i_283__2_n_0\,
      S(0) => \pwmRef[15]_i_284__2_n_0\
    );
\pwmRef_reg[15]_i_22__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_62__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_22__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_22__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_22__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_22__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_63__2_n_0\,
      DI(2) => \pwmRef[15]_i_64__2_n_0\,
      DI(1) => \pwmRef[15]_i_65__2_n_0\,
      DI(0) => \pwmRef[15]_i_66__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_22__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_67__2_n_0\,
      S(2) => \pwmRef[15]_i_68__2_n_0\,
      S(1) => \pwmRef[15]_i_69__2_n_0\,
      S(0) => \pwmRef[15]_i_70__2_n_0\
    );
\pwmRef_reg[15]_i_230__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_273__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_230__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_230__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_230__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_230__2_n_3\,
      CYINIT => '0',
      DI(3) => \result3__1_n_95\,
      DI(2) => \result3__1_n_96\,
      DI(1) => \result3__1_n_97\,
      DI(0) => \result3__1_n_98\,
      O(3 downto 0) => \result3__0__0\(27 downto 24),
      S(3) => \pwmRef[15]_i_285__2_n_0\,
      S(2) => \pwmRef[15]_i_286__2_n_0\,
      S(1) => \pwmRef[15]_i_287__2_n_0\,
      S(0) => \pwmRef[15]_i_288__2_n_0\
    );
\pwmRef_reg[15]_i_231__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_274__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_231__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_231__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_231__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_231__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in1_in(27 downto 24),
      O(3 downto 0) => result30_in(27 downto 24),
      S(3) => \pwmRef[15]_i_289__2_n_0\,
      S(2) => \pwmRef[15]_i_290__2_n_0\,
      S(1) => \pwmRef[15]_i_291__2_n_0\,
      S(0) => \pwmRef[15]_i_292__2_n_0\
    );
\pwmRef_reg[15]_i_245__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_245__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_245__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_245__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_245__2_n_3\,
      CYINIT => '1',
      DI(3) => \pwmRef[15]_i_293__2_n_0\,
      DI(2) => \pwmRef[15]_i_294__2_n_0\,
      DI(1) => \pwmRef[15]_i_295__2_n_0\,
      DI(0) => \pwmRef[15]_i_296__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_245__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_297__2_n_0\,
      S(2) => \pwmRef[15]_i_298__2_n_0\,
      S(1) => \pwmRef[15]_i_299__2_n_0\,
      S(0) => \pwmRef[15]_i_300__2_n_0\
    );
\pwmRef_reg[15]_i_254__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_255__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_254__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_254__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_254__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_254__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(23 downto 20),
      S(3) => \pwmRef[15]_i_303__2_n_0\,
      S(2) => \pwmRef[15]_i_304__2_n_0\,
      S(1) => \pwmRef[15]_i_305__2_n_0\,
      S(0) => \pwmRef[15]_i_306__2_n_0\
    );
\pwmRef_reg[15]_i_255__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_301__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_255__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_255__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_255__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_255__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(19 downto 16),
      S(3) => \pwmRef[15]_i_307__2_n_0\,
      S(2) => \pwmRef[15]_i_308__2_n_0\,
      S(1) => \pwmRef[15]_i_309__2_n_0\,
      S(0) => \pwmRef[15]_i_310__2_n_0\
    );
\pwmRef_reg[15]_i_264__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_264__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_264__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_264__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_264__2_n_3\,
      CYINIT => '1',
      DI(3) => \pwmRef[15]_i_311__2_n_0\,
      DI(2) => \pwmRef[15]_i_312__2_n_0\,
      DI(1) => \pwmRef[15]_i_313__2_n_0\,
      DI(0) => \pwmRef[15]_i_314__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_264__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_315__2_n_0\,
      S(2) => \pwmRef[15]_i_316__2_n_0\,
      S(1) => \pwmRef[15]_i_317__2_n_0\,
      S(0) => \pwmRef[15]_i_318__2_n_0\
    );
\pwmRef_reg[15]_i_273__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_275__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_273__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_273__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_273__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_273__2_n_3\,
      CYINIT => '0',
      DI(3) => \result3__1_n_99\,
      DI(2) => \result3__1_n_100\,
      DI(1) => \result3__1_n_101\,
      DI(0) => \result3__1_n_102\,
      O(3 downto 0) => \result3__0__0\(23 downto 20),
      S(3) => \pwmRef[15]_i_319__2_n_0\,
      S(2) => \pwmRef[15]_i_320__2_n_0\,
      S(1) => \pwmRef[15]_i_321__2_n_0\,
      S(0) => \pwmRef[15]_i_322__2_n_0\
    );
\pwmRef_reg[15]_i_274__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_276__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_274__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_274__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_274__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_274__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in1_in(23 downto 20),
      O(3 downto 0) => result30_in(23 downto 20),
      S(3) => \pwmRef[15]_i_323__2_n_0\,
      S(2) => \pwmRef[15]_i_324__2_n_0\,
      S(1) => \pwmRef[15]_i_325__2_n_0\,
      S(0) => \pwmRef[15]_i_326__2_n_0\
    );
\pwmRef_reg[15]_i_275__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_275__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_275__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_275__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_275__2_n_3\,
      CYINIT => '0',
      DI(3) => \result3__1_n_103\,
      DI(2) => \result3__1_n_104\,
      DI(1) => \result3__1_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \result3__0__0\(19 downto 16),
      S(3) => \pwmRef[15]_i_327__2_n_0\,
      S(2) => \pwmRef[15]_i_328__2_n_0\,
      S(1) => \pwmRef[15]_i_329__2_n_0\,
      S(0) => \result3__0_n_89\
    );
\pwmRef_reg[15]_i_276__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_276__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_276__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_276__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_276__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in1_in(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => result30_in(19 downto 16),
      S(3) => \pwmRef[15]_i_330__2_n_0\,
      S(2) => \pwmRef[15]_i_331__2_n_0\,
      S(1) => \pwmRef[15]_i_332__2_n_0\,
      S(0) => p_1_in1_in(16)
    );
\pwmRef_reg[15]_i_301__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_302__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_301__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_301__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_301__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_301__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(15 downto 12),
      S(3) => \pwmRef[15]_i_335__2_n_0\,
      S(2) => \pwmRef[15]_i_336__2_n_0\,
      S(1) => \pwmRef[15]_i_337__2_n_0\,
      S(0) => \pwmRef[15]_i_338__2_n_0\
    );
\pwmRef_reg[15]_i_302__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_333__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_302__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_302__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_302__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_302__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(11 downto 8),
      S(3) => \pwmRef[15]_i_339__2_n_0\,
      S(2) => \pwmRef[15]_i_340__2_n_0\,
      S(1) => \pwmRef[15]_i_341__2_n_0\,
      S(0) => \pwmRef[15]_i_342__2_n_0\
    );
\pwmRef_reg[15]_i_31__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_71__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_31__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_31__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_31__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_31__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_72__2_n_0\,
      DI(2) => \pwmRef[15]_i_73__2_n_0\,
      DI(1) => \pwmRef[15]_i_74__2_n_0\,
      DI(0) => \pwmRef[15]_i_75__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_31__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_76__2_n_0\,
      S(2) => \pwmRef[15]_i_77__2_n_0\,
      S(1) => \pwmRef[15]_i_78__2_n_0\,
      S(0) => \pwmRef[15]_i_79__2_n_0\
    );
\pwmRef_reg[15]_i_333__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_334__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_333__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_333__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_333__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_333__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \result3__5\(7 downto 4),
      S(3) => \pwmRef[15]_i_343__2_n_0\,
      S(2) => \pwmRef[15]_i_344__2_n_0\,
      S(1) => \pwmRef[15]_i_345__2_n_0\,
      S(0) => \pwmRef[15]_i_346__2_n_0\
    );
\pwmRef_reg[15]_i_334__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_334__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_334__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_334__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_334__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \result3__5\(3 downto 0),
      S(3) => \pwmRef[15]_i_347__2_n_0\,
      S(2) => \pwmRef[15]_i_348__2_n_0\,
      S(1) => \pwmRef[15]_i_349__2_n_0\,
      S(0) => \pwmRef_reg[15]_i_49__2_0\(0)
    );
\pwmRef_reg[15]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_7__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_3__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_3__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_3__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_8__2_n_0\,
      DI(2) => \pwmRef[15]_i_9__2_n_0\,
      DI(1) => \pwmRef[15]_i_10__2_n_0\,
      DI(0) => \pwmRef[15]_i_11__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_3__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_12__2_n_0\,
      S(2) => \pwmRef[15]_i_13__2_n_0\,
      S(1) => \pwmRef[15]_i_14__2_n_0\,
      S(0) => \pwmRef[15]_i_15__2_n_0\
    );
\pwmRef_reg[15]_i_48__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_105__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_48__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_48__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_48__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_48__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_106__2_n_0\,
      DI(2) => \pwmRef[15]_i_107__2_n_0\,
      DI(1) => \pwmRef[15]_i_108__2_n_0\,
      DI(0) => \pwmRef[15]_i_109__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_48__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_110__2_n_0\,
      S(2) => \pwmRef[15]_i_111__2_n_0\,
      S(1) => \pwmRef[15]_i_112__2_n_0\,
      S(0) => \pwmRef[15]_i_113__2_n_0\
    );
\pwmRef_reg[15]_i_49__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_114__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_49__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_49__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_49__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_49__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_115__2_n_0\,
      DI(2) => \pwmRef[15]_i_116__2_n_0\,
      DI(1) => \pwmRef[15]_i_117__2_n_0\,
      DI(0) => \pwmRef[15]_i_118__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_49__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_119__2_n_0\,
      S(2) => \pwmRef[15]_i_120__2_n_0\,
      S(1) => \pwmRef[15]_i_121__2_n_0\,
      S(0) => \pwmRef[15]_i_122__2_n_0\
    );
\pwmRef_reg[15]_i_61__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_128__2_n_0\,
      CO(3) => \NLW_pwmRef_reg[15]_i_61__2_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_61__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_61__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_61__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pwmRef[15]_i_131__2_n_0\,
      DI(1) => \pwmRef[15]_i_132__2_n_0\,
      DI(0) => \pwmRef[15]_i_133__2_n_0\,
      O(3 downto 0) => result1(31 downto 28),
      S(3) => \pwmRef[15]_i_134__2_n_0\,
      S(2) => \pwmRef[15]_i_135__2_n_0\,
      S(1) => \pwmRef[15]_i_136__2_n_0\,
      S(0) => \pwmRef[15]_i_137__2_n_0\
    );
\pwmRef_reg[15]_i_62__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_138__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_62__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_62__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_62__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_62__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_139__2_n_0\,
      DI(2) => \pwmRef[15]_i_140__2_n_0\,
      DI(1) => \pwmRef[15]_i_141__2_n_0\,
      DI(0) => \pwmRef[15]_i_142__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_62__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_143__2_n_0\,
      S(2) => \pwmRef[15]_i_144__2_n_0\,
      S(1) => \pwmRef[15]_i_145__2_n_0\,
      S(0) => \pwmRef[15]_i_146__2_n_0\
    );
\pwmRef_reg[15]_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_22__2_n_0\,
      CO(3) => result10_in,
      CO(2) => \pwmRef_reg[15]_i_6__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_6__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_6__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_23__2_n_0\,
      DI(2) => \pwmRef[15]_i_24__2_n_0\,
      DI(1) => \pwmRef[15]_i_25__2_n_0\,
      DI(0) => \pwmRef[15]_i_26__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_6__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_27__2_n_0\,
      S(2) => \pwmRef[15]_i_28__2_n_0\,
      S(1) => \pwmRef[15]_i_29__2_n_0\,
      S(0) => \pwmRef[15]_i_30__2_n_0\
    );
\pwmRef_reg[15]_i_71__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[15]_i_71__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_71__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_71__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_71__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_147__2_n_0\,
      DI(2) => \pwmRef[15]_i_148__2_n_0\,
      DI(1) => \pwmRef[15]_i_149__2_n_0\,
      DI(0) => \pwmRef[15]_i_150__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_71__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_151__2_n_0\,
      S(2) => \pwmRef[15]_i_152__2_n_0\,
      S(1) => \pwmRef[15]_i_153__2_n_0\,
      S(0) => \pwmRef[15]_i_154__2_n_0\
    );
\pwmRef_reg[15]_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[15]_i_31__2_n_0\,
      CO(3) => \pwmRef_reg[15]_i_7__2_n_0\,
      CO(2) => \pwmRef_reg[15]_i_7__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_7__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_7__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[15]_i_32__2_n_0\,
      DI(2) => \pwmRef[15]_i_33__2_n_0\,
      DI(1) => \pwmRef[15]_i_34__2_n_0\,
      DI(0) => \pwmRef[15]_i_35__2_n_0\,
      O(3 downto 0) => \NLW_pwmRef_reg[15]_i_7__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwmRef[15]_i_36__2_n_0\,
      S(2) => \pwmRef[15]_i_37__2_n_0\,
      S(1) => \pwmRef[15]_i_38__2_n_0\,
      S(0) => \pwmRef[15]_i_39__2_n_0\
    );
\pwmRef_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[1]_i_1__2_n_0\,
      Q => \pwmRef_reg[15]_0\(1),
      R => '0'
    );
\pwmRef_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[2]_i_1__2_n_0\,
      Q => \pwmRef_reg[15]_0\(2),
      R => '0'
    );
\pwmRef_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[3]_i_1__2_n_0\,
      Q => \pwmRef_reg[15]_0\(3),
      R => '0'
    );
\pwmRef_reg[3]_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwmRef_reg[3]_i_6__2_n_0\,
      CO(2) => \pwmRef_reg[3]_i_6__2_n_1\,
      CO(1) => \pwmRef_reg[3]_i_6__2_n_2\,
      CO(0) => \pwmRef_reg[3]_i_6__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[3]_i_7__2_n_0\,
      DI(2) => \pwmRef[3]_i_8__2_n_0\,
      DI(1) => \pwmRef[3]_i_9__2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => result1(3 downto 0),
      S(3) => \pwmRef[3]_i_10__2_n_0\,
      S(2) => \pwmRef[3]_i_11__2_n_0\,
      S(1) => \pwmRef[3]_i_12__2_n_0\,
      S(0) => \pwmRef[3]_i_13__2_n_0\
    );
\pwmRef_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[4]_i_1__2_n_0\,
      Q => \pwmRef_reg[15]_0\(4),
      R => '0'
    );
\pwmRef_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[5]_i_1__2_n_0\,
      Q => \pwmRef_reg[15]_0\(5),
      R => '0'
    );
\pwmRef_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[6]_i_1__2_n_0\,
      Q => \pwmRef_reg[15]_0\(6),
      R => '0'
    );
\pwmRef_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[7]_i_1__2_n_0\,
      Q => \pwmRef_reg[15]_0\(7),
      R => '0'
    );
\pwmRef_reg[7]_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwmRef_reg[3]_i_6__2_n_0\,
      CO(3) => \pwmRef_reg[7]_i_6__2_n_0\,
      CO(2) => \pwmRef_reg[7]_i_6__2_n_1\,
      CO(1) => \pwmRef_reg[7]_i_6__2_n_2\,
      CO(0) => \pwmRef_reg[7]_i_6__2_n_3\,
      CYINIT => '0',
      DI(3) => \pwmRef[7]_i_7__2_n_0\,
      DI(2) => \pwmRef[7]_i_8__2_n_0\,
      DI(1) => \pwmRef[7]_i_9__2_n_0\,
      DI(0) => \pwmRef[7]_i_10__2_n_0\,
      O(3 downto 0) => result1(7 downto 4),
      S(3) => \pwmRef[7]_i_11__2_n_0\,
      S(2) => \pwmRef[7]_i_12__2_n_0\,
      S(1) => \pwmRef[7]_i_13__2_n_0\,
      S(0) => \pwmRef[7]_i_14__2_n_0\
    );
\pwmRef_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[8]_i_1__2_n_0\,
      Q => \pwmRef_reg[15]_0\(8),
      R => '0'
    );
\pwmRef_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \pwmRef[15]_i_1__2_n_0\,
      D => \pwmRef[9]_i_1__2_n_0\,
      Q => \pwmRef_reg[15]_0\(9),
      R => '0'
    );
result3: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \result3_i_2__2_n_4\,
      A(28) => \result3_i_2__2_n_4\,
      A(27) => \result3_i_2__2_n_4\,
      A(26) => \result3_i_2__2_n_4\,
      A(25) => \result3_i_2__2_n_4\,
      A(24) => \result3_i_2__2_n_4\,
      A(23) => \result3_i_2__2_n_4\,
      A(22) => \result3_i_2__2_n_4\,
      A(21) => \result3_i_2__2_n_4\,
      A(20) => \result3_i_2__2_n_4\,
      A(19) => \result3_i_2__2_n_4\,
      A(18) => \result3_i_2__2_n_4\,
      A(17) => \result3_i_2__2_n_4\,
      A(16) => \result3_i_2__2_n_4\,
      A(15) => \result3_i_2__2_n_4\,
      A(14) => \result3_i_2__2_n_4\,
      A(13) => \result3_i_2__2_n_5\,
      A(12) => \result3_i_2__2_n_6\,
      A(11) => \result3_i_2__2_n_7\,
      A(10) => \result3_i_3__2_n_4\,
      A(9) => \result3_i_3__2_n_5\,
      A(8) => \result3_i_3__2_n_6\,
      A(7) => \result3_i_3__2_n_7\,
      A(6) => \result3_i_4__2_n_4\,
      A(5) => \result3_i_4__2_n_5\,
      A(4) => \result3_i_4__2_n_6\,
      A(3) => \result3_i_4__2_n_7\,
      A(2) => \result3_i_5__2_n_4\,
      A(1) => \result3_i_5__2_n_5\,
      A(0) => \result3_i_5__2_n_6\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_result3_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => myocontrol_wdata(14),
      B(16) => myocontrol_wdata(14),
      B(15) => myocontrol_wdata(14),
      B(14 downto 0) => myocontrol_wdata(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_result3_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_result3_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_result3_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^kd\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_result3_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_result3_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_result3_P_UNCONNECTED(47 downto 15),
      P(14) => result3_n_91,
      P(13) => result3_n_92,
      P(12) => result3_n_93,
      P(11) => result3_n_94,
      P(10) => result3_n_95,
      P(9) => result3_n_96,
      P(8) => result3_n_97,
      P(7) => result3_n_98,
      P(6) => result3_n_99,
      P(5) => result3_n_100,
      P(4) => result3_n_101,
      P(3) => result3_n_102,
      P(2) => result3_n_103,
      P(1) => result3_n_104,
      P(0) => result3_n_105,
      PATTERNBDETECT => NLW_result3_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_result3_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_result3_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_result3_UNDERFLOW_UNCONNECTED
    );
\result3__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \result3_i_5__2_n_7\,
      A(15) => \result3__0_i_1__2_n_4\,
      A(14) => \result3__0_i_1__2_n_5\,
      A(13) => \result3__0_i_1__2_n_6\,
      A(12) => \result3__0_i_1__2_n_7\,
      A(11) => \result3__0_i_2__2_n_4\,
      A(10) => \result3__0_i_2__2_n_5\,
      A(9) => \result3__0_i_2__2_n_6\,
      A(8) => \result3__0_i_2__2_n_7\,
      A(7) => \result3__0_i_3__2_n_4\,
      A(6) => \result3__0_i_3__2_n_5\,
      A(5) => \result3__0_i_3__2_n_6\,
      A(4) => \result3__0_i_3__2_n_7\,
      A(3) => \result3__0_i_4__2_n_4\,
      A(2) => \result3__0_i_4__2_n_5\,
      A(1) => \result3__0_i_4__2_n_6\,
      A(0) => \result3__0_i_4__2_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => myocontrol_wdata(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^kd\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result3__0_OVERFLOW_UNCONNECTED\,
      P(47) => \result3__0_n_58\,
      P(46) => \result3__0_n_59\,
      P(45) => \result3__0_n_60\,
      P(44) => \result3__0_n_61\,
      P(43) => \result3__0_n_62\,
      P(42) => \result3__0_n_63\,
      P(41) => \result3__0_n_64\,
      P(40) => \result3__0_n_65\,
      P(39) => \result3__0_n_66\,
      P(38) => \result3__0_n_67\,
      P(37) => \result3__0_n_68\,
      P(36) => \result3__0_n_69\,
      P(35) => \result3__0_n_70\,
      P(34) => \result3__0_n_71\,
      P(33) => \result3__0_n_72\,
      P(32) => \result3__0_n_73\,
      P(31) => \result3__0_n_74\,
      P(30) => \result3__0_n_75\,
      P(29) => \result3__0_n_76\,
      P(28) => \result3__0_n_77\,
      P(27) => \result3__0_n_78\,
      P(26) => \result3__0_n_79\,
      P(25) => \result3__0_n_80\,
      P(24) => \result3__0_n_81\,
      P(23) => \result3__0_n_82\,
      P(22) => \result3__0_n_83\,
      P(21) => \result3__0_n_84\,
      P(20) => \result3__0_n_85\,
      P(19) => \result3__0_n_86\,
      P(18) => \result3__0_n_87\,
      P(17) => \result3__0_n_88\,
      P(16) => \result3__0_n_89\,
      P(15) => \result3__0_n_90\,
      P(14) => \result3__0_n_91\,
      P(13) => \result3__0_n_92\,
      P(12) => \result3__0_n_93\,
      P(11) => \result3__0_n_94\,
      P(10) => \result3__0_n_95\,
      P(9) => \result3__0_n_96\,
      P(8) => \result3__0_n_97\,
      P(7) => \result3__0_n_98\,
      P(6) => \result3__0_n_99\,
      P(5) => \result3__0_n_100\,
      P(4) => \result3__0_n_101\,
      P(3) => \result3__0_n_102\,
      P(2) => \result3__0_n_103\,
      P(1) => \result3__0_n_104\,
      P(0) => \result3__0_n_105\,
      PATTERNBDETECT => \NLW_result3__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result3__0_n_106\,
      PCOUT(46) => \result3__0_n_107\,
      PCOUT(45) => \result3__0_n_108\,
      PCOUT(44) => \result3__0_n_109\,
      PCOUT(43) => \result3__0_n_110\,
      PCOUT(42) => \result3__0_n_111\,
      PCOUT(41) => \result3__0_n_112\,
      PCOUT(40) => \result3__0_n_113\,
      PCOUT(39) => \result3__0_n_114\,
      PCOUT(38) => \result3__0_n_115\,
      PCOUT(37) => \result3__0_n_116\,
      PCOUT(36) => \result3__0_n_117\,
      PCOUT(35) => \result3__0_n_118\,
      PCOUT(34) => \result3__0_n_119\,
      PCOUT(33) => \result3__0_n_120\,
      PCOUT(32) => \result3__0_n_121\,
      PCOUT(31) => \result3__0_n_122\,
      PCOUT(30) => \result3__0_n_123\,
      PCOUT(29) => \result3__0_n_124\,
      PCOUT(28) => \result3__0_n_125\,
      PCOUT(27) => \result3__0_n_126\,
      PCOUT(26) => \result3__0_n_127\,
      PCOUT(25) => \result3__0_n_128\,
      PCOUT(24) => \result3__0_n_129\,
      PCOUT(23) => \result3__0_n_130\,
      PCOUT(22) => \result3__0_n_131\,
      PCOUT(21) => \result3__0_n_132\,
      PCOUT(20) => \result3__0_n_133\,
      PCOUT(19) => \result3__0_n_134\,
      PCOUT(18) => \result3__0_n_135\,
      PCOUT(17) => \result3__0_n_136\,
      PCOUT(16) => \result3__0_n_137\,
      PCOUT(15) => \result3__0_n_138\,
      PCOUT(14) => \result3__0_n_139\,
      PCOUT(13) => \result3__0_n_140\,
      PCOUT(12) => \result3__0_n_141\,
      PCOUT(11) => \result3__0_n_142\,
      PCOUT(10) => \result3__0_n_143\,
      PCOUT(9) => \result3__0_n_144\,
      PCOUT(8) => \result3__0_n_145\,
      PCOUT(7) => \result3__0_n_146\,
      PCOUT(6) => \result3__0_n_147\,
      PCOUT(5) => \result3__0_n_148\,
      PCOUT(4) => \result3__0_n_149\,
      PCOUT(3) => \result3__0_n_150\,
      PCOUT(2) => \result3__0_n_151\,
      PCOUT(1) => \result3__0_n_152\,
      PCOUT(0) => \result3__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__0_UNDERFLOW_UNCONNECTED\
    );
\result3__0_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[10]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[10]\,
      O => \result3__0_i_10__2_n_0\
    );
\result3__0_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[9]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[9]\,
      O => \result3__0_i_11__2_n_0\
    );
\result3__0_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[8]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[8]\,
      O => \result3__0_i_12__2_n_0\
    );
\result3__0_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[7]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[7]\,
      O => \result3__0_i_13__2_n_0\
    );
\result3__0_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[6]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[6]\,
      O => \result3__0_i_14__2_n_0\
    );
\result3__0_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[5]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[5]\,
      O => \result3__0_i_15__2_n_0\
    );
\result3__0_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[4]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[4]\,
      O => \result3__0_i_16__2_n_0\
    );
\result3__0_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[3]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[3]\,
      O => \result3__0_i_17__2_n_0\
    );
\result3__0_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[2]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[2]\,
      O => \result3__0_i_18__2_n_0\
    );
\result3__0_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[1]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[1]\,
      O => \result3__0_i_19__2_n_0\
    );
\result3__0_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_2__2_n_0\,
      CO(3) => \result3__0_i_1__2_n_0\,
      CO(2) => \result3__0_i_1__2_n_1\,
      CO(1) => \result3__0_i_1__2_n_2\,
      CO(0) => \result3__0_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[15]_i_1__2_n_0\,
      DI(2) => \lastError[14]_i_1__2_n_0\,
      DI(1) => \lastError[13]_i_1__2_n_0\,
      DI(0) => \lastError[12]_i_1__2_n_0\,
      O(3) => \result3__0_i_1__2_n_4\,
      O(2) => \result3__0_i_1__2_n_5\,
      O(1) => \result3__0_i_1__2_n_6\,
      O(0) => \result3__0_i_1__2_n_7\,
      S(3) => \result3__0_i_5__2_n_0\,
      S(2) => \result3__0_i_6__2_n_0\,
      S(1) => \result3__0_i_7__2_n_0\,
      S(0) => \result3__0_i_8__2_n_0\
    );
\result3__0_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[0]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[0]\,
      O => \result3__0_i_20__2_n_0\
    );
\result3__0_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_3__2_n_0\,
      CO(3) => \result3__0_i_2__2_n_0\,
      CO(2) => \result3__0_i_2__2_n_1\,
      CO(1) => \result3__0_i_2__2_n_2\,
      CO(0) => \result3__0_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[11]_i_1__2_n_0\,
      DI(2) => \lastError[10]_i_1__2_n_0\,
      DI(1) => \lastError[9]_i_1__2_n_0\,
      DI(0) => \lastError[8]_i_1__2_n_0\,
      O(3) => \result3__0_i_2__2_n_4\,
      O(2) => \result3__0_i_2__2_n_5\,
      O(1) => \result3__0_i_2__2_n_6\,
      O(0) => \result3__0_i_2__2_n_7\,
      S(3) => \result3__0_i_9__2_n_0\,
      S(2) => \result3__0_i_10__2_n_0\,
      S(1) => \result3__0_i_11__2_n_0\,
      S(0) => \result3__0_i_12__2_n_0\
    );
\result3__0_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_4__2_n_0\,
      CO(3) => \result3__0_i_3__2_n_0\,
      CO(2) => \result3__0_i_3__2_n_1\,
      CO(1) => \result3__0_i_3__2_n_2\,
      CO(0) => \result3__0_i_3__2_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[7]_i_1__2_n_0\,
      DI(2) => \lastError[6]_i_1__2_n_0\,
      DI(1) => \lastError[5]_i_1__2_n_0\,
      DI(0) => \lastError[4]_i_1__2_n_0\,
      O(3) => \result3__0_i_3__2_n_4\,
      O(2) => \result3__0_i_3__2_n_5\,
      O(1) => \result3__0_i_3__2_n_6\,
      O(0) => \result3__0_i_3__2_n_7\,
      S(3) => \result3__0_i_13__2_n_0\,
      S(2) => \result3__0_i_14__2_n_0\,
      S(1) => \result3__0_i_15__2_n_0\,
      S(0) => \result3__0_i_16__2_n_0\
    );
\result3__0_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result3__0_i_4__2_n_0\,
      CO(2) => \result3__0_i_4__2_n_1\,
      CO(1) => \result3__0_i_4__2_n_2\,
      CO(0) => \result3__0_i_4__2_n_3\,
      CYINIT => '1',
      DI(3) => \lastError[3]_i_1__2_n_0\,
      DI(2) => \lastError[2]_i_1__2_n_0\,
      DI(1) => \lastError[1]_i_1__2_n_0\,
      DI(0) => \lastError[0]_i_1__2_n_0\,
      O(3) => \result3__0_i_4__2_n_4\,
      O(2) => \result3__0_i_4__2_n_5\,
      O(1) => \result3__0_i_4__2_n_6\,
      O(0) => \result3__0_i_4__2_n_7\,
      S(3) => \result3__0_i_17__2_n_0\,
      S(2) => \result3__0_i_18__2_n_0\,
      S(1) => \result3__0_i_19__2_n_0\,
      S(0) => \result3__0_i_20__2_n_0\
    );
\result3__0_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[15]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[15]\,
      O => \result3__0_i_5__2_n_0\
    );
\result3__0_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[14]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[14]\,
      O => \result3__0_i_6__2_n_0\
    );
\result3__0_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[13]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[13]\,
      O => \result3__0_i_7__2_n_0\
    );
\result3__0_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[12]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[12]\,
      O => \result3__0_i_8__2_n_0\
    );
\result3__0_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[11]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[11]\,
      O => \result3__0_i_9__2_n_0\
    );
\result3__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \result3__0_i_1__2_n_5\,
      A(28) => \result3__0_i_1__2_n_5\,
      A(27) => \result3__0_i_1__2_n_5\,
      A(26) => \result3__0_i_1__2_n_5\,
      A(25) => \result3__0_i_1__2_n_5\,
      A(24) => \result3__0_i_1__2_n_5\,
      A(23) => \result3__0_i_1__2_n_5\,
      A(22) => \result3__0_i_1__2_n_5\,
      A(21) => \result3__0_i_1__2_n_5\,
      A(20) => \result3__0_i_1__2_n_5\,
      A(19) => \result3__0_i_1__2_n_5\,
      A(18) => \result3__0_i_1__2_n_5\,
      A(17) => \result3__0_i_1__2_n_5\,
      A(16) => \result3__0_i_1__2_n_5\,
      A(15) => \result3__0_i_1__2_n_5\,
      A(14) => \result3__0_i_1__2_n_5\,
      A(13) => \result3__0_i_1__2_n_6\,
      A(12) => \result3__0_i_1__2_n_7\,
      A(11) => \result3__0_i_2__2_n_4\,
      A(10) => \result3__0_i_2__2_n_5\,
      A(9) => \result3__0_i_2__2_n_6\,
      A(8) => \result3__0_i_2__2_n_7\,
      A(7) => \result3__0_i_3__2_n_4\,
      A(6) => \result3__0_i_3__2_n_5\,
      A(5) => \result3__0_i_3__2_n_6\,
      A(4) => \result3__0_i_3__2_n_7\,
      A(3) => \result3__0_i_4__2_n_4\,
      A(2) => \result3__0_i_4__2_n_5\,
      A(1) => \result3__0_i_4__2_n_6\,
      A(0) => \result3__0_i_4__2_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => myocontrol_wdata(31),
      B(16) => myocontrol_wdata(31),
      B(15) => myocontrol_wdata(31),
      B(14 downto 0) => myocontrol_wdata(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^kd\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result3__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 15) => \NLW_result3__1_P_UNCONNECTED\(47 downto 15),
      P(14) => \result3__1_n_91\,
      P(13) => \result3__1_n_92\,
      P(12) => \result3__1_n_93\,
      P(11) => \result3__1_n_94\,
      P(10) => \result3__1_n_95\,
      P(9) => \result3__1_n_96\,
      P(8) => \result3__1_n_97\,
      P(7) => \result3__1_n_98\,
      P(6) => \result3__1_n_99\,
      P(5) => \result3__1_n_100\,
      P(4) => \result3__1_n_101\,
      P(3) => \result3__1_n_102\,
      P(2) => \result3__1_n_103\,
      P(1) => \result3__1_n_104\,
      P(0) => \result3__1_n_105\,
      PATTERNBDETECT => \NLW_result3__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result3__0_n_106\,
      PCIN(46) => \result3__0_n_107\,
      PCIN(45) => \result3__0_n_108\,
      PCIN(44) => \result3__0_n_109\,
      PCIN(43) => \result3__0_n_110\,
      PCIN(42) => \result3__0_n_111\,
      PCIN(41) => \result3__0_n_112\,
      PCIN(40) => \result3__0_n_113\,
      PCIN(39) => \result3__0_n_114\,
      PCIN(38) => \result3__0_n_115\,
      PCIN(37) => \result3__0_n_116\,
      PCIN(36) => \result3__0_n_117\,
      PCIN(35) => \result3__0_n_118\,
      PCIN(34) => \result3__0_n_119\,
      PCIN(33) => \result3__0_n_120\,
      PCIN(32) => \result3__0_n_121\,
      PCIN(31) => \result3__0_n_122\,
      PCIN(30) => \result3__0_n_123\,
      PCIN(29) => \result3__0_n_124\,
      PCIN(28) => \result3__0_n_125\,
      PCIN(27) => \result3__0_n_126\,
      PCIN(26) => \result3__0_n_127\,
      PCIN(25) => \result3__0_n_128\,
      PCIN(24) => \result3__0_n_129\,
      PCIN(23) => \result3__0_n_130\,
      PCIN(22) => \result3__0_n_131\,
      PCIN(21) => \result3__0_n_132\,
      PCIN(20) => \result3__0_n_133\,
      PCIN(19) => \result3__0_n_134\,
      PCIN(18) => \result3__0_n_135\,
      PCIN(17) => \result3__0_n_136\,
      PCIN(16) => \result3__0_n_137\,
      PCIN(15) => \result3__0_n_138\,
      PCIN(14) => \result3__0_n_139\,
      PCIN(13) => \result3__0_n_140\,
      PCIN(12) => \result3__0_n_141\,
      PCIN(11) => \result3__0_n_142\,
      PCIN(10) => \result3__0_n_143\,
      PCIN(9) => \result3__0_n_144\,
      PCIN(8) => \result3__0_n_145\,
      PCIN(7) => \result3__0_n_146\,
      PCIN(6) => \result3__0_n_147\,
      PCIN(5) => \result3__0_n_148\,
      PCIN(4) => \result3__0_n_149\,
      PCIN(3) => \result3__0_n_150\,
      PCIN(2) => \result3__0_n_151\,
      PCIN(1) => \result3__0_n_152\,
      PCIN(0) => \result3__0_n_153\,
      PCOUT(47 downto 0) => \NLW_result3__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__1_UNDERFLOW_UNCONNECTED\
    );
\result3__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => myocontrol_wdata(31),
      A(28) => myocontrol_wdata(31),
      A(27) => myocontrol_wdata(31),
      A(26) => myocontrol_wdata(31),
      A(25) => myocontrol_wdata(31),
      A(24) => myocontrol_wdata(31),
      A(23) => myocontrol_wdata(31),
      A(22) => myocontrol_wdata(31),
      A(21) => myocontrol_wdata(31),
      A(20) => myocontrol_wdata(31),
      A(19) => myocontrol_wdata(31),
      A(18) => myocontrol_wdata(31),
      A(17) => myocontrol_wdata(31),
      A(16) => myocontrol_wdata(31),
      A(15) => myocontrol_wdata(31),
      A(14 downto 0) => myocontrol_wdata(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \lastError[14]_i_1__2_n_0\,
      B(16) => \lastError[14]_i_1__2_n_0\,
      B(15) => \lastError[14]_i_1__2_n_0\,
      B(14) => \lastError[14]_i_1__2_n_0\,
      B(13) => \lastError[13]_i_1__2_n_0\,
      B(12) => \lastError[12]_i_1__2_n_0\,
      B(11) => \lastError[11]_i_1__2_n_0\,
      B(10) => \lastError[10]_i_1__2_n_0\,
      B(9) => \lastError[9]_i_1__2_n_0\,
      B(8) => \lastError[8]_i_1__2_n_0\,
      B(7) => \lastError[7]_i_1__2_n_0\,
      B(6) => \lastError[6]_i_1__2_n_0\,
      B(5) => \lastError[5]_i_1__2_n_0\,
      B(4) => \lastError[4]_i_1__2_n_0\,
      B(3) => \lastError[3]_i_1__2_n_0\,
      B(2) => \lastError[2]_i_1__2_n_0\,
      B(1) => \lastError[1]_i_1__2_n_0\,
      B(0) => \lastError[0]_i_1__2_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \^kp\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result3__2_OVERFLOW_UNCONNECTED\,
      P(47 downto 15) => \NLW_result3__2_P_UNCONNECTED\(47 downto 15),
      P(14 downto 0) => p_0_in0_in(31 downto 17),
      PATTERNBDETECT => \NLW_result3__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_result3__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__2_UNDERFLOW_UNCONNECTED\
    );
\result3__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \result3__2_0\,
      I1 => result3_1,
      I2 => result3_2,
      I3 => result3_3(2),
      I4 => result3_3(3),
      I5 => \^axi_awaddr_reg[2]\,
      O => \^kp\
    );
\result3__3\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => myocontrol_wdata(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__3_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \lastError[16]_i_1__2_n_0\,
      B(15) => \lastError[15]_i_1__2_n_0\,
      B(14) => \lastError[14]_i_1__2_n_0\,
      B(13) => \lastError[13]_i_1__2_n_0\,
      B(12) => \lastError[12]_i_1__2_n_0\,
      B(11) => \lastError[11]_i_1__2_n_0\,
      B(10) => \lastError[10]_i_1__2_n_0\,
      B(9) => \lastError[9]_i_1__2_n_0\,
      B(8) => \lastError[8]_i_1__2_n_0\,
      B(7) => \lastError[7]_i_1__2_n_0\,
      B(6) => \lastError[6]_i_1__2_n_0\,
      B(5) => \lastError[5]_i_1__2_n_0\,
      B(4) => \lastError[4]_i_1__2_n_0\,
      B(3) => \lastError[3]_i_1__2_n_0\,
      B(2) => \lastError[2]_i_1__2_n_0\,
      B(1) => \lastError[1]_i_1__2_n_0\,
      B(0) => \lastError[0]_i_1__2_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__3_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__3_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__3_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \^kp\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__3_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_result3__3_OVERFLOW_UNCONNECTED\,
      P(47) => \result3__3_n_58\,
      P(46) => \result3__3_n_59\,
      P(45) => \result3__3_n_60\,
      P(44) => \result3__3_n_61\,
      P(43) => \result3__3_n_62\,
      P(42) => \result3__3_n_63\,
      P(41) => \result3__3_n_64\,
      P(40) => \result3__3_n_65\,
      P(39) => \result3__3_n_66\,
      P(38) => \result3__3_n_67\,
      P(37) => \result3__3_n_68\,
      P(36) => \result3__3_n_69\,
      P(35) => \result3__3_n_70\,
      P(34) => \result3__3_n_71\,
      P(33) => \result3__3_n_72\,
      P(32) => \result3__3_n_73\,
      P(31) => \result3__3_n_74\,
      P(30) => \result3__3_n_75\,
      P(29) => \result3__3_n_76\,
      P(28) => \result3__3_n_77\,
      P(27) => \result3__3_n_78\,
      P(26) => \result3__3_n_79\,
      P(25) => \result3__3_n_80\,
      P(24) => \result3__3_n_81\,
      P(23) => \result3__3_n_82\,
      P(22) => \result3__3_n_83\,
      P(21) => \result3__3_n_84\,
      P(20) => \result3__3_n_85\,
      P(19) => \result3__3_n_86\,
      P(18) => \result3__3_n_87\,
      P(17) => \result3__3_n_88\,
      P(16 downto 0) => p_1_in1_in(16 downto 0),
      PATTERNBDETECT => \NLW_result3__3_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__3_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \result3__3_n_106\,
      PCOUT(46) => \result3__3_n_107\,
      PCOUT(45) => \result3__3_n_108\,
      PCOUT(44) => \result3__3_n_109\,
      PCOUT(43) => \result3__3_n_110\,
      PCOUT(42) => \result3__3_n_111\,
      PCOUT(41) => \result3__3_n_112\,
      PCOUT(40) => \result3__3_n_113\,
      PCOUT(39) => \result3__3_n_114\,
      PCOUT(38) => \result3__3_n_115\,
      PCOUT(37) => \result3__3_n_116\,
      PCOUT(36) => \result3__3_n_117\,
      PCOUT(35) => \result3__3_n_118\,
      PCOUT(34) => \result3__3_n_119\,
      PCOUT(33) => \result3__3_n_120\,
      PCOUT(32) => \result3__3_n_121\,
      PCOUT(31) => \result3__3_n_122\,
      PCOUT(30) => \result3__3_n_123\,
      PCOUT(29) => \result3__3_n_124\,
      PCOUT(28) => \result3__3_n_125\,
      PCOUT(27) => \result3__3_n_126\,
      PCOUT(26) => \result3__3_n_127\,
      PCOUT(25) => \result3__3_n_128\,
      PCOUT(24) => \result3__3_n_129\,
      PCOUT(23) => \result3__3_n_130\,
      PCOUT(22) => \result3__3_n_131\,
      PCOUT(21) => \result3__3_n_132\,
      PCOUT(20) => \result3__3_n_133\,
      PCOUT(19) => \result3__3_n_134\,
      PCOUT(18) => \result3__3_n_135\,
      PCOUT(17) => \result3__3_n_136\,
      PCOUT(16) => \result3__3_n_137\,
      PCOUT(15) => \result3__3_n_138\,
      PCOUT(14) => \result3__3_n_139\,
      PCOUT(13) => \result3__3_n_140\,
      PCOUT(12) => \result3__3_n_141\,
      PCOUT(11) => \result3__3_n_142\,
      PCOUT(10) => \result3__3_n_143\,
      PCOUT(9) => \result3__3_n_144\,
      PCOUT(8) => \result3__3_n_145\,
      PCOUT(7) => \result3__3_n_146\,
      PCOUT(6) => \result3__3_n_147\,
      PCOUT(5) => \result3__3_n_148\,
      PCOUT(4) => \result3__3_n_149\,
      PCOUT(3) => \result3__3_n_150\,
      PCOUT(2) => \result3__3_n_151\,
      PCOUT(1) => \result3__3_n_152\,
      PCOUT(0) => \result3__3_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__3_UNDERFLOW_UNCONNECTED\
    );
\result3__4\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => myocontrol_wdata(14),
      A(28) => myocontrol_wdata(14),
      A(27) => myocontrol_wdata(14),
      A(26) => myocontrol_wdata(14),
      A(25) => myocontrol_wdata(14),
      A(24) => myocontrol_wdata(14),
      A(23) => myocontrol_wdata(14),
      A(22) => myocontrol_wdata(14),
      A(21) => myocontrol_wdata(14),
      A(20) => myocontrol_wdata(14),
      A(19) => myocontrol_wdata(14),
      A(18) => myocontrol_wdata(14),
      A(17) => myocontrol_wdata(14),
      A(16) => myocontrol_wdata(14),
      A(15) => myocontrol_wdata(14),
      A(14 downto 0) => myocontrol_wdata(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_result3__4_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \lastError[31]_i_2__2_n_0\,
      B(16) => \lastError[31]_i_2__2_n_0\,
      B(15) => \lastError[31]_i_2__2_n_0\,
      B(14) => \lastError[31]_i_2__2_n_0\,
      B(13) => \lastError[30]_i_1__2_n_0\,
      B(12) => \lastError[29]_i_1__2_n_0\,
      B(11) => \lastError[28]_i_1__2_n_0\,
      B(10) => \lastError[27]_i_1__2_n_0\,
      B(9) => \lastError[26]_i_1__2_n_0\,
      B(8) => \lastError[25]_i_1__2_n_0\,
      B(7) => \lastError[24]_i_1__2_n_0\,
      B(6) => \lastError[23]_i_1__2_n_0\,
      B(5) => \lastError[22]_i_1__2_n_0\,
      B(4) => \lastError[21]_i_1__2_n_0\,
      B(3) => \lastError[20]_i_1__2_n_0\,
      B(2) => \lastError[19]_i_1__2_n_0\,
      B(1) => \lastError[18]_i_1__2_n_0\,
      B(0) => \lastError[17]_i_1__2_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_result3__4_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_result3__4_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_result3__4_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \^kp\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => myocontrol_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_result3__4_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_result3__4_OVERFLOW_UNCONNECTED\,
      P(47 downto 15) => \NLW_result3__4_P_UNCONNECTED\(47 downto 15),
      P(14 downto 0) => p_1_in1_in(31 downto 17),
      PATTERNBDETECT => \NLW_result3__4_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_result3__4_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \result3__3_n_106\,
      PCIN(46) => \result3__3_n_107\,
      PCIN(45) => \result3__3_n_108\,
      PCIN(44) => \result3__3_n_109\,
      PCIN(43) => \result3__3_n_110\,
      PCIN(42) => \result3__3_n_111\,
      PCIN(41) => \result3__3_n_112\,
      PCIN(40) => \result3__3_n_113\,
      PCIN(39) => \result3__3_n_114\,
      PCIN(38) => \result3__3_n_115\,
      PCIN(37) => \result3__3_n_116\,
      PCIN(36) => \result3__3_n_117\,
      PCIN(35) => \result3__3_n_118\,
      PCIN(34) => \result3__3_n_119\,
      PCIN(33) => \result3__3_n_120\,
      PCIN(32) => \result3__3_n_121\,
      PCIN(31) => \result3__3_n_122\,
      PCIN(30) => \result3__3_n_123\,
      PCIN(29) => \result3__3_n_124\,
      PCIN(28) => \result3__3_n_125\,
      PCIN(27) => \result3__3_n_126\,
      PCIN(26) => \result3__3_n_127\,
      PCIN(25) => \result3__3_n_128\,
      PCIN(24) => \result3__3_n_129\,
      PCIN(23) => \result3__3_n_130\,
      PCIN(22) => \result3__3_n_131\,
      PCIN(21) => \result3__3_n_132\,
      PCIN(20) => \result3__3_n_133\,
      PCIN(19) => \result3__3_n_134\,
      PCIN(18) => \result3__3_n_135\,
      PCIN(17) => \result3__3_n_136\,
      PCIN(16) => \result3__3_n_137\,
      PCIN(15) => \result3__3_n_138\,
      PCIN(14) => \result3__3_n_139\,
      PCIN(13) => \result3__3_n_140\,
      PCIN(12) => \result3__3_n_141\,
      PCIN(11) => \result3__3_n_142\,
      PCIN(10) => \result3__3_n_143\,
      PCIN(9) => \result3__3_n_144\,
      PCIN(8) => \result3__3_n_145\,
      PCIN(7) => \result3__3_n_146\,
      PCIN(6) => \result3__3_n_147\,
      PCIN(5) => \result3__3_n_148\,
      PCIN(4) => \result3__3_n_149\,
      PCIN(3) => \result3__3_n_150\,
      PCIN(2) => \result3__3_n_151\,
      PCIN(1) => \result3__3_n_152\,
      PCIN(0) => \result3__3_n_153\,
      PCOUT(47 downto 0) => \NLW_result3__4_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_result3__4_UNDERFLOW_UNCONNECTED\
    );
result3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => result3_0,
      I1 => result3_1,
      I2 => result3_2,
      I3 => result3_3(2),
      I4 => result3_3(3),
      I5 => \^axi_awaddr_reg[2]\,
      O => \^kd\
    );
\result3_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[28]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[28]\,
      O => \result3_i_10__2_n_0\
    );
\result3_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[27]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[27]\,
      O => \result3_i_11__2_n_0\
    );
\result3_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[26]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[26]\,
      O => \result3_i_12__2_n_0\
    );
\result3_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[25]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[25]\,
      O => \result3_i_13__2_n_0\
    );
\result3_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[24]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[24]\,
      O => \result3_i_14__2_n_0\
    );
\result3_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[23]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[23]\,
      O => \result3_i_15__2_n_0\
    );
\result3_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[22]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[22]\,
      O => \result3_i_16__2_n_0\
    );
\result3_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[21]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[21]\,
      O => \result3_i_17__2_n_0\
    );
\result3_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[20]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[20]\,
      O => \result3_i_18__2_n_0\
    );
\result3_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[19]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[19]\,
      O => \result3_i_19__2_n_0\
    );
\result3_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[18]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[18]\,
      O => \result3_i_20__2_n_0\
    );
\result3_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[17]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[17]\,
      O => \result3_i_21__2_n_0\
    );
\result3_i_22__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[16]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[16]\,
      O => \result3_i_22__2_n_0\
    );
\result3_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3_i_3__2_n_0\,
      CO(3) => \NLW_result3_i_2__2_CO_UNCONNECTED\(3),
      CO(2) => \result3_i_2__2_n_1\,
      CO(1) => \result3_i_2__2_n_2\,
      CO(0) => \result3_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \lastError[30]_i_1__2_n_0\,
      DI(1) => \lastError[29]_i_1__2_n_0\,
      DI(0) => \lastError[28]_i_1__2_n_0\,
      O(3) => \result3_i_2__2_n_4\,
      O(2) => \result3_i_2__2_n_5\,
      O(1) => \result3_i_2__2_n_6\,
      O(0) => \result3_i_2__2_n_7\,
      S(3) => \result3_i_7__1_n_0\,
      S(2) => \result3_i_8__2_n_0\,
      S(1) => \result3_i_9__2_n_0\,
      S(0) => \result3_i_10__2_n_0\
    );
\result3_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3_i_4__2_n_0\,
      CO(3) => \result3_i_3__2_n_0\,
      CO(2) => \result3_i_3__2_n_1\,
      CO(1) => \result3_i_3__2_n_2\,
      CO(0) => \result3_i_3__2_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[27]_i_1__2_n_0\,
      DI(2) => \lastError[26]_i_1__2_n_0\,
      DI(1) => \lastError[25]_i_1__2_n_0\,
      DI(0) => \lastError[24]_i_1__2_n_0\,
      O(3) => \result3_i_3__2_n_4\,
      O(2) => \result3_i_3__2_n_5\,
      O(1) => \result3_i_3__2_n_6\,
      O(0) => \result3_i_3__2_n_7\,
      S(3) => \result3_i_11__2_n_0\,
      S(2) => \result3_i_12__2_n_0\,
      S(1) => \result3_i_13__2_n_0\,
      S(0) => \result3_i_14__2_n_0\
    );
\result3_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3_i_5__2_n_0\,
      CO(3) => \result3_i_4__2_n_0\,
      CO(2) => \result3_i_4__2_n_1\,
      CO(1) => \result3_i_4__2_n_2\,
      CO(0) => \result3_i_4__2_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[23]_i_1__2_n_0\,
      DI(2) => \lastError[22]_i_1__2_n_0\,
      DI(1) => \lastError[21]_i_1__2_n_0\,
      DI(0) => \lastError[20]_i_1__2_n_0\,
      O(3) => \result3_i_4__2_n_4\,
      O(2) => \result3_i_4__2_n_5\,
      O(1) => \result3_i_4__2_n_6\,
      O(0) => \result3_i_4__2_n_7\,
      S(3) => \result3_i_15__2_n_0\,
      S(2) => \result3_i_16__2_n_0\,
      S(1) => \result3_i_17__2_n_0\,
      S(0) => \result3_i_18__2_n_0\
    );
\result3_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result3__0_i_1__2_n_0\,
      CO(3) => \result3_i_5__2_n_0\,
      CO(2) => \result3_i_5__2_n_1\,
      CO(1) => \result3_i_5__2_n_2\,
      CO(0) => \result3_i_5__2_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[19]_i_1__2_n_0\,
      DI(2) => \lastError[18]_i_1__2_n_0\,
      DI(1) => \lastError[17]_i_1__2_n_0\,
      DI(0) => \lastError[16]_i_1__2_n_0\,
      O(3) => \result3_i_5__2_n_4\,
      O(2) => \result3_i_5__2_n_5\,
      O(1) => \result3_i_5__2_n_6\,
      O(0) => \result3_i_5__2_n_7\,
      S(3) => \result3_i_19__2_n_0\,
      S(2) => \result3_i_20__2_n_0\,
      S(1) => \result3_i_21__2_n_0\,
      S(0) => \result3_i_22__2_n_0\
    );
\result3_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => result3_3(0),
      I1 => result3_3(1),
      O => \^axi_awaddr_reg[2]\
    );
\result3_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[31]_i_2__2_n_0\,
      I1 => \lastError_reg_n_0_[31]\,
      O => \result3_i_7__1_n_0\
    );
\result3_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[30]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[30]\,
      O => \result3_i_8__2_n_0\
    );
\result3_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lastError[29]_i_1__2_n_0\,
      I1 => \lastError_reg_n_0_[29]\,
      O => \result3_i_9__2_n_0\
    );
update_controller_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \p_1_in__0\,
      Q => update_controller_prev,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity roboy_plexus_myoControl_3_1_SpiControl is
  port (
    write_ack_prev : out STD_LOGIC;
    wren : out STD_LOGIC;
    spi_done_reg_0 : out STD_LOGIC;
    data_read_valid_prev : out STD_LOGIC;
    \numberOfWordsTransmitted_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \motor_reg[0]\ : out STD_LOGIC;
    \motor_reg[0]_0\ : out STD_LOGIC;
    \motor_reg[1]\ : out STD_LOGIC;
    \motor_reg[0]_1\ : out STD_LOGIC;
    delay_counter : out STD_LOGIC;
    myocontrol_aresetn_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \motor_reg[0]_2\ : out STD_LOGIC;
    \motor_reg[0]_3\ : out STD_LOGIC;
    \motor_reg[1]_0\ : out STD_LOGIC;
    positions : out STD_LOGIC;
    axi_awready_reg : out STD_LOGIC;
    spi_done_prev_reg : out STD_LOGIC;
    myocontrol_aresetn_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \motor_reg[0]_4\ : out STD_LOGIC;
    \motor_reg[0]_5\ : out STD_LOGIC;
    \motor_reg[1]_1\ : out STD_LOGIC;
    \motor_reg[3]\ : out STD_LOGIC;
    \motor_reg[4]\ : out STD_LOGIC;
    \motor_reg[5]\ : out STD_LOGIC;
    \motor_reg[6]\ : out STD_LOGIC;
    \motor_reg[7]\ : out STD_LOGIC;
    start_frame3 : out STD_LOGIC;
    di_i : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \velocity_reg[0]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \current_reg[0]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \displacement_reg[0]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_ack : in STD_LOGIC;
    myocontrol_aclk : in STD_LOGIC;
    do_valid_o : in STD_LOGIC;
    motor : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \displacements_reg[3][31]\ : in STD_LOGIC;
    motor1 : in STD_LOGIC;
    \delay_counter_reg[0]_0\ : in STD_LOGIC;
    \delay_counter_reg[0]_1\ : in STD_LOGIC;
    \delay_counter_reg[0]_2\ : in STD_LOGIC;
    myocontrol_aresetn : in STD_LOGIC;
    \pid_update_reg[0]\ : in STD_LOGIC;
    \displacements_reg[0][31]\ : in STD_LOGIC;
    \motor_reg[0]_6\ : in STD_LOGIC;
    \motor_reg[0]_7\ : in STD_LOGIC;
    myocontrol_awvalid : in STD_LOGIC;
    myocontrol_wvalid : in STD_LOGIC;
    \motor_reg[5]_0\ : in STD_LOGIC;
    \motor_reg[6]_0\ : in STD_LOGIC;
    \numberOfWordsTransmitted_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_frame_reg_0 : in STD_LOGIC;
    di_req_o : in STD_LOGIC;
    spi_activated : in STD_LOGIC;
    start_spi_transmission : in STD_LOGIC;
    spi_done_reg_1 : in STD_LOGIC;
    pwmRef : in STD_LOGIC_VECTOR ( 14 downto 0 );
    D : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \numberOfWordsTransmitted_reg[7]_0\ : in STD_LOGIC;
    \numberOfWordsReceived_reg[0]_0\ : in STD_LOGIC;
    \numberOfWordsReceived_reg[7]_0\ : in STD_LOGIC
  );
end roboy_plexus_myoControl_3_1_SpiControl;

architecture STRUCTURE of roboy_plexus_myoControl_3_1_SpiControl is
  signal \Word[1]_i_1_n_0\ : STD_LOGIC;
  signal \Word[1]_i_4_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \current[0]_i_1_n_0\ : STD_LOGIC;
  signal \^data_read_valid_prev\ : STD_LOGIC;
  signal \delay_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \delay_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \delay_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \delay_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \delay_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \delay_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \delay_counter[5]_i_3_n_0\ : STD_LOGIC;
  signal \delay_counter[5]_i_4_n_0\ : STD_LOGIC;
  signal \delay_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \delay_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \delay_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \delay_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \delay_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \delay_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \displacement[0]_i_1_n_0\ : STD_LOGIC;
  signal \motor[7]_i_4_n_0\ : STD_LOGIC;
  signal next_value_i_1_n_0 : STD_LOGIC;
  signal next_value_reg_n_0 : STD_LOGIC;
  signal numberOfWordsReceived0 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \numberOfWordsReceived[0]_i_1_n_0\ : STD_LOGIC;
  signal \numberOfWordsReceived[1]_i_1_n_0\ : STD_LOGIC;
  signal \numberOfWordsReceived[3]_i_1_n_0\ : STD_LOGIC;
  signal \numberOfWordsReceived[5]_i_1_n_0\ : STD_LOGIC;
  signal \numberOfWordsReceived[7]_i_4_n_0\ : STD_LOGIC;
  signal numberOfWordsReceived_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \numberOfWordsTransmitted[7]_i_4_n_0\ : STD_LOGIC;
  signal numberOfWordsTransmitted_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^numberofwordstransmitted_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \position[0]_i_1_n_0\ : STD_LOGIC;
  signal \position[0]_i_2_n_0\ : STD_LOGIC;
  signal \position[16]_i_1_n_0\ : STD_LOGIC;
  signal \positions[0][31]_i_2_n_0\ : STD_LOGIC;
  signal spi_done_i_1_n_0 : STD_LOGIC;
  signal \^spi_done_prev_reg\ : STD_LOGIC;
  signal \^spi_done_reg_0\ : STD_LOGIC;
  signal start_frame1 : STD_LOGIC;
  signal \^start_frame3\ : STD_LOGIC;
  signal start_frame_i_1_n_0 : STD_LOGIC;
  signal start_frame_reg_n_0 : STD_LOGIC;
  signal \velocity[0]_i_1_n_0\ : STD_LOGIC;
  signal \^wren\ : STD_LOGIC;
  signal wren_i_1_n_0 : STD_LOGIC;
  signal wren_i_2_n_0 : STD_LOGIC;
  signal \^write_ack_prev\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \actual_update_frequency[25]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \delay_counter[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \delay_counter[0]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \delay_counter[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \delay_counter[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \delay_counter[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \delay_counter[5]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \delay_counter[5]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \delay_counter[5]_i_4\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \displacements[0][31]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \displacements[1][31]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \displacements[2][31]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \displacements[3][31]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \motor[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \motor[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \motor[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \motor[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \motor[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \motor[7]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \motor[7]_i_4\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \numberOfWordsReceived[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \numberOfWordsReceived[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \numberOfWordsReceived[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \numberOfWordsReceived[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \numberOfWordsReceived[7]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \numberOfWordsReceived[7]_i_4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \numberOfWordsTransmitted[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \numberOfWordsTransmitted[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \numberOfWordsTransmitted[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \numberOfWordsTransmitted[5]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \numberOfWordsTransmitted[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \numberOfWordsTransmitted[7]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \pid_update[7]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \positions[0][31]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \positions[0][31]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \positions[1][31]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \positions[2][31]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \positions[3][31]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of wren_i_1 : label is "soft_lutpair96";
begin
  data_read_valid_prev <= \^data_read_valid_prev\;
  \numberOfWordsTransmitted_reg[0]_0\(0) <= \^numberofwordstransmitted_reg[0]_0\(0);
  spi_done_prev_reg <= \^spi_done_prev_reg\;
  spi_done_reg_0 <= \^spi_done_reg_0\;
  start_frame3 <= \^start_frame3\;
  wren <= \^wren\;
  write_ack_prev <= \^write_ack_prev\;
\Word[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => start_frame1,
      I1 => \^numberofwordstransmitted_reg[0]_0\(0),
      I2 => \Word[1]_i_4_n_0\,
      I3 => numberOfWordsTransmitted_reg(1),
      I4 => numberOfWordsTransmitted_reg(2),
      O => \Word[1]_i_1_n_0\
    );
\Word[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => next_value_reg_n_0,
      I1 => di_req_o,
      I2 => start_frame_reg_n_0,
      I3 => \^start_frame3\,
      O => start_frame1
    );
\Word[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => numberOfWordsTransmitted_reg(7),
      I1 => numberOfWordsTransmitted_reg(6),
      I2 => numberOfWordsTransmitted_reg(5),
      I3 => numberOfWordsTransmitted_reg(3),
      I4 => numberOfWordsTransmitted_reg(4),
      O => \Word[1]_i_4_n_0\
    );
\Word[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010001"
    )
        port map (
      I0 => numberOfWordsTransmitted_reg(6),
      I1 => numberOfWordsTransmitted_reg(7),
      I2 => numberOfWordsTransmitted_reg(4),
      I3 => numberOfWordsTransmitted_reg(5),
      I4 => numberOfWordsTransmitted_reg(3),
      I5 => numberOfWordsTransmitted_reg(2),
      O => \^start_frame3\
    );
\Word_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => start_frame1,
      D => pwmRef(5),
      Q => di_i(5),
      R => \Word[1]_i_1_n_0\
    );
\Word_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => start_frame1,
      D => pwmRef(4),
      Q => di_i(4),
      R => \Word[1]_i_1_n_0\
    );
\Word_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => start_frame1,
      D => pwmRef(3),
      Q => di_i(3),
      R => \Word[1]_i_1_n_0\
    );
\Word_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => start_frame1,
      D => pwmRef(2),
      Q => di_i(2),
      R => \Word[1]_i_1_n_0\
    );
\Word_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => start_frame1,
      D => pwmRef(1),
      Q => di_i(1),
      R => \Word[1]_i_1_n_0\
    );
\Word_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => start_frame1,
      D => pwmRef(0),
      Q => di_i(0),
      R => \Word[1]_i_1_n_0\
    );
\Word_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => start_frame1,
      D => pwmRef(14),
      Q => di_i(14),
      R => \Word[1]_i_1_n_0\
    );
\Word_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => start_frame1,
      D => pwmRef(13),
      Q => di_i(13),
      R => \Word[1]_i_1_n_0\
    );
\Word_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => start_frame1,
      D => pwmRef(12),
      Q => di_i(12),
      R => \Word[1]_i_1_n_0\
    );
\Word_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => start_frame1,
      D => pwmRef(11),
      Q => di_i(11),
      R => \Word[1]_i_1_n_0\
    );
\Word_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => start_frame1,
      D => pwmRef(10),
      Q => di_i(10),
      R => \Word[1]_i_1_n_0\
    );
\Word_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => start_frame1,
      D => pwmRef(9),
      Q => di_i(9),
      R => \Word[1]_i_1_n_0\
    );
\Word_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => start_frame1,
      D => pwmRef(8),
      Q => di_i(8),
      R => \Word[1]_i_1_n_0\
    );
\Word_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => start_frame1,
      D => pwmRef(7),
      Q => di_i(7),
      R => \Word[1]_i_1_n_0\
    );
\Word_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => start_frame1,
      D => pwmRef(6),
      Q => di_i(6),
      R => \Word[1]_i_1_n_0\
    );
\actual_update_frequency[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => myocontrol_aresetn,
      I1 => counter,
      O => E(0)
    );
\actual_update_frequency[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040700000"
    )
        port map (
      I0 => \delay_counter_reg[0]_1\,
      I1 => \delay_counter_reg[0]_2\,
      I2 => \^spi_done_reg_0\,
      I3 => \pid_update_reg[0]\,
      I4 => \delay_counter_reg[0]_0\,
      I5 => motor1,
      O => counter
    );
\counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => counter,
      I1 => myocontrol_aresetn,
      O => myocontrol_aresetn_0
    );
\current[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => numberOfWordsReceived_reg(3),
      I1 => numberOfWordsReceived_reg(2),
      I2 => numberOfWordsReceived_reg(0),
      I3 => numberOfWordsReceived_reg(1),
      I4 => \position[0]_i_2_n_0\,
      O => \current[0]_i_1_n_0\
    );
\current_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \current[0]_i_1_n_0\,
      D => D(14),
      Q => \current_reg[0]_0\(14),
      R => '0'
    );
\current_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \current[0]_i_1_n_0\,
      D => D(4),
      Q => \current_reg[0]_0\(4),
      R => '0'
    );
\current_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \current[0]_i_1_n_0\,
      D => D(3),
      Q => \current_reg[0]_0\(3),
      R => '0'
    );
\current_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \current[0]_i_1_n_0\,
      D => D(2),
      Q => \current_reg[0]_0\(2),
      R => '0'
    );
\current_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \current[0]_i_1_n_0\,
      D => D(1),
      Q => \current_reg[0]_0\(1),
      R => '0'
    );
\current_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \current[0]_i_1_n_0\,
      D => D(0),
      Q => \current_reg[0]_0\(0),
      R => '0'
    );
\current_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \current[0]_i_1_n_0\,
      D => D(13),
      Q => \current_reg[0]_0\(13),
      R => '0'
    );
\current_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \current[0]_i_1_n_0\,
      D => D(12),
      Q => \current_reg[0]_0\(12),
      R => '0'
    );
\current_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \current[0]_i_1_n_0\,
      D => D(11),
      Q => \current_reg[0]_0\(11),
      R => '0'
    );
\current_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \current[0]_i_1_n_0\,
      D => D(10),
      Q => \current_reg[0]_0\(10),
      R => '0'
    );
\current_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \current[0]_i_1_n_0\,
      D => D(9),
      Q => \current_reg[0]_0\(9),
      R => '0'
    );
\current_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \current[0]_i_1_n_0\,
      D => D(8),
      Q => \current_reg[0]_0\(8),
      R => '0'
    );
\current_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \current[0]_i_1_n_0\,
      D => D(7),
      Q => \current_reg[0]_0\(7),
      R => '0'
    );
\current_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \current[0]_i_1_n_0\,
      D => D(6),
      Q => \current_reg[0]_0\(6),
      R => '0'
    );
\current_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \current[0]_i_1_n_0\,
      D => D(5),
      Q => \current_reg[0]_0\(5),
      R => '0'
    );
data_read_valid_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => do_valid_o,
      Q => \^data_read_valid_prev\,
      R => '0'
    );
\delay_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \delay_counter[5]_i_3_n_0\,
      I1 => \delay_counter_reg_n_0_[0]\,
      O => \delay_counter[0]_i_1_n_0\
    );
\delay_counter[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0200000"
    )
        port map (
      I0 => \^spi_done_reg_0\,
      I1 => motor1,
      I2 => \delay_counter_reg[0]_0\,
      I3 => \delay_counter_reg[0]_1\,
      I4 => \delay_counter_reg[0]_2\,
      O => delay_counter
    );
\delay_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \delay_counter[5]_i_3_n_0\,
      I1 => \delay_counter_reg_n_0_[0]\,
      I2 => \delay_counter_reg_n_0_[1]\,
      O => \delay_counter[1]_i_1_n_0\
    );
\delay_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \delay_counter[5]_i_3_n_0\,
      I1 => \delay_counter_reg_n_0_[1]\,
      I2 => \delay_counter_reg_n_0_[0]\,
      I3 => \delay_counter_reg_n_0_[2]\,
      O => \delay_counter[2]_i_1_n_0\
    );
\delay_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \delay_counter[5]_i_3_n_0\,
      I1 => \delay_counter_reg_n_0_[0]\,
      I2 => \delay_counter_reg_n_0_[1]\,
      I3 => \delay_counter_reg_n_0_[2]\,
      I4 => \delay_counter_reg_n_0_[3]\,
      O => \delay_counter[3]_i_1_n_0\
    );
\delay_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \delay_counter[5]_i_3_n_0\,
      I1 => \delay_counter_reg_n_0_[2]\,
      I2 => \delay_counter_reg_n_0_[1]\,
      I3 => \delay_counter_reg_n_0_[0]\,
      I4 => \delay_counter_reg_n_0_[3]\,
      I5 => \delay_counter_reg_n_0_[4]\,
      O => \delay_counter[4]_i_1_n_0\
    );
\delay_counter[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \delay_counter[5]_i_3_n_0\,
      I1 => start_frame1,
      O => \delay_counter[5]_i_1_n_0\
    );
\delay_counter[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \delay_counter[5]_i_3_n_0\,
      I1 => \delay_counter_reg_n_0_[4]\,
      I2 => \delay_counter[5]_i_4_n_0\,
      I3 => \delay_counter_reg_n_0_[5]\,
      O => \delay_counter[5]_i_2_n_0\
    );
\delay_counter[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => wren_i_2_n_0,
      I1 => \^wren\,
      I2 => next_value_reg_n_0,
      O => \delay_counter[5]_i_3_n_0\
    );
\delay_counter[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \delay_counter_reg_n_0_[3]\,
      I1 => \delay_counter_reg_n_0_[0]\,
      I2 => \delay_counter_reg_n_0_[1]\,
      I3 => \delay_counter_reg_n_0_[2]\,
      O => \delay_counter[5]_i_4_n_0\
    );
\delay_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \delay_counter[5]_i_1_n_0\,
      D => \delay_counter[0]_i_1_n_0\,
      Q => \delay_counter_reg_n_0_[0]\,
      R => '0'
    );
\delay_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \delay_counter[5]_i_1_n_0\,
      D => \delay_counter[1]_i_1_n_0\,
      Q => \delay_counter_reg_n_0_[1]\,
      R => '0'
    );
\delay_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \delay_counter[5]_i_1_n_0\,
      D => \delay_counter[2]_i_1_n_0\,
      Q => \delay_counter_reg_n_0_[2]\,
      R => '0'
    );
\delay_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \delay_counter[5]_i_1_n_0\,
      D => \delay_counter[3]_i_1_n_0\,
      Q => \delay_counter_reg_n_0_[3]\,
      R => '0'
    );
\delay_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \delay_counter[5]_i_1_n_0\,
      D => \delay_counter[4]_i_1_n_0\,
      Q => \delay_counter_reg_n_0_[4]\,
      R => '0'
    );
\delay_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \delay_counter[5]_i_1_n_0\,
      D => \delay_counter[5]_i_2_n_0\,
      Q => \delay_counter_reg_n_0_[5]\,
      R => '0'
    );
\displacement[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => numberOfWordsReceived_reg(3),
      I1 => numberOfWordsReceived_reg(2),
      I2 => numberOfWordsReceived_reg(0),
      I3 => numberOfWordsReceived_reg(1),
      I4 => \position[0]_i_2_n_0\,
      O => \displacement[0]_i_1_n_0\
    );
\displacement_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \displacement[0]_i_1_n_0\,
      D => D(14),
      Q => \displacement_reg[0]_0\(14),
      R => '0'
    );
\displacement_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \displacement[0]_i_1_n_0\,
      D => D(4),
      Q => \displacement_reg[0]_0\(4),
      R => '0'
    );
\displacement_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \displacement[0]_i_1_n_0\,
      D => D(3),
      Q => \displacement_reg[0]_0\(3),
      R => '0'
    );
\displacement_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \displacement[0]_i_1_n_0\,
      D => D(2),
      Q => \displacement_reg[0]_0\(2),
      R => '0'
    );
\displacement_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \displacement[0]_i_1_n_0\,
      D => D(1),
      Q => \displacement_reg[0]_0\(1),
      R => '0'
    );
\displacement_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \displacement[0]_i_1_n_0\,
      D => D(0),
      Q => \displacement_reg[0]_0\(0),
      R => '0'
    );
\displacement_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \displacement[0]_i_1_n_0\,
      D => D(13),
      Q => \displacement_reg[0]_0\(13),
      R => '0'
    );
\displacement_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \displacement[0]_i_1_n_0\,
      D => D(12),
      Q => \displacement_reg[0]_0\(12),
      R => '0'
    );
\displacement_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \displacement[0]_i_1_n_0\,
      D => D(11),
      Q => \displacement_reg[0]_0\(11),
      R => '0'
    );
\displacement_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \displacement[0]_i_1_n_0\,
      D => D(10),
      Q => \displacement_reg[0]_0\(10),
      R => '0'
    );
\displacement_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \displacement[0]_i_1_n_0\,
      D => D(9),
      Q => \displacement_reg[0]_0\(9),
      R => '0'
    );
\displacement_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \displacement[0]_i_1_n_0\,
      D => D(8),
      Q => \displacement_reg[0]_0\(8),
      R => '0'
    );
\displacement_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \displacement[0]_i_1_n_0\,
      D => D(7),
      Q => \displacement_reg[0]_0\(7),
      R => '0'
    );
\displacement_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \displacement[0]_i_1_n_0\,
      D => D(6),
      Q => \displacement_reg[0]_0\(6),
      R => '0'
    );
\displacement_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \displacement[0]_i_1_n_0\,
      D => D(5),
      Q => \displacement_reg[0]_0\(5),
      R => '0'
    );
\displacements[0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \positions[0][31]_i_2_n_0\,
      I1 => motor(0),
      I2 => motor(1),
      I3 => \displacements_reg[3][31]\,
      O => \motor_reg[0]_1\
    );
\displacements[1][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \positions[0][31]_i_2_n_0\,
      I1 => motor(1),
      I2 => motor(0),
      I3 => \displacements_reg[3][31]\,
      O => \motor_reg[1]\
    );
\displacements[2][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \positions[0][31]_i_2_n_0\,
      I1 => motor(0),
      I2 => motor(1),
      I3 => \displacements_reg[3][31]\,
      O => \motor_reg[0]_0\
    );
\displacements[3][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \positions[0][31]_i_2_n_0\,
      I1 => motor(0),
      I2 => motor(1),
      I3 => \displacements_reg[3][31]\,
      O => \motor_reg[0]\
    );
\motor[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \motor[7]_i_4_n_0\,
      I1 => motor(0),
      O => \motor_reg[0]_4\
    );
\motor[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \motor[7]_i_4_n_0\,
      I1 => motor(0),
      I2 => motor(1),
      O => \motor_reg[0]_5\
    );
\motor[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \motor[7]_i_4_n_0\,
      I1 => motor(1),
      I2 => motor(0),
      I3 => motor(2),
      O => \motor_reg[1]_1\
    );
\motor[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \motor[7]_i_4_n_0\,
      I1 => motor(3),
      I2 => motor(2),
      I3 => motor(0),
      I4 => motor(1),
      O => \motor_reg[3]\
    );
\motor[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \motor[7]_i_4_n_0\,
      I1 => motor(4),
      I2 => motor(3),
      I3 => motor(1),
      I4 => motor(0),
      I5 => motor(2),
      O => \motor_reg[4]\
    );
\motor[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \motor[7]_i_4_n_0\,
      I1 => motor(5),
      I2 => motor(4),
      I3 => motor(2),
      I4 => \motor_reg[5]_0\,
      I5 => motor(3),
      O => \motor_reg[5]\
    );
\motor[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \motor[7]_i_4_n_0\,
      I1 => motor(6),
      I2 => \motor_reg[6]_0\,
      O => \motor_reg[6]\
    );
\motor[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \^spi_done_prev_reg\,
      I1 => \motor_reg[0]_6\,
      I2 => \motor_reg[0]_7\,
      I3 => myocontrol_awvalid,
      I4 => myocontrol_wvalid,
      I5 => myocontrol_aresetn,
      O => axi_awready_reg
    );
\motor[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \motor[7]_i_4_n_0\,
      I1 => motor(7),
      I2 => motor(6),
      I3 => \motor_reg[6]_0\,
      O => \motor_reg[7]\
    );
\motor[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20703030"
    )
        port map (
      I0 => motor1,
      I1 => \pid_update_reg[0]\,
      I2 => \^spi_done_reg_0\,
      I3 => \delay_counter_reg[0]_1\,
      I4 => \delay_counter_reg[0]_2\,
      O => \^spi_done_prev_reg\
    );
\motor[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCDC"
    )
        port map (
      I0 => \^spi_done_reg_0\,
      I1 => motor1,
      I2 => \delay_counter_reg[0]_2\,
      I3 => \delay_counter_reg[0]_1\,
      O => \motor[7]_i_4_n_0\
    );
next_value_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF04FF"
    )
        port map (
      I0 => start_frame1,
      I1 => wr_ack,
      I2 => \^write_ack_prev\,
      I3 => start_frame_reg_0,
      I4 => next_value_reg_n_0,
      O => next_value_i_1_n_0
    );
next_value_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => next_value_i_1_n_0,
      Q => next_value_reg_n_0,
      R => '0'
    );
\numberOfWordsReceived[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numberOfWordsReceived_reg(0),
      O => \numberOfWordsReceived[0]_i_1_n_0\
    );
\numberOfWordsReceived[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF002000"
    )
        port map (
      I0 => numberOfWordsReceived_reg(0),
      I1 => do_valid_o,
      I2 => \^data_read_valid_prev\,
      I3 => start_frame_reg_0,
      I4 => numberOfWordsReceived_reg(1),
      O => \numberOfWordsReceived[1]_i_1_n_0\
    );
\numberOfWordsReceived[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => numberOfWordsReceived_reg(1),
      I1 => numberOfWordsReceived_reg(0),
      I2 => numberOfWordsReceived_reg(2),
      O => numberOfWordsReceived0(2)
    );
\numberOfWordsReceived[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF80000000"
    )
        port map (
      I0 => start_frame_reg_0,
      I1 => numberOfWordsReceived_reg(0),
      I2 => numberOfWordsReceived_reg(1),
      I3 => numberOfWordsReceived_reg(2),
      I4 => \numberOfWordsReceived_reg[7]_0\,
      I5 => numberOfWordsReceived_reg(3),
      O => \numberOfWordsReceived[3]_i_1_n_0\
    );
\numberOfWordsReceived[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => numberOfWordsReceived_reg(3),
      I1 => numberOfWordsReceived_reg(2),
      I2 => numberOfWordsReceived_reg(1),
      I3 => numberOfWordsReceived_reg(0),
      I4 => numberOfWordsReceived_reg(4),
      O => numberOfWordsReceived0(4)
    );
\numberOfWordsReceived[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF002000"
    )
        port map (
      I0 => \numberOfWordsReceived[7]_i_4_n_0\,
      I1 => do_valid_o,
      I2 => \^data_read_valid_prev\,
      I3 => start_frame_reg_0,
      I4 => numberOfWordsReceived_reg(5),
      O => \numberOfWordsReceived[5]_i_1_n_0\
    );
\numberOfWordsReceived[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => numberOfWordsReceived_reg(5),
      I1 => \numberOfWordsReceived[7]_i_4_n_0\,
      I2 => numberOfWordsReceived_reg(6),
      O => numberOfWordsReceived0(6)
    );
\numberOfWordsReceived[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => numberOfWordsReceived_reg(6),
      I1 => \numberOfWordsReceived[7]_i_4_n_0\,
      I2 => numberOfWordsReceived_reg(5),
      I3 => numberOfWordsReceived_reg(7),
      O => numberOfWordsReceived0(7)
    );
\numberOfWordsReceived[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => numberOfWordsReceived_reg(4),
      I1 => numberOfWordsReceived_reg(3),
      I2 => numberOfWordsReceived_reg(2),
      I3 => numberOfWordsReceived_reg(1),
      I4 => numberOfWordsReceived_reg(0),
      O => \numberOfWordsReceived[7]_i_4_n_0\
    );
\numberOfWordsReceived_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \numberOfWordsReceived_reg[7]_0\,
      D => \numberOfWordsReceived[0]_i_1_n_0\,
      Q => numberOfWordsReceived_reg(0),
      R => \numberOfWordsReceived_reg[0]_0\
    );
\numberOfWordsReceived_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \numberOfWordsReceived[1]_i_1_n_0\,
      Q => numberOfWordsReceived_reg(1),
      R => '0'
    );
\numberOfWordsReceived_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \numberOfWordsReceived_reg[7]_0\,
      D => numberOfWordsReceived0(2),
      Q => numberOfWordsReceived_reg(2),
      R => \numberOfWordsReceived_reg[0]_0\
    );
\numberOfWordsReceived_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \numberOfWordsReceived[3]_i_1_n_0\,
      Q => numberOfWordsReceived_reg(3),
      R => '0'
    );
\numberOfWordsReceived_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \numberOfWordsReceived_reg[7]_0\,
      D => numberOfWordsReceived0(4),
      Q => numberOfWordsReceived_reg(4),
      R => \numberOfWordsReceived_reg[0]_0\
    );
\numberOfWordsReceived_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \numberOfWordsReceived[5]_i_1_n_0\,
      Q => numberOfWordsReceived_reg(5),
      R => '0'
    );
\numberOfWordsReceived_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \numberOfWordsReceived_reg[7]_0\,
      D => numberOfWordsReceived0(6),
      Q => numberOfWordsReceived_reg(6),
      R => \numberOfWordsReceived_reg[0]_0\
    );
\numberOfWordsReceived_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \numberOfWordsReceived_reg[7]_0\,
      D => numberOfWordsReceived0(7),
      Q => numberOfWordsReceived_reg(7),
      R => \numberOfWordsReceived_reg[0]_0\
    );
\numberOfWordsTransmitted[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => start_frame_reg_0,
      I1 => \^numberofwordstransmitted_reg[0]_0\(0),
      I2 => numberOfWordsTransmitted_reg(1),
      O => p_0_in(1)
    );
\numberOfWordsTransmitted[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => start_frame_reg_0,
      I1 => numberOfWordsTransmitted_reg(2),
      I2 => numberOfWordsTransmitted_reg(1),
      I3 => \^numberofwordstransmitted_reg[0]_0\(0),
      O => p_0_in(2)
    );
\numberOfWordsTransmitted[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => start_frame_reg_0,
      I1 => numberOfWordsTransmitted_reg(1),
      I2 => \^numberofwordstransmitted_reg[0]_0\(0),
      I3 => numberOfWordsTransmitted_reg(2),
      I4 => numberOfWordsTransmitted_reg(3),
      O => p_0_in(3)
    );
\numberOfWordsTransmitted[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => start_frame_reg_0,
      I1 => numberOfWordsTransmitted_reg(4),
      I2 => numberOfWordsTransmitted_reg(1),
      I3 => \^numberofwordstransmitted_reg[0]_0\(0),
      I4 => numberOfWordsTransmitted_reg(2),
      I5 => numberOfWordsTransmitted_reg(3),
      O => p_0_in(4)
    );
\numberOfWordsTransmitted[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \numberOfWordsTransmitted[7]_i_4_n_0\,
      I1 => start_frame_reg_0,
      I2 => numberOfWordsTransmitted_reg(5),
      O => p_0_in(5)
    );
\numberOfWordsTransmitted[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => start_frame_reg_0,
      I1 => numberOfWordsTransmitted_reg(6),
      I2 => \numberOfWordsTransmitted[7]_i_4_n_0\,
      I3 => numberOfWordsTransmitted_reg(5),
      O => p_0_in(6)
    );
\numberOfWordsTransmitted[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => start_frame_reg_0,
      I1 => numberOfWordsTransmitted_reg(7),
      I2 => numberOfWordsTransmitted_reg(5),
      I3 => \numberOfWordsTransmitted[7]_i_4_n_0\,
      I4 => numberOfWordsTransmitted_reg(6),
      O => p_0_in(7)
    );
\numberOfWordsTransmitted[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => numberOfWordsTransmitted_reg(4),
      I1 => numberOfWordsTransmitted_reg(3),
      I2 => numberOfWordsTransmitted_reg(2),
      I3 => \^numberofwordstransmitted_reg[0]_0\(0),
      I4 => numberOfWordsTransmitted_reg(1),
      O => \numberOfWordsTransmitted[7]_i_4_n_0\
    );
\numberOfWordsTransmitted_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \numberOfWordsTransmitted_reg[7]_0\,
      D => \numberOfWordsTransmitted_reg[0]_1\(0),
      Q => \^numberofwordstransmitted_reg[0]_0\(0),
      R => '0'
    );
\numberOfWordsTransmitted_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \numberOfWordsTransmitted_reg[7]_0\,
      D => p_0_in(1),
      Q => numberOfWordsTransmitted_reg(1),
      R => '0'
    );
\numberOfWordsTransmitted_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \numberOfWordsTransmitted_reg[7]_0\,
      D => p_0_in(2),
      Q => numberOfWordsTransmitted_reg(2),
      R => '0'
    );
\numberOfWordsTransmitted_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \numberOfWordsTransmitted_reg[7]_0\,
      D => p_0_in(3),
      Q => numberOfWordsTransmitted_reg(3),
      R => '0'
    );
\numberOfWordsTransmitted_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \numberOfWordsTransmitted_reg[7]_0\,
      D => p_0_in(4),
      Q => numberOfWordsTransmitted_reg(4),
      R => '0'
    );
\numberOfWordsTransmitted_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \numberOfWordsTransmitted_reg[7]_0\,
      D => p_0_in(5),
      Q => numberOfWordsTransmitted_reg(5),
      R => '0'
    );
\numberOfWordsTransmitted_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \numberOfWordsTransmitted_reg[7]_0\,
      D => p_0_in(6),
      Q => numberOfWordsTransmitted_reg(6),
      R => '0'
    );
\numberOfWordsTransmitted_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \numberOfWordsTransmitted_reg[7]_0\,
      D => p_0_in(7),
      Q => numberOfWordsTransmitted_reg(7),
      R => '0'
    );
\pid_update[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => myocontrol_aresetn,
      I1 => \^spi_done_reg_0\,
      I2 => \pid_update_reg[0]\,
      I3 => \delay_counter_reg[0]_0\,
      O => myocontrol_aresetn_1(0)
    );
\position[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => numberOfWordsReceived_reg(2),
      I1 => numberOfWordsReceived_reg(3),
      I2 => numberOfWordsReceived_reg(0),
      I3 => numberOfWordsReceived_reg(1),
      I4 => \position[0]_i_2_n_0\,
      O => \position[0]_i_1_n_0\
    );
\position[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => do_valid_o,
      I1 => \^data_read_valid_prev\,
      I2 => numberOfWordsReceived_reg(7),
      I3 => numberOfWordsReceived_reg(6),
      I4 => numberOfWordsReceived_reg(5),
      I5 => numberOfWordsReceived_reg(4),
      O => \position[0]_i_2_n_0\
    );
\position[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => numberOfWordsReceived_reg(2),
      I1 => numberOfWordsReceived_reg(3),
      I2 => numberOfWordsReceived_reg(1),
      I3 => numberOfWordsReceived_reg(0),
      I4 => \position[0]_i_2_n_0\,
      O => \position[16]_i_1_n_0\
    );
\position_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[0]_i_1_n_0\,
      D => D(14),
      Q => Q(29),
      R => '0'
    );
\position_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[0]_i_1_n_0\,
      D => D(4),
      Q => Q(19),
      R => '0'
    );
\position_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[0]_i_1_n_0\,
      D => D(3),
      Q => Q(18),
      R => '0'
    );
\position_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[0]_i_1_n_0\,
      D => D(2),
      Q => Q(17),
      R => '0'
    );
\position_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[0]_i_1_n_0\,
      D => D(1),
      Q => Q(16),
      R => '0'
    );
\position_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[0]_i_1_n_0\,
      D => D(0),
      Q => Q(15),
      R => '0'
    );
\position_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[16]_i_1_n_0\,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\position_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[16]_i_1_n_0\,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\position_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[16]_i_1_n_0\,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\position_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[16]_i_1_n_0\,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\position_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[0]_i_1_n_0\,
      D => D(13),
      Q => Q(28),
      R => '0'
    );
\position_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[16]_i_1_n_0\,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\position_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[16]_i_1_n_0\,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
\position_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[16]_i_1_n_0\,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\position_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[16]_i_1_n_0\,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\position_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[16]_i_1_n_0\,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\position_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[16]_i_1_n_0\,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\position_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[16]_i_1_n_0\,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\position_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[16]_i_1_n_0\,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\position_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[16]_i_1_n_0\,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\position_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[16]_i_1_n_0\,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\position_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[0]_i_1_n_0\,
      D => D(12),
      Q => Q(27),
      R => '0'
    );
\position_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[16]_i_1_n_0\,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\position_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[0]_i_1_n_0\,
      D => D(11),
      Q => Q(26),
      R => '0'
    );
\position_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[0]_i_1_n_0\,
      D => D(10),
      Q => Q(25),
      R => '0'
    );
\position_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[0]_i_1_n_0\,
      D => D(9),
      Q => Q(24),
      R => '0'
    );
\position_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[0]_i_1_n_0\,
      D => D(8),
      Q => Q(23),
      R => '0'
    );
\position_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[0]_i_1_n_0\,
      D => D(7),
      Q => Q(22),
      R => '0'
    );
\position_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[0]_i_1_n_0\,
      D => D(6),
      Q => Q(21),
      R => '0'
    );
\position_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \position[0]_i_1_n_0\,
      D => D(5),
      Q => Q(20),
      R => '0'
    );
\positions[0][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \positions[0][31]_i_2_n_0\,
      I1 => motor(0),
      I2 => motor(1),
      O => positions
    );
\positions[0][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => myocontrol_aresetn,
      I1 => \delay_counter_reg[0]_0\,
      I2 => \^spi_done_reg_0\,
      I3 => \pid_update_reg[0]\,
      I4 => \displacements_reg[0][31]\,
      O => \positions[0][31]_i_2_n_0\
    );
\positions[1][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \positions[0][31]_i_2_n_0\,
      I1 => motor(1),
      I2 => motor(0),
      O => \motor_reg[1]_0\
    );
\positions[2][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \positions[0][31]_i_2_n_0\,
      I1 => motor(0),
      I2 => motor(1),
      O => \motor_reg[0]_3\
    );
\positions[3][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \positions[0][31]_i_2_n_0\,
      I1 => motor(0),
      I2 => motor(1),
      O => \motor_reg[0]_2\
    );
spi_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70007"
    )
        port map (
      I0 => spi_activated,
      I1 => start_spi_transmission,
      I2 => \^start_frame3\,
      I3 => spi_done_reg_1,
      I4 => \^spi_done_reg_0\,
      O => spi_done_i_1_n_0
    );
spi_done_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => spi_done_i_1_n_0,
      Q => \^spi_done_reg_0\,
      R => '0'
    );
start_frame_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => start_frame_reg_n_0,
      I1 => start_frame1,
      I2 => start_frame_reg_0,
      O => start_frame_i_1_n_0
    );
start_frame_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => start_frame_i_1_n_0,
      Q => start_frame_reg_n_0,
      R => '0'
    );
\velocity[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => numberOfWordsReceived_reg(0),
      I1 => numberOfWordsReceived_reg(1),
      I2 => numberOfWordsReceived_reg(2),
      I3 => numberOfWordsReceived_reg(3),
      I4 => \position[0]_i_2_n_0\,
      O => \velocity[0]_i_1_n_0\
    );
\velocity_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \velocity[0]_i_1_n_0\,
      D => D(14),
      Q => \velocity_reg[0]_0\(14),
      R => '0'
    );
\velocity_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \velocity[0]_i_1_n_0\,
      D => D(4),
      Q => \velocity_reg[0]_0\(4),
      R => '0'
    );
\velocity_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \velocity[0]_i_1_n_0\,
      D => D(3),
      Q => \velocity_reg[0]_0\(3),
      R => '0'
    );
\velocity_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \velocity[0]_i_1_n_0\,
      D => D(2),
      Q => \velocity_reg[0]_0\(2),
      R => '0'
    );
\velocity_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \velocity[0]_i_1_n_0\,
      D => D(1),
      Q => \velocity_reg[0]_0\(1),
      R => '0'
    );
\velocity_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \velocity[0]_i_1_n_0\,
      D => D(0),
      Q => \velocity_reg[0]_0\(0),
      R => '0'
    );
\velocity_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \velocity[0]_i_1_n_0\,
      D => D(13),
      Q => \velocity_reg[0]_0\(13),
      R => '0'
    );
\velocity_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \velocity[0]_i_1_n_0\,
      D => D(12),
      Q => \velocity_reg[0]_0\(12),
      R => '0'
    );
\velocity_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \velocity[0]_i_1_n_0\,
      D => D(11),
      Q => \velocity_reg[0]_0\(11),
      R => '0'
    );
\velocity_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \velocity[0]_i_1_n_0\,
      D => D(10),
      Q => \velocity_reg[0]_0\(10),
      R => '0'
    );
\velocity_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \velocity[0]_i_1_n_0\,
      D => D(9),
      Q => \velocity_reg[0]_0\(9),
      R => '0'
    );
\velocity_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \velocity[0]_i_1_n_0\,
      D => D(8),
      Q => \velocity_reg[0]_0\(8),
      R => '0'
    );
\velocity_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \velocity[0]_i_1_n_0\,
      D => D(7),
      Q => \velocity_reg[0]_0\(7),
      R => '0'
    );
\velocity_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \velocity[0]_i_1_n_0\,
      D => D(6),
      Q => \velocity_reg[0]_0\(6),
      R => '0'
    );
\velocity_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \velocity[0]_i_1_n_0\,
      D => D(5),
      Q => \velocity_reg[0]_0\(5),
      R => '0'
    );
wren_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CD01CDCD"
    )
        port map (
      I0 => wren_i_2_n_0,
      I1 => \^wren\,
      I2 => next_value_reg_n_0,
      I3 => \^write_ack_prev\,
      I4 => wr_ack,
      O => wren_i_1_n_0
    );
wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \delay_counter_reg_n_0_[0]\,
      I1 => \delay_counter_reg_n_0_[1]\,
      I2 => \delay_counter_reg_n_0_[2]\,
      I3 => \delay_counter_reg_n_0_[3]\,
      I4 => \delay_counter_reg_n_0_[5]\,
      I5 => \delay_counter_reg_n_0_[4]\,
      O => wren_i_2_n_0
    );
wren_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => wren_i_1_n_0,
      Q => \^wren\,
      R => '0'
    );
write_ack_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => wr_ack,
      Q => \^write_ack_prev\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity roboy_plexus_myoControl_3_1_spi_master is
  port (
    spi_activated_reg : out STD_LOGIC;
    spi_activated_reg_0 : out STD_LOGIC;
    do_valid_o_reg_reg_0 : out STD_LOGIC;
    do_valid_o : out STD_LOGIC;
    write_ack_prev_reg : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    ssel_ena_reg_reg_0 : out STD_LOGIC;
    di_req_o : out STD_LOGIC;
    do_o : out STD_LOGIC_VECTOR ( 14 downto 0 );
    data_read_valid_prev : in STD_LOGIC;
    write_ack_prev : in STD_LOGIC;
    numberOfWordsTransmitted_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    spi_activated : in STD_LOGIC;
    start_spi_transmission : in STD_LOGIC;
    start_frame3 : in STD_LOGIC;
    myocontrol_aclk : in STD_LOGIC;
    wren : in STD_LOGIC;
    di_i : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end roboy_plexus_myoControl_3_1_spi_master;

architecture STRUCTURE of roboy_plexus_myoControl_3_1_spi_master is
  signal clk_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal core_ce_i_1_n_0 : STD_LOGIC;
  signal core_ce_reg_n_0 : STD_LOGIC;
  signal core_n_clk_i_1_n_0 : STD_LOGIC;
  signal core_n_clk_reg_n_0 : STD_LOGIC;
  signal \di_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal di_req_o_A : STD_LOGIC;
  signal di_req_o_B : STD_LOGIC;
  signal di_req_o_C : STD_LOGIC;
  signal di_req_o_D : STD_LOGIC;
  signal di_req_o_next : STD_LOGIC;
  signal di_req_reg : STD_LOGIC;
  signal di_req_reg_i_1_n_0 : STD_LOGIC;
  signal di_req_reg_i_2_n_0 : STD_LOGIC;
  signal di_req_reg_reg_n_0 : STD_LOGIC;
  signal do_buffer_reg : STD_LOGIC;
  signal do_transfer_reg : STD_LOGIC;
  signal do_transfer_reg_i_1_n_0 : STD_LOGIC;
  signal do_transfer_reg_reg_n_0 : STD_LOGIC;
  signal do_valid_A : STD_LOGIC;
  signal do_valid_B : STD_LOGIC;
  signal do_valid_C : STD_LOGIC;
  signal do_valid_D : STD_LOGIC;
  signal do_valid_next : STD_LOGIC;
  signal \^do_valid_o\ : STD_LOGIC;
  signal sh_next : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal sh_reg : STD_LOGIC;
  signal \sh_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sh_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \sh_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sh_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sh_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sh_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sh_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sh_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sh_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sh_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sh_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sh_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sh_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sh_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sh_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sh_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sh_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal spi_2x_ce : STD_LOGIC;
  signal spi_2x_ce_i_1_n_0 : STD_LOGIC;
  signal \^spi_activated_reg_0\ : STD_LOGIC;
  signal ssel_ena_reg : STD_LOGIC;
  signal ssel_ena_reg_i_1_n_0 : STD_LOGIC;
  signal \^ssel_ena_reg_reg_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \state_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \state_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \^wr_ack\ : STD_LOGIC;
  signal wr_ack_next : STD_LOGIC;
  signal wr_ack_reg_i_1_n_0 : STD_LOGIC;
  signal \wren_i_1__0_n_0\ : STD_LOGIC;
  signal wren_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_cnt[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \clk_cnt[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \clk_cnt[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of core_ce_i_1 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of core_n_clk_i_1 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of di_req_reg_i_2 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \numberOfWordsReceived[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \numberOfWordsReceived[7]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \numberOfWordsTransmitted[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sh_reg[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of spi_2x_ce_i_1 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \state_reg[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \state_reg[3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \wren_i_1__0\ : label is "soft_lutpair88";
begin
  do_valid_o <= \^do_valid_o\;
  spi_activated_reg_0 <= \^spi_activated_reg_0\;
  ssel_ena_reg_reg_0 <= \^ssel_ena_reg_reg_0\;
  wr_ack <= \^wr_ack\;
\clk_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => clk_cnt(1),
      I1 => clk_cnt(2),
      I2 => clk_cnt(0),
      O => \clk_cnt[0]_i_1_n_0\
    );
\clk_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_cnt(1),
      I1 => clk_cnt(0),
      O => \clk_cnt[1]_i_1_n_0\
    );
\clk_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => clk_cnt(1),
      I1 => clk_cnt(0),
      I2 => clk_cnt(2),
      O => \clk_cnt[2]_i_1_n_0\
    );
\clk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \clk_cnt[0]_i_1_n_0\,
      Q => clk_cnt(0),
      R => '0'
    );
\clk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \clk_cnt[1]_i_1_n_0\,
      Q => clk_cnt(1),
      R => '0'
    );
\clk_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \clk_cnt[2]_i_1_n_0\,
      Q => clk_cnt(2),
      R => '0'
    );
core_ce_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => spi_2x_ce,
      I1 => core_n_clk_reg_n_0,
      O => core_ce_i_1_n_0
    );
core_ce_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => core_ce_i_1_n_0,
      Q => core_ce_reg_n_0,
      R => '0'
    );
core_n_clk_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => spi_2x_ce,
      I1 => core_n_clk_reg_n_0,
      O => core_n_clk_i_1_n_0
    );
core_n_clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => core_n_clk_i_1_n_0,
      Q => core_n_clk_reg_n_0,
      R => '0'
    );
\di_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => wren,
      D => di_i(0),
      Q => \di_reg_reg_n_0_[0]\,
      R => '0'
    );
\di_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => wren,
      D => di_i(10),
      Q => \di_reg_reg_n_0_[10]\,
      R => '0'
    );
\di_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => wren,
      D => di_i(11),
      Q => \di_reg_reg_n_0_[11]\,
      R => '0'
    );
\di_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => wren,
      D => di_i(12),
      Q => \di_reg_reg_n_0_[12]\,
      R => '0'
    );
\di_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => wren,
      D => di_i(13),
      Q => \di_reg_reg_n_0_[13]\,
      R => '0'
    );
\di_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => wren,
      D => di_i(14),
      Q => \di_reg_reg_n_0_[14]\,
      R => '0'
    );
\di_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => wren,
      D => di_i(1),
      Q => \di_reg_reg_n_0_[1]\,
      R => '0'
    );
\di_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => wren,
      D => di_i(2),
      Q => \di_reg_reg_n_0_[2]\,
      R => '0'
    );
\di_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => wren,
      D => di_i(3),
      Q => \di_reg_reg_n_0_[3]\,
      R => '0'
    );
\di_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => wren,
      D => di_i(4),
      Q => \di_reg_reg_n_0_[4]\,
      R => '0'
    );
\di_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => wren,
      D => di_i(5),
      Q => \di_reg_reg_n_0_[5]\,
      R => '0'
    );
\di_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => wren,
      D => di_i(6),
      Q => \di_reg_reg_n_0_[6]\,
      R => '0'
    );
\di_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => wren,
      D => di_i(7),
      Q => \di_reg_reg_n_0_[7]\,
      R => '0'
    );
\di_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => wren,
      D => di_i(8),
      Q => \di_reg_reg_n_0_[8]\,
      R => '0'
    );
\di_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => wren,
      D => di_i(9),
      Q => \di_reg_reg_n_0_[9]\,
      R => '0'
    );
di_req_o_A_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => di_req_reg_reg_n_0,
      Q => di_req_o_A,
      R => '0'
    );
di_req_o_B_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => di_req_o_A,
      Q => di_req_o_B,
      R => '0'
    );
di_req_o_C_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => di_req_o_B,
      Q => di_req_o_C,
      R => '0'
    );
di_req_o_D_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => di_req_o_C,
      Q => di_req_o_D,
      R => '0'
    );
di_req_o_next0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => di_req_o_A,
      I1 => di_req_o_D,
      I2 => di_req_o_B,
      O => di_req_o_next
    );
di_req_o_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => di_req_o_next,
      Q => di_req_o,
      R => '0'
    );
di_req_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F00FFFF1F000000"
    )
        port map (
      I0 => \state_reg_reg_n_0_[1]\,
      I1 => \state_reg_reg_n_0_[0]\,
      I2 => \state_reg_reg_n_0_[2]\,
      I3 => di_req_reg_i_2_n_0,
      I4 => di_req_reg,
      I5 => di_req_reg_reg_n_0,
      O => di_req_reg_i_1_n_0
    );
di_req_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[3]\,
      O => di_req_reg_i_2_n_0
    );
di_req_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => di_req_reg_i_1_n_0,
      Q => di_req_reg_reg_n_0,
      R => '0'
    );
\do_buffer_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => core_ce_reg_n_0,
      I1 => \state_reg_reg_n_0_[2]\,
      I2 => \state_reg_reg_n_0_[1]\,
      I3 => \state_reg_reg_n_0_[0]\,
      I4 => \state_reg_reg_n_0_[4]\,
      I5 => \state_reg_reg_n_0_[3]\,
      O => do_buffer_reg
    );
\do_buffer_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => do_buffer_reg,
      D => \sh_reg_reg_n_0_[9]\,
      Q => do_o(9),
      R => '0'
    );
\do_buffer_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => do_buffer_reg,
      D => \sh_reg_reg_n_0_[10]\,
      Q => do_o(10),
      R => '0'
    );
\do_buffer_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => do_buffer_reg,
      D => \sh_reg_reg_n_0_[11]\,
      Q => do_o(11),
      R => '0'
    );
\do_buffer_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => do_buffer_reg,
      D => \sh_reg_reg_n_0_[12]\,
      Q => do_o(12),
      R => '0'
    );
\do_buffer_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => do_buffer_reg,
      D => \sh_reg_reg_n_0_[13]\,
      Q => do_o(13),
      R => '0'
    );
\do_buffer_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => do_buffer_reg,
      D => \sh_reg_reg_n_0_[14]\,
      Q => do_o(14),
      R => '0'
    );
\do_buffer_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => do_buffer_reg,
      D => \sh_reg_reg_n_0_[0]\,
      Q => do_o(0),
      R => '0'
    );
\do_buffer_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => do_buffer_reg,
      D => \sh_reg_reg_n_0_[1]\,
      Q => do_o(1),
      R => '0'
    );
\do_buffer_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => do_buffer_reg,
      D => \sh_reg_reg_n_0_[2]\,
      Q => do_o(2),
      R => '0'
    );
\do_buffer_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => do_buffer_reg,
      D => \sh_reg_reg_n_0_[3]\,
      Q => do_o(3),
      R => '0'
    );
\do_buffer_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => do_buffer_reg,
      D => \sh_reg_reg_n_0_[4]\,
      Q => do_o(4),
      R => '0'
    );
\do_buffer_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => do_buffer_reg,
      D => \sh_reg_reg_n_0_[5]\,
      Q => do_o(5),
      R => '0'
    );
\do_buffer_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => do_buffer_reg,
      D => \sh_reg_reg_n_0_[6]\,
      Q => do_o(6),
      R => '0'
    );
\do_buffer_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => do_buffer_reg,
      D => \sh_reg_reg_n_0_[7]\,
      Q => do_o(7),
      R => '0'
    );
\do_buffer_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => do_buffer_reg,
      D => \sh_reg_reg_n_0_[8]\,
      Q => do_o(8),
      R => '0'
    );
do_transfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \state_reg_reg_n_0_[3]\,
      I1 => \state_reg_reg_n_0_[2]\,
      I2 => do_transfer_reg,
      I3 => do_transfer_reg_reg_n_0,
      O => do_transfer_reg_i_1_n_0
    );
do_transfer_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222020202220"
    )
        port map (
      I0 => core_ce_reg_n_0,
      I1 => \state_reg_reg_n_0_[4]\,
      I2 => \state_reg_reg_n_0_[3]\,
      I3 => \state_reg_reg_n_0_[0]\,
      I4 => \state_reg_reg_n_0_[1]\,
      I5 => \state_reg_reg_n_0_[2]\,
      O => do_transfer_reg
    );
do_transfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => do_transfer_reg_i_1_n_0,
      Q => do_transfer_reg_reg_n_0,
      R => '0'
    );
do_valid_A_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => do_transfer_reg_reg_n_0,
      Q => do_valid_A,
      R => '0'
    );
do_valid_B_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => do_valid_A,
      Q => do_valid_B,
      R => '0'
    );
do_valid_C_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => do_valid_B,
      Q => do_valid_C,
      R => '0'
    );
do_valid_D_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => do_valid_C,
      Q => do_valid_D,
      R => '0'
    );
do_valid_next0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => do_valid_A,
      I1 => do_valid_D,
      I2 => do_valid_B,
      O => do_valid_next
    );
do_valid_o_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => do_valid_next,
      Q => \^do_valid_o\,
      R => '0'
    );
\numberOfWordsReceived[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^spi_activated_reg_0\,
      O => spi_activated_reg
    );
\numberOfWordsReceived[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^do_valid_o\,
      I1 => data_read_valid_prev,
      I2 => \^spi_activated_reg_0\,
      O => do_valid_o_reg_reg_0
    );
\numberOfWordsTransmitted[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^spi_activated_reg_0\,
      I1 => numberOfWordsTransmitted_reg(0),
      O => p_0_in(0)
    );
\numberOfWordsTransmitted[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => write_ack_prev,
      I1 => \^wr_ack\,
      I2 => \^spi_activated_reg_0\,
      O => write_ack_prev_reg
    );
\numberOfWordsTransmitted[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => spi_activated,
      I1 => start_spi_transmission,
      I2 => \^ssel_ena_reg_reg_0\,
      I3 => start_frame3,
      O => \^spi_activated_reg_0\
    );
\sh_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \di_reg_reg_n_0_[0]\,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \state_reg_reg_n_0_[2]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[4]\,
      O => \sh_reg[0]_i_1_n_0\
    );
\sh_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000010"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \di_reg_reg_n_0_[10]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[2]\,
      I5 => \sh_reg_reg_n_0_[9]\,
      O => sh_next(10)
    );
\sh_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000010"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \di_reg_reg_n_0_[11]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[2]\,
      I5 => \sh_reg_reg_n_0_[10]\,
      O => sh_next(11)
    );
\sh_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000010"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \di_reg_reg_n_0_[12]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[2]\,
      I5 => \sh_reg_reg_n_0_[11]\,
      O => sh_next(12)
    );
\sh_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000010"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \di_reg_reg_n_0_[13]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[2]\,
      I5 => \sh_reg_reg_n_0_[12]\,
      O => sh_next(13)
    );
\sh_reg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => core_ce_reg_n_0,
      I1 => \sh_reg[14]_i_3_n_0\,
      O => sh_reg
    );
\sh_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000010"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \di_reg_reg_n_0_[14]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[2]\,
      I5 => \sh_reg_reg_n_0_[13]\,
      O => sh_next(14)
    );
\sh_reg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333733333334"
    )
        port map (
      I0 => \state_reg_reg_n_0_[0]\,
      I1 => \state_reg_reg_n_0_[4]\,
      I2 => \state_reg_reg_n_0_[1]\,
      I3 => \state_reg_reg_n_0_[2]\,
      I4 => \state_reg_reg_n_0_[3]\,
      I5 => wren_reg_n_0,
      O => \sh_reg[14]_i_3_n_0\
    );
\sh_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000010"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \di_reg_reg_n_0_[1]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[2]\,
      I5 => \sh_reg_reg_n_0_[0]\,
      O => sh_next(1)
    );
\sh_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000010"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \di_reg_reg_n_0_[2]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[2]\,
      I5 => \sh_reg_reg_n_0_[1]\,
      O => sh_next(2)
    );
\sh_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000010"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \di_reg_reg_n_0_[3]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[2]\,
      I5 => \sh_reg_reg_n_0_[2]\,
      O => sh_next(3)
    );
\sh_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000010"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \di_reg_reg_n_0_[4]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[2]\,
      I5 => \sh_reg_reg_n_0_[3]\,
      O => sh_next(4)
    );
\sh_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000010"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \di_reg_reg_n_0_[5]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[2]\,
      I5 => \sh_reg_reg_n_0_[4]\,
      O => sh_next(5)
    );
\sh_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000010"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \di_reg_reg_n_0_[6]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[2]\,
      I5 => \sh_reg_reg_n_0_[5]\,
      O => sh_next(6)
    );
\sh_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000010"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \di_reg_reg_n_0_[7]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[2]\,
      I5 => \sh_reg_reg_n_0_[6]\,
      O => sh_next(7)
    );
\sh_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000010"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \di_reg_reg_n_0_[8]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[2]\,
      I5 => \sh_reg_reg_n_0_[7]\,
      O => sh_next(8)
    );
\sh_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000010"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \di_reg_reg_n_0_[9]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[2]\,
      I5 => \sh_reg_reg_n_0_[8]\,
      O => sh_next(9)
    );
\sh_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sh_reg,
      D => \sh_reg[0]_i_1_n_0\,
      Q => \sh_reg_reg_n_0_[0]\,
      R => '0'
    );
\sh_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sh_reg,
      D => sh_next(10),
      Q => \sh_reg_reg_n_0_[10]\,
      R => '0'
    );
\sh_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sh_reg,
      D => sh_next(11),
      Q => \sh_reg_reg_n_0_[11]\,
      R => '0'
    );
\sh_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sh_reg,
      D => sh_next(12),
      Q => \sh_reg_reg_n_0_[12]\,
      R => '0'
    );
\sh_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sh_reg,
      D => sh_next(13),
      Q => \sh_reg_reg_n_0_[13]\,
      R => '0'
    );
\sh_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sh_reg,
      D => sh_next(14),
      Q => \sh_reg_reg_n_0_[14]\,
      R => '0'
    );
\sh_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sh_reg,
      D => sh_next(1),
      Q => \sh_reg_reg_n_0_[1]\,
      R => '0'
    );
\sh_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sh_reg,
      D => sh_next(2),
      Q => \sh_reg_reg_n_0_[2]\,
      R => '0'
    );
\sh_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sh_reg,
      D => sh_next(3),
      Q => \sh_reg_reg_n_0_[3]\,
      R => '0'
    );
\sh_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sh_reg,
      D => sh_next(4),
      Q => \sh_reg_reg_n_0_[4]\,
      R => '0'
    );
\sh_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sh_reg,
      D => sh_next(5),
      Q => \sh_reg_reg_n_0_[5]\,
      R => '0'
    );
\sh_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sh_reg,
      D => sh_next(6),
      Q => \sh_reg_reg_n_0_[6]\,
      R => '0'
    );
\sh_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sh_reg,
      D => sh_next(7),
      Q => \sh_reg_reg_n_0_[7]\,
      R => '0'
    );
\sh_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sh_reg,
      D => sh_next(8),
      Q => \sh_reg_reg_n_0_[8]\,
      R => '0'
    );
\sh_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sh_reg,
      D => sh_next(9),
      Q => \sh_reg_reg_n_0_[9]\,
      R => '0'
    );
spi_2x_ce_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => clk_cnt(0),
      I1 => clk_cnt(2),
      I2 => clk_cnt(1),
      O => spi_2x_ce_i_1_n_0
    );
spi_2x_ce_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => spi_2x_ce_i_1_n_0,
      Q => spi_2x_ce,
      R => '0'
    );
ssel_ena_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => wren_reg_n_0,
      I1 => \state_reg_reg_n_0_[0]\,
      I2 => ssel_ena_reg,
      I3 => \^ssel_ena_reg_reg_0\,
      O => ssel_ena_reg_i_1_n_0
    );
ssel_ena_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000002"
    )
        port map (
      I0 => core_ce_reg_n_0,
      I1 => \state_reg_reg_n_0_[1]\,
      I2 => \state_reg_reg_n_0_[3]\,
      I3 => \state_reg_reg_n_0_[2]\,
      I4 => \state_reg_reg_n_0_[4]\,
      I5 => \state_reg_reg_n_0_[0]\,
      O => ssel_ena_reg
    );
ssel_ena_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => ssel_ena_reg_i_1_n_0,
      Q => \^ssel_ena_reg_reg_0\,
      R => '0'
    );
\state_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303031303030312"
    )
        port map (
      I0 => \state_reg_reg_n_0_[3]\,
      I1 => \state_reg_reg_n_0_[0]\,
      I2 => \state_reg_reg_n_0_[4]\,
      I3 => \state_reg_reg_n_0_[2]\,
      I4 => \state_reg_reg_n_0_[1]\,
      I5 => wren_reg_n_0,
      O => state_next(0)
    );
\state_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0C0312"
    )
        port map (
      I0 => \state_reg_reg_n_0_[3]\,
      I1 => \state_reg_reg_n_0_[0]\,
      I2 => \state_reg_reg_n_0_[4]\,
      I3 => \state_reg_reg_n_0_[2]\,
      I4 => \state_reg_reg_n_0_[1]\,
      O => state_next(1)
    );
\state_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F000C12"
    )
        port map (
      I0 => \state_reg_reg_n_0_[3]\,
      I1 => \state_reg_reg_n_0_[0]\,
      I2 => \state_reg_reg_n_0_[4]\,
      I3 => \state_reg_reg_n_0_[2]\,
      I4 => \state_reg_reg_n_0_[1]\,
      O => state_next(2)
    );
\state_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0A18"
    )
        port map (
      I0 => \state_reg_reg_n_0_[3]\,
      I1 => \state_reg_reg_n_0_[0]\,
      I2 => \state_reg_reg_n_0_[4]\,
      I3 => \state_reg_reg_n_0_[2]\,
      I4 => \state_reg_reg_n_0_[1]\,
      O => state_next(3)
    );
\state_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004500000040"
    )
        port map (
      I0 => \state_reg_reg_n_0_[3]\,
      I1 => \state_reg_reg_n_0_[0]\,
      I2 => \state_reg_reg_n_0_[4]\,
      I3 => \state_reg_reg_n_0_[2]\,
      I4 => \state_reg_reg_n_0_[1]\,
      I5 => wren_reg_n_0,
      O => state_next(4)
    );
\state_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => core_ce_reg_n_0,
      D => state_next(0),
      Q => \state_reg_reg_n_0_[0]\,
      R => '0'
    );
\state_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => core_ce_reg_n_0,
      D => state_next(1),
      Q => \state_reg_reg_n_0_[1]\,
      R => '0'
    );
\state_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => core_ce_reg_n_0,
      D => state_next(2),
      Q => \state_reg_reg_n_0_[2]\,
      R => '0'
    );
\state_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => core_ce_reg_n_0,
      D => state_next(3),
      Q => \state_reg_reg_n_0_[3]\,
      R => '0'
    );
\state_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => core_ce_reg_n_0,
      D => state_next(4),
      Q => \state_reg_reg_n_0_[4]\,
      R => '0'
    );
wr_ack_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ack_next,
      I1 => di_req_reg,
      I2 => \^wr_ack\,
      O => wr_ack_reg_i_1_n_0
    );
wr_ack_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \state_reg_reg_n_0_[4]\,
      I1 => \state_reg_reg_n_0_[3]\,
      I2 => wren_reg_n_0,
      I3 => \state_reg_reg_n_0_[1]\,
      I4 => \state_reg_reg_n_0_[2]\,
      O => wr_ack_next
    );
wr_ack_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => core_ce_reg_n_0,
      I1 => \state_reg_reg_n_0_[2]\,
      I2 => \state_reg_reg_n_0_[1]\,
      I3 => \state_reg_reg_n_0_[3]\,
      I4 => \state_reg_reg_n_0_[4]\,
      O => di_req_reg
    );
wr_ack_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => myocontrol_aclk,
      CE => '1',
      D => wr_ack_reg_i_1_n_0,
      Q => \^wr_ack\,
      R => '0'
    );
\wren_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^wr_ack\,
      I1 => wren_reg_n_0,
      I2 => wren,
      O => \wren_i_1__0_n_0\
    );
wren_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \wren_i_1__0_n_0\,
      Q => wren_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity roboy_plexus_myoControl_3_1_myoControl_v1_0_myoControl is
  port (
    axi_wready_reg_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    myocontrol_bvalid : out STD_LOGIC;
    aw_en_reg_0 : out STD_LOGIC;
    myocontrol_rvalid : out STD_LOGIC;
    spi_done_prev : out STD_LOGIC;
    spi_activated : out STD_LOGIC;
    start_spi_transmission : out STD_LOGIC;
    update_controller_reg_0 : out STD_LOGIC;
    spi_done : out STD_LOGIC;
    slv_reg_wren : out STD_LOGIC;
    myocontrol_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    myocontrol_wdata_6_sp_1 : out STD_LOGIC;
    myocontrol_wdata_0_sp_1 : out STD_LOGIC;
    \axi_awaddr_reg[10]_0\ : out STD_LOGIC;
    spi_done_prev_reg_0 : out STD_LOGIC;
    \axi_awaddr_reg[10]_1\ : out STD_LOGIC;
    myocontrol_aclk : in STD_LOGIC;
    axi_bvalid_reg_0 : in STD_LOGIC;
    aw_en_reg_1 : in STD_LOGIC;
    axi_rvalid_reg_0 : in STD_LOGIC;
    spi_done_prev_reg_1 : in STD_LOGIC;
    spi_activated_reg_0 : in STD_LOGIC;
    start_spi_transmission_reg_0 : in STD_LOGIC;
    update_controller_reg_1 : in STD_LOGIC;
    myocontrol_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    myocontrol_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    myocontrol_arvalid : in STD_LOGIC;
    myocontrol_aresetn : in STD_LOGIC;
    myocontrol_awvalid : in STD_LOGIC;
    myocontrol_wvalid : in STD_LOGIC
  );
end roboy_plexus_myoControl_3_1_myoControl_v1_0_myoControl;

architecture STRUCTURE of roboy_plexus_myoControl_3_1_myoControl_v1_0_myoControl is
  signal IntegralNegMax : STD_LOGIC;
  signal \IntegralNegMax[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \IntegralNegMax[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \IntegralNegMax[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \IntegralNegMax[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \IntegralNegMax_reg_n_0_[3][9]\ : STD_LOGIC;
  signal IntegralPosMax : STD_LOGIC;
  signal \IntegralPosMax[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \IntegralPosMax[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \IntegralPosMax[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \IntegralPosMax[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \IntegralPosMax[2][31]_i_2_n_0\ : STD_LOGIC;
  signal \IntegralPosMax[3][31]_i_2_n_0\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \IntegralPosMax_reg_n_0_[3][9]\ : STD_LOGIC;
  signal Kd : STD_LOGIC;
  signal \Kd_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \Kd_reg_n_0_[3][9]\ : STD_LOGIC;
  signal Ki : STD_LOGIC;
  signal \Ki[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \Ki[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \Ki[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \Ki[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \Ki_reg_n_0_[3][9]\ : STD_LOGIC;
  signal Kp : STD_LOGIC;
  signal \Kp_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \Kp_reg_n_0_[3][9]\ : STD_LOGIC;
  signal Word : STD_LOGIC_VECTOR ( 1 to 15 );
  signal actual_update_frequency : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \actual_update_frequency[0]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_43_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[0]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_43_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[10]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_43_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[11]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[12]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[13]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[14]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[15]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_43_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[16]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[17]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_43_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[18]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[19]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_43_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[1]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[20]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[21]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[22]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[23]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_43_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[24]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_43_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_44_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_45_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_46_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_47_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_48_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_49_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_51_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_52_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_53_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_54_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_55_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_56_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_57_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_58_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_60_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_61_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_62_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_63_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_64_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_65_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_66_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_67_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_68_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_69_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_70_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_71_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_72_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_73_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_74_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[25]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_43_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[2]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_43_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[3]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_43_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[4]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_43_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[5]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_43_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[6]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[7]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_43_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[8]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_11_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_12_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_13_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_16_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_17_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_18_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_21_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_22_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_26_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_27_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_28_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_31_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_33_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_36_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_37_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_38_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_39_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_3_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_40_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_42_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_43_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_6_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_7_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_8_n_0\ : STD_LOGIC;
  signal \actual_update_frequency[9]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_14_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_19_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_24_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_24_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_29_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_29_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_34_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_34_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_34_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[10]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[11]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[12]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[13]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[14]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[16]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[17]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[18]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[19]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[1]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[20]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[21]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[22]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[23]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[24]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_14_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_14_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_14_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_14_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_14_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_14_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_14_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_14_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_23_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_23_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_23_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_23_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_23_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_23_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_23_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_23_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_32_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_32_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_32_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_32_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_32_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_32_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_32_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_32_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_41_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_41_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_41_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_41_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_41_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_41_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_41_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_41_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_4_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_4_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_4_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_4_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_4_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_4_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_4_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_50_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_50_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_50_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_50_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_50_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_50_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_50_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_50_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_59_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_59_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_59_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_59_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_59_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_59_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_59_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_59_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[25]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[2]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[3]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[4]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[5]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[6]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[8]_i_5_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_10_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_10_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_10_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_10_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_10_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_10_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_10_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_15_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_15_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_15_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_15_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_15_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_15_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_15_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_15_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_20_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_20_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_20_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_20_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_20_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_20_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_20_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_20_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_25_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_25_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_25_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_25_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_25_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_25_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_25_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_25_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_2_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_2_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_2_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_30_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_30_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_30_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_30_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_30_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_30_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_30_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_30_n_7\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_35_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_35_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_35_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_35_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_35_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_35_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_35_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_5_n_1\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_5_n_2\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_5_n_3\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_5_n_4\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_5_n_5\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_5_n_6\ : STD_LOGIC;
  signal \actual_update_frequency_reg[9]_i_5_n_7\ : STD_LOGIC;
  signal \^aw_en_reg_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal axi_awaddr : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \^axi_awaddr_reg[10]_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_33_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_34_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_35_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_36_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_37_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_38_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_39_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_40_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_37_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_38_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_39_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_40_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_37_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_38_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_39_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_40_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_37_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_38_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_39_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_40_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_41_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_42_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_33_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_34_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_35_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_36_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_37_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_38_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_33_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_38_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_39_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_40_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_41_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_33_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_34_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_35_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_37_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_38_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_39_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_40_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_41_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_42_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_33_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_34_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_35_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_36_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_33_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_34_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_35_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_37_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_38_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_39_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_40_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_41_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_42_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_33_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_34_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_33_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_39_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_40_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_41_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_42_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_43_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_44_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_34_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_35_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_36_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_37_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_38_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_39_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_40_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_37_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_38_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_39_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_40_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_37_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_38_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_39_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_40_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_37_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_38_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_39_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_40_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_34_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_35_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_36_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_37_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_38_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_39_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_40_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_31_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_32_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_37_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_38_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_39_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_40_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_9_n_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \control_mode[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \control_mode[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \control_mode[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \control_mode[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \control_mode[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \control_mode[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \control_mode[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \control_mode[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \control_mode[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \control_mode[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \control_mode[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \control_mode[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \control_mode[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \control_mode_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \control_mode_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \control_mode_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \control_mode_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \control_mode_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \control_mode_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \control_mode_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \control_mode_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \control_mode_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \control_mode_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \control_mode_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \control_mode_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \counter[0]_i_4_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal current : STD_LOGIC_VECTOR ( 0 to 14 );
  signal \currents_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \currents_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \currents_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \currents_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \currents_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \currents_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \currents_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \currents_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \currents_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \currents_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \currents_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \currents_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \currents_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \currents_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \currents_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \currents_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \currents_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \currents_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \currents_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \currents_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \currents_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \currents_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \currents_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \currents_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \currents_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \currents_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \currents_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \currents_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \currents_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \currents_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \currents_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \currents_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \currents_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \currents_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \currents_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \currents_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \currents_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \currents_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \currents_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \currents_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \currents_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \currents_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \currents_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \currents_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \currents_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \currents_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \currents_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \currents_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \currents_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \currents_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \currents_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \currents_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \currents_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \currents_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \currents_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \currents_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \currents_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \currents_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \currents_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \currents_reg_n_0_[3][9]\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data10 : STD_LOGIC_VECTOR ( 31 downto 26 );
  signal data12 : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal data13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data19 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data20 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data5 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data6 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data7 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_out : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal data_read_valid_prev : STD_LOGIC;
  signal deadBand : STD_LOGIC;
  signal \deadBand[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \deadBand[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \deadBand[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \deadBand[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \deadBand[2][31]_i_2_n_0\ : STD_LOGIC;
  signal \deadBand[3][31]_i_2_n_0\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \deadBand_reg_n_0_[3][9]\ : STD_LOGIC;
  signal delay_counter : STD_LOGIC;
  signal \delay_counter[0]_i_100_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_101_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_102_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_103_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_105_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_106_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_107_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_108_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_10_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_110_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_111_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_112_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_113_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_115_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_116_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_117_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_118_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_11_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_120_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_121_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_122_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_123_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_125_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_126_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_127_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_128_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_12_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_130_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_131_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_132_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_133_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_136_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_137_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_138_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_139_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_13_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_141_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_142_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_143_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_144_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_146_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_147_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_148_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_149_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_14_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_151_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_152_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_153_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_154_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_156_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_157_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_158_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_159_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_161_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_162_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_163_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_164_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_166_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_167_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_168_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_169_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_171_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_172_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_173_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_174_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_177_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_178_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_179_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_180_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_182_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_183_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_184_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_185_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_187_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_188_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_189_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_190_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_192_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_193_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_194_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_195_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_197_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_198_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_199_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_19_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_200_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_202_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_203_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_204_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_205_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_207_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_208_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_209_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_20_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_210_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_212_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_213_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_214_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_215_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_217_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_218_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_219_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_21_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_220_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_223_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_224_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_225_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_226_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_228_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_229_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_22_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_230_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_231_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_233_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_234_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_235_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_236_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_238_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_239_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_23_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_240_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_241_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_243_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_244_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_245_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_246_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_248_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_249_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_24_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_250_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_251_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_253_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_254_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_255_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_256_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_258_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_259_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_25_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_260_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_261_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_263_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_264_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_265_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_266_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_268_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_269_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_26_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_270_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_271_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_274_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_275_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_276_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_277_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_279_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_27_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_280_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_281_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_282_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_284_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_285_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_286_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_287_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_289_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_28_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_290_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_291_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_292_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_294_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_295_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_296_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_297_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_299_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_300_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_301_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_302_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_304_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_305_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_306_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_307_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_309_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_310_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_311_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_312_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_314_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_315_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_316_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_317_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_319_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_31_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_320_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_321_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_322_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_324_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_325_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_326_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_327_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_328_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_329_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_32_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_330_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_331_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_332_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_333_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_334_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_335_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_336_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_337_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_338_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_339_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_340_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_341_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_342_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_343_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_344_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_345_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_346_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_347_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_348_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_349_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_34_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_350_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_351_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_352_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_353_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_354_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_355_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_356_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_357_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_358_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_359_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_35_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_360_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_361_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_362_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_363_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_364_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_365_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_366_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_367_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_368_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_369_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_370_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_371_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_372_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_373_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_374_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_375_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_37_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_38_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_40_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_43_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_44_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_45_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_46_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_48_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_49_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_50_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_51_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_53_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_54_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_55_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_56_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_58_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_59_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_60_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_61_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_63_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_64_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_65_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_66_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_69_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_70_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_71_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_72_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_74_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_75_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_76_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_77_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_79_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_7_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_80_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_81_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_82_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_84_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_85_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_86_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_87_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_89_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_8_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_90_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_91_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_92_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_94_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_95_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_96_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_97_n_0\ : STD_LOGIC;
  signal \delay_counter[0]_i_9_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_100_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_101_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_103_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_104_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_105_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_106_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_108_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_109_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_110_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_111_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_113_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_114_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_115_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_116_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_118_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_119_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_120_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_121_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_123_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_124_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_125_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_126_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_128_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_129_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_12_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_130_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_131_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_133_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_134_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_135_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_136_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_138_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_139_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_13_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_140_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_141_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_143_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_144_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_145_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_146_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_148_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_149_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_150_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_151_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_153_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_154_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_155_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_156_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_158_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_159_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_15_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_160_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_161_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_162_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_163_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_164_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_165_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_166_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_167_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_168_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_169_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_16_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_170_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_171_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_172_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_173_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_18_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_19_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_20_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_21_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_24_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_25_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_26_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_27_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_29_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_30_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_31_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_32_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_34_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_35_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_36_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_37_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_38_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_39_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_40_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_41_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_44_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_45_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_46_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_47_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_49_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_50_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_51_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_52_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_54_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_55_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_56_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_57_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_58_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_59_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_60_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_61_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_63_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_64_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_65_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_66_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_68_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_69_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_70_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_71_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_73_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_74_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_75_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_76_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_78_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_79_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_80_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_81_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_83_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_84_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_85_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_86_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_88_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_89_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_90_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_91_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_93_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_94_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_95_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_96_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_98_n_0\ : STD_LOGIC;
  signal \delay_counter[12]_i_99_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_100_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_101_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_103_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_104_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_105_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_106_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_108_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_109_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_110_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_111_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_113_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_114_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_115_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_116_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_118_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_119_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_120_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_121_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_123_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_124_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_125_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_126_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_128_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_129_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_12_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_130_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_131_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_133_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_134_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_135_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_136_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_137_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_138_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_139_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_13_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_140_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_141_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_142_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_143_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_144_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_146_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_147_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_148_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_149_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_151_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_152_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_153_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_154_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_155_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_156_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_157_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_158_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_159_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_15_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_160_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_161_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_162_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_163_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_164_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_165_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_166_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_167_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_168_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_169_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_16_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_170_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_171_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_172_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_173_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_18_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_19_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_20_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_21_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_24_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_25_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_26_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_27_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_29_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_2_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_30_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_31_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_32_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_34_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_35_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_36_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_37_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_38_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_39_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_40_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_41_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_44_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_45_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_46_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_47_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_49_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_50_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_51_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_52_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_54_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_55_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_56_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_57_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_58_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_59_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_60_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_61_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_63_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_64_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_65_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_66_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_68_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_69_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_70_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_71_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_73_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_74_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_75_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_76_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_78_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_79_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_80_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_81_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_83_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_84_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_85_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_86_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_88_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_89_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_90_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_91_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_93_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_94_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_95_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_96_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_98_n_0\ : STD_LOGIC;
  signal \delay_counter[16]_i_99_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_100_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_101_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_102_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_103_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_12_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_13_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_15_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_16_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_18_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_19_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_20_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_21_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_24_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_25_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_26_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_27_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_29_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_2_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_30_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_31_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_32_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_34_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_35_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_36_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_37_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_38_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_39_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_3_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_40_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_41_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_44_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_45_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_46_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_47_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_49_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_4_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_50_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_51_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_52_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_53_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_54_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_55_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_56_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_57_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_58_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_59_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_5_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_60_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_61_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_62_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_63_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_64_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_66_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_67_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_68_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_69_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_71_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_72_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_73_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_74_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_75_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_76_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_77_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_78_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_79_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_80_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_81_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_82_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_84_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_85_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_86_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_87_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_88_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_89_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_90_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_91_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_92_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_93_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_94_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_95_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_96_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_97_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_98_n_0\ : STD_LOGIC;
  signal \delay_counter[20]_i_99_n_0\ : STD_LOGIC;
  signal \delay_counter[24]_i_10_n_0\ : STD_LOGIC;
  signal \delay_counter[24]_i_11_n_0\ : STD_LOGIC;
  signal \delay_counter[24]_i_12_n_0\ : STD_LOGIC;
  signal \delay_counter[24]_i_13_n_0\ : STD_LOGIC;
  signal \delay_counter[24]_i_14_n_0\ : STD_LOGIC;
  signal \delay_counter[24]_i_15_n_0\ : STD_LOGIC;
  signal \delay_counter[24]_i_16_n_0\ : STD_LOGIC;
  signal \delay_counter[24]_i_17_n_0\ : STD_LOGIC;
  signal \delay_counter[24]_i_18_n_0\ : STD_LOGIC;
  signal \delay_counter[24]_i_2_n_0\ : STD_LOGIC;
  signal \delay_counter[24]_i_3_n_0\ : STD_LOGIC;
  signal \delay_counter[24]_i_4_n_0\ : STD_LOGIC;
  signal \delay_counter[24]_i_5_n_0\ : STD_LOGIC;
  signal \delay_counter[24]_i_9_n_0\ : STD_LOGIC;
  signal \delay_counter[28]_i_2_n_0\ : STD_LOGIC;
  signal \delay_counter[28]_i_3_n_0\ : STD_LOGIC;
  signal \delay_counter[28]_i_4_n_0\ : STD_LOGIC;
  signal \delay_counter[28]_i_5_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_100_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_101_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_103_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_104_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_105_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_106_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_108_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_109_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_110_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_111_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_113_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_114_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_115_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_116_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_118_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_119_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_120_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_121_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_123_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_124_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_125_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_126_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_128_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_129_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_12_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_130_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_131_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_133_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_134_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_135_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_136_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_138_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_139_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_13_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_140_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_141_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_143_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_144_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_145_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_146_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_148_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_149_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_150_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_151_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_153_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_154_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_155_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_156_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_158_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_159_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_15_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_160_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_161_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_162_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_163_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_164_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_165_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_166_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_167_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_168_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_169_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_16_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_170_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_171_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_172_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_173_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_18_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_19_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_20_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_21_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_24_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_25_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_26_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_27_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_29_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_30_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_31_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_32_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_34_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_35_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_36_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_37_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_38_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_39_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_40_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_41_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_44_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_45_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_46_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_47_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_49_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_50_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_51_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_52_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_54_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_55_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_56_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_57_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_58_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_59_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_60_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_61_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_63_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_64_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_65_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_66_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_68_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_69_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_70_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_71_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_73_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_74_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_75_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_76_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_78_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_79_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_80_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_81_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_83_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_84_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_85_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_86_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_88_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_89_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_90_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_91_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_93_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_94_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_95_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_96_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_98_n_0\ : STD_LOGIC;
  signal \delay_counter[4]_i_99_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_100_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_101_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_103_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_104_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_105_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_106_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_108_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_109_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_110_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_111_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_113_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_114_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_115_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_116_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_118_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_119_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_120_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_121_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_123_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_124_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_125_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_126_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_128_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_129_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_12_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_130_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_131_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_133_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_134_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_135_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_136_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_138_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_139_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_13_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_140_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_141_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_143_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_144_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_145_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_146_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_148_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_149_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_150_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_151_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_153_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_154_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_155_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_156_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_158_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_159_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_15_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_160_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_161_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_162_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_163_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_164_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_165_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_166_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_167_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_168_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_169_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_16_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_170_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_171_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_172_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_173_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_174_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_175_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_18_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_19_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_20_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_21_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_24_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_25_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_26_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_27_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_29_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_30_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_31_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_32_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_34_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_35_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_36_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_37_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_38_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_39_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_40_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_41_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_44_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_45_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_46_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_47_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_49_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_50_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_51_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_52_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_54_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_55_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_56_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_57_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_58_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_59_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_60_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_61_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_63_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_64_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_65_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_66_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_68_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_69_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_70_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_71_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_73_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_74_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_75_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_76_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_78_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_79_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_80_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_81_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_83_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_84_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_85_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_86_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_88_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_89_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_90_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_91_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_93_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_94_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_95_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_96_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_98_n_0\ : STD_LOGIC;
  signal \delay_counter[8]_i_99_n_0\ : STD_LOGIC;
  signal delay_counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \delay_counter_reg[0]_i_104_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_104_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_104_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_104_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_104_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_104_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_104_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_104_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_109_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_109_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_109_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_109_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_109_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_109_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_109_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_109_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_114_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_114_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_114_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_114_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_114_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_114_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_114_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_114_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_119_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_119_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_119_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_119_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_119_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_119_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_119_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_119_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_124_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_124_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_124_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_124_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_124_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_124_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_124_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_124_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_129_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_129_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_129_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_129_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_134_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_134_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_134_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_134_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_134_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_134_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_134_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_134_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_135_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_135_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_135_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_135_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_135_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_135_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_135_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_135_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_140_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_140_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_140_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_140_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_140_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_140_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_140_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_140_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_145_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_145_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_145_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_145_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_145_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_145_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_145_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_145_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_150_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_150_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_150_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_150_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_150_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_150_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_150_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_150_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_155_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_155_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_155_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_155_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_155_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_155_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_155_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_155_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_15_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_160_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_160_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_160_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_160_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_160_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_160_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_160_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_160_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_165_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_165_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_165_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_165_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_165_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_165_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_165_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_165_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_16_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_16_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_170_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_170_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_170_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_170_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_175_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_175_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_175_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_175_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_175_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_175_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_175_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_175_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_176_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_176_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_176_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_176_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_176_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_176_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_176_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_176_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_17_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_181_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_181_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_181_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_181_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_181_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_181_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_181_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_181_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_186_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_186_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_186_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_186_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_186_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_186_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_186_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_186_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_191_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_191_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_191_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_191_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_191_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_191_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_191_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_191_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_196_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_196_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_196_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_196_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_196_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_196_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_196_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_196_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_201_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_201_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_201_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_201_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_201_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_201_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_201_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_201_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_206_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_206_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_206_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_206_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_206_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_206_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_206_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_206_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_211_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_211_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_211_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_211_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_211_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_211_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_211_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_211_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_216_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_216_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_216_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_216_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_221_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_221_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_221_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_221_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_221_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_221_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_221_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_221_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_222_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_222_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_222_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_222_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_222_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_222_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_222_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_222_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_227_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_227_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_227_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_227_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_227_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_227_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_227_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_227_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_232_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_232_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_232_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_232_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_232_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_232_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_232_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_232_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_237_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_237_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_237_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_237_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_237_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_237_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_237_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_237_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_242_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_242_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_242_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_242_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_242_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_242_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_242_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_242_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_247_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_247_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_247_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_247_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_247_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_247_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_247_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_247_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_252_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_252_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_252_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_252_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_252_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_252_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_252_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_252_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_257_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_257_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_257_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_257_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_257_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_257_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_257_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_257_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_262_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_262_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_262_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_262_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_262_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_262_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_262_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_262_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_267_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_267_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_267_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_267_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_272_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_272_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_272_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_272_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_272_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_272_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_272_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_273_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_273_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_273_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_273_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_273_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_273_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_273_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_278_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_278_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_278_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_278_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_278_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_278_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_278_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_283_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_283_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_283_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_283_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_283_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_283_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_283_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_288_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_288_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_288_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_288_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_288_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_288_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_288_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_293_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_293_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_293_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_293_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_293_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_293_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_293_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_298_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_298_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_298_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_298_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_298_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_298_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_298_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_29_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_29_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_29_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_29_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_29_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_29_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_303_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_303_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_303_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_303_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_303_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_303_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_303_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_308_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_308_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_308_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_308_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_308_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_308_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_308_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_30_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_30_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_30_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_30_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_30_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_30_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_30_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_313_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_313_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_313_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_313_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_313_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_313_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_313_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_318_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_318_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_318_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_318_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_318_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_318_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_318_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_323_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_323_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_323_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_323_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_33_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_33_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_33_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_33_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_33_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_33_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_33_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_36_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_36_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_36_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_36_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_36_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_36_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_39_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_39_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_39_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_41_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_41_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_41_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_41_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_41_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_41_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_41_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_41_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_42_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_42_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_42_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_42_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_42_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_42_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_42_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_47_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_47_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_47_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_47_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_47_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_47_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_47_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_52_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_52_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_52_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_52_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_52_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_52_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_52_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_52_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_57_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_57_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_57_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_57_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_57_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_57_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_57_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_62_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_62_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_62_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_62_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_67_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_67_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_67_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_67_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_67_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_67_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_67_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_67_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_68_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_68_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_68_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_68_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_68_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_68_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_68_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_68_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_73_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_73_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_73_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_73_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_73_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_73_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_73_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_73_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_78_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_78_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_78_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_78_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_78_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_78_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_78_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_78_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_83_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_83_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_83_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_83_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_83_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_83_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_83_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_83_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_88_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_88_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_88_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_88_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_88_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_88_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_88_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_88_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_93_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_93_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_93_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_93_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_98_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_98_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_98_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_98_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_98_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_98_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_98_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_98_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_99_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_99_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_99_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_99_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_99_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_99_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_99_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[0]_i_99_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_102_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_102_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_102_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_102_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_102_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_102_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_102_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_102_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_107_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_107_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_107_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_107_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_107_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_107_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_107_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_107_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_10_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_10_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_10_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_10_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_10_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_10_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_10_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_112_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_112_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_112_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_112_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_112_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_112_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_112_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_112_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_117_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_117_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_117_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_117_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_117_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_117_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_117_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_117_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_11_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_11_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_11_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_11_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_11_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_11_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_11_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_122_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_122_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_122_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_122_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_122_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_122_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_122_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_122_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_127_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_127_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_127_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_127_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_127_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_127_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_127_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_127_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_132_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_132_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_132_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_132_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_132_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_132_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_132_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_132_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_137_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_137_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_137_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_137_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_137_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_137_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_137_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_137_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_142_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_142_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_142_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_142_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_142_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_142_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_142_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_147_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_147_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_147_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_147_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_147_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_147_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_147_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_14_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_14_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_14_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_14_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_14_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_14_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_14_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_14_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_152_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_152_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_152_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_152_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_152_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_152_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_152_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_157_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_157_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_157_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_157_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_157_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_157_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_157_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_17_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_17_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_17_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_17_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_17_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_17_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_17_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_17_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_22_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_22_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_22_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_22_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_22_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_22_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_22_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_22_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_23_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_23_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_23_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_23_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_23_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_23_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_23_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_23_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_28_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_28_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_28_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_28_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_28_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_28_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_28_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_28_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_33_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_33_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_33_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_33_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_33_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_33_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_33_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_33_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_42_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_42_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_42_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_42_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_42_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_42_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_42_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_42_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_43_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_43_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_43_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_43_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_43_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_43_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_43_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_43_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_48_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_48_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_48_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_48_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_48_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_48_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_48_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_48_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_53_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_53_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_53_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_53_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_53_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_53_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_53_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_53_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_62_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_62_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_62_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_62_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_62_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_62_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_62_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_62_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_67_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_67_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_67_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_67_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_67_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_67_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_67_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_67_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_6_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_6_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_72_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_72_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_72_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_72_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_72_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_72_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_72_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_72_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_77_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_77_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_77_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_77_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_77_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_77_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_77_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_77_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_7_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_7_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_82_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_82_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_82_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_82_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_82_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_82_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_82_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_82_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_87_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_87_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_87_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_87_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_87_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_87_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_87_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_87_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_8_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_8_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_92_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_92_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_92_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_92_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_92_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_92_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_92_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_92_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_97_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_97_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_97_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_97_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_97_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_97_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_97_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_97_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_9_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[12]_i_9_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_102_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_102_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_102_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_102_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_102_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_102_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_102_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_102_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_107_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_107_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_107_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_107_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_107_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_107_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_107_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_107_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_10_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_10_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_10_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_10_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_10_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_10_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_10_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_10_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_112_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_112_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_112_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_112_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_112_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_112_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_112_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_112_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_117_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_117_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_117_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_117_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_117_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_117_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_117_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_117_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_11_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_11_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_11_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_11_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_11_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_11_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_11_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_11_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_122_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_122_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_122_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_122_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_122_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_122_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_122_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_122_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_127_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_127_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_127_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_127_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_127_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_127_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_127_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_127_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_132_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_132_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_132_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_132_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_132_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_132_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_132_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_132_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_145_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_145_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_145_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_145_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_145_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_145_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_145_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_14_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_14_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_14_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_14_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_14_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_14_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_14_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_14_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_150_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_150_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_150_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_150_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_150_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_150_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_150_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_150_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_17_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_17_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_17_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_17_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_17_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_17_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_17_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_17_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_22_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_22_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_22_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_22_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_22_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_22_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_22_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_22_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_23_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_23_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_23_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_23_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_23_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_23_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_23_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_23_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_28_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_28_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_28_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_28_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_28_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_28_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_28_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_28_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_33_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_33_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_33_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_33_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_33_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_33_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_33_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_33_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_42_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_42_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_42_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_42_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_42_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_42_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_42_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_42_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_43_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_43_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_43_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_43_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_43_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_43_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_43_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_43_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_48_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_48_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_48_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_48_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_48_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_48_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_48_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_48_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_53_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_53_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_53_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_53_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_53_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_53_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_53_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_53_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_62_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_62_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_62_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_62_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_62_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_62_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_62_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_62_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_67_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_67_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_67_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_67_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_67_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_67_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_67_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_67_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_6_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_6_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_72_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_72_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_72_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_72_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_72_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_72_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_72_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_72_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_77_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_77_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_77_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_77_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_77_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_77_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_77_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_77_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_7_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_7_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_82_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_82_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_82_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_82_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_82_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_82_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_82_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_82_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_87_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_87_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_87_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_87_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_87_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_87_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_87_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_87_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_8_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_8_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_92_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_92_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_92_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_92_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_92_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_92_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_92_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_92_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_97_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_97_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_97_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_97_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_97_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_97_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_97_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_97_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_9_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[16]_i_9_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_10_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_10_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_10_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_10_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_10_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_10_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_10_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_10_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_11_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_11_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_11_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_11_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_11_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_11_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_11_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_11_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_14_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_14_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_14_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_14_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_14_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_14_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_14_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_14_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_17_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_17_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_17_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_17_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_17_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_17_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_17_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_17_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_22_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_22_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_22_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_22_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_22_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_22_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_22_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_22_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_23_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_23_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_23_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_23_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_23_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_23_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_23_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_23_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_28_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_28_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_28_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_28_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_28_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_28_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_28_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_28_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_33_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_33_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_33_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_33_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_33_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_33_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_33_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_33_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_42_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_42_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_42_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_42_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_42_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_42_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_42_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_42_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_43_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_43_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_43_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_43_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_43_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_43_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_43_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_43_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_48_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_48_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_48_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_48_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_48_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_48_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_48_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_48_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_65_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_65_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_65_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_65_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_65_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_65_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_65_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_65_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_6_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_6_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_70_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_70_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_70_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_70_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_70_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_70_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_70_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_70_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_7_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_7_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_83_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_83_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_83_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_83_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_83_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_83_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_83_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_83_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_8_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_8_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_9_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[20]_i_9_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_7_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_7_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_8_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_8_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_8_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_8_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_8_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_8_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_8_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[24]_i_8_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_102_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_102_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_102_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_102_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_102_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_102_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_102_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_102_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_107_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_107_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_107_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_107_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_107_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_107_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_107_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_107_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_10_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_10_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_10_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_10_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_10_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_10_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_112_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_112_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_112_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_112_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_112_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_112_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_112_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_112_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_117_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_117_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_117_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_117_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_117_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_117_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_117_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_117_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_11_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_11_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_11_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_11_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_11_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_11_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_11_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_122_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_122_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_122_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_122_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_122_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_122_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_122_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_122_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_127_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_127_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_127_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_127_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_127_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_127_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_127_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_127_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_132_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_132_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_132_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_132_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_132_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_132_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_132_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_132_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_137_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_137_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_137_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_137_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_137_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_137_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_137_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_137_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_142_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_142_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_142_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_142_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_142_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_142_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_142_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_147_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_147_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_147_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_147_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_147_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_147_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_147_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_14_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_14_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_14_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_14_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_14_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_14_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_14_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_152_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_152_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_152_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_152_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_152_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_152_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_152_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_157_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_157_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_157_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_157_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_157_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_157_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_157_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_17_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_17_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_17_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_17_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_17_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_17_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_17_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_17_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_22_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_22_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_22_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_22_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_22_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_22_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_22_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_22_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_23_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_23_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_23_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_23_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_23_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_23_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_23_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_23_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_28_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_28_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_28_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_28_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_28_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_28_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_28_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_28_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_33_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_33_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_33_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_33_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_33_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_33_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_33_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_33_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_42_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_42_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_42_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_42_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_42_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_42_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_42_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_42_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_43_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_43_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_43_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_43_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_43_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_43_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_43_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_43_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_48_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_48_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_48_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_48_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_48_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_48_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_48_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_48_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_53_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_53_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_53_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_53_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_53_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_53_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_53_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_53_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_62_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_62_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_62_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_62_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_62_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_62_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_62_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_62_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_67_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_67_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_67_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_67_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_67_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_67_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_67_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_67_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_6_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_6_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_72_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_72_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_72_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_72_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_72_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_72_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_72_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_72_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_77_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_77_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_77_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_77_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_77_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_77_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_77_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_77_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_7_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_7_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_82_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_82_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_82_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_82_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_82_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_82_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_82_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_82_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_87_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_87_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_87_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_87_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_87_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_87_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_87_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_87_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_8_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_8_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_92_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_92_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_92_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_92_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_92_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_92_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_92_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_92_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_97_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_97_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_97_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_97_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_97_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_97_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_97_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_97_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_9_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[4]_i_9_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_102_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_102_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_102_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_102_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_102_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_102_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_102_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_102_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_107_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_107_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_107_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_107_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_107_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_107_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_107_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_107_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_10_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_10_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_10_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_112_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_112_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_112_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_112_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_112_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_112_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_112_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_112_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_117_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_117_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_117_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_117_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_117_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_117_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_117_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_117_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_11_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_11_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_11_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_11_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_11_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_11_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_11_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_122_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_122_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_122_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_122_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_122_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_122_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_122_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_122_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_127_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_127_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_127_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_127_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_127_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_127_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_127_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_127_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_132_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_132_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_132_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_132_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_132_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_132_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_132_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_132_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_137_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_137_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_137_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_137_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_137_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_137_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_137_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_137_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_142_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_142_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_142_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_142_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_142_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_142_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_142_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_147_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_147_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_147_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_147_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_147_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_147_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_147_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_14_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_14_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_14_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_14_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_14_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_14_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_14_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_152_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_152_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_152_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_152_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_152_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_152_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_152_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_157_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_157_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_157_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_157_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_157_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_157_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_157_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_17_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_17_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_17_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_17_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_17_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_17_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_17_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_17_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_22_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_22_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_22_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_22_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_22_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_22_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_22_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_22_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_23_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_23_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_23_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_23_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_23_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_23_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_23_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_23_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_28_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_28_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_28_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_28_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_28_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_28_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_28_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_28_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_33_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_33_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_33_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_33_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_33_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_33_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_33_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_33_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_42_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_42_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_42_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_42_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_42_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_42_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_42_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_42_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_43_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_43_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_43_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_43_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_43_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_43_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_43_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_43_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_48_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_48_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_48_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_48_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_48_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_48_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_48_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_48_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_53_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_53_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_53_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_53_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_53_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_53_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_53_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_53_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_62_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_62_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_62_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_62_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_62_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_62_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_62_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_62_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_67_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_67_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_67_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_67_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_67_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_67_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_67_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_67_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_6_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_6_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_72_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_72_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_72_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_72_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_72_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_72_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_72_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_72_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_77_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_77_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_77_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_77_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_77_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_77_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_77_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_77_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_7_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_7_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_82_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_82_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_82_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_82_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_82_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_82_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_82_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_82_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_87_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_87_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_87_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_87_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_87_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_87_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_87_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_87_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_8_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_8_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_92_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_92_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_92_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_92_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_92_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_92_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_92_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_92_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_97_n_0\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_97_n_1\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_97_n_2\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_97_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_97_n_4\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_97_n_5\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_97_n_6\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_97_n_7\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_9_n_3\ : STD_LOGIC;
  signal \delay_counter_reg[8]_i_9_n_7\ : STD_LOGIC;
  signal di_req : STD_LOGIC;
  signal displacement : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \displacements[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \displacements_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \displacements_reg_n_0_[3][9]\ : STD_LOGIC;
  signal do_valid : STD_LOGIC;
  signal err0 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal err00_in : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal err00_in_13 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal err00_in_3 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal err00_in_8 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal err0_12 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal err0_2 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal err0_7 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal err1 : STD_LOGIC;
  signal err1_1 : STD_LOGIC;
  signal err1_11 : STD_LOGIC;
  signal err1_6 : STD_LOGIC;
  signal \instantiate_pid_controllers[0].pid_controller_n_0\ : STD_LOGIC;
  signal \instantiate_pid_controllers[0].pid_controller_n_1\ : STD_LOGIC;
  signal \instantiate_pid_controllers[0].pid_controller_n_10\ : STD_LOGIC;
  signal \instantiate_pid_controllers[0].pid_controller_n_2\ : STD_LOGIC;
  signal \instantiate_pid_controllers[0].pid_controller_n_3\ : STD_LOGIC;
  signal \instantiate_pid_controllers[0].pid_controller_n_4\ : STD_LOGIC;
  signal \instantiate_pid_controllers[0].pid_controller_n_5\ : STD_LOGIC;
  signal \instantiate_pid_controllers[0].pid_controller_n_6\ : STD_LOGIC;
  signal \instantiate_pid_controllers[0].pid_controller_n_7\ : STD_LOGIC;
  signal \instantiate_pid_controllers[0].pid_controller_n_8\ : STD_LOGIC;
  signal \instantiate_pid_controllers[0].pid_controller_n_9\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_0\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_1\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_10\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_11\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_12\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_13\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_14\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_15\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_16\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_17\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_18\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_2\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_3\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_4\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_5\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_6\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_7\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_8\ : STD_LOGIC;
  signal \instantiate_pid_controllers[1].pid_controller_n_9\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_0\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_1\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_2\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_25\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_26\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_27\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_28\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_29\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_3\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_30\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_31\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_32\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_33\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_34\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_35\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_36\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_4\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_5\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_6\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_7\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_8\ : STD_LOGIC;
  signal \instantiate_pid_controllers[2].pid_controller_n_9\ : STD_LOGIC;
  signal \instantiate_pid_controllers[3].pid_controller_n_2\ : STD_LOGIC;
  signal \instantiate_pid_controllers[3].pid_controller_n_3\ : STD_LOGIC;
  signal \instantiate_pid_controllers[3].pid_controller_n_4\ : STD_LOGIC;
  signal \instantiate_pid_controllers[3].pid_controller_n_5\ : STD_LOGIC;
  signal \lastError[11]_i_18__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_18__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_18__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_18_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_19__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_19__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_19__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_19_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_20__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_20__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_20__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_20_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_21__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_21__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_21__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_21_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_5_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_6__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_6__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_6_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_7__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_7__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_7_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_8__1_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_8__2_n_0\ : STD_LOGIC;
  signal \lastError[11]_i_8_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_5_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_6__2_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_6_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_7__2_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_7_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_8__2_n_0\ : STD_LOGIC;
  signal \lastError[15]_i_8_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_5__1_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_5__2_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_5_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_6__1_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_6__2_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_6_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_7__1_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_7__2_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_7_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_8__1_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_8__2_n_0\ : STD_LOGIC;
  signal \lastError[19]_i_8_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_5__2_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_5_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_6__1_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_6__2_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_6_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_7__1_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_7__2_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_7_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_8__1_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_8__2_n_0\ : STD_LOGIC;
  signal \lastError[23]_i_8_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_5__1_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_5__2_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_5_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_6__0_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_6__1_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_6__2_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_6_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_7__0_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_7__1_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_7__2_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_7_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_8__0_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_8__1_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_8__2_n_0\ : STD_LOGIC;
  signal \lastError[27]_i_8_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_10__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_10_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_11__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_11__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_11_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_12__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_12__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_12_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_14__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_14__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_14_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_15__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_15__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_15_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_16__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_16__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_16_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_17__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_17__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_17_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_18__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_18__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_18_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_19__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_19__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_19_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_20__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_20__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_20__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_20_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_21__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_21__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_21__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_21_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_23__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_23__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_23__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_23_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_24__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_24__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_24__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_24_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_25__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_25__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_25__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_25_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_26__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_26__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_26__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_26_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_27__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_27__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_27__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_27_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_28__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_28__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_28__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_28_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_31__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_31__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_31__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_31_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_32__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_32__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_32__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_32_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_33__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_33__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_33__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_33_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_34__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_34__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_34__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_34_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_35__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_35__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_35__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_35_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_36__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_36__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_36__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_36_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_37__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_37__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_37__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_37_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_38__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_38__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_38__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_38_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_39__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_39__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_39__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_39_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_40__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_40__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_40__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_40_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_42__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_42__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_42__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_42_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_43__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_43__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_43__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_43_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_44__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_44__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_44__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_44_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_45__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_45__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_45__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_45_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_46__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_46__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_46__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_46_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_47__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_47__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_47__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_47_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_48__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_48__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_48__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_48_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_49__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_49__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_49__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_49_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_50__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_50__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_50__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_50_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_51__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_51__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_51__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_51_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_52__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_52__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_52__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_52_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_53__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_53__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_53__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_53_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_54__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_54__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_54__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_54_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_55__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_55__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_55__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_55_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_56__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_56__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_56__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_56_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_57__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_57__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_57__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_57_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_58__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_58__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_58__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_58_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_9__2_n_0\ : STD_LOGIC;
  signal \lastError[31]_i_9_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_18__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_18__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_18__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_18_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_19__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_19__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_19__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_19_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_20__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_20__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_20__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_20_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_21__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_21__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_21__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_21_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_5_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_6__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_6_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_7__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_7_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_8__2_n_0\ : STD_LOGIC;
  signal \lastError[3]_i_8_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_18__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_18__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_18__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_18_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_19__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_19__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_19__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_19_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_20__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_20__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_20__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_20_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_21__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_21__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_21__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_21_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_5_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_6_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_7_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \lastError[7]_i_8_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__0_n_4\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__0_n_5\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__0_n_6\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__0_n_7\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__1_n_4\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__1_n_5\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__1_n_6\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__1_n_7\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__2_n_4\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__2_n_5\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__2_n_6\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17__2_n_7\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17_n_3\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17_n_4\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17_n_5\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17_n_6\ : STD_LOGIC;
  signal \lastError_reg[11]_i_17_n_7\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \lastError_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \lastError_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \lastError_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \lastError_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \lastError_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_13__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_13__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_13__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_13__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_13__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_13__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_13_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_13_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22_n_0\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_22_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29__0_n_6\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29__0_n_7\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29__1_n_6\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29__1_n_7\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29__2_n_6\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29__2_n_7\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29_n_6\ : STD_LOGIC;
  signal \lastError_reg[31]_i_29_n_7\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30_n_0\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_30_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41_n_0\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_41_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_4__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_4__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_4__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_4__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_4__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_4__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_4__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_4__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_4__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_6__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_6__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_6__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_6__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_6__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_6__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_6__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_6__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_6__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_7__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_7__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_7__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_7__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_7__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_7__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_7__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_7__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_7__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[31]_i_7_n_1\ : STD_LOGIC;
  signal \lastError_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \lastError_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__0_n_4\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__0_n_5\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__0_n_6\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__0_n_7\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__1_n_4\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__1_n_5\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__1_n_6\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__1_n_7\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__2_n_4\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__2_n_5\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__2_n_6\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17__2_n_7\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17_n_4\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17_n_5\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17_n_6\ : STD_LOGIC;
  signal \lastError_reg[3]_i_17_n_7\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \lastError_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__0_n_4\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__0_n_5\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__0_n_6\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__0_n_7\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__1_n_4\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__1_n_5\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__1_n_6\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__1_n_7\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__2_n_4\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__2_n_5\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__2_n_6\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17__2_n_7\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17_n_4\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17_n_5\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17_n_6\ : STD_LOGIC;
  signal \lastError_reg[7]_i_17_n_7\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2__1_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2__1_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2__1_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2__2_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2__2_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2__2_n_3\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \lastError_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal motor : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal motor0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal motor1 : STD_LOGIC;
  signal \motor[5]_i_2_n_0\ : STD_LOGIC;
  signal \motor[7]_i_5_n_0\ : STD_LOGIC;
  signal myo_brick : STD_LOGIC;
  signal myo_brick_encoder_multiplier : STD_LOGIC;
  signal \myo_brick_encoder_multiplier[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \myo_brick_encoder_multiplier[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \myo_brick_encoder_multiplier[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \myo_brick_encoder_multiplier[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \myo_brick_encoder_multiplier_reg[0]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \myo_brick_encoder_multiplier_reg[1]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \myo_brick_encoder_multiplier_reg[2]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \myo_brick_encoder_multiplier_reg[3]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal myo_brick_gear_box_ratio : STD_LOGIC;
  signal \myo_brick_gear_box_ratio[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg[0]_8\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg[1]_11\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg[2]_10\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg[3]_9\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \myo_brick_gear_box_ratio_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \myo_brick_reg_n_0_[0]\ : STD_LOGIC;
  signal \myo_brick_reg_n_0_[1]\ : STD_LOGIC;
  signal \myo_brick_reg_n_0_[2]\ : STD_LOGIC;
  signal \myo_brick_reg_n_0_[3]\ : STD_LOGIC;
  signal \^myocontrol_rvalid\ : STD_LOGIC;
  signal myocontrol_wdata_0_sn_1 : STD_LOGIC;
  signal myocontrol_wdata_6_sn_1 : STD_LOGIC;
  signal numberOfWordsTransmitted_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal outputNegMax : STD_LOGIC;
  signal \outputNegMax[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \outputNegMax[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \outputNegMax[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \outputNegMax[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \outputNegMax_reg_n_0_[3][9]\ : STD_LOGIC;
  signal outputPosMax : STD_LOGIC;
  signal \outputPosMax[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \outputPosMax[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \outputPosMax[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \outputPosMax[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \outputPosMax_reg_n_0_[3][9]\ : STD_LOGIC;
  signal outputShifter : STD_LOGIC;
  signal \outputShifter[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \outputShifter[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \outputShifter[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \outputShifter[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \outputShifter[2][31]_i_2_n_0\ : STD_LOGIC;
  signal \outputShifter[3][31]_i_2_n_0\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \outputShifter_reg_n_0_[3][9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in_14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in_4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in_9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC;
  signal p_32_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_5_in : STD_LOGIC;
  signal pid_update : STD_LOGIC;
  signal pid_update0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \pid_update[6]_i_2_n_0\ : STD_LOGIC;
  signal \pid_update[7]_i_3_n_0\ : STD_LOGIC;
  signal \pid_update_reg_n_0_[0]\ : STD_LOGIC;
  signal \pid_update_reg_n_0_[1]\ : STD_LOGIC;
  signal \pid_update_reg_n_0_[2]\ : STD_LOGIC;
  signal \pid_update_reg_n_0_[3]\ : STD_LOGIC;
  signal \pid_update_reg_n_0_[4]\ : STD_LOGIC;
  signal \pid_update_reg_n_0_[5]\ : STD_LOGIC;
  signal \pid_update_reg_n_0_[6]\ : STD_LOGIC;
  signal \pid_update_reg_n_0_[7]\ : STD_LOGIC;
  signal position : STD_LOGIC_VECTOR ( 0 to 30 );
  signal positions : STD_LOGIC;
  signal \positions[0][31]_i_3_n_0\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \positions_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \positions_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \positions_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \positions_reg_n_0_[3][9]\ : STD_LOGIC;
  signal pwmRef : STD_LOGIC_VECTOR ( 1 to 15 );
  signal \pwmRef[15]_i_256__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_256__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_256__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_256_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_257__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_257__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_257__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_257_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_258__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_258__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_258__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_258_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_259__0_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_259__1_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_259__2_n_0\ : STD_LOGIC;
  signal \pwmRef[15]_i_259_n_0\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_185__0_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_185__0_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_185__0_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_185__1_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_185__1_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_185__1_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_185__2_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_185__2_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_185__2_n_3\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_185_n_1\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_185_n_2\ : STD_LOGIC;
  signal \pwmRef_reg[15]_i_185_n_3\ : STD_LOGIC;
  signal \pwmRefs[0]_0\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \pwmRefs[1]_1\ : STD_LOGIC_VECTOR ( 12 to 14 );
  signal \pwmRefs[2]_2\ : STD_LOGIC_VECTOR ( 1 to 15 );
  signal \pwmRefs[3]_3\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal result3 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal result3_0 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal result3_10 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal result3_5 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal slv_reg_rden : STD_LOGIC;
  signal \^slv_reg_wren\ : STD_LOGIC;
  signal sp : STD_LOGIC;
  signal \sp[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \sp[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \sp[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \sp[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \sp_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \sp_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \sp_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \sp_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \^spi_activated\ : STD_LOGIC;
  signal spi_activated_i_5_n_0 : STD_LOGIC;
  signal spi_activated_i_6_n_0 : STD_LOGIC;
  signal spi_activated_i_7_n_0 : STD_LOGIC;
  signal spi_activated_i_8_n_0 : STD_LOGIC;
  signal spi_control_n_10 : STD_LOGIC;
  signal spi_control_n_11 : STD_LOGIC;
  signal spi_control_n_12 : STD_LOGIC;
  signal spi_control_n_13 : STD_LOGIC;
  signal spi_control_n_14 : STD_LOGIC;
  signal spi_control_n_16 : STD_LOGIC;
  signal spi_control_n_19 : STD_LOGIC;
  signal spi_control_n_20 : STD_LOGIC;
  signal spi_control_n_21 : STD_LOGIC;
  signal spi_control_n_22 : STD_LOGIC;
  signal spi_control_n_23 : STD_LOGIC;
  signal spi_control_n_24 : STD_LOGIC;
  signal spi_control_n_25 : STD_LOGIC;
  signal spi_control_n_26 : STD_LOGIC;
  signal spi_control_n_5 : STD_LOGIC;
  signal spi_control_n_6 : STD_LOGIC;
  signal spi_control_n_7 : STD_LOGIC;
  signal spi_control_n_8 : STD_LOGIC;
  signal \^spi_done_prev\ : STD_LOGIC;
  signal spi_n_0 : STD_LOGIC;
  signal spi_n_1 : STD_LOGIC;
  signal spi_n_2 : STD_LOGIC;
  signal spi_n_4 : STD_LOGIC;
  signal spi_n_7 : STD_LOGIC;
  signal start_frame3 : STD_LOGIC;
  signal \^start_spi_transmission\ : STD_LOGIC;
  signal update_controller_prev_i_2_n_0 : STD_LOGIC;
  signal \^update_controller_reg_0\ : STD_LOGIC;
  signal update_frequency : STD_LOGIC;
  signal \update_frequency_reg_n_0_[0]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[10]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[11]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[12]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[13]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[14]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[15]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[16]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[17]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[18]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[19]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[1]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[20]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[21]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[22]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[23]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[24]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[25]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[26]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[27]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[28]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[29]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[2]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[30]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[31]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[3]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[4]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[5]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[6]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[7]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[8]\ : STD_LOGIC;
  signal \update_frequency_reg_n_0_[9]\ : STD_LOGIC;
  signal velocity : STD_LOGIC_VECTOR ( 0 to 14 );
  signal \velocitys_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \velocitys_reg_n_0_[3][9]\ : STD_LOGIC;
  signal wr_ack : STD_LOGIC;
  signal wren : STD_LOGIC;
  signal write_ack_prev : STD_LOGIC;
  signal \NLW_actual_update_frequency_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_actual_update_frequency_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_actual_update_frequency_reg[0]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_actual_update_frequency_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_actual_update_frequency_reg[0]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_actual_update_frequency_reg[0]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_actual_update_frequency_reg[0]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_actual_update_frequency_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_actual_update_frequency_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_actual_update_frequency_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[10]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[11]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[12]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[13]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[14]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[15]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[16]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[17]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[18]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[18]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[18]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[19]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[19]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[1]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[1]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[20]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[21]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[21]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[21]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[22]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[22]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[22]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[23]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[23]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[24]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_actual_update_frequency_reg[2]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[2]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[3]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[4]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[5]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[6]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[7]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[8]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_actual_update_frequency_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_actual_update_frequency_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_actual_update_frequency_reg[9]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_delay_counter_reg[0]_i_129_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delay_counter_reg[0]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[0]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[0]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[0]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[0]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[0]_i_170_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delay_counter_reg[0]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delay_counter_reg[0]_i_216_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delay_counter_reg[0]_i_267_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delay_counter_reg[0]_i_272_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[0]_i_273_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[0]_i_278_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[0]_i_283_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[0]_i_288_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[0]_i_293_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[0]_i_298_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[0]_i_303_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[0]_i_308_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[0]_i_313_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[0]_i_318_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[0]_i_323_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delay_counter_reg[0]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delay_counter_reg[0]_i_62_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delay_counter_reg[0]_i_93_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delay_counter_reg[12]_i_142_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[12]_i_147_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[12]_i_152_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[12]_i_157_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[12]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[12]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[12]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[12]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[12]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[12]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[12]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[12]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[16]_i_145_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[16]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[16]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[16]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[16]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[16]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[16]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[16]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[20]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[20]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[20]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[20]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[20]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[20]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[20]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[20]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[24]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[24]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delay_counter_reg[24]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[24]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_delay_counter_reg[4]_i_142_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[4]_i_147_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[4]_i_152_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[4]_i_157_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[4]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[4]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[4]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[4]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[4]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[4]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[4]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[4]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[8]_i_142_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[8]_i_147_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[8]_i_152_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[8]_i_157_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_delay_counter_reg[8]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[8]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[8]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[8]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[8]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delay_counter_reg[8]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay_counter_reg[8]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_lastError_reg[31]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lastError_reg[31]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_13__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lastError_reg[31]_i_13__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_13__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lastError_reg[31]_i_13__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_13__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lastError_reg[31]_i_13__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_22__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_22__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_22__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_lastError_reg[31]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_lastError_reg[31]_i_29__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_lastError_reg[31]_i_29__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_lastError_reg[31]_i_29__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_lastError_reg[31]_i_29__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_lastError_reg[31]_i_29__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_lastError_reg[31]_i_29__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_lastError_reg[31]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_30__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_30__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_30__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lastError_reg[31]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_41__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_41__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_41__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lastError_reg[31]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lastError_reg[31]_i_4__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lastError_reg[31]_i_4__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lastError_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lastError_reg[31]_i_6__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lastError_reg[31]_i_6__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lastError_reg[31]_i_6__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lastError_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lastError_reg[31]_i_7__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lastError_reg[31]_i_7__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lastError_reg[31]_i_7__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_185_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_185__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_185__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pwmRef_reg[15]_i_185__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_rdata[0]_i_10\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \axi_rdata[13]_i_37\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \axi_rdata[13]_i_38\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \axi_rdata[15]_i_4\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \axi_rdata[24]_i_4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \axi_rdata[29]_i_25\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \axi_rdata[29]_i_27\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \axi_rdata[29]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_14\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \axi_rdata[3]_i_10\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \axi_rdata[3]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \delay_counter[0]_i_10\ : label is "soft_lutpair117";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[11]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[11]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[11]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[15]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[15]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[15]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[19]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[19]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[19]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[23]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[23]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[23]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[27]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[27]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[27]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[27]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[31]_i_4__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[31]_i_4__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[31]_i_4__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[3]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[3]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[3]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[7]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[7]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \lastError_reg[7]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \motor[5]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \outputNegMax[0][31]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \outputPosMax[0][31]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \pid_update[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \pid_update[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \pid_update[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pid_update[4]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pid_update[6]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \pid_update[7]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of spi_activated_i_4 : label is "soft_lutpair114";
begin
  aw_en_reg_0 <= \^aw_en_reg_0\;
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  \axi_awaddr_reg[10]_0\ <= \^axi_awaddr_reg[10]_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  myocontrol_rvalid <= \^myocontrol_rvalid\;
  myocontrol_wdata_0_sp_1 <= myocontrol_wdata_0_sn_1;
  myocontrol_wdata_6_sp_1 <= myocontrol_wdata_6_sn_1;
  slv_reg_wren <= \^slv_reg_wren\;
  spi_activated <= \^spi_activated\;
  spi_done_prev <= \^spi_done_prev\;
  start_spi_transmission <= \^start_spi_transmission\;
  update_controller_reg_0 <= \^update_controller_reg_0\;
\IntegralNegMax[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \IntegralNegMax[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I4 => axi_awaddr(4),
      I5 => axi_awaddr(5),
      O => \IntegralNegMax[0][31]_i_1_n_0\
    );
\IntegralNegMax[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => axi_awaddr(6),
      I1 => axi_awaddr(8),
      I2 => axi_awaddr(9),
      I3 => axi_awaddr(10),
      I4 => axi_awaddr(7),
      I5 => \instantiate_pid_controllers[0].pid_controller_n_9\,
      O => \IntegralNegMax[0][31]_i_2_n_0\
    );
\IntegralNegMax[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \IntegralNegMax[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      O => \IntegralNegMax[1][31]_i_1_n_0\
    );
\IntegralNegMax[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \IntegralNegMax[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \IntegralPosMax[2][31]_i_2_n_0\,
      O => \IntegralNegMax[2][31]_i_1_n_0\
    );
\IntegralNegMax[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \IntegralNegMax[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \IntegralPosMax[3][31]_i_2_n_0\,
      O => IntegralNegMax
    );
\IntegralNegMax_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \IntegralNegMax_reg_n_0_[0][0]\,
      R => '0'
    );
\IntegralNegMax_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \IntegralNegMax_reg_n_0_[0][10]\,
      R => '0'
    );
\IntegralNegMax_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \IntegralNegMax_reg_n_0_[0][11]\,
      R => '0'
    );
\IntegralNegMax_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \IntegralNegMax_reg_n_0_[0][12]\,
      R => '0'
    );
\IntegralNegMax_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \IntegralNegMax_reg_n_0_[0][13]\,
      R => '0'
    );
\IntegralNegMax_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \IntegralNegMax_reg_n_0_[0][14]\,
      R => '0'
    );
\IntegralNegMax_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \IntegralNegMax_reg_n_0_[0][15]\,
      R => '0'
    );
\IntegralNegMax_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \IntegralNegMax_reg_n_0_[0][16]\,
      R => '0'
    );
\IntegralNegMax_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \IntegralNegMax_reg_n_0_[0][17]\,
      R => '0'
    );
\IntegralNegMax_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \IntegralNegMax_reg_n_0_[0][18]\,
      R => '0'
    );
\IntegralNegMax_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \IntegralNegMax_reg_n_0_[0][19]\,
      R => '0'
    );
\IntegralNegMax_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \IntegralNegMax_reg_n_0_[0][1]\,
      R => '0'
    );
\IntegralNegMax_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \IntegralNegMax_reg_n_0_[0][20]\,
      R => '0'
    );
\IntegralNegMax_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \IntegralNegMax_reg_n_0_[0][21]\,
      R => '0'
    );
\IntegralNegMax_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \IntegralNegMax_reg_n_0_[0][22]\,
      R => '0'
    );
\IntegralNegMax_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \IntegralNegMax_reg_n_0_[0][23]\,
      R => '0'
    );
\IntegralNegMax_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \IntegralNegMax_reg_n_0_[0][24]\,
      R => '0'
    );
\IntegralNegMax_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \IntegralNegMax_reg_n_0_[0][25]\,
      R => '0'
    );
\IntegralNegMax_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \IntegralNegMax_reg_n_0_[0][26]\,
      R => '0'
    );
\IntegralNegMax_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \IntegralNegMax_reg_n_0_[0][27]\,
      R => '0'
    );
\IntegralNegMax_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \IntegralNegMax_reg_n_0_[0][28]\,
      R => '0'
    );
\IntegralNegMax_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \IntegralNegMax_reg_n_0_[0][29]\,
      R => '0'
    );
\IntegralNegMax_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \IntegralNegMax_reg_n_0_[0][2]\,
      R => '0'
    );
\IntegralNegMax_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \IntegralNegMax_reg_n_0_[0][30]\,
      R => '0'
    );
\IntegralNegMax_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \IntegralNegMax_reg_n_0_[0][31]\,
      R => '0'
    );
\IntegralNegMax_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \IntegralNegMax_reg_n_0_[0][3]\,
      R => '0'
    );
\IntegralNegMax_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \IntegralNegMax_reg_n_0_[0][4]\,
      R => '0'
    );
\IntegralNegMax_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \IntegralNegMax_reg_n_0_[0][5]\,
      R => '0'
    );
\IntegralNegMax_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \IntegralNegMax_reg_n_0_[0][6]\,
      R => '0'
    );
\IntegralNegMax_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \IntegralNegMax_reg_n_0_[0][7]\,
      R => '0'
    );
\IntegralNegMax_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \IntegralNegMax_reg_n_0_[0][8]\,
      R => '0'
    );
\IntegralNegMax_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \IntegralNegMax_reg_n_0_[0][9]\,
      R => '0'
    );
\IntegralNegMax_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \IntegralNegMax_reg_n_0_[1][0]\,
      R => '0'
    );
\IntegralNegMax_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \IntegralNegMax_reg_n_0_[1][10]\,
      R => '0'
    );
\IntegralNegMax_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \IntegralNegMax_reg_n_0_[1][11]\,
      R => '0'
    );
\IntegralNegMax_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \IntegralNegMax_reg_n_0_[1][12]\,
      R => '0'
    );
\IntegralNegMax_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \IntegralNegMax_reg_n_0_[1][13]\,
      R => '0'
    );
\IntegralNegMax_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \IntegralNegMax_reg_n_0_[1][14]\,
      R => '0'
    );
\IntegralNegMax_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \IntegralNegMax_reg_n_0_[1][15]\,
      R => '0'
    );
\IntegralNegMax_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \IntegralNegMax_reg_n_0_[1][16]\,
      R => '0'
    );
\IntegralNegMax_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \IntegralNegMax_reg_n_0_[1][17]\,
      R => '0'
    );
\IntegralNegMax_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \IntegralNegMax_reg_n_0_[1][18]\,
      R => '0'
    );
\IntegralNegMax_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \IntegralNegMax_reg_n_0_[1][19]\,
      R => '0'
    );
\IntegralNegMax_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \IntegralNegMax_reg_n_0_[1][1]\,
      R => '0'
    );
\IntegralNegMax_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \IntegralNegMax_reg_n_0_[1][20]\,
      R => '0'
    );
\IntegralNegMax_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \IntegralNegMax_reg_n_0_[1][21]\,
      R => '0'
    );
\IntegralNegMax_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \IntegralNegMax_reg_n_0_[1][22]\,
      R => '0'
    );
\IntegralNegMax_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \IntegralNegMax_reg_n_0_[1][23]\,
      R => '0'
    );
\IntegralNegMax_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \IntegralNegMax_reg_n_0_[1][24]\,
      R => '0'
    );
\IntegralNegMax_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \IntegralNegMax_reg_n_0_[1][25]\,
      R => '0'
    );
\IntegralNegMax_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \IntegralNegMax_reg_n_0_[1][26]\,
      R => '0'
    );
\IntegralNegMax_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \IntegralNegMax_reg_n_0_[1][27]\,
      R => '0'
    );
\IntegralNegMax_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \IntegralNegMax_reg_n_0_[1][28]\,
      R => '0'
    );
\IntegralNegMax_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \IntegralNegMax_reg_n_0_[1][29]\,
      R => '0'
    );
\IntegralNegMax_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \IntegralNegMax_reg_n_0_[1][2]\,
      R => '0'
    );
\IntegralNegMax_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \IntegralNegMax_reg_n_0_[1][30]\,
      R => '0'
    );
\IntegralNegMax_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \IntegralNegMax_reg_n_0_[1][31]\,
      R => '0'
    );
\IntegralNegMax_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \IntegralNegMax_reg_n_0_[1][3]\,
      R => '0'
    );
\IntegralNegMax_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \IntegralNegMax_reg_n_0_[1][4]\,
      R => '0'
    );
\IntegralNegMax_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \IntegralNegMax_reg_n_0_[1][5]\,
      R => '0'
    );
\IntegralNegMax_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \IntegralNegMax_reg_n_0_[1][6]\,
      R => '0'
    );
\IntegralNegMax_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \IntegralNegMax_reg_n_0_[1][7]\,
      R => '0'
    );
\IntegralNegMax_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \IntegralNegMax_reg_n_0_[1][8]\,
      R => '0'
    );
\IntegralNegMax_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \IntegralNegMax_reg_n_0_[1][9]\,
      R => '0'
    );
\IntegralNegMax_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \IntegralNegMax_reg_n_0_[2][0]\,
      R => '0'
    );
\IntegralNegMax_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \IntegralNegMax_reg_n_0_[2][10]\,
      R => '0'
    );
\IntegralNegMax_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \IntegralNegMax_reg_n_0_[2][11]\,
      R => '0'
    );
\IntegralNegMax_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \IntegralNegMax_reg_n_0_[2][12]\,
      R => '0'
    );
\IntegralNegMax_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \IntegralNegMax_reg_n_0_[2][13]\,
      R => '0'
    );
\IntegralNegMax_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \IntegralNegMax_reg_n_0_[2][14]\,
      R => '0'
    );
\IntegralNegMax_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \IntegralNegMax_reg_n_0_[2][15]\,
      R => '0'
    );
\IntegralNegMax_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \IntegralNegMax_reg_n_0_[2][16]\,
      R => '0'
    );
\IntegralNegMax_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \IntegralNegMax_reg_n_0_[2][17]\,
      R => '0'
    );
\IntegralNegMax_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \IntegralNegMax_reg_n_0_[2][18]\,
      R => '0'
    );
\IntegralNegMax_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \IntegralNegMax_reg_n_0_[2][19]\,
      R => '0'
    );
\IntegralNegMax_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \IntegralNegMax_reg_n_0_[2][1]\,
      R => '0'
    );
\IntegralNegMax_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \IntegralNegMax_reg_n_0_[2][20]\,
      R => '0'
    );
\IntegralNegMax_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \IntegralNegMax_reg_n_0_[2][21]\,
      R => '0'
    );
\IntegralNegMax_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \IntegralNegMax_reg_n_0_[2][22]\,
      R => '0'
    );
\IntegralNegMax_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \IntegralNegMax_reg_n_0_[2][23]\,
      R => '0'
    );
\IntegralNegMax_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \IntegralNegMax_reg_n_0_[2][24]\,
      R => '0'
    );
\IntegralNegMax_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \IntegralNegMax_reg_n_0_[2][25]\,
      R => '0'
    );
\IntegralNegMax_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \IntegralNegMax_reg_n_0_[2][26]\,
      R => '0'
    );
\IntegralNegMax_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \IntegralNegMax_reg_n_0_[2][27]\,
      R => '0'
    );
\IntegralNegMax_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \IntegralNegMax_reg_n_0_[2][28]\,
      R => '0'
    );
\IntegralNegMax_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \IntegralNegMax_reg_n_0_[2][29]\,
      R => '0'
    );
\IntegralNegMax_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \IntegralNegMax_reg_n_0_[2][2]\,
      R => '0'
    );
\IntegralNegMax_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \IntegralNegMax_reg_n_0_[2][30]\,
      R => '0'
    );
\IntegralNegMax_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \IntegralNegMax_reg_n_0_[2][31]\,
      R => '0'
    );
\IntegralNegMax_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \IntegralNegMax_reg_n_0_[2][3]\,
      R => '0'
    );
\IntegralNegMax_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \IntegralNegMax_reg_n_0_[2][4]\,
      R => '0'
    );
\IntegralNegMax_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \IntegralNegMax_reg_n_0_[2][5]\,
      R => '0'
    );
\IntegralNegMax_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \IntegralNegMax_reg_n_0_[2][6]\,
      R => '0'
    );
\IntegralNegMax_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \IntegralNegMax_reg_n_0_[2][7]\,
      R => '0'
    );
\IntegralNegMax_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \IntegralNegMax_reg_n_0_[2][8]\,
      R => '0'
    );
\IntegralNegMax_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \IntegralNegMax_reg_n_0_[2][9]\,
      R => '0'
    );
\IntegralNegMax_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(0),
      Q => \IntegralNegMax_reg_n_0_[3][0]\,
      R => '0'
    );
\IntegralNegMax_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(10),
      Q => \IntegralNegMax_reg_n_0_[3][10]\,
      R => '0'
    );
\IntegralNegMax_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(11),
      Q => \IntegralNegMax_reg_n_0_[3][11]\,
      R => '0'
    );
\IntegralNegMax_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(12),
      Q => \IntegralNegMax_reg_n_0_[3][12]\,
      R => '0'
    );
\IntegralNegMax_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(13),
      Q => \IntegralNegMax_reg_n_0_[3][13]\,
      R => '0'
    );
\IntegralNegMax_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(14),
      Q => \IntegralNegMax_reg_n_0_[3][14]\,
      R => '0'
    );
\IntegralNegMax_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(15),
      Q => \IntegralNegMax_reg_n_0_[3][15]\,
      R => '0'
    );
\IntegralNegMax_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(16),
      Q => \IntegralNegMax_reg_n_0_[3][16]\,
      R => '0'
    );
\IntegralNegMax_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(17),
      Q => \IntegralNegMax_reg_n_0_[3][17]\,
      R => '0'
    );
\IntegralNegMax_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(18),
      Q => \IntegralNegMax_reg_n_0_[3][18]\,
      R => '0'
    );
\IntegralNegMax_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(19),
      Q => \IntegralNegMax_reg_n_0_[3][19]\,
      R => '0'
    );
\IntegralNegMax_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(1),
      Q => \IntegralNegMax_reg_n_0_[3][1]\,
      R => '0'
    );
\IntegralNegMax_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(20),
      Q => \IntegralNegMax_reg_n_0_[3][20]\,
      R => '0'
    );
\IntegralNegMax_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(21),
      Q => \IntegralNegMax_reg_n_0_[3][21]\,
      R => '0'
    );
\IntegralNegMax_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(22),
      Q => \IntegralNegMax_reg_n_0_[3][22]\,
      R => '0'
    );
\IntegralNegMax_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(23),
      Q => \IntegralNegMax_reg_n_0_[3][23]\,
      R => '0'
    );
\IntegralNegMax_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(24),
      Q => \IntegralNegMax_reg_n_0_[3][24]\,
      R => '0'
    );
\IntegralNegMax_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(25),
      Q => \IntegralNegMax_reg_n_0_[3][25]\,
      R => '0'
    );
\IntegralNegMax_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(26),
      Q => \IntegralNegMax_reg_n_0_[3][26]\,
      R => '0'
    );
\IntegralNegMax_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(27),
      Q => \IntegralNegMax_reg_n_0_[3][27]\,
      R => '0'
    );
\IntegralNegMax_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(28),
      Q => \IntegralNegMax_reg_n_0_[3][28]\,
      R => '0'
    );
\IntegralNegMax_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(29),
      Q => \IntegralNegMax_reg_n_0_[3][29]\,
      R => '0'
    );
\IntegralNegMax_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(2),
      Q => \IntegralNegMax_reg_n_0_[3][2]\,
      R => '0'
    );
\IntegralNegMax_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(30),
      Q => \IntegralNegMax_reg_n_0_[3][30]\,
      R => '0'
    );
\IntegralNegMax_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(31),
      Q => \IntegralNegMax_reg_n_0_[3][31]\,
      R => '0'
    );
\IntegralNegMax_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(3),
      Q => \IntegralNegMax_reg_n_0_[3][3]\,
      R => '0'
    );
\IntegralNegMax_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(4),
      Q => \IntegralNegMax_reg_n_0_[3][4]\,
      R => '0'
    );
\IntegralNegMax_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(5),
      Q => \IntegralNegMax_reg_n_0_[3][5]\,
      R => '0'
    );
\IntegralNegMax_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(6),
      Q => \IntegralNegMax_reg_n_0_[3][6]\,
      R => '0'
    );
\IntegralNegMax_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(7),
      Q => \IntegralNegMax_reg_n_0_[3][7]\,
      R => '0'
    );
\IntegralNegMax_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(8),
      Q => \IntegralNegMax_reg_n_0_[3][8]\,
      R => '0'
    );
\IntegralNegMax_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralNegMax,
      D => myocontrol_wdata(9),
      Q => \IntegralNegMax_reg_n_0_[3][9]\,
      R => '0'
    );
\IntegralPosMax[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \IntegralPosMax[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I4 => axi_awaddr(4),
      I5 => axi_awaddr(5),
      O => \IntegralPosMax[0][31]_i_1_n_0\
    );
\IntegralPosMax[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => axi_awaddr(8),
      I1 => \instantiate_pid_controllers[0].pid_controller_n_9\,
      I2 => axi_awaddr(7),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(10),
      I5 => axi_awaddr(9),
      O => \IntegralPosMax[0][31]_i_2_n_0\
    );
\IntegralPosMax[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \IntegralPosMax[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      O => \IntegralPosMax[1][31]_i_1_n_0\
    );
\IntegralPosMax[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \IntegralPosMax[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \IntegralPosMax[2][31]_i_2_n_0\,
      O => \IntegralPosMax[2][31]_i_1_n_0\
    );
\IntegralPosMax[2][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_awaddr(3),
      I1 => axi_awaddr(2),
      O => \IntegralPosMax[2][31]_i_2_n_0\
    );
\IntegralPosMax[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \IntegralPosMax[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \IntegralPosMax[3][31]_i_2_n_0\,
      O => IntegralPosMax
    );
\IntegralPosMax[3][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => axi_awaddr(2),
      I1 => axi_awaddr(3),
      O => \IntegralPosMax[3][31]_i_2_n_0\
    );
\IntegralPosMax_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \IntegralPosMax_reg_n_0_[0][0]\,
      R => '0'
    );
\IntegralPosMax_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \IntegralPosMax_reg_n_0_[0][10]\,
      R => '0'
    );
\IntegralPosMax_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \IntegralPosMax_reg_n_0_[0][11]\,
      R => '0'
    );
\IntegralPosMax_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \IntegralPosMax_reg_n_0_[0][12]\,
      R => '0'
    );
\IntegralPosMax_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \IntegralPosMax_reg_n_0_[0][13]\,
      R => '0'
    );
\IntegralPosMax_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \IntegralPosMax_reg_n_0_[0][14]\,
      R => '0'
    );
\IntegralPosMax_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \IntegralPosMax_reg_n_0_[0][15]\,
      R => '0'
    );
\IntegralPosMax_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \IntegralPosMax_reg_n_0_[0][16]\,
      R => '0'
    );
\IntegralPosMax_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \IntegralPosMax_reg_n_0_[0][17]\,
      R => '0'
    );
\IntegralPosMax_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \IntegralPosMax_reg_n_0_[0][18]\,
      R => '0'
    );
\IntegralPosMax_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \IntegralPosMax_reg_n_0_[0][19]\,
      R => '0'
    );
\IntegralPosMax_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \IntegralPosMax_reg_n_0_[0][1]\,
      R => '0'
    );
\IntegralPosMax_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \IntegralPosMax_reg_n_0_[0][20]\,
      R => '0'
    );
\IntegralPosMax_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \IntegralPosMax_reg_n_0_[0][21]\,
      R => '0'
    );
\IntegralPosMax_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \IntegralPosMax_reg_n_0_[0][22]\,
      R => '0'
    );
\IntegralPosMax_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \IntegralPosMax_reg_n_0_[0][23]\,
      R => '0'
    );
\IntegralPosMax_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \IntegralPosMax_reg_n_0_[0][24]\,
      R => '0'
    );
\IntegralPosMax_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \IntegralPosMax_reg_n_0_[0][25]\,
      R => '0'
    );
\IntegralPosMax_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \IntegralPosMax_reg_n_0_[0][26]\,
      R => '0'
    );
\IntegralPosMax_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \IntegralPosMax_reg_n_0_[0][27]\,
      R => '0'
    );
\IntegralPosMax_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \IntegralPosMax_reg_n_0_[0][28]\,
      R => '0'
    );
\IntegralPosMax_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \IntegralPosMax_reg_n_0_[0][29]\,
      R => '0'
    );
\IntegralPosMax_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \IntegralPosMax_reg_n_0_[0][2]\,
      R => '0'
    );
\IntegralPosMax_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \IntegralPosMax_reg_n_0_[0][30]\,
      R => '0'
    );
\IntegralPosMax_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \IntegralPosMax_reg_n_0_[0][31]\,
      R => '0'
    );
\IntegralPosMax_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \IntegralPosMax_reg_n_0_[0][3]\,
      R => '0'
    );
\IntegralPosMax_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \IntegralPosMax_reg_n_0_[0][4]\,
      R => '0'
    );
\IntegralPosMax_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \IntegralPosMax_reg_n_0_[0][5]\,
      R => '0'
    );
\IntegralPosMax_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \IntegralPosMax_reg_n_0_[0][6]\,
      R => '0'
    );
\IntegralPosMax_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \IntegralPosMax_reg_n_0_[0][7]\,
      R => '0'
    );
\IntegralPosMax_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \IntegralPosMax_reg_n_0_[0][8]\,
      R => '0'
    );
\IntegralPosMax_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \IntegralPosMax_reg_n_0_[0][9]\,
      R => '0'
    );
\IntegralPosMax_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \IntegralPosMax_reg_n_0_[1][0]\,
      R => '0'
    );
\IntegralPosMax_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \IntegralPosMax_reg_n_0_[1][10]\,
      R => '0'
    );
\IntegralPosMax_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \IntegralPosMax_reg_n_0_[1][11]\,
      R => '0'
    );
\IntegralPosMax_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \IntegralPosMax_reg_n_0_[1][12]\,
      R => '0'
    );
\IntegralPosMax_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \IntegralPosMax_reg_n_0_[1][13]\,
      R => '0'
    );
\IntegralPosMax_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \IntegralPosMax_reg_n_0_[1][14]\,
      R => '0'
    );
\IntegralPosMax_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \IntegralPosMax_reg_n_0_[1][15]\,
      R => '0'
    );
\IntegralPosMax_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \IntegralPosMax_reg_n_0_[1][16]\,
      R => '0'
    );
\IntegralPosMax_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \IntegralPosMax_reg_n_0_[1][17]\,
      R => '0'
    );
\IntegralPosMax_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \IntegralPosMax_reg_n_0_[1][18]\,
      R => '0'
    );
\IntegralPosMax_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \IntegralPosMax_reg_n_0_[1][19]\,
      R => '0'
    );
\IntegralPosMax_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \IntegralPosMax_reg_n_0_[1][1]\,
      R => '0'
    );
\IntegralPosMax_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \IntegralPosMax_reg_n_0_[1][20]\,
      R => '0'
    );
\IntegralPosMax_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \IntegralPosMax_reg_n_0_[1][21]\,
      R => '0'
    );
\IntegralPosMax_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \IntegralPosMax_reg_n_0_[1][22]\,
      R => '0'
    );
\IntegralPosMax_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \IntegralPosMax_reg_n_0_[1][23]\,
      R => '0'
    );
\IntegralPosMax_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \IntegralPosMax_reg_n_0_[1][24]\,
      R => '0'
    );
\IntegralPosMax_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \IntegralPosMax_reg_n_0_[1][25]\,
      R => '0'
    );
\IntegralPosMax_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \IntegralPosMax_reg_n_0_[1][26]\,
      R => '0'
    );
\IntegralPosMax_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \IntegralPosMax_reg_n_0_[1][27]\,
      R => '0'
    );
\IntegralPosMax_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \IntegralPosMax_reg_n_0_[1][28]\,
      R => '0'
    );
\IntegralPosMax_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \IntegralPosMax_reg_n_0_[1][29]\,
      R => '0'
    );
\IntegralPosMax_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \IntegralPosMax_reg_n_0_[1][2]\,
      R => '0'
    );
\IntegralPosMax_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \IntegralPosMax_reg_n_0_[1][30]\,
      R => '0'
    );
\IntegralPosMax_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \IntegralPosMax_reg_n_0_[1][31]\,
      R => '0'
    );
\IntegralPosMax_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \IntegralPosMax_reg_n_0_[1][3]\,
      R => '0'
    );
\IntegralPosMax_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \IntegralPosMax_reg_n_0_[1][4]\,
      R => '0'
    );
\IntegralPosMax_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \IntegralPosMax_reg_n_0_[1][5]\,
      R => '0'
    );
\IntegralPosMax_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \IntegralPosMax_reg_n_0_[1][6]\,
      R => '0'
    );
\IntegralPosMax_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \IntegralPosMax_reg_n_0_[1][7]\,
      R => '0'
    );
\IntegralPosMax_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \IntegralPosMax_reg_n_0_[1][8]\,
      R => '0'
    );
\IntegralPosMax_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \IntegralPosMax_reg_n_0_[1][9]\,
      R => '0'
    );
\IntegralPosMax_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \IntegralPosMax_reg_n_0_[2][0]\,
      R => '0'
    );
\IntegralPosMax_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \IntegralPosMax_reg_n_0_[2][10]\,
      R => '0'
    );
\IntegralPosMax_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \IntegralPosMax_reg_n_0_[2][11]\,
      R => '0'
    );
\IntegralPosMax_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \IntegralPosMax_reg_n_0_[2][12]\,
      R => '0'
    );
\IntegralPosMax_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \IntegralPosMax_reg_n_0_[2][13]\,
      R => '0'
    );
\IntegralPosMax_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \IntegralPosMax_reg_n_0_[2][14]\,
      R => '0'
    );
\IntegralPosMax_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \IntegralPosMax_reg_n_0_[2][15]\,
      R => '0'
    );
\IntegralPosMax_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \IntegralPosMax_reg_n_0_[2][16]\,
      R => '0'
    );
\IntegralPosMax_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \IntegralPosMax_reg_n_0_[2][17]\,
      R => '0'
    );
\IntegralPosMax_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \IntegralPosMax_reg_n_0_[2][18]\,
      R => '0'
    );
\IntegralPosMax_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \IntegralPosMax_reg_n_0_[2][19]\,
      R => '0'
    );
\IntegralPosMax_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \IntegralPosMax_reg_n_0_[2][1]\,
      R => '0'
    );
\IntegralPosMax_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \IntegralPosMax_reg_n_0_[2][20]\,
      R => '0'
    );
\IntegralPosMax_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \IntegralPosMax_reg_n_0_[2][21]\,
      R => '0'
    );
\IntegralPosMax_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \IntegralPosMax_reg_n_0_[2][22]\,
      R => '0'
    );
\IntegralPosMax_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \IntegralPosMax_reg_n_0_[2][23]\,
      R => '0'
    );
\IntegralPosMax_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \IntegralPosMax_reg_n_0_[2][24]\,
      R => '0'
    );
\IntegralPosMax_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \IntegralPosMax_reg_n_0_[2][25]\,
      R => '0'
    );
\IntegralPosMax_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \IntegralPosMax_reg_n_0_[2][26]\,
      R => '0'
    );
\IntegralPosMax_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \IntegralPosMax_reg_n_0_[2][27]\,
      R => '0'
    );
\IntegralPosMax_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \IntegralPosMax_reg_n_0_[2][28]\,
      R => '0'
    );
\IntegralPosMax_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \IntegralPosMax_reg_n_0_[2][29]\,
      R => '0'
    );
\IntegralPosMax_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \IntegralPosMax_reg_n_0_[2][2]\,
      R => '0'
    );
\IntegralPosMax_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \IntegralPosMax_reg_n_0_[2][30]\,
      R => '0'
    );
\IntegralPosMax_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \IntegralPosMax_reg_n_0_[2][31]\,
      R => '0'
    );
\IntegralPosMax_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \IntegralPosMax_reg_n_0_[2][3]\,
      R => '0'
    );
\IntegralPosMax_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \IntegralPosMax_reg_n_0_[2][4]\,
      R => '0'
    );
\IntegralPosMax_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \IntegralPosMax_reg_n_0_[2][5]\,
      R => '0'
    );
\IntegralPosMax_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \IntegralPosMax_reg_n_0_[2][6]\,
      R => '0'
    );
\IntegralPosMax_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \IntegralPosMax_reg_n_0_[2][7]\,
      R => '0'
    );
\IntegralPosMax_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \IntegralPosMax_reg_n_0_[2][8]\,
      R => '0'
    );
\IntegralPosMax_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \IntegralPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \IntegralPosMax_reg_n_0_[2][9]\,
      R => '0'
    );
\IntegralPosMax_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(0),
      Q => \IntegralPosMax_reg_n_0_[3][0]\,
      R => '0'
    );
\IntegralPosMax_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(10),
      Q => \IntegralPosMax_reg_n_0_[3][10]\,
      R => '0'
    );
\IntegralPosMax_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(11),
      Q => \IntegralPosMax_reg_n_0_[3][11]\,
      R => '0'
    );
\IntegralPosMax_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(12),
      Q => \IntegralPosMax_reg_n_0_[3][12]\,
      R => '0'
    );
\IntegralPosMax_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(13),
      Q => \IntegralPosMax_reg_n_0_[3][13]\,
      R => '0'
    );
\IntegralPosMax_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(14),
      Q => \IntegralPosMax_reg_n_0_[3][14]\,
      R => '0'
    );
\IntegralPosMax_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(15),
      Q => \IntegralPosMax_reg_n_0_[3][15]\,
      R => '0'
    );
\IntegralPosMax_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(16),
      Q => \IntegralPosMax_reg_n_0_[3][16]\,
      R => '0'
    );
\IntegralPosMax_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(17),
      Q => \IntegralPosMax_reg_n_0_[3][17]\,
      R => '0'
    );
\IntegralPosMax_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(18),
      Q => \IntegralPosMax_reg_n_0_[3][18]\,
      R => '0'
    );
\IntegralPosMax_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(19),
      Q => \IntegralPosMax_reg_n_0_[3][19]\,
      R => '0'
    );
\IntegralPosMax_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(1),
      Q => \IntegralPosMax_reg_n_0_[3][1]\,
      R => '0'
    );
\IntegralPosMax_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(20),
      Q => \IntegralPosMax_reg_n_0_[3][20]\,
      R => '0'
    );
\IntegralPosMax_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(21),
      Q => \IntegralPosMax_reg_n_0_[3][21]\,
      R => '0'
    );
\IntegralPosMax_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(22),
      Q => \IntegralPosMax_reg_n_0_[3][22]\,
      R => '0'
    );
\IntegralPosMax_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(23),
      Q => \IntegralPosMax_reg_n_0_[3][23]\,
      R => '0'
    );
\IntegralPosMax_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(24),
      Q => \IntegralPosMax_reg_n_0_[3][24]\,
      R => '0'
    );
\IntegralPosMax_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(25),
      Q => \IntegralPosMax_reg_n_0_[3][25]\,
      R => '0'
    );
\IntegralPosMax_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(26),
      Q => \IntegralPosMax_reg_n_0_[3][26]\,
      R => '0'
    );
\IntegralPosMax_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(27),
      Q => \IntegralPosMax_reg_n_0_[3][27]\,
      R => '0'
    );
\IntegralPosMax_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(28),
      Q => \IntegralPosMax_reg_n_0_[3][28]\,
      R => '0'
    );
\IntegralPosMax_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(29),
      Q => \IntegralPosMax_reg_n_0_[3][29]\,
      R => '0'
    );
\IntegralPosMax_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(2),
      Q => \IntegralPosMax_reg_n_0_[3][2]\,
      R => '0'
    );
\IntegralPosMax_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(30),
      Q => \IntegralPosMax_reg_n_0_[3][30]\,
      R => '0'
    );
\IntegralPosMax_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(31),
      Q => \IntegralPosMax_reg_n_0_[3][31]\,
      R => '0'
    );
\IntegralPosMax_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(3),
      Q => \IntegralPosMax_reg_n_0_[3][3]\,
      R => '0'
    );
\IntegralPosMax_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(4),
      Q => \IntegralPosMax_reg_n_0_[3][4]\,
      R => '0'
    );
\IntegralPosMax_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(5),
      Q => \IntegralPosMax_reg_n_0_[3][5]\,
      R => '0'
    );
\IntegralPosMax_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(6),
      Q => \IntegralPosMax_reg_n_0_[3][6]\,
      R => '0'
    );
\IntegralPosMax_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(7),
      Q => \IntegralPosMax_reg_n_0_[3][7]\,
      R => '0'
    );
\IntegralPosMax_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(8),
      Q => \IntegralPosMax_reg_n_0_[3][8]\,
      R => '0'
    );
\IntegralPosMax_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => IntegralPosMax,
      D => myocontrol_wdata(9),
      Q => \IntegralPosMax_reg_n_0_[3][9]\,
      R => '0'
    );
\Kd_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(0),
      Q => \Kd_reg_n_0_[0][0]\,
      R => '0'
    );
\Kd_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(10),
      Q => \Kd_reg_n_0_[0][10]\,
      R => '0'
    );
\Kd_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(11),
      Q => \Kd_reg_n_0_[0][11]\,
      R => '0'
    );
\Kd_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(12),
      Q => \Kd_reg_n_0_[0][12]\,
      R => '0'
    );
\Kd_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(13),
      Q => \Kd_reg_n_0_[0][13]\,
      R => '0'
    );
\Kd_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(14),
      Q => \Kd_reg_n_0_[0][14]\,
      R => '0'
    );
\Kd_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(15),
      Q => \Kd_reg_n_0_[0][15]\,
      R => '0'
    );
\Kd_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(16),
      Q => \Kd_reg_n_0_[0][16]\,
      R => '0'
    );
\Kd_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(17),
      Q => \Kd_reg_n_0_[0][17]\,
      R => '0'
    );
\Kd_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(18),
      Q => \Kd_reg_n_0_[0][18]\,
      R => '0'
    );
\Kd_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(19),
      Q => \Kd_reg_n_0_[0][19]\,
      R => '0'
    );
\Kd_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(1),
      Q => \Kd_reg_n_0_[0][1]\,
      R => '0'
    );
\Kd_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(20),
      Q => \Kd_reg_n_0_[0][20]\,
      R => '0'
    );
\Kd_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(21),
      Q => \Kd_reg_n_0_[0][21]\,
      R => '0'
    );
\Kd_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(22),
      Q => \Kd_reg_n_0_[0][22]\,
      R => '0'
    );
\Kd_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(23),
      Q => \Kd_reg_n_0_[0][23]\,
      R => '0'
    );
\Kd_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(24),
      Q => \Kd_reg_n_0_[0][24]\,
      R => '0'
    );
\Kd_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(25),
      Q => \Kd_reg_n_0_[0][25]\,
      R => '0'
    );
\Kd_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(26),
      Q => \Kd_reg_n_0_[0][26]\,
      R => '0'
    );
\Kd_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(27),
      Q => \Kd_reg_n_0_[0][27]\,
      R => '0'
    );
\Kd_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(28),
      Q => \Kd_reg_n_0_[0][28]\,
      R => '0'
    );
\Kd_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(29),
      Q => \Kd_reg_n_0_[0][29]\,
      R => '0'
    );
\Kd_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(2),
      Q => \Kd_reg_n_0_[0][2]\,
      R => '0'
    );
\Kd_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(30),
      Q => \Kd_reg_n_0_[0][30]\,
      R => '0'
    );
\Kd_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(31),
      Q => \Kd_reg_n_0_[0][31]\,
      R => '0'
    );
\Kd_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(3),
      Q => \Kd_reg_n_0_[0][3]\,
      R => '0'
    );
\Kd_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(4),
      Q => \Kd_reg_n_0_[0][4]\,
      R => '0'
    );
\Kd_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(5),
      Q => \Kd_reg_n_0_[0][5]\,
      R => '0'
    );
\Kd_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(6),
      Q => \Kd_reg_n_0_[0][6]\,
      R => '0'
    );
\Kd_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(7),
      Q => \Kd_reg_n_0_[0][7]\,
      R => '0'
    );
\Kd_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(8),
      Q => \Kd_reg_n_0_[0][8]\,
      R => '0'
    );
\Kd_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_0\,
      D => myocontrol_wdata(9),
      Q => \Kd_reg_n_0_[0][9]\,
      R => '0'
    );
\Kd_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(0),
      Q => \Kd_reg_n_0_[1][0]\,
      R => '0'
    );
\Kd_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(10),
      Q => \Kd_reg_n_0_[1][10]\,
      R => '0'
    );
\Kd_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(11),
      Q => \Kd_reg_n_0_[1][11]\,
      R => '0'
    );
\Kd_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(12),
      Q => \Kd_reg_n_0_[1][12]\,
      R => '0'
    );
\Kd_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(13),
      Q => \Kd_reg_n_0_[1][13]\,
      R => '0'
    );
\Kd_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(14),
      Q => \Kd_reg_n_0_[1][14]\,
      R => '0'
    );
\Kd_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(15),
      Q => \Kd_reg_n_0_[1][15]\,
      R => '0'
    );
\Kd_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(16),
      Q => \Kd_reg_n_0_[1][16]\,
      R => '0'
    );
\Kd_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(17),
      Q => \Kd_reg_n_0_[1][17]\,
      R => '0'
    );
\Kd_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(18),
      Q => \Kd_reg_n_0_[1][18]\,
      R => '0'
    );
\Kd_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(19),
      Q => \Kd_reg_n_0_[1][19]\,
      R => '0'
    );
\Kd_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(1),
      Q => \Kd_reg_n_0_[1][1]\,
      R => '0'
    );
\Kd_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(20),
      Q => \Kd_reg_n_0_[1][20]\,
      R => '0'
    );
\Kd_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(21),
      Q => \Kd_reg_n_0_[1][21]\,
      R => '0'
    );
\Kd_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(22),
      Q => \Kd_reg_n_0_[1][22]\,
      R => '0'
    );
\Kd_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(23),
      Q => \Kd_reg_n_0_[1][23]\,
      R => '0'
    );
\Kd_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(24),
      Q => \Kd_reg_n_0_[1][24]\,
      R => '0'
    );
\Kd_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(25),
      Q => \Kd_reg_n_0_[1][25]\,
      R => '0'
    );
\Kd_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(26),
      Q => \Kd_reg_n_0_[1][26]\,
      R => '0'
    );
\Kd_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(27),
      Q => \Kd_reg_n_0_[1][27]\,
      R => '0'
    );
\Kd_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(28),
      Q => \Kd_reg_n_0_[1][28]\,
      R => '0'
    );
\Kd_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(29),
      Q => \Kd_reg_n_0_[1][29]\,
      R => '0'
    );
\Kd_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(2),
      Q => \Kd_reg_n_0_[1][2]\,
      R => '0'
    );
\Kd_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(30),
      Q => \Kd_reg_n_0_[1][30]\,
      R => '0'
    );
\Kd_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(31),
      Q => \Kd_reg_n_0_[1][31]\,
      R => '0'
    );
\Kd_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(3),
      Q => \Kd_reg_n_0_[1][3]\,
      R => '0'
    );
\Kd_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(4),
      Q => \Kd_reg_n_0_[1][4]\,
      R => '0'
    );
\Kd_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(5),
      Q => \Kd_reg_n_0_[1][5]\,
      R => '0'
    );
\Kd_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(6),
      Q => \Kd_reg_n_0_[1][6]\,
      R => '0'
    );
\Kd_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(7),
      Q => \Kd_reg_n_0_[1][7]\,
      R => '0'
    );
\Kd_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(8),
      Q => \Kd_reg_n_0_[1][8]\,
      R => '0'
    );
\Kd_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_0\,
      D => myocontrol_wdata(9),
      Q => \Kd_reg_n_0_[1][9]\,
      R => '0'
    );
\Kd_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(0),
      Q => \Kd_reg_n_0_[2][0]\,
      R => '0'
    );
\Kd_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(10),
      Q => \Kd_reg_n_0_[2][10]\,
      R => '0'
    );
\Kd_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(11),
      Q => \Kd_reg_n_0_[2][11]\,
      R => '0'
    );
\Kd_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(12),
      Q => \Kd_reg_n_0_[2][12]\,
      R => '0'
    );
\Kd_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(13),
      Q => \Kd_reg_n_0_[2][13]\,
      R => '0'
    );
\Kd_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(14),
      Q => \Kd_reg_n_0_[2][14]\,
      R => '0'
    );
\Kd_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(15),
      Q => \Kd_reg_n_0_[2][15]\,
      R => '0'
    );
\Kd_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(16),
      Q => \Kd_reg_n_0_[2][16]\,
      R => '0'
    );
\Kd_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(17),
      Q => \Kd_reg_n_0_[2][17]\,
      R => '0'
    );
\Kd_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(18),
      Q => \Kd_reg_n_0_[2][18]\,
      R => '0'
    );
\Kd_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(19),
      Q => \Kd_reg_n_0_[2][19]\,
      R => '0'
    );
\Kd_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(1),
      Q => \Kd_reg_n_0_[2][1]\,
      R => '0'
    );
\Kd_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(20),
      Q => \Kd_reg_n_0_[2][20]\,
      R => '0'
    );
\Kd_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(21),
      Q => \Kd_reg_n_0_[2][21]\,
      R => '0'
    );
\Kd_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(22),
      Q => \Kd_reg_n_0_[2][22]\,
      R => '0'
    );
\Kd_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(23),
      Q => \Kd_reg_n_0_[2][23]\,
      R => '0'
    );
\Kd_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(24),
      Q => \Kd_reg_n_0_[2][24]\,
      R => '0'
    );
\Kd_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(25),
      Q => \Kd_reg_n_0_[2][25]\,
      R => '0'
    );
\Kd_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(26),
      Q => \Kd_reg_n_0_[2][26]\,
      R => '0'
    );
\Kd_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(27),
      Q => \Kd_reg_n_0_[2][27]\,
      R => '0'
    );
\Kd_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(28),
      Q => \Kd_reg_n_0_[2][28]\,
      R => '0'
    );
\Kd_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(29),
      Q => \Kd_reg_n_0_[2][29]\,
      R => '0'
    );
\Kd_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(2),
      Q => \Kd_reg_n_0_[2][2]\,
      R => '0'
    );
\Kd_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(30),
      Q => \Kd_reg_n_0_[2][30]\,
      R => '0'
    );
\Kd_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(31),
      Q => \Kd_reg_n_0_[2][31]\,
      R => '0'
    );
\Kd_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(3),
      Q => \Kd_reg_n_0_[2][3]\,
      R => '0'
    );
\Kd_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(4),
      Q => \Kd_reg_n_0_[2][4]\,
      R => '0'
    );
\Kd_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(5),
      Q => \Kd_reg_n_0_[2][5]\,
      R => '0'
    );
\Kd_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(6),
      Q => \Kd_reg_n_0_[2][6]\,
      R => '0'
    );
\Kd_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(7),
      Q => \Kd_reg_n_0_[2][7]\,
      R => '0'
    );
\Kd_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(8),
      Q => \Kd_reg_n_0_[2][8]\,
      R => '0'
    );
\Kd_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_0\,
      D => myocontrol_wdata(9),
      Q => \Kd_reg_n_0_[2][9]\,
      R => '0'
    );
\Kd_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(0),
      Q => \Kd_reg_n_0_[3][0]\,
      R => '0'
    );
\Kd_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(10),
      Q => \Kd_reg_n_0_[3][10]\,
      R => '0'
    );
\Kd_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(11),
      Q => \Kd_reg_n_0_[3][11]\,
      R => '0'
    );
\Kd_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(12),
      Q => \Kd_reg_n_0_[3][12]\,
      R => '0'
    );
\Kd_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(13),
      Q => \Kd_reg_n_0_[3][13]\,
      R => '0'
    );
\Kd_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(14),
      Q => \Kd_reg_n_0_[3][14]\,
      R => '0'
    );
\Kd_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(15),
      Q => \Kd_reg_n_0_[3][15]\,
      R => '0'
    );
\Kd_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(16),
      Q => \Kd_reg_n_0_[3][16]\,
      R => '0'
    );
\Kd_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(17),
      Q => \Kd_reg_n_0_[3][17]\,
      R => '0'
    );
\Kd_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(18),
      Q => \Kd_reg_n_0_[3][18]\,
      R => '0'
    );
\Kd_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(19),
      Q => \Kd_reg_n_0_[3][19]\,
      R => '0'
    );
\Kd_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(1),
      Q => \Kd_reg_n_0_[3][1]\,
      R => '0'
    );
\Kd_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(20),
      Q => \Kd_reg_n_0_[3][20]\,
      R => '0'
    );
\Kd_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(21),
      Q => \Kd_reg_n_0_[3][21]\,
      R => '0'
    );
\Kd_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(22),
      Q => \Kd_reg_n_0_[3][22]\,
      R => '0'
    );
\Kd_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(23),
      Q => \Kd_reg_n_0_[3][23]\,
      R => '0'
    );
\Kd_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(24),
      Q => \Kd_reg_n_0_[3][24]\,
      R => '0'
    );
\Kd_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(25),
      Q => \Kd_reg_n_0_[3][25]\,
      R => '0'
    );
\Kd_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(26),
      Q => \Kd_reg_n_0_[3][26]\,
      R => '0'
    );
\Kd_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(27),
      Q => \Kd_reg_n_0_[3][27]\,
      R => '0'
    );
\Kd_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(28),
      Q => \Kd_reg_n_0_[3][28]\,
      R => '0'
    );
\Kd_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(29),
      Q => \Kd_reg_n_0_[3][29]\,
      R => '0'
    );
\Kd_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(2),
      Q => \Kd_reg_n_0_[3][2]\,
      R => '0'
    );
\Kd_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(30),
      Q => \Kd_reg_n_0_[3][30]\,
      R => '0'
    );
\Kd_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(31),
      Q => \Kd_reg_n_0_[3][31]\,
      R => '0'
    );
\Kd_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(3),
      Q => \Kd_reg_n_0_[3][3]\,
      R => '0'
    );
\Kd_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(4),
      Q => \Kd_reg_n_0_[3][4]\,
      R => '0'
    );
\Kd_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(5),
      Q => \Kd_reg_n_0_[3][5]\,
      R => '0'
    );
\Kd_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(6),
      Q => \Kd_reg_n_0_[3][6]\,
      R => '0'
    );
\Kd_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(7),
      Q => \Kd_reg_n_0_[3][7]\,
      R => '0'
    );
\Kd_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(8),
      Q => \Kd_reg_n_0_[3][8]\,
      R => '0'
    );
\Kd_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kd,
      D => myocontrol_wdata(9),
      Q => \Kd_reg_n_0_[3][9]\,
      R => '0'
    );
\Ki[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \Ki[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I4 => axi_awaddr(4),
      I5 => axi_awaddr(5),
      O => \Ki[0][31]_i_1_n_0\
    );
\Ki[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => axi_awaddr(8),
      I1 => axi_awaddr(9),
      I2 => axi_awaddr(6),
      I3 => axi_awaddr(10),
      I4 => axi_awaddr(7),
      I5 => \instantiate_pid_controllers[0].pid_controller_n_9\,
      O => \Ki[0][31]_i_2_n_0\
    );
\Ki[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \Ki[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      O => \Ki[1][31]_i_1_n_0\
    );
\Ki[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \Ki[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      O => \Ki[2][31]_i_1_n_0\
    );
\Ki[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \Ki[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      O => Ki
    );
\Ki_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \Ki_reg_n_0_[0][0]\,
      R => '0'
    );
\Ki_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \Ki_reg_n_0_[0][10]\,
      R => '0'
    );
\Ki_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \Ki_reg_n_0_[0][11]\,
      R => '0'
    );
\Ki_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \Ki_reg_n_0_[0][12]\,
      R => '0'
    );
\Ki_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \Ki_reg_n_0_[0][13]\,
      R => '0'
    );
\Ki_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \Ki_reg_n_0_[0][14]\,
      R => '0'
    );
\Ki_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \Ki_reg_n_0_[0][15]\,
      R => '0'
    );
\Ki_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \Ki_reg_n_0_[0][16]\,
      R => '0'
    );
\Ki_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \Ki_reg_n_0_[0][17]\,
      R => '0'
    );
\Ki_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \Ki_reg_n_0_[0][18]\,
      R => '0'
    );
\Ki_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \Ki_reg_n_0_[0][19]\,
      R => '0'
    );
\Ki_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \Ki_reg_n_0_[0][1]\,
      R => '0'
    );
\Ki_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \Ki_reg_n_0_[0][20]\,
      R => '0'
    );
\Ki_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \Ki_reg_n_0_[0][21]\,
      R => '0'
    );
\Ki_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \Ki_reg_n_0_[0][22]\,
      R => '0'
    );
\Ki_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \Ki_reg_n_0_[0][23]\,
      R => '0'
    );
\Ki_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \Ki_reg_n_0_[0][24]\,
      R => '0'
    );
\Ki_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \Ki_reg_n_0_[0][25]\,
      R => '0'
    );
\Ki_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \Ki_reg_n_0_[0][26]\,
      R => '0'
    );
\Ki_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \Ki_reg_n_0_[0][27]\,
      R => '0'
    );
\Ki_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \Ki_reg_n_0_[0][28]\,
      R => '0'
    );
\Ki_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \Ki_reg_n_0_[0][29]\,
      R => '0'
    );
\Ki_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \Ki_reg_n_0_[0][2]\,
      R => '0'
    );
\Ki_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \Ki_reg_n_0_[0][30]\,
      R => '0'
    );
\Ki_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \Ki_reg_n_0_[0][31]\,
      R => '0'
    );
\Ki_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \Ki_reg_n_0_[0][3]\,
      R => '0'
    );
\Ki_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \Ki_reg_n_0_[0][4]\,
      R => '0'
    );
\Ki_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \Ki_reg_n_0_[0][5]\,
      R => '0'
    );
\Ki_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \Ki_reg_n_0_[0][6]\,
      R => '0'
    );
\Ki_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \Ki_reg_n_0_[0][7]\,
      R => '0'
    );
\Ki_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \Ki_reg_n_0_[0][8]\,
      R => '0'
    );
\Ki_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[0][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \Ki_reg_n_0_[0][9]\,
      R => '0'
    );
\Ki_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \Ki_reg_n_0_[1][0]\,
      R => '0'
    );
\Ki_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \Ki_reg_n_0_[1][10]\,
      R => '0'
    );
\Ki_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \Ki_reg_n_0_[1][11]\,
      R => '0'
    );
\Ki_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \Ki_reg_n_0_[1][12]\,
      R => '0'
    );
\Ki_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \Ki_reg_n_0_[1][13]\,
      R => '0'
    );
\Ki_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \Ki_reg_n_0_[1][14]\,
      R => '0'
    );
\Ki_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \Ki_reg_n_0_[1][15]\,
      R => '0'
    );
\Ki_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \Ki_reg_n_0_[1][16]\,
      R => '0'
    );
\Ki_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \Ki_reg_n_0_[1][17]\,
      R => '0'
    );
\Ki_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \Ki_reg_n_0_[1][18]\,
      R => '0'
    );
\Ki_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \Ki_reg_n_0_[1][19]\,
      R => '0'
    );
\Ki_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \Ki_reg_n_0_[1][1]\,
      R => '0'
    );
\Ki_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \Ki_reg_n_0_[1][20]\,
      R => '0'
    );
\Ki_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \Ki_reg_n_0_[1][21]\,
      R => '0'
    );
\Ki_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \Ki_reg_n_0_[1][22]\,
      R => '0'
    );
\Ki_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \Ki_reg_n_0_[1][23]\,
      R => '0'
    );
\Ki_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \Ki_reg_n_0_[1][24]\,
      R => '0'
    );
\Ki_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \Ki_reg_n_0_[1][25]\,
      R => '0'
    );
\Ki_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \Ki_reg_n_0_[1][26]\,
      R => '0'
    );
\Ki_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \Ki_reg_n_0_[1][27]\,
      R => '0'
    );
\Ki_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \Ki_reg_n_0_[1][28]\,
      R => '0'
    );
\Ki_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \Ki_reg_n_0_[1][29]\,
      R => '0'
    );
\Ki_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \Ki_reg_n_0_[1][2]\,
      R => '0'
    );
\Ki_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \Ki_reg_n_0_[1][30]\,
      R => '0'
    );
\Ki_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \Ki_reg_n_0_[1][31]\,
      R => '0'
    );
\Ki_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \Ki_reg_n_0_[1][3]\,
      R => '0'
    );
\Ki_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \Ki_reg_n_0_[1][4]\,
      R => '0'
    );
\Ki_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \Ki_reg_n_0_[1][5]\,
      R => '0'
    );
\Ki_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \Ki_reg_n_0_[1][6]\,
      R => '0'
    );
\Ki_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \Ki_reg_n_0_[1][7]\,
      R => '0'
    );
\Ki_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \Ki_reg_n_0_[1][8]\,
      R => '0'
    );
\Ki_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[1][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \Ki_reg_n_0_[1][9]\,
      R => '0'
    );
\Ki_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \Ki_reg_n_0_[2][0]\,
      R => '0'
    );
\Ki_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \Ki_reg_n_0_[2][10]\,
      R => '0'
    );
\Ki_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \Ki_reg_n_0_[2][11]\,
      R => '0'
    );
\Ki_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \Ki_reg_n_0_[2][12]\,
      R => '0'
    );
\Ki_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \Ki_reg_n_0_[2][13]\,
      R => '0'
    );
\Ki_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \Ki_reg_n_0_[2][14]\,
      R => '0'
    );
\Ki_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \Ki_reg_n_0_[2][15]\,
      R => '0'
    );
\Ki_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \Ki_reg_n_0_[2][16]\,
      R => '0'
    );
\Ki_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \Ki_reg_n_0_[2][17]\,
      R => '0'
    );
\Ki_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \Ki_reg_n_0_[2][18]\,
      R => '0'
    );
\Ki_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \Ki_reg_n_0_[2][19]\,
      R => '0'
    );
\Ki_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \Ki_reg_n_0_[2][1]\,
      R => '0'
    );
\Ki_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \Ki_reg_n_0_[2][20]\,
      R => '0'
    );
\Ki_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \Ki_reg_n_0_[2][21]\,
      R => '0'
    );
\Ki_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \Ki_reg_n_0_[2][22]\,
      R => '0'
    );
\Ki_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \Ki_reg_n_0_[2][23]\,
      R => '0'
    );
\Ki_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \Ki_reg_n_0_[2][24]\,
      R => '0'
    );
\Ki_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \Ki_reg_n_0_[2][25]\,
      R => '0'
    );
\Ki_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \Ki_reg_n_0_[2][26]\,
      R => '0'
    );
\Ki_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \Ki_reg_n_0_[2][27]\,
      R => '0'
    );
\Ki_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \Ki_reg_n_0_[2][28]\,
      R => '0'
    );
\Ki_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \Ki_reg_n_0_[2][29]\,
      R => '0'
    );
\Ki_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \Ki_reg_n_0_[2][2]\,
      R => '0'
    );
\Ki_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \Ki_reg_n_0_[2][30]\,
      R => '0'
    );
\Ki_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \Ki_reg_n_0_[2][31]\,
      R => '0'
    );
\Ki_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \Ki_reg_n_0_[2][3]\,
      R => '0'
    );
\Ki_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \Ki_reg_n_0_[2][4]\,
      R => '0'
    );
\Ki_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \Ki_reg_n_0_[2][5]\,
      R => '0'
    );
\Ki_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \Ki_reg_n_0_[2][6]\,
      R => '0'
    );
\Ki_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \Ki_reg_n_0_[2][7]\,
      R => '0'
    );
\Ki_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \Ki_reg_n_0_[2][8]\,
      R => '0'
    );
\Ki_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \Ki[2][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \Ki_reg_n_0_[2][9]\,
      R => '0'
    );
\Ki_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(0),
      Q => \Ki_reg_n_0_[3][0]\,
      R => '0'
    );
\Ki_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(10),
      Q => \Ki_reg_n_0_[3][10]\,
      R => '0'
    );
\Ki_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(11),
      Q => \Ki_reg_n_0_[3][11]\,
      R => '0'
    );
\Ki_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(12),
      Q => \Ki_reg_n_0_[3][12]\,
      R => '0'
    );
\Ki_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(13),
      Q => \Ki_reg_n_0_[3][13]\,
      R => '0'
    );
\Ki_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(14),
      Q => \Ki_reg_n_0_[3][14]\,
      R => '0'
    );
\Ki_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(15),
      Q => \Ki_reg_n_0_[3][15]\,
      R => '0'
    );
\Ki_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(16),
      Q => \Ki_reg_n_0_[3][16]\,
      R => '0'
    );
\Ki_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(17),
      Q => \Ki_reg_n_0_[3][17]\,
      R => '0'
    );
\Ki_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(18),
      Q => \Ki_reg_n_0_[3][18]\,
      R => '0'
    );
\Ki_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(19),
      Q => \Ki_reg_n_0_[3][19]\,
      R => '0'
    );
\Ki_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(1),
      Q => \Ki_reg_n_0_[3][1]\,
      R => '0'
    );
\Ki_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(20),
      Q => \Ki_reg_n_0_[3][20]\,
      R => '0'
    );
\Ki_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(21),
      Q => \Ki_reg_n_0_[3][21]\,
      R => '0'
    );
\Ki_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(22),
      Q => \Ki_reg_n_0_[3][22]\,
      R => '0'
    );
\Ki_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(23),
      Q => \Ki_reg_n_0_[3][23]\,
      R => '0'
    );
\Ki_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(24),
      Q => \Ki_reg_n_0_[3][24]\,
      R => '0'
    );
\Ki_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(25),
      Q => \Ki_reg_n_0_[3][25]\,
      R => '0'
    );
\Ki_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(26),
      Q => \Ki_reg_n_0_[3][26]\,
      R => '0'
    );
\Ki_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(27),
      Q => \Ki_reg_n_0_[3][27]\,
      R => '0'
    );
\Ki_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(28),
      Q => \Ki_reg_n_0_[3][28]\,
      R => '0'
    );
\Ki_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(29),
      Q => \Ki_reg_n_0_[3][29]\,
      R => '0'
    );
\Ki_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(2),
      Q => \Ki_reg_n_0_[3][2]\,
      R => '0'
    );
\Ki_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(30),
      Q => \Ki_reg_n_0_[3][30]\,
      R => '0'
    );
\Ki_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(31),
      Q => \Ki_reg_n_0_[3][31]\,
      R => '0'
    );
\Ki_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(3),
      Q => \Ki_reg_n_0_[3][3]\,
      R => '0'
    );
\Ki_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(4),
      Q => \Ki_reg_n_0_[3][4]\,
      R => '0'
    );
\Ki_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(5),
      Q => \Ki_reg_n_0_[3][5]\,
      R => '0'
    );
\Ki_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(6),
      Q => \Ki_reg_n_0_[3][6]\,
      R => '0'
    );
\Ki_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(7),
      Q => \Ki_reg_n_0_[3][7]\,
      R => '0'
    );
\Ki_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(8),
      Q => \Ki_reg_n_0_[3][8]\,
      R => '0'
    );
\Ki_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Ki,
      D => myocontrol_wdata(9),
      Q => \Ki_reg_n_0_[3][9]\,
      R => '0'
    );
\Kp_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(0),
      Q => \Kp_reg_n_0_[0][0]\,
      R => '0'
    );
\Kp_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(10),
      Q => \Kp_reg_n_0_[0][10]\,
      R => '0'
    );
\Kp_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(11),
      Q => \Kp_reg_n_0_[0][11]\,
      R => '0'
    );
\Kp_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(12),
      Q => \Kp_reg_n_0_[0][12]\,
      R => '0'
    );
\Kp_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(13),
      Q => \Kp_reg_n_0_[0][13]\,
      R => '0'
    );
\Kp_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(14),
      Q => \Kp_reg_n_0_[0][14]\,
      R => '0'
    );
\Kp_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(15),
      Q => \Kp_reg_n_0_[0][15]\,
      R => '0'
    );
\Kp_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(16),
      Q => \Kp_reg_n_0_[0][16]\,
      R => '0'
    );
\Kp_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(17),
      Q => \Kp_reg_n_0_[0][17]\,
      R => '0'
    );
\Kp_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(18),
      Q => \Kp_reg_n_0_[0][18]\,
      R => '0'
    );
\Kp_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(19),
      Q => \Kp_reg_n_0_[0][19]\,
      R => '0'
    );
\Kp_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(1),
      Q => \Kp_reg_n_0_[0][1]\,
      R => '0'
    );
\Kp_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(20),
      Q => \Kp_reg_n_0_[0][20]\,
      R => '0'
    );
\Kp_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(21),
      Q => \Kp_reg_n_0_[0][21]\,
      R => '0'
    );
\Kp_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(22),
      Q => \Kp_reg_n_0_[0][22]\,
      R => '0'
    );
\Kp_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(23),
      Q => \Kp_reg_n_0_[0][23]\,
      R => '0'
    );
\Kp_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(24),
      Q => \Kp_reg_n_0_[0][24]\,
      R => '0'
    );
\Kp_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(25),
      Q => \Kp_reg_n_0_[0][25]\,
      R => '0'
    );
\Kp_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(26),
      Q => \Kp_reg_n_0_[0][26]\,
      R => '0'
    );
\Kp_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(27),
      Q => \Kp_reg_n_0_[0][27]\,
      R => '0'
    );
\Kp_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(28),
      Q => \Kp_reg_n_0_[0][28]\,
      R => '0'
    );
\Kp_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(29),
      Q => \Kp_reg_n_0_[0][29]\,
      R => '0'
    );
\Kp_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(2),
      Q => \Kp_reg_n_0_[0][2]\,
      R => '0'
    );
\Kp_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(30),
      Q => \Kp_reg_n_0_[0][30]\,
      R => '0'
    );
\Kp_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(31),
      Q => \Kp_reg_n_0_[0][31]\,
      R => '0'
    );
\Kp_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(3),
      Q => \Kp_reg_n_0_[0][3]\,
      R => '0'
    );
\Kp_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(4),
      Q => \Kp_reg_n_0_[0][4]\,
      R => '0'
    );
\Kp_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(5),
      Q => \Kp_reg_n_0_[0][5]\,
      R => '0'
    );
\Kp_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(6),
      Q => \Kp_reg_n_0_[0][6]\,
      R => '0'
    );
\Kp_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(7),
      Q => \Kp_reg_n_0_[0][7]\,
      R => '0'
    );
\Kp_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(8),
      Q => \Kp_reg_n_0_[0][8]\,
      R => '0'
    );
\Kp_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[0].pid_controller_n_1\,
      D => myocontrol_wdata(9),
      Q => \Kp_reg_n_0_[0][9]\,
      R => '0'
    );
\Kp_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(0),
      Q => \Kp_reg_n_0_[1][0]\,
      R => '0'
    );
\Kp_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(10),
      Q => \Kp_reg_n_0_[1][10]\,
      R => '0'
    );
\Kp_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(11),
      Q => \Kp_reg_n_0_[1][11]\,
      R => '0'
    );
\Kp_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(12),
      Q => \Kp_reg_n_0_[1][12]\,
      R => '0'
    );
\Kp_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(13),
      Q => \Kp_reg_n_0_[1][13]\,
      R => '0'
    );
\Kp_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(14),
      Q => \Kp_reg_n_0_[1][14]\,
      R => '0'
    );
\Kp_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(15),
      Q => \Kp_reg_n_0_[1][15]\,
      R => '0'
    );
\Kp_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(16),
      Q => \Kp_reg_n_0_[1][16]\,
      R => '0'
    );
\Kp_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(17),
      Q => \Kp_reg_n_0_[1][17]\,
      R => '0'
    );
\Kp_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(18),
      Q => \Kp_reg_n_0_[1][18]\,
      R => '0'
    );
\Kp_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(19),
      Q => \Kp_reg_n_0_[1][19]\,
      R => '0'
    );
\Kp_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(1),
      Q => \Kp_reg_n_0_[1][1]\,
      R => '0'
    );
\Kp_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(20),
      Q => \Kp_reg_n_0_[1][20]\,
      R => '0'
    );
\Kp_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(21),
      Q => \Kp_reg_n_0_[1][21]\,
      R => '0'
    );
\Kp_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(22),
      Q => \Kp_reg_n_0_[1][22]\,
      R => '0'
    );
\Kp_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(23),
      Q => \Kp_reg_n_0_[1][23]\,
      R => '0'
    );
\Kp_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(24),
      Q => \Kp_reg_n_0_[1][24]\,
      R => '0'
    );
\Kp_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(25),
      Q => \Kp_reg_n_0_[1][25]\,
      R => '0'
    );
\Kp_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(26),
      Q => \Kp_reg_n_0_[1][26]\,
      R => '0'
    );
\Kp_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(27),
      Q => \Kp_reg_n_0_[1][27]\,
      R => '0'
    );
\Kp_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(28),
      Q => \Kp_reg_n_0_[1][28]\,
      R => '0'
    );
\Kp_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(29),
      Q => \Kp_reg_n_0_[1][29]\,
      R => '0'
    );
\Kp_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(2),
      Q => \Kp_reg_n_0_[1][2]\,
      R => '0'
    );
\Kp_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(30),
      Q => \Kp_reg_n_0_[1][30]\,
      R => '0'
    );
\Kp_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(31),
      Q => \Kp_reg_n_0_[1][31]\,
      R => '0'
    );
\Kp_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(3),
      Q => \Kp_reg_n_0_[1][3]\,
      R => '0'
    );
\Kp_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(4),
      Q => \Kp_reg_n_0_[1][4]\,
      R => '0'
    );
\Kp_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(5),
      Q => \Kp_reg_n_0_[1][5]\,
      R => '0'
    );
\Kp_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(6),
      Q => \Kp_reg_n_0_[1][6]\,
      R => '0'
    );
\Kp_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(7),
      Q => \Kp_reg_n_0_[1][7]\,
      R => '0'
    );
\Kp_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(8),
      Q => \Kp_reg_n_0_[1][8]\,
      R => '0'
    );
\Kp_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[1].pid_controller_n_1\,
      D => myocontrol_wdata(9),
      Q => \Kp_reg_n_0_[1][9]\,
      R => '0'
    );
\Kp_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(0),
      Q => \Kp_reg_n_0_[2][0]\,
      R => '0'
    );
\Kp_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(10),
      Q => \Kp_reg_n_0_[2][10]\,
      R => '0'
    );
\Kp_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(11),
      Q => \Kp_reg_n_0_[2][11]\,
      R => '0'
    );
\Kp_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(12),
      Q => \Kp_reg_n_0_[2][12]\,
      R => '0'
    );
\Kp_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(13),
      Q => \Kp_reg_n_0_[2][13]\,
      R => '0'
    );
\Kp_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(14),
      Q => \Kp_reg_n_0_[2][14]\,
      R => '0'
    );
\Kp_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(15),
      Q => \Kp_reg_n_0_[2][15]\,
      R => '0'
    );
\Kp_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(16),
      Q => \Kp_reg_n_0_[2][16]\,
      R => '0'
    );
\Kp_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(17),
      Q => \Kp_reg_n_0_[2][17]\,
      R => '0'
    );
\Kp_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(18),
      Q => \Kp_reg_n_0_[2][18]\,
      R => '0'
    );
\Kp_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(19),
      Q => \Kp_reg_n_0_[2][19]\,
      R => '0'
    );
\Kp_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(1),
      Q => \Kp_reg_n_0_[2][1]\,
      R => '0'
    );
\Kp_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(20),
      Q => \Kp_reg_n_0_[2][20]\,
      R => '0'
    );
\Kp_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(21),
      Q => \Kp_reg_n_0_[2][21]\,
      R => '0'
    );
\Kp_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(22),
      Q => \Kp_reg_n_0_[2][22]\,
      R => '0'
    );
\Kp_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(23),
      Q => \Kp_reg_n_0_[2][23]\,
      R => '0'
    );
\Kp_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(24),
      Q => \Kp_reg_n_0_[2][24]\,
      R => '0'
    );
\Kp_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(25),
      Q => \Kp_reg_n_0_[2][25]\,
      R => '0'
    );
\Kp_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(26),
      Q => \Kp_reg_n_0_[2][26]\,
      R => '0'
    );
\Kp_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(27),
      Q => \Kp_reg_n_0_[2][27]\,
      R => '0'
    );
\Kp_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(28),
      Q => \Kp_reg_n_0_[2][28]\,
      R => '0'
    );
\Kp_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(29),
      Q => \Kp_reg_n_0_[2][29]\,
      R => '0'
    );
\Kp_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(2),
      Q => \Kp_reg_n_0_[2][2]\,
      R => '0'
    );
\Kp_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(30),
      Q => \Kp_reg_n_0_[2][30]\,
      R => '0'
    );
\Kp_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(31),
      Q => \Kp_reg_n_0_[2][31]\,
      R => '0'
    );
\Kp_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(3),
      Q => \Kp_reg_n_0_[2][3]\,
      R => '0'
    );
\Kp_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(4),
      Q => \Kp_reg_n_0_[2][4]\,
      R => '0'
    );
\Kp_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(5),
      Q => \Kp_reg_n_0_[2][5]\,
      R => '0'
    );
\Kp_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(6),
      Q => \Kp_reg_n_0_[2][6]\,
      R => '0'
    );
\Kp_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(7),
      Q => \Kp_reg_n_0_[2][7]\,
      R => '0'
    );
\Kp_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(8),
      Q => \Kp_reg_n_0_[2][8]\,
      R => '0'
    );
\Kp_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \instantiate_pid_controllers[2].pid_controller_n_1\,
      D => myocontrol_wdata(9),
      Q => \Kp_reg_n_0_[2][9]\,
      R => '0'
    );
\Kp_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(0),
      Q => \Kp_reg_n_0_[3][0]\,
      R => '0'
    );
\Kp_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(10),
      Q => \Kp_reg_n_0_[3][10]\,
      R => '0'
    );
\Kp_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(11),
      Q => \Kp_reg_n_0_[3][11]\,
      R => '0'
    );
\Kp_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(12),
      Q => \Kp_reg_n_0_[3][12]\,
      R => '0'
    );
\Kp_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(13),
      Q => \Kp_reg_n_0_[3][13]\,
      R => '0'
    );
\Kp_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(14),
      Q => \Kp_reg_n_0_[3][14]\,
      R => '0'
    );
\Kp_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(15),
      Q => \Kp_reg_n_0_[3][15]\,
      R => '0'
    );
\Kp_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(16),
      Q => \Kp_reg_n_0_[3][16]\,
      R => '0'
    );
\Kp_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(17),
      Q => \Kp_reg_n_0_[3][17]\,
      R => '0'
    );
\Kp_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(18),
      Q => \Kp_reg_n_0_[3][18]\,
      R => '0'
    );
\Kp_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(19),
      Q => \Kp_reg_n_0_[3][19]\,
      R => '0'
    );
\Kp_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(1),
      Q => \Kp_reg_n_0_[3][1]\,
      R => '0'
    );
\Kp_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(20),
      Q => \Kp_reg_n_0_[3][20]\,
      R => '0'
    );
\Kp_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(21),
      Q => \Kp_reg_n_0_[3][21]\,
      R => '0'
    );
\Kp_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(22),
      Q => \Kp_reg_n_0_[3][22]\,
      R => '0'
    );
\Kp_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(23),
      Q => \Kp_reg_n_0_[3][23]\,
      R => '0'
    );
\Kp_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(24),
      Q => \Kp_reg_n_0_[3][24]\,
      R => '0'
    );
\Kp_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(25),
      Q => \Kp_reg_n_0_[3][25]\,
      R => '0'
    );
\Kp_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(26),
      Q => \Kp_reg_n_0_[3][26]\,
      R => '0'
    );
\Kp_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(27),
      Q => \Kp_reg_n_0_[3][27]\,
      R => '0'
    );
\Kp_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(28),
      Q => \Kp_reg_n_0_[3][28]\,
      R => '0'
    );
\Kp_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(29),
      Q => \Kp_reg_n_0_[3][29]\,
      R => '0'
    );
\Kp_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(2),
      Q => \Kp_reg_n_0_[3][2]\,
      R => '0'
    );
\Kp_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(30),
      Q => \Kp_reg_n_0_[3][30]\,
      R => '0'
    );
\Kp_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(31),
      Q => \Kp_reg_n_0_[3][31]\,
      R => '0'
    );
\Kp_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(3),
      Q => \Kp_reg_n_0_[3][3]\,
      R => '0'
    );
\Kp_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(4),
      Q => \Kp_reg_n_0_[3][4]\,
      R => '0'
    );
\Kp_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(5),
      Q => \Kp_reg_n_0_[3][5]\,
      R => '0'
    );
\Kp_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(6),
      Q => \Kp_reg_n_0_[3][6]\,
      R => '0'
    );
\Kp_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(7),
      Q => \Kp_reg_n_0_[3][7]\,
      R => '0'
    );
\Kp_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(8),
      Q => \Kp_reg_n_0_[3][8]\,
      R => '0'
    );
\Kp_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => Kp,
      D => myocontrol_wdata(9),
      Q => \Kp_reg_n_0_[3][9]\,
      R => '0'
    );
\actual_update_frequency[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[1]_i_5_n_4\,
      O => \actual_update_frequency[0]_i_10_n_0\
    );
\actual_update_frequency[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[1]_i_5_n_5\,
      O => \actual_update_frequency[0]_i_11_n_0\
    );
\actual_update_frequency[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[1]_i_5_n_6\,
      O => \actual_update_frequency[0]_i_12_n_0\
    );
\actual_update_frequency[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[1]_i_5_n_7\,
      O => \actual_update_frequency[0]_i_13_n_0\
    );
\actual_update_frequency[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[1]_i_10_n_4\,
      O => \actual_update_frequency[0]_i_15_n_0\
    );
\actual_update_frequency[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[1]_i_10_n_5\,
      O => \actual_update_frequency[0]_i_16_n_0\
    );
\actual_update_frequency[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[1]_i_10_n_6\,
      O => \actual_update_frequency[0]_i_17_n_0\
    );
\actual_update_frequency[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[1]_i_10_n_7\,
      O => \actual_update_frequency[0]_i_18_n_0\
    );
\actual_update_frequency[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[1]_i_15_n_4\,
      O => \actual_update_frequency[0]_i_20_n_0\
    );
\actual_update_frequency[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[1]_i_15_n_5\,
      O => \actual_update_frequency[0]_i_21_n_0\
    );
\actual_update_frequency[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[1]_i_15_n_6\,
      O => \actual_update_frequency[0]_i_22_n_0\
    );
\actual_update_frequency[0]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[1]_i_15_n_7\,
      O => \actual_update_frequency[0]_i_23_n_0\
    );
\actual_update_frequency[0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[1]_i_20_n_4\,
      O => \actual_update_frequency[0]_i_25_n_0\
    );
\actual_update_frequency[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[1]_i_20_n_5\,
      O => \actual_update_frequency[0]_i_26_n_0\
    );
\actual_update_frequency[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[1]_i_20_n_6\,
      O => \actual_update_frequency[0]_i_27_n_0\
    );
\actual_update_frequency[0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[1]_i_20_n_7\,
      O => \actual_update_frequency[0]_i_28_n_0\
    );
\actual_update_frequency[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[1]_i_1_n_7\,
      O => \actual_update_frequency[0]_i_3_n_0\
    );
\actual_update_frequency[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[1]_i_25_n_4\,
      O => \actual_update_frequency[0]_i_30_n_0\
    );
\actual_update_frequency[0]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[1]_i_25_n_5\,
      O => \actual_update_frequency[0]_i_31_n_0\
    );
\actual_update_frequency[0]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[1]_i_25_n_6\,
      O => \actual_update_frequency[0]_i_32_n_0\
    );
\actual_update_frequency[0]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[1]_i_25_n_7\,
      O => \actual_update_frequency[0]_i_33_n_0\
    );
\actual_update_frequency[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[1]_i_30_n_4\,
      O => \actual_update_frequency[0]_i_35_n_0\
    );
\actual_update_frequency[0]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[1]_i_30_n_5\,
      O => \actual_update_frequency[0]_i_36_n_0\
    );
\actual_update_frequency[0]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[1]_i_30_n_6\,
      O => \actual_update_frequency[0]_i_37_n_0\
    );
\actual_update_frequency[0]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[1]_i_30_n_7\,
      O => \actual_update_frequency[0]_i_38_n_0\
    );
\actual_update_frequency[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[1]_i_1_n_2\,
      O => \actual_update_frequency[0]_i_39_n_0\
    );
\actual_update_frequency[0]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[1]_i_35_n_4\,
      O => \actual_update_frequency[0]_i_40_n_0\
    );
\actual_update_frequency[0]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[1]_i_35_n_5\,
      O => \actual_update_frequency[0]_i_41_n_0\
    );
\actual_update_frequency[0]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[1]_i_35_n_6\,
      O => \actual_update_frequency[0]_i_42_n_0\
    );
\actual_update_frequency[0]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[1]_i_1_n_2\,
      O => \actual_update_frequency[0]_i_43_n_0\
    );
\actual_update_frequency[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[1]_i_2_n_4\,
      O => \actual_update_frequency[0]_i_5_n_0\
    );
\actual_update_frequency[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[1]_i_2_n_5\,
      O => \actual_update_frequency[0]_i_6_n_0\
    );
\actual_update_frequency[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[1]_i_2_n_6\,
      O => \actual_update_frequency[0]_i_7_n_0\
    );
\actual_update_frequency[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[1]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[1]_i_2_n_7\,
      O => \actual_update_frequency[0]_i_8_n_0\
    );
\actual_update_frequency[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[11]_i_5_n_5\,
      O => \actual_update_frequency[10]_i_11_n_0\
    );
\actual_update_frequency[10]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[11]_i_5_n_6\,
      O => \actual_update_frequency[10]_i_12_n_0\
    );
\actual_update_frequency[10]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[11]_i_5_n_7\,
      O => \actual_update_frequency[10]_i_13_n_0\
    );
\actual_update_frequency[10]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[11]_i_10_n_4\,
      O => \actual_update_frequency[10]_i_14_n_0\
    );
\actual_update_frequency[10]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[11]_i_10_n_5\,
      O => \actual_update_frequency[10]_i_16_n_0\
    );
\actual_update_frequency[10]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[11]_i_10_n_6\,
      O => \actual_update_frequency[10]_i_17_n_0\
    );
\actual_update_frequency[10]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[11]_i_10_n_7\,
      O => \actual_update_frequency[10]_i_18_n_0\
    );
\actual_update_frequency[10]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[11]_i_15_n_4\,
      O => \actual_update_frequency[10]_i_19_n_0\
    );
\actual_update_frequency[10]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[11]_i_15_n_5\,
      O => \actual_update_frequency[10]_i_21_n_0\
    );
\actual_update_frequency[10]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[11]_i_15_n_6\,
      O => \actual_update_frequency[10]_i_22_n_0\
    );
\actual_update_frequency[10]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[11]_i_15_n_7\,
      O => \actual_update_frequency[10]_i_23_n_0\
    );
\actual_update_frequency[10]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[11]_i_20_n_4\,
      O => \actual_update_frequency[10]_i_24_n_0\
    );
\actual_update_frequency[10]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[11]_i_20_n_5\,
      O => \actual_update_frequency[10]_i_26_n_0\
    );
\actual_update_frequency[10]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[11]_i_20_n_6\,
      O => \actual_update_frequency[10]_i_27_n_0\
    );
\actual_update_frequency[10]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[11]_i_20_n_7\,
      O => \actual_update_frequency[10]_i_28_n_0\
    );
\actual_update_frequency[10]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[11]_i_25_n_4\,
      O => \actual_update_frequency[10]_i_29_n_0\
    );
\actual_update_frequency[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[11]_i_1_n_7\,
      O => \actual_update_frequency[10]_i_3_n_0\
    );
\actual_update_frequency[10]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[11]_i_25_n_5\,
      O => \actual_update_frequency[10]_i_31_n_0\
    );
\actual_update_frequency[10]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[11]_i_25_n_6\,
      O => \actual_update_frequency[10]_i_32_n_0\
    );
\actual_update_frequency[10]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[11]_i_25_n_7\,
      O => \actual_update_frequency[10]_i_33_n_0\
    );
\actual_update_frequency[10]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[11]_i_30_n_4\,
      O => \actual_update_frequency[10]_i_34_n_0\
    );
\actual_update_frequency[10]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[11]_i_30_n_5\,
      O => \actual_update_frequency[10]_i_36_n_0\
    );
\actual_update_frequency[10]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[11]_i_30_n_6\,
      O => \actual_update_frequency[10]_i_37_n_0\
    );
\actual_update_frequency[10]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[11]_i_30_n_7\,
      O => \actual_update_frequency[10]_i_38_n_0\
    );
\actual_update_frequency[10]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[11]_i_35_n_4\,
      O => \actual_update_frequency[10]_i_39_n_0\
    );
\actual_update_frequency[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[11]_i_2_n_4\,
      O => \actual_update_frequency[10]_i_4_n_0\
    );
\actual_update_frequency[10]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[11]_i_1_n_2\,
      O => \actual_update_frequency[10]_i_40_n_0\
    );
\actual_update_frequency[10]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[11]_i_35_n_5\,
      O => \actual_update_frequency[10]_i_41_n_0\
    );
\actual_update_frequency[10]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[11]_i_35_n_6\,
      O => \actual_update_frequency[10]_i_42_n_0\
    );
\actual_update_frequency[10]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[11]_i_1_n_2\,
      O => \actual_update_frequency[10]_i_43_n_0\
    );
\actual_update_frequency[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[11]_i_2_n_5\,
      O => \actual_update_frequency[10]_i_6_n_0\
    );
\actual_update_frequency[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[11]_i_2_n_6\,
      O => \actual_update_frequency[10]_i_7_n_0\
    );
\actual_update_frequency[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[11]_i_2_n_7\,
      O => \actual_update_frequency[10]_i_8_n_0\
    );
\actual_update_frequency[10]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[11]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[11]_i_5_n_4\,
      O => \actual_update_frequency[10]_i_9_n_0\
    );
\actual_update_frequency[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[12]_i_5_n_5\,
      O => \actual_update_frequency[11]_i_11_n_0\
    );
\actual_update_frequency[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[12]_i_5_n_6\,
      O => \actual_update_frequency[11]_i_12_n_0\
    );
\actual_update_frequency[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[12]_i_5_n_7\,
      O => \actual_update_frequency[11]_i_13_n_0\
    );
\actual_update_frequency[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[12]_i_10_n_4\,
      O => \actual_update_frequency[11]_i_14_n_0\
    );
\actual_update_frequency[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[12]_i_10_n_5\,
      O => \actual_update_frequency[11]_i_16_n_0\
    );
\actual_update_frequency[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[12]_i_10_n_6\,
      O => \actual_update_frequency[11]_i_17_n_0\
    );
\actual_update_frequency[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[12]_i_10_n_7\,
      O => \actual_update_frequency[11]_i_18_n_0\
    );
\actual_update_frequency[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[12]_i_15_n_4\,
      O => \actual_update_frequency[11]_i_19_n_0\
    );
\actual_update_frequency[11]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[12]_i_15_n_5\,
      O => \actual_update_frequency[11]_i_21_n_0\
    );
\actual_update_frequency[11]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[12]_i_15_n_6\,
      O => \actual_update_frequency[11]_i_22_n_0\
    );
\actual_update_frequency[11]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[12]_i_15_n_7\,
      O => \actual_update_frequency[11]_i_23_n_0\
    );
\actual_update_frequency[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[12]_i_20_n_4\,
      O => \actual_update_frequency[11]_i_24_n_0\
    );
\actual_update_frequency[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[12]_i_20_n_5\,
      O => \actual_update_frequency[11]_i_26_n_0\
    );
\actual_update_frequency[11]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[12]_i_20_n_6\,
      O => \actual_update_frequency[11]_i_27_n_0\
    );
\actual_update_frequency[11]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[12]_i_20_n_7\,
      O => \actual_update_frequency[11]_i_28_n_0\
    );
\actual_update_frequency[11]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[12]_i_25_n_4\,
      O => \actual_update_frequency[11]_i_29_n_0\
    );
\actual_update_frequency[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[12]_i_1_n_7\,
      O => \actual_update_frequency[11]_i_3_n_0\
    );
\actual_update_frequency[11]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[12]_i_25_n_5\,
      O => \actual_update_frequency[11]_i_31_n_0\
    );
\actual_update_frequency[11]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[12]_i_25_n_6\,
      O => \actual_update_frequency[11]_i_32_n_0\
    );
\actual_update_frequency[11]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[12]_i_25_n_7\,
      O => \actual_update_frequency[11]_i_33_n_0\
    );
\actual_update_frequency[11]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[12]_i_30_n_4\,
      O => \actual_update_frequency[11]_i_34_n_0\
    );
\actual_update_frequency[11]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[12]_i_30_n_5\,
      O => \actual_update_frequency[11]_i_36_n_0\
    );
\actual_update_frequency[11]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[12]_i_30_n_6\,
      O => \actual_update_frequency[11]_i_37_n_0\
    );
\actual_update_frequency[11]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[12]_i_30_n_7\,
      O => \actual_update_frequency[11]_i_38_n_0\
    );
\actual_update_frequency[11]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[12]_i_35_n_4\,
      O => \actual_update_frequency[11]_i_39_n_0\
    );
\actual_update_frequency[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[12]_i_2_n_4\,
      O => \actual_update_frequency[11]_i_4_n_0\
    );
\actual_update_frequency[11]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[12]_i_1_n_2\,
      O => \actual_update_frequency[11]_i_40_n_0\
    );
\actual_update_frequency[11]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[12]_i_35_n_5\,
      O => \actual_update_frequency[11]_i_41_n_0\
    );
\actual_update_frequency[11]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[12]_i_35_n_6\,
      O => \actual_update_frequency[11]_i_42_n_0\
    );
\actual_update_frequency[11]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[12]_i_1_n_2\,
      O => \actual_update_frequency[11]_i_43_n_0\
    );
\actual_update_frequency[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[12]_i_2_n_5\,
      O => \actual_update_frequency[11]_i_6_n_0\
    );
\actual_update_frequency[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[12]_i_2_n_6\,
      O => \actual_update_frequency[11]_i_7_n_0\
    );
\actual_update_frequency[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[12]_i_2_n_7\,
      O => \actual_update_frequency[11]_i_8_n_0\
    );
\actual_update_frequency[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[12]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[12]_i_5_n_4\,
      O => \actual_update_frequency[11]_i_9_n_0\
    );
\actual_update_frequency[12]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[13]_i_5_n_5\,
      O => \actual_update_frequency[12]_i_11_n_0\
    );
\actual_update_frequency[12]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[13]_i_5_n_6\,
      O => \actual_update_frequency[12]_i_12_n_0\
    );
\actual_update_frequency[12]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[13]_i_5_n_7\,
      O => \actual_update_frequency[12]_i_13_n_0\
    );
\actual_update_frequency[12]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[13]_i_10_n_4\,
      O => \actual_update_frequency[12]_i_14_n_0\
    );
\actual_update_frequency[12]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[13]_i_10_n_5\,
      O => \actual_update_frequency[12]_i_16_n_0\
    );
\actual_update_frequency[12]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[13]_i_10_n_6\,
      O => \actual_update_frequency[12]_i_17_n_0\
    );
\actual_update_frequency[12]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[13]_i_10_n_7\,
      O => \actual_update_frequency[12]_i_18_n_0\
    );
\actual_update_frequency[12]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[13]_i_15_n_4\,
      O => \actual_update_frequency[12]_i_19_n_0\
    );
\actual_update_frequency[12]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[13]_i_15_n_5\,
      O => \actual_update_frequency[12]_i_21_n_0\
    );
\actual_update_frequency[12]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[13]_i_15_n_6\,
      O => \actual_update_frequency[12]_i_22_n_0\
    );
\actual_update_frequency[12]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[13]_i_15_n_7\,
      O => \actual_update_frequency[12]_i_23_n_0\
    );
\actual_update_frequency[12]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[13]_i_20_n_4\,
      O => \actual_update_frequency[12]_i_24_n_0\
    );
\actual_update_frequency[12]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[13]_i_20_n_5\,
      O => \actual_update_frequency[12]_i_26_n_0\
    );
\actual_update_frequency[12]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[13]_i_20_n_6\,
      O => \actual_update_frequency[12]_i_27_n_0\
    );
\actual_update_frequency[12]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[13]_i_20_n_7\,
      O => \actual_update_frequency[12]_i_28_n_0\
    );
\actual_update_frequency[12]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[13]_i_25_n_4\,
      O => \actual_update_frequency[12]_i_29_n_0\
    );
\actual_update_frequency[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[13]_i_1_n_7\,
      O => \actual_update_frequency[12]_i_3_n_0\
    );
\actual_update_frequency[12]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[13]_i_25_n_5\,
      O => \actual_update_frequency[12]_i_31_n_0\
    );
\actual_update_frequency[12]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[13]_i_25_n_6\,
      O => \actual_update_frequency[12]_i_32_n_0\
    );
\actual_update_frequency[12]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[13]_i_25_n_7\,
      O => \actual_update_frequency[12]_i_33_n_0\
    );
\actual_update_frequency[12]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[13]_i_30_n_4\,
      O => \actual_update_frequency[12]_i_34_n_0\
    );
\actual_update_frequency[12]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[13]_i_30_n_5\,
      O => \actual_update_frequency[12]_i_36_n_0\
    );
\actual_update_frequency[12]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[13]_i_30_n_6\,
      O => \actual_update_frequency[12]_i_37_n_0\
    );
\actual_update_frequency[12]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[13]_i_30_n_7\,
      O => \actual_update_frequency[12]_i_38_n_0\
    );
\actual_update_frequency[12]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[13]_i_35_n_4\,
      O => \actual_update_frequency[12]_i_39_n_0\
    );
\actual_update_frequency[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[13]_i_2_n_4\,
      O => \actual_update_frequency[12]_i_4_n_0\
    );
\actual_update_frequency[12]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[13]_i_35_n_5\,
      O => \actual_update_frequency[12]_i_40_n_0\
    );
\actual_update_frequency[12]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[13]_i_35_n_6\,
      O => \actual_update_frequency[12]_i_41_n_0\
    );
\actual_update_frequency[12]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[13]_i_1_n_2\,
      O => \actual_update_frequency[12]_i_42_n_0\
    );
\actual_update_frequency[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[13]_i_2_n_5\,
      O => \actual_update_frequency[12]_i_6_n_0\
    );
\actual_update_frequency[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[13]_i_2_n_6\,
      O => \actual_update_frequency[12]_i_7_n_0\
    );
\actual_update_frequency[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[13]_i_2_n_7\,
      O => \actual_update_frequency[12]_i_8_n_0\
    );
\actual_update_frequency[12]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[13]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[13]_i_5_n_4\,
      O => \actual_update_frequency[12]_i_9_n_0\
    );
\actual_update_frequency[13]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[14]_i_5_n_5\,
      O => \actual_update_frequency[13]_i_11_n_0\
    );
\actual_update_frequency[13]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[14]_i_5_n_6\,
      O => \actual_update_frequency[13]_i_12_n_0\
    );
\actual_update_frequency[13]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[14]_i_5_n_7\,
      O => \actual_update_frequency[13]_i_13_n_0\
    );
\actual_update_frequency[13]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[14]_i_10_n_4\,
      O => \actual_update_frequency[13]_i_14_n_0\
    );
\actual_update_frequency[13]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[14]_i_10_n_5\,
      O => \actual_update_frequency[13]_i_16_n_0\
    );
\actual_update_frequency[13]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[14]_i_10_n_6\,
      O => \actual_update_frequency[13]_i_17_n_0\
    );
\actual_update_frequency[13]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[14]_i_10_n_7\,
      O => \actual_update_frequency[13]_i_18_n_0\
    );
\actual_update_frequency[13]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[14]_i_15_n_4\,
      O => \actual_update_frequency[13]_i_19_n_0\
    );
\actual_update_frequency[13]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[14]_i_15_n_5\,
      O => \actual_update_frequency[13]_i_21_n_0\
    );
\actual_update_frequency[13]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[14]_i_15_n_6\,
      O => \actual_update_frequency[13]_i_22_n_0\
    );
\actual_update_frequency[13]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[14]_i_15_n_7\,
      O => \actual_update_frequency[13]_i_23_n_0\
    );
\actual_update_frequency[13]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[14]_i_20_n_4\,
      O => \actual_update_frequency[13]_i_24_n_0\
    );
\actual_update_frequency[13]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[14]_i_20_n_5\,
      O => \actual_update_frequency[13]_i_26_n_0\
    );
\actual_update_frequency[13]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[14]_i_20_n_6\,
      O => \actual_update_frequency[13]_i_27_n_0\
    );
\actual_update_frequency[13]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[14]_i_20_n_7\,
      O => \actual_update_frequency[13]_i_28_n_0\
    );
\actual_update_frequency[13]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[14]_i_25_n_4\,
      O => \actual_update_frequency[13]_i_29_n_0\
    );
\actual_update_frequency[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[14]_i_1_n_7\,
      O => \actual_update_frequency[13]_i_3_n_0\
    );
\actual_update_frequency[13]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[14]_i_25_n_5\,
      O => \actual_update_frequency[13]_i_31_n_0\
    );
\actual_update_frequency[13]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[14]_i_25_n_6\,
      O => \actual_update_frequency[13]_i_32_n_0\
    );
\actual_update_frequency[13]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[14]_i_25_n_7\,
      O => \actual_update_frequency[13]_i_33_n_0\
    );
\actual_update_frequency[13]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[14]_i_30_n_4\,
      O => \actual_update_frequency[13]_i_34_n_0\
    );
\actual_update_frequency[13]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[14]_i_30_n_5\,
      O => \actual_update_frequency[13]_i_36_n_0\
    );
\actual_update_frequency[13]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[14]_i_30_n_6\,
      O => \actual_update_frequency[13]_i_37_n_0\
    );
\actual_update_frequency[13]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[14]_i_30_n_7\,
      O => \actual_update_frequency[13]_i_38_n_0\
    );
\actual_update_frequency[13]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[14]_i_35_n_4\,
      O => \actual_update_frequency[13]_i_39_n_0\
    );
\actual_update_frequency[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[14]_i_2_n_4\,
      O => \actual_update_frequency[13]_i_4_n_0\
    );
\actual_update_frequency[13]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[14]_i_35_n_5\,
      O => \actual_update_frequency[13]_i_40_n_0\
    );
\actual_update_frequency[13]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[14]_i_35_n_6\,
      O => \actual_update_frequency[13]_i_41_n_0\
    );
\actual_update_frequency[13]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[14]_i_1_n_2\,
      O => \actual_update_frequency[13]_i_42_n_0\
    );
\actual_update_frequency[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[14]_i_2_n_5\,
      O => \actual_update_frequency[13]_i_6_n_0\
    );
\actual_update_frequency[13]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[14]_i_2_n_6\,
      O => \actual_update_frequency[13]_i_7_n_0\
    );
\actual_update_frequency[13]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[14]_i_2_n_7\,
      O => \actual_update_frequency[13]_i_8_n_0\
    );
\actual_update_frequency[13]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[14]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[14]_i_5_n_4\,
      O => \actual_update_frequency[13]_i_9_n_0\
    );
\actual_update_frequency[14]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[15]_i_5_n_5\,
      O => \actual_update_frequency[14]_i_11_n_0\
    );
\actual_update_frequency[14]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[15]_i_5_n_6\,
      O => \actual_update_frequency[14]_i_12_n_0\
    );
\actual_update_frequency[14]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[15]_i_5_n_7\,
      O => \actual_update_frequency[14]_i_13_n_0\
    );
\actual_update_frequency[14]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[15]_i_10_n_4\,
      O => \actual_update_frequency[14]_i_14_n_0\
    );
\actual_update_frequency[14]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[15]_i_10_n_5\,
      O => \actual_update_frequency[14]_i_16_n_0\
    );
\actual_update_frequency[14]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[15]_i_10_n_6\,
      O => \actual_update_frequency[14]_i_17_n_0\
    );
\actual_update_frequency[14]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[15]_i_10_n_7\,
      O => \actual_update_frequency[14]_i_18_n_0\
    );
\actual_update_frequency[14]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[15]_i_15_n_4\,
      O => \actual_update_frequency[14]_i_19_n_0\
    );
\actual_update_frequency[14]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[15]_i_15_n_5\,
      O => \actual_update_frequency[14]_i_21_n_0\
    );
\actual_update_frequency[14]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[15]_i_15_n_6\,
      O => \actual_update_frequency[14]_i_22_n_0\
    );
\actual_update_frequency[14]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[15]_i_15_n_7\,
      O => \actual_update_frequency[14]_i_23_n_0\
    );
\actual_update_frequency[14]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[15]_i_20_n_4\,
      O => \actual_update_frequency[14]_i_24_n_0\
    );
\actual_update_frequency[14]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[15]_i_20_n_5\,
      O => \actual_update_frequency[14]_i_26_n_0\
    );
\actual_update_frequency[14]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[15]_i_20_n_6\,
      O => \actual_update_frequency[14]_i_27_n_0\
    );
\actual_update_frequency[14]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[15]_i_20_n_7\,
      O => \actual_update_frequency[14]_i_28_n_0\
    );
\actual_update_frequency[14]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[15]_i_25_n_4\,
      O => \actual_update_frequency[14]_i_29_n_0\
    );
\actual_update_frequency[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[15]_i_1_n_7\,
      O => \actual_update_frequency[14]_i_3_n_0\
    );
\actual_update_frequency[14]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[15]_i_25_n_5\,
      O => \actual_update_frequency[14]_i_31_n_0\
    );
\actual_update_frequency[14]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[15]_i_25_n_6\,
      O => \actual_update_frequency[14]_i_32_n_0\
    );
\actual_update_frequency[14]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[15]_i_25_n_7\,
      O => \actual_update_frequency[14]_i_33_n_0\
    );
\actual_update_frequency[14]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[15]_i_30_n_4\,
      O => \actual_update_frequency[14]_i_34_n_0\
    );
\actual_update_frequency[14]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[15]_i_30_n_5\,
      O => \actual_update_frequency[14]_i_36_n_0\
    );
\actual_update_frequency[14]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[15]_i_30_n_6\,
      O => \actual_update_frequency[14]_i_37_n_0\
    );
\actual_update_frequency[14]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[15]_i_30_n_7\,
      O => \actual_update_frequency[14]_i_38_n_0\
    );
\actual_update_frequency[14]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[15]_i_35_n_4\,
      O => \actual_update_frequency[14]_i_39_n_0\
    );
\actual_update_frequency[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[15]_i_2_n_4\,
      O => \actual_update_frequency[14]_i_4_n_0\
    );
\actual_update_frequency[14]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[15]_i_35_n_5\,
      O => \actual_update_frequency[14]_i_40_n_0\
    );
\actual_update_frequency[14]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[15]_i_35_n_6\,
      O => \actual_update_frequency[14]_i_41_n_0\
    );
\actual_update_frequency[14]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[15]_i_1_n_2\,
      O => \actual_update_frequency[14]_i_42_n_0\
    );
\actual_update_frequency[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[15]_i_2_n_5\,
      O => \actual_update_frequency[14]_i_6_n_0\
    );
\actual_update_frequency[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[15]_i_2_n_6\,
      O => \actual_update_frequency[14]_i_7_n_0\
    );
\actual_update_frequency[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[15]_i_2_n_7\,
      O => \actual_update_frequency[14]_i_8_n_0\
    );
\actual_update_frequency[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[15]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[15]_i_5_n_4\,
      O => \actual_update_frequency[14]_i_9_n_0\
    );
\actual_update_frequency[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[16]_i_5_n_5\,
      O => \actual_update_frequency[15]_i_11_n_0\
    );
\actual_update_frequency[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[16]_i_5_n_6\,
      O => \actual_update_frequency[15]_i_12_n_0\
    );
\actual_update_frequency[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[16]_i_5_n_7\,
      O => \actual_update_frequency[15]_i_13_n_0\
    );
\actual_update_frequency[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[16]_i_10_n_4\,
      O => \actual_update_frequency[15]_i_14_n_0\
    );
\actual_update_frequency[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[16]_i_10_n_5\,
      O => \actual_update_frequency[15]_i_16_n_0\
    );
\actual_update_frequency[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[16]_i_10_n_6\,
      O => \actual_update_frequency[15]_i_17_n_0\
    );
\actual_update_frequency[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[16]_i_10_n_7\,
      O => \actual_update_frequency[15]_i_18_n_0\
    );
\actual_update_frequency[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[16]_i_15_n_4\,
      O => \actual_update_frequency[15]_i_19_n_0\
    );
\actual_update_frequency[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[16]_i_15_n_5\,
      O => \actual_update_frequency[15]_i_21_n_0\
    );
\actual_update_frequency[15]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[16]_i_15_n_6\,
      O => \actual_update_frequency[15]_i_22_n_0\
    );
\actual_update_frequency[15]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[16]_i_15_n_7\,
      O => \actual_update_frequency[15]_i_23_n_0\
    );
\actual_update_frequency[15]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[16]_i_20_n_4\,
      O => \actual_update_frequency[15]_i_24_n_0\
    );
\actual_update_frequency[15]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[16]_i_20_n_5\,
      O => \actual_update_frequency[15]_i_26_n_0\
    );
\actual_update_frequency[15]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[16]_i_20_n_6\,
      O => \actual_update_frequency[15]_i_27_n_0\
    );
\actual_update_frequency[15]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[16]_i_20_n_7\,
      O => \actual_update_frequency[15]_i_28_n_0\
    );
\actual_update_frequency[15]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[16]_i_25_n_4\,
      O => \actual_update_frequency[15]_i_29_n_0\
    );
\actual_update_frequency[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[16]_i_1_n_7\,
      O => \actual_update_frequency[15]_i_3_n_0\
    );
\actual_update_frequency[15]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[16]_i_25_n_5\,
      O => \actual_update_frequency[15]_i_31_n_0\
    );
\actual_update_frequency[15]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[16]_i_25_n_6\,
      O => \actual_update_frequency[15]_i_32_n_0\
    );
\actual_update_frequency[15]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[16]_i_25_n_7\,
      O => \actual_update_frequency[15]_i_33_n_0\
    );
\actual_update_frequency[15]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[16]_i_30_n_4\,
      O => \actual_update_frequency[15]_i_34_n_0\
    );
\actual_update_frequency[15]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[16]_i_30_n_5\,
      O => \actual_update_frequency[15]_i_36_n_0\
    );
\actual_update_frequency[15]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[16]_i_30_n_6\,
      O => \actual_update_frequency[15]_i_37_n_0\
    );
\actual_update_frequency[15]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[16]_i_30_n_7\,
      O => \actual_update_frequency[15]_i_38_n_0\
    );
\actual_update_frequency[15]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[16]_i_35_n_4\,
      O => \actual_update_frequency[15]_i_39_n_0\
    );
\actual_update_frequency[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[16]_i_2_n_4\,
      O => \actual_update_frequency[15]_i_4_n_0\
    );
\actual_update_frequency[15]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[16]_i_35_n_5\,
      O => \actual_update_frequency[15]_i_40_n_0\
    );
\actual_update_frequency[15]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[16]_i_35_n_6\,
      O => \actual_update_frequency[15]_i_41_n_0\
    );
\actual_update_frequency[15]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[16]_i_1_n_2\,
      O => \actual_update_frequency[15]_i_42_n_0\
    );
\actual_update_frequency[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[16]_i_2_n_5\,
      O => \actual_update_frequency[15]_i_6_n_0\
    );
\actual_update_frequency[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[16]_i_2_n_6\,
      O => \actual_update_frequency[15]_i_7_n_0\
    );
\actual_update_frequency[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[16]_i_2_n_7\,
      O => \actual_update_frequency[15]_i_8_n_0\
    );
\actual_update_frequency[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[16]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[16]_i_5_n_4\,
      O => \actual_update_frequency[15]_i_9_n_0\
    );
\actual_update_frequency[16]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[17]_i_5_n_5\,
      O => \actual_update_frequency[16]_i_11_n_0\
    );
\actual_update_frequency[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[17]_i_5_n_6\,
      O => \actual_update_frequency[16]_i_12_n_0\
    );
\actual_update_frequency[16]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[17]_i_5_n_7\,
      O => \actual_update_frequency[16]_i_13_n_0\
    );
\actual_update_frequency[16]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[17]_i_10_n_4\,
      O => \actual_update_frequency[16]_i_14_n_0\
    );
\actual_update_frequency[16]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[17]_i_10_n_5\,
      O => \actual_update_frequency[16]_i_16_n_0\
    );
\actual_update_frequency[16]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[17]_i_10_n_6\,
      O => \actual_update_frequency[16]_i_17_n_0\
    );
\actual_update_frequency[16]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[17]_i_10_n_7\,
      O => \actual_update_frequency[16]_i_18_n_0\
    );
\actual_update_frequency[16]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[17]_i_15_n_4\,
      O => \actual_update_frequency[16]_i_19_n_0\
    );
\actual_update_frequency[16]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[17]_i_15_n_5\,
      O => \actual_update_frequency[16]_i_21_n_0\
    );
\actual_update_frequency[16]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[17]_i_15_n_6\,
      O => \actual_update_frequency[16]_i_22_n_0\
    );
\actual_update_frequency[16]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[17]_i_15_n_7\,
      O => \actual_update_frequency[16]_i_23_n_0\
    );
\actual_update_frequency[16]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[17]_i_20_n_4\,
      O => \actual_update_frequency[16]_i_24_n_0\
    );
\actual_update_frequency[16]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[17]_i_20_n_5\,
      O => \actual_update_frequency[16]_i_26_n_0\
    );
\actual_update_frequency[16]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[17]_i_20_n_6\,
      O => \actual_update_frequency[16]_i_27_n_0\
    );
\actual_update_frequency[16]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[17]_i_20_n_7\,
      O => \actual_update_frequency[16]_i_28_n_0\
    );
\actual_update_frequency[16]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[17]_i_25_n_4\,
      O => \actual_update_frequency[16]_i_29_n_0\
    );
\actual_update_frequency[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[17]_i_1_n_7\,
      O => \actual_update_frequency[16]_i_3_n_0\
    );
\actual_update_frequency[16]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[17]_i_25_n_5\,
      O => \actual_update_frequency[16]_i_31_n_0\
    );
\actual_update_frequency[16]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[17]_i_25_n_6\,
      O => \actual_update_frequency[16]_i_32_n_0\
    );
\actual_update_frequency[16]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[17]_i_25_n_7\,
      O => \actual_update_frequency[16]_i_33_n_0\
    );
\actual_update_frequency[16]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[17]_i_30_n_4\,
      O => \actual_update_frequency[16]_i_34_n_0\
    );
\actual_update_frequency[16]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[17]_i_30_n_5\,
      O => \actual_update_frequency[16]_i_36_n_0\
    );
\actual_update_frequency[16]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[17]_i_30_n_6\,
      O => \actual_update_frequency[16]_i_37_n_0\
    );
\actual_update_frequency[16]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[17]_i_30_n_7\,
      O => \actual_update_frequency[16]_i_38_n_0\
    );
\actual_update_frequency[16]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[17]_i_35_n_4\,
      O => \actual_update_frequency[16]_i_39_n_0\
    );
\actual_update_frequency[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[17]_i_2_n_4\,
      O => \actual_update_frequency[16]_i_4_n_0\
    );
\actual_update_frequency[16]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[17]_i_1_n_2\,
      O => \actual_update_frequency[16]_i_40_n_0\
    );
\actual_update_frequency[16]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[17]_i_35_n_5\,
      O => \actual_update_frequency[16]_i_41_n_0\
    );
\actual_update_frequency[16]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[17]_i_35_n_6\,
      O => \actual_update_frequency[16]_i_42_n_0\
    );
\actual_update_frequency[16]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[17]_i_1_n_2\,
      O => \actual_update_frequency[16]_i_43_n_0\
    );
\actual_update_frequency[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[17]_i_2_n_5\,
      O => \actual_update_frequency[16]_i_6_n_0\
    );
\actual_update_frequency[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[17]_i_2_n_6\,
      O => \actual_update_frequency[16]_i_7_n_0\
    );
\actual_update_frequency[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[17]_i_2_n_7\,
      O => \actual_update_frequency[16]_i_8_n_0\
    );
\actual_update_frequency[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[17]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[17]_i_5_n_4\,
      O => \actual_update_frequency[16]_i_9_n_0\
    );
\actual_update_frequency[17]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[18]_i_5_n_5\,
      O => \actual_update_frequency[17]_i_11_n_0\
    );
\actual_update_frequency[17]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[18]_i_5_n_6\,
      O => \actual_update_frequency[17]_i_12_n_0\
    );
\actual_update_frequency[17]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[18]_i_5_n_7\,
      O => \actual_update_frequency[17]_i_13_n_0\
    );
\actual_update_frequency[17]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[18]_i_10_n_4\,
      O => \actual_update_frequency[17]_i_14_n_0\
    );
\actual_update_frequency[17]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[18]_i_10_n_5\,
      O => \actual_update_frequency[17]_i_16_n_0\
    );
\actual_update_frequency[17]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[18]_i_10_n_6\,
      O => \actual_update_frequency[17]_i_17_n_0\
    );
\actual_update_frequency[17]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[18]_i_10_n_7\,
      O => \actual_update_frequency[17]_i_18_n_0\
    );
\actual_update_frequency[17]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[18]_i_15_n_4\,
      O => \actual_update_frequency[17]_i_19_n_0\
    );
\actual_update_frequency[17]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[18]_i_15_n_5\,
      O => \actual_update_frequency[17]_i_21_n_0\
    );
\actual_update_frequency[17]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[18]_i_15_n_6\,
      O => \actual_update_frequency[17]_i_22_n_0\
    );
\actual_update_frequency[17]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[18]_i_15_n_7\,
      O => \actual_update_frequency[17]_i_23_n_0\
    );
\actual_update_frequency[17]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[18]_i_20_n_4\,
      O => \actual_update_frequency[17]_i_24_n_0\
    );
\actual_update_frequency[17]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[18]_i_20_n_5\,
      O => \actual_update_frequency[17]_i_26_n_0\
    );
\actual_update_frequency[17]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[18]_i_20_n_6\,
      O => \actual_update_frequency[17]_i_27_n_0\
    );
\actual_update_frequency[17]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[18]_i_20_n_7\,
      O => \actual_update_frequency[17]_i_28_n_0\
    );
\actual_update_frequency[17]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[18]_i_25_n_4\,
      O => \actual_update_frequency[17]_i_29_n_0\
    );
\actual_update_frequency[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[18]_i_1_n_7\,
      O => \actual_update_frequency[17]_i_3_n_0\
    );
\actual_update_frequency[17]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[18]_i_25_n_5\,
      O => \actual_update_frequency[17]_i_31_n_0\
    );
\actual_update_frequency[17]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[18]_i_25_n_6\,
      O => \actual_update_frequency[17]_i_32_n_0\
    );
\actual_update_frequency[17]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[18]_i_25_n_7\,
      O => \actual_update_frequency[17]_i_33_n_0\
    );
\actual_update_frequency[17]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[18]_i_30_n_4\,
      O => \actual_update_frequency[17]_i_34_n_0\
    );
\actual_update_frequency[17]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[18]_i_30_n_5\,
      O => \actual_update_frequency[17]_i_36_n_0\
    );
\actual_update_frequency[17]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[18]_i_30_n_6\,
      O => \actual_update_frequency[17]_i_37_n_0\
    );
\actual_update_frequency[17]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[18]_i_30_n_7\,
      O => \actual_update_frequency[17]_i_38_n_0\
    );
\actual_update_frequency[17]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[18]_i_35_n_4\,
      O => \actual_update_frequency[17]_i_39_n_0\
    );
\actual_update_frequency[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[18]_i_2_n_4\,
      O => \actual_update_frequency[17]_i_4_n_0\
    );
\actual_update_frequency[17]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[18]_i_35_n_5\,
      O => \actual_update_frequency[17]_i_40_n_0\
    );
\actual_update_frequency[17]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[18]_i_35_n_6\,
      O => \actual_update_frequency[17]_i_41_n_0\
    );
\actual_update_frequency[17]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[18]_i_1_n_2\,
      O => \actual_update_frequency[17]_i_42_n_0\
    );
\actual_update_frequency[17]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[18]_i_2_n_5\,
      O => \actual_update_frequency[17]_i_6_n_0\
    );
\actual_update_frequency[17]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[18]_i_2_n_6\,
      O => \actual_update_frequency[17]_i_7_n_0\
    );
\actual_update_frequency[17]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[18]_i_2_n_7\,
      O => \actual_update_frequency[17]_i_8_n_0\
    );
\actual_update_frequency[17]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[18]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[18]_i_5_n_4\,
      O => \actual_update_frequency[17]_i_9_n_0\
    );
\actual_update_frequency[18]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[19]_i_5_n_5\,
      O => \actual_update_frequency[18]_i_11_n_0\
    );
\actual_update_frequency[18]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[19]_i_5_n_6\,
      O => \actual_update_frequency[18]_i_12_n_0\
    );
\actual_update_frequency[18]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[19]_i_5_n_7\,
      O => \actual_update_frequency[18]_i_13_n_0\
    );
\actual_update_frequency[18]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[19]_i_10_n_4\,
      O => \actual_update_frequency[18]_i_14_n_0\
    );
\actual_update_frequency[18]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[19]_i_10_n_5\,
      O => \actual_update_frequency[18]_i_16_n_0\
    );
\actual_update_frequency[18]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[19]_i_10_n_6\,
      O => \actual_update_frequency[18]_i_17_n_0\
    );
\actual_update_frequency[18]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[19]_i_10_n_7\,
      O => \actual_update_frequency[18]_i_18_n_0\
    );
\actual_update_frequency[18]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[19]_i_15_n_4\,
      O => \actual_update_frequency[18]_i_19_n_0\
    );
\actual_update_frequency[18]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[19]_i_15_n_5\,
      O => \actual_update_frequency[18]_i_21_n_0\
    );
\actual_update_frequency[18]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[19]_i_15_n_6\,
      O => \actual_update_frequency[18]_i_22_n_0\
    );
\actual_update_frequency[18]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[19]_i_15_n_7\,
      O => \actual_update_frequency[18]_i_23_n_0\
    );
\actual_update_frequency[18]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[19]_i_20_n_4\,
      O => \actual_update_frequency[18]_i_24_n_0\
    );
\actual_update_frequency[18]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[19]_i_20_n_5\,
      O => \actual_update_frequency[18]_i_26_n_0\
    );
\actual_update_frequency[18]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[19]_i_20_n_6\,
      O => \actual_update_frequency[18]_i_27_n_0\
    );
\actual_update_frequency[18]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[19]_i_20_n_7\,
      O => \actual_update_frequency[18]_i_28_n_0\
    );
\actual_update_frequency[18]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[19]_i_25_n_4\,
      O => \actual_update_frequency[18]_i_29_n_0\
    );
\actual_update_frequency[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[19]_i_1_n_7\,
      O => \actual_update_frequency[18]_i_3_n_0\
    );
\actual_update_frequency[18]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[19]_i_25_n_5\,
      O => \actual_update_frequency[18]_i_31_n_0\
    );
\actual_update_frequency[18]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[19]_i_25_n_6\,
      O => \actual_update_frequency[18]_i_32_n_0\
    );
\actual_update_frequency[18]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[19]_i_25_n_7\,
      O => \actual_update_frequency[18]_i_33_n_0\
    );
\actual_update_frequency[18]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[19]_i_30_n_4\,
      O => \actual_update_frequency[18]_i_34_n_0\
    );
\actual_update_frequency[18]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[19]_i_30_n_5\,
      O => \actual_update_frequency[18]_i_36_n_0\
    );
\actual_update_frequency[18]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[19]_i_30_n_6\,
      O => \actual_update_frequency[18]_i_37_n_0\
    );
\actual_update_frequency[18]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[19]_i_30_n_7\,
      O => \actual_update_frequency[18]_i_38_n_0\
    );
\actual_update_frequency[18]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[19]_i_35_n_4\,
      O => \actual_update_frequency[18]_i_39_n_0\
    );
\actual_update_frequency[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[19]_i_2_n_4\,
      O => \actual_update_frequency[18]_i_4_n_0\
    );
\actual_update_frequency[18]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[19]_i_1_n_2\,
      O => \actual_update_frequency[18]_i_40_n_0\
    );
\actual_update_frequency[18]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[19]_i_35_n_5\,
      O => \actual_update_frequency[18]_i_41_n_0\
    );
\actual_update_frequency[18]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[19]_i_35_n_6\,
      O => \actual_update_frequency[18]_i_42_n_0\
    );
\actual_update_frequency[18]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[19]_i_1_n_2\,
      O => \actual_update_frequency[18]_i_43_n_0\
    );
\actual_update_frequency[18]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[19]_i_2_n_5\,
      O => \actual_update_frequency[18]_i_6_n_0\
    );
\actual_update_frequency[18]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[19]_i_2_n_6\,
      O => \actual_update_frequency[18]_i_7_n_0\
    );
\actual_update_frequency[18]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[19]_i_2_n_7\,
      O => \actual_update_frequency[18]_i_8_n_0\
    );
\actual_update_frequency[18]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[19]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[19]_i_5_n_4\,
      O => \actual_update_frequency[18]_i_9_n_0\
    );
\actual_update_frequency[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[20]_i_5_n_5\,
      O => \actual_update_frequency[19]_i_11_n_0\
    );
\actual_update_frequency[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[20]_i_5_n_6\,
      O => \actual_update_frequency[19]_i_12_n_0\
    );
\actual_update_frequency[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[20]_i_5_n_7\,
      O => \actual_update_frequency[19]_i_13_n_0\
    );
\actual_update_frequency[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[20]_i_10_n_4\,
      O => \actual_update_frequency[19]_i_14_n_0\
    );
\actual_update_frequency[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[20]_i_10_n_5\,
      O => \actual_update_frequency[19]_i_16_n_0\
    );
\actual_update_frequency[19]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[20]_i_10_n_6\,
      O => \actual_update_frequency[19]_i_17_n_0\
    );
\actual_update_frequency[19]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[20]_i_10_n_7\,
      O => \actual_update_frequency[19]_i_18_n_0\
    );
\actual_update_frequency[19]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[20]_i_15_n_4\,
      O => \actual_update_frequency[19]_i_19_n_0\
    );
\actual_update_frequency[19]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[20]_i_15_n_5\,
      O => \actual_update_frequency[19]_i_21_n_0\
    );
\actual_update_frequency[19]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[20]_i_15_n_6\,
      O => \actual_update_frequency[19]_i_22_n_0\
    );
\actual_update_frequency[19]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[20]_i_15_n_7\,
      O => \actual_update_frequency[19]_i_23_n_0\
    );
\actual_update_frequency[19]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[20]_i_20_n_4\,
      O => \actual_update_frequency[19]_i_24_n_0\
    );
\actual_update_frequency[19]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[20]_i_20_n_5\,
      O => \actual_update_frequency[19]_i_26_n_0\
    );
\actual_update_frequency[19]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[20]_i_20_n_6\,
      O => \actual_update_frequency[19]_i_27_n_0\
    );
\actual_update_frequency[19]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[20]_i_20_n_7\,
      O => \actual_update_frequency[19]_i_28_n_0\
    );
\actual_update_frequency[19]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[20]_i_25_n_4\,
      O => \actual_update_frequency[19]_i_29_n_0\
    );
\actual_update_frequency[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[20]_i_1_n_7\,
      O => \actual_update_frequency[19]_i_3_n_0\
    );
\actual_update_frequency[19]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[20]_i_25_n_5\,
      O => \actual_update_frequency[19]_i_31_n_0\
    );
\actual_update_frequency[19]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[20]_i_25_n_6\,
      O => \actual_update_frequency[19]_i_32_n_0\
    );
\actual_update_frequency[19]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[20]_i_25_n_7\,
      O => \actual_update_frequency[19]_i_33_n_0\
    );
\actual_update_frequency[19]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[20]_i_30_n_4\,
      O => \actual_update_frequency[19]_i_34_n_0\
    );
\actual_update_frequency[19]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[20]_i_30_n_5\,
      O => \actual_update_frequency[19]_i_36_n_0\
    );
\actual_update_frequency[19]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[20]_i_30_n_6\,
      O => \actual_update_frequency[19]_i_37_n_0\
    );
\actual_update_frequency[19]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[20]_i_30_n_7\,
      O => \actual_update_frequency[19]_i_38_n_0\
    );
\actual_update_frequency[19]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[20]_i_35_n_4\,
      O => \actual_update_frequency[19]_i_39_n_0\
    );
\actual_update_frequency[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[20]_i_2_n_4\,
      O => \actual_update_frequency[19]_i_4_n_0\
    );
\actual_update_frequency[19]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[20]_i_35_n_5\,
      O => \actual_update_frequency[19]_i_40_n_0\
    );
\actual_update_frequency[19]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[20]_i_35_n_6\,
      O => \actual_update_frequency[19]_i_41_n_0\
    );
\actual_update_frequency[19]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[20]_i_1_n_2\,
      O => \actual_update_frequency[19]_i_42_n_0\
    );
\actual_update_frequency[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[20]_i_2_n_5\,
      O => \actual_update_frequency[19]_i_6_n_0\
    );
\actual_update_frequency[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[20]_i_2_n_6\,
      O => \actual_update_frequency[19]_i_7_n_0\
    );
\actual_update_frequency[19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[20]_i_2_n_7\,
      O => \actual_update_frequency[19]_i_8_n_0\
    );
\actual_update_frequency[19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[20]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[20]_i_5_n_4\,
      O => \actual_update_frequency[19]_i_9_n_0\
    );
\actual_update_frequency[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[2]_i_5_n_5\,
      O => \actual_update_frequency[1]_i_11_n_0\
    );
\actual_update_frequency[1]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[2]_i_5_n_6\,
      O => \actual_update_frequency[1]_i_12_n_0\
    );
\actual_update_frequency[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[2]_i_5_n_7\,
      O => \actual_update_frequency[1]_i_13_n_0\
    );
\actual_update_frequency[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[2]_i_10_n_4\,
      O => \actual_update_frequency[1]_i_14_n_0\
    );
\actual_update_frequency[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[2]_i_10_n_5\,
      O => \actual_update_frequency[1]_i_16_n_0\
    );
\actual_update_frequency[1]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[2]_i_10_n_6\,
      O => \actual_update_frequency[1]_i_17_n_0\
    );
\actual_update_frequency[1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[2]_i_10_n_7\,
      O => \actual_update_frequency[1]_i_18_n_0\
    );
\actual_update_frequency[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[2]_i_15_n_4\,
      O => \actual_update_frequency[1]_i_19_n_0\
    );
\actual_update_frequency[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[2]_i_15_n_5\,
      O => \actual_update_frequency[1]_i_21_n_0\
    );
\actual_update_frequency[1]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[2]_i_15_n_6\,
      O => \actual_update_frequency[1]_i_22_n_0\
    );
\actual_update_frequency[1]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[2]_i_15_n_7\,
      O => \actual_update_frequency[1]_i_23_n_0\
    );
\actual_update_frequency[1]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[2]_i_20_n_4\,
      O => \actual_update_frequency[1]_i_24_n_0\
    );
\actual_update_frequency[1]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[2]_i_20_n_5\,
      O => \actual_update_frequency[1]_i_26_n_0\
    );
\actual_update_frequency[1]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[2]_i_20_n_6\,
      O => \actual_update_frequency[1]_i_27_n_0\
    );
\actual_update_frequency[1]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[2]_i_20_n_7\,
      O => \actual_update_frequency[1]_i_28_n_0\
    );
\actual_update_frequency[1]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[2]_i_25_n_4\,
      O => \actual_update_frequency[1]_i_29_n_0\
    );
\actual_update_frequency[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[2]_i_1_n_7\,
      O => \actual_update_frequency[1]_i_3_n_0\
    );
\actual_update_frequency[1]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[2]_i_25_n_5\,
      O => \actual_update_frequency[1]_i_31_n_0\
    );
\actual_update_frequency[1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[2]_i_25_n_6\,
      O => \actual_update_frequency[1]_i_32_n_0\
    );
\actual_update_frequency[1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[2]_i_25_n_7\,
      O => \actual_update_frequency[1]_i_33_n_0\
    );
\actual_update_frequency[1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[2]_i_30_n_4\,
      O => \actual_update_frequency[1]_i_34_n_0\
    );
\actual_update_frequency[1]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[2]_i_30_n_5\,
      O => \actual_update_frequency[1]_i_36_n_0\
    );
\actual_update_frequency[1]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[2]_i_30_n_6\,
      O => \actual_update_frequency[1]_i_37_n_0\
    );
\actual_update_frequency[1]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[2]_i_30_n_7\,
      O => \actual_update_frequency[1]_i_38_n_0\
    );
\actual_update_frequency[1]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[2]_i_35_n_4\,
      O => \actual_update_frequency[1]_i_39_n_0\
    );
\actual_update_frequency[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[2]_i_2_n_4\,
      O => \actual_update_frequency[1]_i_4_n_0\
    );
\actual_update_frequency[1]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[2]_i_1_n_2\,
      O => \actual_update_frequency[1]_i_40_n_0\
    );
\actual_update_frequency[1]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[2]_i_35_n_5\,
      O => \actual_update_frequency[1]_i_41_n_0\
    );
\actual_update_frequency[1]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[2]_i_35_n_6\,
      O => \actual_update_frequency[1]_i_42_n_0\
    );
\actual_update_frequency[1]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[2]_i_1_n_2\,
      O => \actual_update_frequency[1]_i_43_n_0\
    );
\actual_update_frequency[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[2]_i_2_n_5\,
      O => \actual_update_frequency[1]_i_6_n_0\
    );
\actual_update_frequency[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[2]_i_2_n_6\,
      O => \actual_update_frequency[1]_i_7_n_0\
    );
\actual_update_frequency[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[2]_i_2_n_7\,
      O => \actual_update_frequency[1]_i_8_n_0\
    );
\actual_update_frequency[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[2]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[2]_i_5_n_4\,
      O => \actual_update_frequency[1]_i_9_n_0\
    );
\actual_update_frequency[20]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[21]_i_5_n_5\,
      O => \actual_update_frequency[20]_i_11_n_0\
    );
\actual_update_frequency[20]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[21]_i_5_n_6\,
      O => \actual_update_frequency[20]_i_12_n_0\
    );
\actual_update_frequency[20]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[21]_i_5_n_7\,
      O => \actual_update_frequency[20]_i_13_n_0\
    );
\actual_update_frequency[20]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[21]_i_10_n_4\,
      O => \actual_update_frequency[20]_i_14_n_0\
    );
\actual_update_frequency[20]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[21]_i_10_n_5\,
      O => \actual_update_frequency[20]_i_16_n_0\
    );
\actual_update_frequency[20]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[21]_i_10_n_6\,
      O => \actual_update_frequency[20]_i_17_n_0\
    );
\actual_update_frequency[20]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[21]_i_10_n_7\,
      O => \actual_update_frequency[20]_i_18_n_0\
    );
\actual_update_frequency[20]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[21]_i_15_n_4\,
      O => \actual_update_frequency[20]_i_19_n_0\
    );
\actual_update_frequency[20]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[21]_i_15_n_5\,
      O => \actual_update_frequency[20]_i_21_n_0\
    );
\actual_update_frequency[20]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[21]_i_15_n_6\,
      O => \actual_update_frequency[20]_i_22_n_0\
    );
\actual_update_frequency[20]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[21]_i_15_n_7\,
      O => \actual_update_frequency[20]_i_23_n_0\
    );
\actual_update_frequency[20]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[21]_i_20_n_4\,
      O => \actual_update_frequency[20]_i_24_n_0\
    );
\actual_update_frequency[20]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[21]_i_20_n_5\,
      O => \actual_update_frequency[20]_i_26_n_0\
    );
\actual_update_frequency[20]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[21]_i_20_n_6\,
      O => \actual_update_frequency[20]_i_27_n_0\
    );
\actual_update_frequency[20]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[21]_i_20_n_7\,
      O => \actual_update_frequency[20]_i_28_n_0\
    );
\actual_update_frequency[20]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[21]_i_25_n_4\,
      O => \actual_update_frequency[20]_i_29_n_0\
    );
\actual_update_frequency[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[21]_i_1_n_7\,
      O => \actual_update_frequency[20]_i_3_n_0\
    );
\actual_update_frequency[20]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[21]_i_25_n_5\,
      O => \actual_update_frequency[20]_i_31_n_0\
    );
\actual_update_frequency[20]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[21]_i_25_n_6\,
      O => \actual_update_frequency[20]_i_32_n_0\
    );
\actual_update_frequency[20]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[21]_i_25_n_7\,
      O => \actual_update_frequency[20]_i_33_n_0\
    );
\actual_update_frequency[20]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[21]_i_30_n_4\,
      O => \actual_update_frequency[20]_i_34_n_0\
    );
\actual_update_frequency[20]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[21]_i_30_n_5\,
      O => \actual_update_frequency[20]_i_36_n_0\
    );
\actual_update_frequency[20]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[21]_i_30_n_6\,
      O => \actual_update_frequency[20]_i_37_n_0\
    );
\actual_update_frequency[20]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[21]_i_30_n_7\,
      O => \actual_update_frequency[20]_i_38_n_0\
    );
\actual_update_frequency[20]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[21]_i_35_n_4\,
      O => \actual_update_frequency[20]_i_39_n_0\
    );
\actual_update_frequency[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[21]_i_2_n_4\,
      O => \actual_update_frequency[20]_i_4_n_0\
    );
\actual_update_frequency[20]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[21]_i_35_n_5\,
      O => \actual_update_frequency[20]_i_40_n_0\
    );
\actual_update_frequency[20]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[21]_i_35_n_6\,
      O => \actual_update_frequency[20]_i_41_n_0\
    );
\actual_update_frequency[20]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[21]_i_1_n_2\,
      O => \actual_update_frequency[20]_i_42_n_0\
    );
\actual_update_frequency[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[21]_i_2_n_5\,
      O => \actual_update_frequency[20]_i_6_n_0\
    );
\actual_update_frequency[20]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[21]_i_2_n_6\,
      O => \actual_update_frequency[20]_i_7_n_0\
    );
\actual_update_frequency[20]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[21]_i_2_n_7\,
      O => \actual_update_frequency[20]_i_8_n_0\
    );
\actual_update_frequency[20]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[21]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[21]_i_5_n_4\,
      O => \actual_update_frequency[20]_i_9_n_0\
    );
\actual_update_frequency[21]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[22]_i_5_n_5\,
      O => \actual_update_frequency[21]_i_11_n_0\
    );
\actual_update_frequency[21]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[22]_i_5_n_6\,
      O => \actual_update_frequency[21]_i_12_n_0\
    );
\actual_update_frequency[21]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[22]_i_5_n_7\,
      O => \actual_update_frequency[21]_i_13_n_0\
    );
\actual_update_frequency[21]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[22]_i_10_n_4\,
      O => \actual_update_frequency[21]_i_14_n_0\
    );
\actual_update_frequency[21]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[22]_i_10_n_5\,
      O => \actual_update_frequency[21]_i_16_n_0\
    );
\actual_update_frequency[21]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[22]_i_10_n_6\,
      O => \actual_update_frequency[21]_i_17_n_0\
    );
\actual_update_frequency[21]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[22]_i_10_n_7\,
      O => \actual_update_frequency[21]_i_18_n_0\
    );
\actual_update_frequency[21]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[22]_i_15_n_4\,
      O => \actual_update_frequency[21]_i_19_n_0\
    );
\actual_update_frequency[21]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[22]_i_15_n_5\,
      O => \actual_update_frequency[21]_i_21_n_0\
    );
\actual_update_frequency[21]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[22]_i_15_n_6\,
      O => \actual_update_frequency[21]_i_22_n_0\
    );
\actual_update_frequency[21]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[22]_i_15_n_7\,
      O => \actual_update_frequency[21]_i_23_n_0\
    );
\actual_update_frequency[21]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[22]_i_20_n_4\,
      O => \actual_update_frequency[21]_i_24_n_0\
    );
\actual_update_frequency[21]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[22]_i_20_n_5\,
      O => \actual_update_frequency[21]_i_26_n_0\
    );
\actual_update_frequency[21]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[22]_i_20_n_6\,
      O => \actual_update_frequency[21]_i_27_n_0\
    );
\actual_update_frequency[21]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[22]_i_20_n_7\,
      O => \actual_update_frequency[21]_i_28_n_0\
    );
\actual_update_frequency[21]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[22]_i_25_n_4\,
      O => \actual_update_frequency[21]_i_29_n_0\
    );
\actual_update_frequency[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[22]_i_1_n_7\,
      O => \actual_update_frequency[21]_i_3_n_0\
    );
\actual_update_frequency[21]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[22]_i_25_n_5\,
      O => \actual_update_frequency[21]_i_31_n_0\
    );
\actual_update_frequency[21]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[22]_i_25_n_6\,
      O => \actual_update_frequency[21]_i_32_n_0\
    );
\actual_update_frequency[21]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[22]_i_25_n_7\,
      O => \actual_update_frequency[21]_i_33_n_0\
    );
\actual_update_frequency[21]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[22]_i_30_n_4\,
      O => \actual_update_frequency[21]_i_34_n_0\
    );
\actual_update_frequency[21]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[22]_i_30_n_5\,
      O => \actual_update_frequency[21]_i_36_n_0\
    );
\actual_update_frequency[21]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[22]_i_30_n_6\,
      O => \actual_update_frequency[21]_i_37_n_0\
    );
\actual_update_frequency[21]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[22]_i_30_n_7\,
      O => \actual_update_frequency[21]_i_38_n_0\
    );
\actual_update_frequency[21]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[22]_i_35_n_4\,
      O => \actual_update_frequency[21]_i_39_n_0\
    );
\actual_update_frequency[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[22]_i_2_n_4\,
      O => \actual_update_frequency[21]_i_4_n_0\
    );
\actual_update_frequency[21]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[22]_i_35_n_5\,
      O => \actual_update_frequency[21]_i_40_n_0\
    );
\actual_update_frequency[21]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[22]_i_35_n_6\,
      O => \actual_update_frequency[21]_i_41_n_0\
    );
\actual_update_frequency[21]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[22]_i_1_n_2\,
      O => \actual_update_frequency[21]_i_42_n_0\
    );
\actual_update_frequency[21]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[22]_i_2_n_5\,
      O => \actual_update_frequency[21]_i_6_n_0\
    );
\actual_update_frequency[21]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[22]_i_2_n_6\,
      O => \actual_update_frequency[21]_i_7_n_0\
    );
\actual_update_frequency[21]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[22]_i_2_n_7\,
      O => \actual_update_frequency[21]_i_8_n_0\
    );
\actual_update_frequency[21]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[22]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[22]_i_5_n_4\,
      O => \actual_update_frequency[21]_i_9_n_0\
    );
\actual_update_frequency[22]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[23]_i_5_n_5\,
      O => \actual_update_frequency[22]_i_11_n_0\
    );
\actual_update_frequency[22]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[23]_i_5_n_6\,
      O => \actual_update_frequency[22]_i_12_n_0\
    );
\actual_update_frequency[22]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[23]_i_5_n_7\,
      O => \actual_update_frequency[22]_i_13_n_0\
    );
\actual_update_frequency[22]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[23]_i_10_n_4\,
      O => \actual_update_frequency[22]_i_14_n_0\
    );
\actual_update_frequency[22]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[23]_i_10_n_5\,
      O => \actual_update_frequency[22]_i_16_n_0\
    );
\actual_update_frequency[22]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[23]_i_10_n_6\,
      O => \actual_update_frequency[22]_i_17_n_0\
    );
\actual_update_frequency[22]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[23]_i_10_n_7\,
      O => \actual_update_frequency[22]_i_18_n_0\
    );
\actual_update_frequency[22]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[23]_i_15_n_4\,
      O => \actual_update_frequency[22]_i_19_n_0\
    );
\actual_update_frequency[22]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[23]_i_15_n_5\,
      O => \actual_update_frequency[22]_i_21_n_0\
    );
\actual_update_frequency[22]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[23]_i_15_n_6\,
      O => \actual_update_frequency[22]_i_22_n_0\
    );
\actual_update_frequency[22]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[23]_i_15_n_7\,
      O => \actual_update_frequency[22]_i_23_n_0\
    );
\actual_update_frequency[22]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[23]_i_20_n_4\,
      O => \actual_update_frequency[22]_i_24_n_0\
    );
\actual_update_frequency[22]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[23]_i_20_n_5\,
      O => \actual_update_frequency[22]_i_26_n_0\
    );
\actual_update_frequency[22]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[23]_i_20_n_6\,
      O => \actual_update_frequency[22]_i_27_n_0\
    );
\actual_update_frequency[22]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[23]_i_20_n_7\,
      O => \actual_update_frequency[22]_i_28_n_0\
    );
\actual_update_frequency[22]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[23]_i_25_n_4\,
      O => \actual_update_frequency[22]_i_29_n_0\
    );
\actual_update_frequency[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[23]_i_1_n_7\,
      O => \actual_update_frequency[22]_i_3_n_0\
    );
\actual_update_frequency[22]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[23]_i_25_n_5\,
      O => \actual_update_frequency[22]_i_31_n_0\
    );
\actual_update_frequency[22]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[23]_i_25_n_6\,
      O => \actual_update_frequency[22]_i_32_n_0\
    );
\actual_update_frequency[22]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[23]_i_25_n_7\,
      O => \actual_update_frequency[22]_i_33_n_0\
    );
\actual_update_frequency[22]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[23]_i_30_n_4\,
      O => \actual_update_frequency[22]_i_34_n_0\
    );
\actual_update_frequency[22]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[23]_i_30_n_5\,
      O => \actual_update_frequency[22]_i_36_n_0\
    );
\actual_update_frequency[22]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[23]_i_30_n_6\,
      O => \actual_update_frequency[22]_i_37_n_0\
    );
\actual_update_frequency[22]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[23]_i_30_n_7\,
      O => \actual_update_frequency[22]_i_38_n_0\
    );
\actual_update_frequency[22]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[23]_i_35_n_4\,
      O => \actual_update_frequency[22]_i_39_n_0\
    );
\actual_update_frequency[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[23]_i_2_n_4\,
      O => \actual_update_frequency[22]_i_4_n_0\
    );
\actual_update_frequency[22]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[23]_i_35_n_5\,
      O => \actual_update_frequency[22]_i_40_n_0\
    );
\actual_update_frequency[22]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[23]_i_35_n_6\,
      O => \actual_update_frequency[22]_i_41_n_0\
    );
\actual_update_frequency[22]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[23]_i_1_n_2\,
      O => \actual_update_frequency[22]_i_42_n_0\
    );
\actual_update_frequency[22]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[23]_i_2_n_5\,
      O => \actual_update_frequency[22]_i_6_n_0\
    );
\actual_update_frequency[22]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[23]_i_2_n_6\,
      O => \actual_update_frequency[22]_i_7_n_0\
    );
\actual_update_frequency[22]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[23]_i_2_n_7\,
      O => \actual_update_frequency[22]_i_8_n_0\
    );
\actual_update_frequency[22]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[23]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[23]_i_5_n_4\,
      O => \actual_update_frequency[22]_i_9_n_0\
    );
\actual_update_frequency[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[24]_i_5_n_5\,
      O => \actual_update_frequency[23]_i_11_n_0\
    );
\actual_update_frequency[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[24]_i_5_n_6\,
      O => \actual_update_frequency[23]_i_12_n_0\
    );
\actual_update_frequency[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[24]_i_5_n_7\,
      O => \actual_update_frequency[23]_i_13_n_0\
    );
\actual_update_frequency[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[24]_i_10_n_4\,
      O => \actual_update_frequency[23]_i_14_n_0\
    );
\actual_update_frequency[23]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[24]_i_10_n_5\,
      O => \actual_update_frequency[23]_i_16_n_0\
    );
\actual_update_frequency[23]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[24]_i_10_n_6\,
      O => \actual_update_frequency[23]_i_17_n_0\
    );
\actual_update_frequency[23]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[24]_i_10_n_7\,
      O => \actual_update_frequency[23]_i_18_n_0\
    );
\actual_update_frequency[23]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[24]_i_15_n_4\,
      O => \actual_update_frequency[23]_i_19_n_0\
    );
\actual_update_frequency[23]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[24]_i_15_n_5\,
      O => \actual_update_frequency[23]_i_21_n_0\
    );
\actual_update_frequency[23]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[24]_i_15_n_6\,
      O => \actual_update_frequency[23]_i_22_n_0\
    );
\actual_update_frequency[23]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[24]_i_15_n_7\,
      O => \actual_update_frequency[23]_i_23_n_0\
    );
\actual_update_frequency[23]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[24]_i_20_n_4\,
      O => \actual_update_frequency[23]_i_24_n_0\
    );
\actual_update_frequency[23]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[24]_i_20_n_5\,
      O => \actual_update_frequency[23]_i_26_n_0\
    );
\actual_update_frequency[23]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[24]_i_20_n_6\,
      O => \actual_update_frequency[23]_i_27_n_0\
    );
\actual_update_frequency[23]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[24]_i_20_n_7\,
      O => \actual_update_frequency[23]_i_28_n_0\
    );
\actual_update_frequency[23]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[24]_i_25_n_4\,
      O => \actual_update_frequency[23]_i_29_n_0\
    );
\actual_update_frequency[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[24]_i_1_n_7\,
      O => \actual_update_frequency[23]_i_3_n_0\
    );
\actual_update_frequency[23]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[24]_i_25_n_5\,
      O => \actual_update_frequency[23]_i_31_n_0\
    );
\actual_update_frequency[23]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[24]_i_25_n_6\,
      O => \actual_update_frequency[23]_i_32_n_0\
    );
\actual_update_frequency[23]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[24]_i_25_n_7\,
      O => \actual_update_frequency[23]_i_33_n_0\
    );
\actual_update_frequency[23]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[24]_i_30_n_4\,
      O => \actual_update_frequency[23]_i_34_n_0\
    );
\actual_update_frequency[23]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[24]_i_30_n_5\,
      O => \actual_update_frequency[23]_i_36_n_0\
    );
\actual_update_frequency[23]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[24]_i_30_n_6\,
      O => \actual_update_frequency[23]_i_37_n_0\
    );
\actual_update_frequency[23]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[24]_i_30_n_7\,
      O => \actual_update_frequency[23]_i_38_n_0\
    );
\actual_update_frequency[23]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[24]_i_35_n_4\,
      O => \actual_update_frequency[23]_i_39_n_0\
    );
\actual_update_frequency[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[24]_i_2_n_4\,
      O => \actual_update_frequency[23]_i_4_n_0\
    );
\actual_update_frequency[23]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[24]_i_35_n_5\,
      O => \actual_update_frequency[23]_i_40_n_0\
    );
\actual_update_frequency[23]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[24]_i_35_n_6\,
      O => \actual_update_frequency[23]_i_41_n_0\
    );
\actual_update_frequency[23]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[24]_i_1_n_2\,
      O => \actual_update_frequency[23]_i_42_n_0\
    );
\actual_update_frequency[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[24]_i_2_n_5\,
      O => \actual_update_frequency[23]_i_6_n_0\
    );
\actual_update_frequency[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[24]_i_2_n_6\,
      O => \actual_update_frequency[23]_i_7_n_0\
    );
\actual_update_frequency[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[24]_i_2_n_7\,
      O => \actual_update_frequency[23]_i_8_n_0\
    );
\actual_update_frequency[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[24]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[24]_i_5_n_4\,
      O => \actual_update_frequency[23]_i_9_n_0\
    );
\actual_update_frequency[24]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[25]_i_5_n_6\,
      O => \actual_update_frequency[24]_i_11_n_0\
    );
\actual_update_frequency[24]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[25]_i_5_n_7\,
      O => \actual_update_frequency[24]_i_12_n_0\
    );
\actual_update_frequency[24]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[25]_i_14_n_4\,
      O => \actual_update_frequency[24]_i_13_n_0\
    );
\actual_update_frequency[24]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[25]_i_14_n_5\,
      O => \actual_update_frequency[24]_i_14_n_0\
    );
\actual_update_frequency[24]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[25]_i_14_n_6\,
      O => \actual_update_frequency[24]_i_16_n_0\
    );
\actual_update_frequency[24]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[25]_i_14_n_7\,
      O => \actual_update_frequency[24]_i_17_n_0\
    );
\actual_update_frequency[24]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[25]_i_23_n_4\,
      O => \actual_update_frequency[24]_i_18_n_0\
    );
\actual_update_frequency[24]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[25]_i_23_n_5\,
      O => \actual_update_frequency[24]_i_19_n_0\
    );
\actual_update_frequency[24]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[25]_i_23_n_6\,
      O => \actual_update_frequency[24]_i_21_n_0\
    );
\actual_update_frequency[24]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[25]_i_23_n_7\,
      O => \actual_update_frequency[24]_i_22_n_0\
    );
\actual_update_frequency[24]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[25]_i_32_n_4\,
      O => \actual_update_frequency[24]_i_23_n_0\
    );
\actual_update_frequency[24]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[25]_i_32_n_5\,
      O => \actual_update_frequency[24]_i_24_n_0\
    );
\actual_update_frequency[24]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[25]_i_32_n_6\,
      O => \actual_update_frequency[24]_i_26_n_0\
    );
\actual_update_frequency[24]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[25]_i_32_n_7\,
      O => \actual_update_frequency[24]_i_27_n_0\
    );
\actual_update_frequency[24]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[25]_i_41_n_4\,
      O => \actual_update_frequency[24]_i_28_n_0\
    );
\actual_update_frequency[24]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[25]_i_41_n_5\,
      O => \actual_update_frequency[24]_i_29_n_0\
    );
\actual_update_frequency[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => \actual_update_frequency_reg[25]_i_4_n_4\,
      O => \actual_update_frequency[24]_i_3_n_0\
    );
\actual_update_frequency[24]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[25]_i_41_n_6\,
      O => \actual_update_frequency[24]_i_31_n_0\
    );
\actual_update_frequency[24]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[25]_i_41_n_7\,
      O => \actual_update_frequency[24]_i_32_n_0\
    );
\actual_update_frequency[24]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[25]_i_50_n_4\,
      O => \actual_update_frequency[24]_i_33_n_0\
    );
\actual_update_frequency[24]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[25]_i_50_n_5\,
      O => \actual_update_frequency[24]_i_34_n_0\
    );
\actual_update_frequency[24]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[25]_i_50_n_6\,
      O => \actual_update_frequency[24]_i_36_n_0\
    );
\actual_update_frequency[24]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[25]_i_50_n_7\,
      O => \actual_update_frequency[24]_i_37_n_0\
    );
\actual_update_frequency[24]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[25]_i_59_n_4\,
      O => \actual_update_frequency[24]_i_38_n_0\
    );
\actual_update_frequency[24]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[25]_i_59_n_5\,
      O => \actual_update_frequency[24]_i_39_n_0\
    );
\actual_update_frequency[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[25]_i_4_n_5\,
      O => \actual_update_frequency[24]_i_4_n_0\
    );
\actual_update_frequency[24]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[25]_i_2_n_3\,
      O => \actual_update_frequency[24]_i_40_n_0\
    );
\actual_update_frequency[24]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[25]_i_59_n_6\,
      O => \actual_update_frequency[24]_i_41_n_0\
    );
\actual_update_frequency[24]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[25]_i_59_n_7\,
      O => \actual_update_frequency[24]_i_42_n_0\
    );
\actual_update_frequency[24]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[25]_i_2_n_3\,
      O => \actual_update_frequency[24]_i_43_n_0\
    );
\actual_update_frequency[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[25]_i_4_n_6\,
      O => \actual_update_frequency[24]_i_6_n_0\
    );
\actual_update_frequency[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[25]_i_4_n_7\,
      O => \actual_update_frequency[24]_i_7_n_0\
    );
\actual_update_frequency[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[25]_i_5_n_4\,
      O => \actual_update_frequency[24]_i_8_n_0\
    );
\actual_update_frequency[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[25]_i_2_n_3\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[25]_i_5_n_5\,
      O => \actual_update_frequency[24]_i_9_n_0\
    );
\actual_update_frequency[25]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(31),
      O => \actual_update_frequency[25]_i_10_n_0\
    );
\actual_update_frequency[25]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(30),
      O => \actual_update_frequency[25]_i_11_n_0\
    );
\actual_update_frequency[25]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(29),
      O => \actual_update_frequency[25]_i_12_n_0\
    );
\actual_update_frequency[25]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(28),
      O => \actual_update_frequency[25]_i_13_n_0\
    );
\actual_update_frequency[25]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(27),
      O => \actual_update_frequency[25]_i_15_n_0\
    );
\actual_update_frequency[25]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(26),
      O => \actual_update_frequency[25]_i_16_n_0\
    );
\actual_update_frequency[25]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(25),
      O => \actual_update_frequency[25]_i_17_n_0\
    );
\actual_update_frequency[25]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(24),
      O => \actual_update_frequency[25]_i_18_n_0\
    );
\actual_update_frequency[25]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(27),
      O => \actual_update_frequency[25]_i_19_n_0\
    );
\actual_update_frequency[25]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(26),
      O => \actual_update_frequency[25]_i_20_n_0\
    );
\actual_update_frequency[25]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(25),
      O => \actual_update_frequency[25]_i_21_n_0\
    );
\actual_update_frequency[25]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(24),
      O => \actual_update_frequency[25]_i_22_n_0\
    );
\actual_update_frequency[25]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(23),
      O => \actual_update_frequency[25]_i_24_n_0\
    );
\actual_update_frequency[25]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(22),
      O => \actual_update_frequency[25]_i_25_n_0\
    );
\actual_update_frequency[25]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(21),
      O => \actual_update_frequency[25]_i_26_n_0\
    );
\actual_update_frequency[25]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(20),
      O => \actual_update_frequency[25]_i_27_n_0\
    );
\actual_update_frequency[25]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(23),
      O => \actual_update_frequency[25]_i_28_n_0\
    );
\actual_update_frequency[25]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(22),
      O => \actual_update_frequency[25]_i_29_n_0\
    );
\actual_update_frequency[25]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(21),
      O => \actual_update_frequency[25]_i_30_n_0\
    );
\actual_update_frequency[25]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(20),
      O => \actual_update_frequency[25]_i_31_n_0\
    );
\actual_update_frequency[25]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(19),
      O => \actual_update_frequency[25]_i_33_n_0\
    );
\actual_update_frequency[25]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(18),
      O => \actual_update_frequency[25]_i_34_n_0\
    );
\actual_update_frequency[25]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(17),
      O => \actual_update_frequency[25]_i_35_n_0\
    );
\actual_update_frequency[25]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(16),
      O => \actual_update_frequency[25]_i_36_n_0\
    );
\actual_update_frequency[25]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(19),
      O => \actual_update_frequency[25]_i_37_n_0\
    );
\actual_update_frequency[25]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(18),
      O => \actual_update_frequency[25]_i_38_n_0\
    );
\actual_update_frequency[25]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(17),
      O => \actual_update_frequency[25]_i_39_n_0\
    );
\actual_update_frequency[25]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(16),
      O => \actual_update_frequency[25]_i_40_n_0\
    );
\actual_update_frequency[25]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(15),
      O => \actual_update_frequency[25]_i_42_n_0\
    );
\actual_update_frequency[25]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(14),
      O => \actual_update_frequency[25]_i_43_n_0\
    );
\actual_update_frequency[25]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(13),
      O => \actual_update_frequency[25]_i_44_n_0\
    );
\actual_update_frequency[25]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(12),
      O => \actual_update_frequency[25]_i_45_n_0\
    );
\actual_update_frequency[25]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(15),
      O => \actual_update_frequency[25]_i_46_n_0\
    );
\actual_update_frequency[25]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(14),
      O => \actual_update_frequency[25]_i_47_n_0\
    );
\actual_update_frequency[25]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(13),
      O => \actual_update_frequency[25]_i_48_n_0\
    );
\actual_update_frequency[25]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(12),
      O => \actual_update_frequency[25]_i_49_n_0\
    );
\actual_update_frequency[25]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(11),
      O => \actual_update_frequency[25]_i_51_n_0\
    );
\actual_update_frequency[25]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(10),
      O => \actual_update_frequency[25]_i_52_n_0\
    );
\actual_update_frequency[25]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(9),
      O => \actual_update_frequency[25]_i_53_n_0\
    );
\actual_update_frequency[25]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(8),
      O => \actual_update_frequency[25]_i_54_n_0\
    );
\actual_update_frequency[25]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(11),
      O => \actual_update_frequency[25]_i_55_n_0\
    );
\actual_update_frequency[25]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(10),
      O => \actual_update_frequency[25]_i_56_n_0\
    );
\actual_update_frequency[25]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(9),
      O => \actual_update_frequency[25]_i_57_n_0\
    );
\actual_update_frequency[25]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(8),
      O => \actual_update_frequency[25]_i_58_n_0\
    );
\actual_update_frequency[25]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(31),
      O => \actual_update_frequency[25]_i_6_n_0\
    );
\actual_update_frequency[25]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      O => \actual_update_frequency[25]_i_60_n_0\
    );
\actual_update_frequency[25]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(6),
      O => \actual_update_frequency[25]_i_61_n_0\
    );
\actual_update_frequency[25]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      O => \actual_update_frequency[25]_i_62_n_0\
    );
\actual_update_frequency[25]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(4),
      O => \actual_update_frequency[25]_i_63_n_0\
    );
\actual_update_frequency[25]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      O => \actual_update_frequency[25]_i_64_n_0\
    );
\actual_update_frequency[25]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(6),
      O => \actual_update_frequency[25]_i_65_n_0\
    );
\actual_update_frequency[25]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      O => \actual_update_frequency[25]_i_66_n_0\
    );
\actual_update_frequency[25]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(4),
      O => \actual_update_frequency[25]_i_67_n_0\
    );
\actual_update_frequency[25]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(3),
      O => \actual_update_frequency[25]_i_68_n_0\
    );
\actual_update_frequency[25]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      O => \actual_update_frequency[25]_i_69_n_0\
    );
\actual_update_frequency[25]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(30),
      O => \actual_update_frequency[25]_i_7_n_0\
    );
\actual_update_frequency[25]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(1),
      O => \actual_update_frequency[25]_i_70_n_0\
    );
\actual_update_frequency[25]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \actual_update_frequency[25]_i_71_n_0\
    );
\actual_update_frequency[25]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(3),
      O => \actual_update_frequency[25]_i_72_n_0\
    );
\actual_update_frequency[25]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      O => \actual_update_frequency[25]_i_73_n_0\
    );
\actual_update_frequency[25]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(1),
      O => \actual_update_frequency[25]_i_74_n_0\
    );
\actual_update_frequency[25]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(29),
      O => \actual_update_frequency[25]_i_8_n_0\
    );
\actual_update_frequency[25]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(28),
      O => \actual_update_frequency[25]_i_9_n_0\
    );
\actual_update_frequency[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[3]_i_5_n_5\,
      O => \actual_update_frequency[2]_i_11_n_0\
    );
\actual_update_frequency[2]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[3]_i_5_n_6\,
      O => \actual_update_frequency[2]_i_12_n_0\
    );
\actual_update_frequency[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[3]_i_5_n_7\,
      O => \actual_update_frequency[2]_i_13_n_0\
    );
\actual_update_frequency[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[3]_i_10_n_4\,
      O => \actual_update_frequency[2]_i_14_n_0\
    );
\actual_update_frequency[2]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[3]_i_10_n_5\,
      O => \actual_update_frequency[2]_i_16_n_0\
    );
\actual_update_frequency[2]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[3]_i_10_n_6\,
      O => \actual_update_frequency[2]_i_17_n_0\
    );
\actual_update_frequency[2]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[3]_i_10_n_7\,
      O => \actual_update_frequency[2]_i_18_n_0\
    );
\actual_update_frequency[2]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[3]_i_15_n_4\,
      O => \actual_update_frequency[2]_i_19_n_0\
    );
\actual_update_frequency[2]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[3]_i_15_n_5\,
      O => \actual_update_frequency[2]_i_21_n_0\
    );
\actual_update_frequency[2]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[3]_i_15_n_6\,
      O => \actual_update_frequency[2]_i_22_n_0\
    );
\actual_update_frequency[2]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[3]_i_15_n_7\,
      O => \actual_update_frequency[2]_i_23_n_0\
    );
\actual_update_frequency[2]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[3]_i_20_n_4\,
      O => \actual_update_frequency[2]_i_24_n_0\
    );
\actual_update_frequency[2]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[3]_i_20_n_5\,
      O => \actual_update_frequency[2]_i_26_n_0\
    );
\actual_update_frequency[2]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[3]_i_20_n_6\,
      O => \actual_update_frequency[2]_i_27_n_0\
    );
\actual_update_frequency[2]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[3]_i_20_n_7\,
      O => \actual_update_frequency[2]_i_28_n_0\
    );
\actual_update_frequency[2]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[3]_i_25_n_4\,
      O => \actual_update_frequency[2]_i_29_n_0\
    );
\actual_update_frequency[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[3]_i_1_n_7\,
      O => \actual_update_frequency[2]_i_3_n_0\
    );
\actual_update_frequency[2]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[3]_i_25_n_5\,
      O => \actual_update_frequency[2]_i_31_n_0\
    );
\actual_update_frequency[2]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[3]_i_25_n_6\,
      O => \actual_update_frequency[2]_i_32_n_0\
    );
\actual_update_frequency[2]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[3]_i_25_n_7\,
      O => \actual_update_frequency[2]_i_33_n_0\
    );
\actual_update_frequency[2]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[3]_i_30_n_4\,
      O => \actual_update_frequency[2]_i_34_n_0\
    );
\actual_update_frequency[2]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[3]_i_30_n_5\,
      O => \actual_update_frequency[2]_i_36_n_0\
    );
\actual_update_frequency[2]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[3]_i_30_n_6\,
      O => \actual_update_frequency[2]_i_37_n_0\
    );
\actual_update_frequency[2]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[3]_i_30_n_7\,
      O => \actual_update_frequency[2]_i_38_n_0\
    );
\actual_update_frequency[2]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[3]_i_35_n_4\,
      O => \actual_update_frequency[2]_i_39_n_0\
    );
\actual_update_frequency[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[3]_i_2_n_4\,
      O => \actual_update_frequency[2]_i_4_n_0\
    );
\actual_update_frequency[2]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[3]_i_1_n_2\,
      O => \actual_update_frequency[2]_i_40_n_0\
    );
\actual_update_frequency[2]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[3]_i_35_n_5\,
      O => \actual_update_frequency[2]_i_41_n_0\
    );
\actual_update_frequency[2]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[3]_i_35_n_6\,
      O => \actual_update_frequency[2]_i_42_n_0\
    );
\actual_update_frequency[2]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[3]_i_1_n_2\,
      O => \actual_update_frequency[2]_i_43_n_0\
    );
\actual_update_frequency[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[3]_i_2_n_5\,
      O => \actual_update_frequency[2]_i_6_n_0\
    );
\actual_update_frequency[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[3]_i_2_n_6\,
      O => \actual_update_frequency[2]_i_7_n_0\
    );
\actual_update_frequency[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[3]_i_2_n_7\,
      O => \actual_update_frequency[2]_i_8_n_0\
    );
\actual_update_frequency[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[3]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[3]_i_5_n_4\,
      O => \actual_update_frequency[2]_i_9_n_0\
    );
\actual_update_frequency[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[4]_i_5_n_5\,
      O => \actual_update_frequency[3]_i_11_n_0\
    );
\actual_update_frequency[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[4]_i_5_n_6\,
      O => \actual_update_frequency[3]_i_12_n_0\
    );
\actual_update_frequency[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[4]_i_5_n_7\,
      O => \actual_update_frequency[3]_i_13_n_0\
    );
\actual_update_frequency[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[4]_i_10_n_4\,
      O => \actual_update_frequency[3]_i_14_n_0\
    );
\actual_update_frequency[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[4]_i_10_n_5\,
      O => \actual_update_frequency[3]_i_16_n_0\
    );
\actual_update_frequency[3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[4]_i_10_n_6\,
      O => \actual_update_frequency[3]_i_17_n_0\
    );
\actual_update_frequency[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[4]_i_10_n_7\,
      O => \actual_update_frequency[3]_i_18_n_0\
    );
\actual_update_frequency[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[4]_i_15_n_4\,
      O => \actual_update_frequency[3]_i_19_n_0\
    );
\actual_update_frequency[3]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[4]_i_15_n_5\,
      O => \actual_update_frequency[3]_i_21_n_0\
    );
\actual_update_frequency[3]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[4]_i_15_n_6\,
      O => \actual_update_frequency[3]_i_22_n_0\
    );
\actual_update_frequency[3]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[4]_i_15_n_7\,
      O => \actual_update_frequency[3]_i_23_n_0\
    );
\actual_update_frequency[3]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[4]_i_20_n_4\,
      O => \actual_update_frequency[3]_i_24_n_0\
    );
\actual_update_frequency[3]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[4]_i_20_n_5\,
      O => \actual_update_frequency[3]_i_26_n_0\
    );
\actual_update_frequency[3]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[4]_i_20_n_6\,
      O => \actual_update_frequency[3]_i_27_n_0\
    );
\actual_update_frequency[3]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[4]_i_20_n_7\,
      O => \actual_update_frequency[3]_i_28_n_0\
    );
\actual_update_frequency[3]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[4]_i_25_n_4\,
      O => \actual_update_frequency[3]_i_29_n_0\
    );
\actual_update_frequency[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[4]_i_1_n_7\,
      O => \actual_update_frequency[3]_i_3_n_0\
    );
\actual_update_frequency[3]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[4]_i_25_n_5\,
      O => \actual_update_frequency[3]_i_31_n_0\
    );
\actual_update_frequency[3]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[4]_i_25_n_6\,
      O => \actual_update_frequency[3]_i_32_n_0\
    );
\actual_update_frequency[3]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[4]_i_25_n_7\,
      O => \actual_update_frequency[3]_i_33_n_0\
    );
\actual_update_frequency[3]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[4]_i_30_n_4\,
      O => \actual_update_frequency[3]_i_34_n_0\
    );
\actual_update_frequency[3]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[4]_i_30_n_5\,
      O => \actual_update_frequency[3]_i_36_n_0\
    );
\actual_update_frequency[3]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[4]_i_30_n_6\,
      O => \actual_update_frequency[3]_i_37_n_0\
    );
\actual_update_frequency[3]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[4]_i_30_n_7\,
      O => \actual_update_frequency[3]_i_38_n_0\
    );
\actual_update_frequency[3]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[4]_i_35_n_4\,
      O => \actual_update_frequency[3]_i_39_n_0\
    );
\actual_update_frequency[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[4]_i_2_n_4\,
      O => \actual_update_frequency[3]_i_4_n_0\
    );
\actual_update_frequency[3]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[4]_i_1_n_2\,
      O => \actual_update_frequency[3]_i_40_n_0\
    );
\actual_update_frequency[3]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[4]_i_35_n_5\,
      O => \actual_update_frequency[3]_i_41_n_0\
    );
\actual_update_frequency[3]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[4]_i_35_n_6\,
      O => \actual_update_frequency[3]_i_42_n_0\
    );
\actual_update_frequency[3]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[4]_i_1_n_2\,
      O => \actual_update_frequency[3]_i_43_n_0\
    );
\actual_update_frequency[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[4]_i_2_n_5\,
      O => \actual_update_frequency[3]_i_6_n_0\
    );
\actual_update_frequency[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[4]_i_2_n_6\,
      O => \actual_update_frequency[3]_i_7_n_0\
    );
\actual_update_frequency[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[4]_i_2_n_7\,
      O => \actual_update_frequency[3]_i_8_n_0\
    );
\actual_update_frequency[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[4]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[4]_i_5_n_4\,
      O => \actual_update_frequency[3]_i_9_n_0\
    );
\actual_update_frequency[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[5]_i_5_n_5\,
      O => \actual_update_frequency[4]_i_11_n_0\
    );
\actual_update_frequency[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[5]_i_5_n_6\,
      O => \actual_update_frequency[4]_i_12_n_0\
    );
\actual_update_frequency[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[5]_i_5_n_7\,
      O => \actual_update_frequency[4]_i_13_n_0\
    );
\actual_update_frequency[4]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[5]_i_10_n_4\,
      O => \actual_update_frequency[4]_i_14_n_0\
    );
\actual_update_frequency[4]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[5]_i_10_n_5\,
      O => \actual_update_frequency[4]_i_16_n_0\
    );
\actual_update_frequency[4]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[5]_i_10_n_6\,
      O => \actual_update_frequency[4]_i_17_n_0\
    );
\actual_update_frequency[4]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[5]_i_10_n_7\,
      O => \actual_update_frequency[4]_i_18_n_0\
    );
\actual_update_frequency[4]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[5]_i_15_n_4\,
      O => \actual_update_frequency[4]_i_19_n_0\
    );
\actual_update_frequency[4]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[5]_i_15_n_5\,
      O => \actual_update_frequency[4]_i_21_n_0\
    );
\actual_update_frequency[4]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[5]_i_15_n_6\,
      O => \actual_update_frequency[4]_i_22_n_0\
    );
\actual_update_frequency[4]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[5]_i_15_n_7\,
      O => \actual_update_frequency[4]_i_23_n_0\
    );
\actual_update_frequency[4]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[5]_i_20_n_4\,
      O => \actual_update_frequency[4]_i_24_n_0\
    );
\actual_update_frequency[4]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[5]_i_20_n_5\,
      O => \actual_update_frequency[4]_i_26_n_0\
    );
\actual_update_frequency[4]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[5]_i_20_n_6\,
      O => \actual_update_frequency[4]_i_27_n_0\
    );
\actual_update_frequency[4]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[5]_i_20_n_7\,
      O => \actual_update_frequency[4]_i_28_n_0\
    );
\actual_update_frequency[4]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[5]_i_25_n_4\,
      O => \actual_update_frequency[4]_i_29_n_0\
    );
\actual_update_frequency[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[5]_i_1_n_7\,
      O => \actual_update_frequency[4]_i_3_n_0\
    );
\actual_update_frequency[4]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[5]_i_25_n_5\,
      O => \actual_update_frequency[4]_i_31_n_0\
    );
\actual_update_frequency[4]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[5]_i_25_n_6\,
      O => \actual_update_frequency[4]_i_32_n_0\
    );
\actual_update_frequency[4]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[5]_i_25_n_7\,
      O => \actual_update_frequency[4]_i_33_n_0\
    );
\actual_update_frequency[4]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[5]_i_30_n_4\,
      O => \actual_update_frequency[4]_i_34_n_0\
    );
\actual_update_frequency[4]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[5]_i_30_n_5\,
      O => \actual_update_frequency[4]_i_36_n_0\
    );
\actual_update_frequency[4]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[5]_i_30_n_6\,
      O => \actual_update_frequency[4]_i_37_n_0\
    );
\actual_update_frequency[4]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[5]_i_30_n_7\,
      O => \actual_update_frequency[4]_i_38_n_0\
    );
\actual_update_frequency[4]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[5]_i_35_n_4\,
      O => \actual_update_frequency[4]_i_39_n_0\
    );
\actual_update_frequency[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[5]_i_2_n_4\,
      O => \actual_update_frequency[4]_i_4_n_0\
    );
\actual_update_frequency[4]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[5]_i_1_n_2\,
      O => \actual_update_frequency[4]_i_40_n_0\
    );
\actual_update_frequency[4]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[5]_i_35_n_5\,
      O => \actual_update_frequency[4]_i_41_n_0\
    );
\actual_update_frequency[4]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[5]_i_35_n_6\,
      O => \actual_update_frequency[4]_i_42_n_0\
    );
\actual_update_frequency[4]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[5]_i_1_n_2\,
      O => \actual_update_frequency[4]_i_43_n_0\
    );
\actual_update_frequency[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[5]_i_2_n_5\,
      O => \actual_update_frequency[4]_i_6_n_0\
    );
\actual_update_frequency[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[5]_i_2_n_6\,
      O => \actual_update_frequency[4]_i_7_n_0\
    );
\actual_update_frequency[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[5]_i_2_n_7\,
      O => \actual_update_frequency[4]_i_8_n_0\
    );
\actual_update_frequency[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[5]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[5]_i_5_n_4\,
      O => \actual_update_frequency[4]_i_9_n_0\
    );
\actual_update_frequency[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[6]_i_5_n_5\,
      O => \actual_update_frequency[5]_i_11_n_0\
    );
\actual_update_frequency[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[6]_i_5_n_6\,
      O => \actual_update_frequency[5]_i_12_n_0\
    );
\actual_update_frequency[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[6]_i_5_n_7\,
      O => \actual_update_frequency[5]_i_13_n_0\
    );
\actual_update_frequency[5]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[6]_i_10_n_4\,
      O => \actual_update_frequency[5]_i_14_n_0\
    );
\actual_update_frequency[5]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[6]_i_10_n_5\,
      O => \actual_update_frequency[5]_i_16_n_0\
    );
\actual_update_frequency[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[6]_i_10_n_6\,
      O => \actual_update_frequency[5]_i_17_n_0\
    );
\actual_update_frequency[5]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[6]_i_10_n_7\,
      O => \actual_update_frequency[5]_i_18_n_0\
    );
\actual_update_frequency[5]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[6]_i_15_n_4\,
      O => \actual_update_frequency[5]_i_19_n_0\
    );
\actual_update_frequency[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[6]_i_15_n_5\,
      O => \actual_update_frequency[5]_i_21_n_0\
    );
\actual_update_frequency[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[6]_i_15_n_6\,
      O => \actual_update_frequency[5]_i_22_n_0\
    );
\actual_update_frequency[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[6]_i_15_n_7\,
      O => \actual_update_frequency[5]_i_23_n_0\
    );
\actual_update_frequency[5]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[6]_i_20_n_4\,
      O => \actual_update_frequency[5]_i_24_n_0\
    );
\actual_update_frequency[5]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[6]_i_20_n_5\,
      O => \actual_update_frequency[5]_i_26_n_0\
    );
\actual_update_frequency[5]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[6]_i_20_n_6\,
      O => \actual_update_frequency[5]_i_27_n_0\
    );
\actual_update_frequency[5]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[6]_i_20_n_7\,
      O => \actual_update_frequency[5]_i_28_n_0\
    );
\actual_update_frequency[5]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[6]_i_25_n_4\,
      O => \actual_update_frequency[5]_i_29_n_0\
    );
\actual_update_frequency[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[6]_i_1_n_7\,
      O => \actual_update_frequency[5]_i_3_n_0\
    );
\actual_update_frequency[5]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[6]_i_25_n_5\,
      O => \actual_update_frequency[5]_i_31_n_0\
    );
\actual_update_frequency[5]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[6]_i_25_n_6\,
      O => \actual_update_frequency[5]_i_32_n_0\
    );
\actual_update_frequency[5]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[6]_i_25_n_7\,
      O => \actual_update_frequency[5]_i_33_n_0\
    );
\actual_update_frequency[5]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[6]_i_30_n_4\,
      O => \actual_update_frequency[5]_i_34_n_0\
    );
\actual_update_frequency[5]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[6]_i_30_n_5\,
      O => \actual_update_frequency[5]_i_36_n_0\
    );
\actual_update_frequency[5]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[6]_i_30_n_6\,
      O => \actual_update_frequency[5]_i_37_n_0\
    );
\actual_update_frequency[5]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[6]_i_30_n_7\,
      O => \actual_update_frequency[5]_i_38_n_0\
    );
\actual_update_frequency[5]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[6]_i_35_n_4\,
      O => \actual_update_frequency[5]_i_39_n_0\
    );
\actual_update_frequency[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[6]_i_2_n_4\,
      O => \actual_update_frequency[5]_i_4_n_0\
    );
\actual_update_frequency[5]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[6]_i_1_n_2\,
      O => \actual_update_frequency[5]_i_40_n_0\
    );
\actual_update_frequency[5]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[6]_i_35_n_5\,
      O => \actual_update_frequency[5]_i_41_n_0\
    );
\actual_update_frequency[5]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[6]_i_35_n_6\,
      O => \actual_update_frequency[5]_i_42_n_0\
    );
\actual_update_frequency[5]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[6]_i_1_n_2\,
      O => \actual_update_frequency[5]_i_43_n_0\
    );
\actual_update_frequency[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[6]_i_2_n_5\,
      O => \actual_update_frequency[5]_i_6_n_0\
    );
\actual_update_frequency[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[6]_i_2_n_6\,
      O => \actual_update_frequency[5]_i_7_n_0\
    );
\actual_update_frequency[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[6]_i_2_n_7\,
      O => \actual_update_frequency[5]_i_8_n_0\
    );
\actual_update_frequency[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[6]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[6]_i_5_n_4\,
      O => \actual_update_frequency[5]_i_9_n_0\
    );
\actual_update_frequency[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[7]_i_5_n_5\,
      O => \actual_update_frequency[6]_i_11_n_0\
    );
\actual_update_frequency[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[7]_i_5_n_6\,
      O => \actual_update_frequency[6]_i_12_n_0\
    );
\actual_update_frequency[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[7]_i_5_n_7\,
      O => \actual_update_frequency[6]_i_13_n_0\
    );
\actual_update_frequency[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[7]_i_10_n_4\,
      O => \actual_update_frequency[6]_i_14_n_0\
    );
\actual_update_frequency[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[7]_i_10_n_5\,
      O => \actual_update_frequency[6]_i_16_n_0\
    );
\actual_update_frequency[6]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[7]_i_10_n_6\,
      O => \actual_update_frequency[6]_i_17_n_0\
    );
\actual_update_frequency[6]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[7]_i_10_n_7\,
      O => \actual_update_frequency[6]_i_18_n_0\
    );
\actual_update_frequency[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[7]_i_15_n_4\,
      O => \actual_update_frequency[6]_i_19_n_0\
    );
\actual_update_frequency[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[7]_i_15_n_5\,
      O => \actual_update_frequency[6]_i_21_n_0\
    );
\actual_update_frequency[6]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[7]_i_15_n_6\,
      O => \actual_update_frequency[6]_i_22_n_0\
    );
\actual_update_frequency[6]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[7]_i_15_n_7\,
      O => \actual_update_frequency[6]_i_23_n_0\
    );
\actual_update_frequency[6]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[7]_i_20_n_4\,
      O => \actual_update_frequency[6]_i_24_n_0\
    );
\actual_update_frequency[6]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[7]_i_20_n_5\,
      O => \actual_update_frequency[6]_i_26_n_0\
    );
\actual_update_frequency[6]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[7]_i_20_n_6\,
      O => \actual_update_frequency[6]_i_27_n_0\
    );
\actual_update_frequency[6]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[7]_i_20_n_7\,
      O => \actual_update_frequency[6]_i_28_n_0\
    );
\actual_update_frequency[6]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[7]_i_25_n_4\,
      O => \actual_update_frequency[6]_i_29_n_0\
    );
\actual_update_frequency[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[7]_i_1_n_7\,
      O => \actual_update_frequency[6]_i_3_n_0\
    );
\actual_update_frequency[6]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[7]_i_25_n_5\,
      O => \actual_update_frequency[6]_i_31_n_0\
    );
\actual_update_frequency[6]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[7]_i_25_n_6\,
      O => \actual_update_frequency[6]_i_32_n_0\
    );
\actual_update_frequency[6]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[7]_i_25_n_7\,
      O => \actual_update_frequency[6]_i_33_n_0\
    );
\actual_update_frequency[6]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[7]_i_30_n_4\,
      O => \actual_update_frequency[6]_i_34_n_0\
    );
\actual_update_frequency[6]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[7]_i_30_n_5\,
      O => \actual_update_frequency[6]_i_36_n_0\
    );
\actual_update_frequency[6]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[7]_i_30_n_6\,
      O => \actual_update_frequency[6]_i_37_n_0\
    );
\actual_update_frequency[6]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[7]_i_30_n_7\,
      O => \actual_update_frequency[6]_i_38_n_0\
    );
\actual_update_frequency[6]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[7]_i_35_n_4\,
      O => \actual_update_frequency[6]_i_39_n_0\
    );
\actual_update_frequency[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[7]_i_2_n_4\,
      O => \actual_update_frequency[6]_i_4_n_0\
    );
\actual_update_frequency[6]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[7]_i_1_n_2\,
      O => \actual_update_frequency[6]_i_40_n_0\
    );
\actual_update_frequency[6]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[7]_i_35_n_5\,
      O => \actual_update_frequency[6]_i_41_n_0\
    );
\actual_update_frequency[6]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[7]_i_35_n_6\,
      O => \actual_update_frequency[6]_i_42_n_0\
    );
\actual_update_frequency[6]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[7]_i_1_n_2\,
      O => \actual_update_frequency[6]_i_43_n_0\
    );
\actual_update_frequency[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[7]_i_2_n_5\,
      O => \actual_update_frequency[6]_i_6_n_0\
    );
\actual_update_frequency[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[7]_i_2_n_6\,
      O => \actual_update_frequency[6]_i_7_n_0\
    );
\actual_update_frequency[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[7]_i_2_n_7\,
      O => \actual_update_frequency[6]_i_8_n_0\
    );
\actual_update_frequency[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[7]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[7]_i_5_n_4\,
      O => \actual_update_frequency[6]_i_9_n_0\
    );
\actual_update_frequency[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[8]_i_5_n_5\,
      O => \actual_update_frequency[7]_i_11_n_0\
    );
\actual_update_frequency[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[8]_i_5_n_6\,
      O => \actual_update_frequency[7]_i_12_n_0\
    );
\actual_update_frequency[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[8]_i_5_n_7\,
      O => \actual_update_frequency[7]_i_13_n_0\
    );
\actual_update_frequency[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[8]_i_10_n_4\,
      O => \actual_update_frequency[7]_i_14_n_0\
    );
\actual_update_frequency[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[8]_i_10_n_5\,
      O => \actual_update_frequency[7]_i_16_n_0\
    );
\actual_update_frequency[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[8]_i_10_n_6\,
      O => \actual_update_frequency[7]_i_17_n_0\
    );
\actual_update_frequency[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[8]_i_10_n_7\,
      O => \actual_update_frequency[7]_i_18_n_0\
    );
\actual_update_frequency[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[8]_i_15_n_4\,
      O => \actual_update_frequency[7]_i_19_n_0\
    );
\actual_update_frequency[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[8]_i_15_n_5\,
      O => \actual_update_frequency[7]_i_21_n_0\
    );
\actual_update_frequency[7]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[8]_i_15_n_6\,
      O => \actual_update_frequency[7]_i_22_n_0\
    );
\actual_update_frequency[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[8]_i_15_n_7\,
      O => \actual_update_frequency[7]_i_23_n_0\
    );
\actual_update_frequency[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[8]_i_20_n_4\,
      O => \actual_update_frequency[7]_i_24_n_0\
    );
\actual_update_frequency[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[8]_i_20_n_5\,
      O => \actual_update_frequency[7]_i_26_n_0\
    );
\actual_update_frequency[7]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[8]_i_20_n_6\,
      O => \actual_update_frequency[7]_i_27_n_0\
    );
\actual_update_frequency[7]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[8]_i_20_n_7\,
      O => \actual_update_frequency[7]_i_28_n_0\
    );
\actual_update_frequency[7]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[8]_i_25_n_4\,
      O => \actual_update_frequency[7]_i_29_n_0\
    );
\actual_update_frequency[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[8]_i_1_n_7\,
      O => \actual_update_frequency[7]_i_3_n_0\
    );
\actual_update_frequency[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[8]_i_25_n_5\,
      O => \actual_update_frequency[7]_i_31_n_0\
    );
\actual_update_frequency[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[8]_i_25_n_6\,
      O => \actual_update_frequency[7]_i_32_n_0\
    );
\actual_update_frequency[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[8]_i_25_n_7\,
      O => \actual_update_frequency[7]_i_33_n_0\
    );
\actual_update_frequency[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[8]_i_30_n_4\,
      O => \actual_update_frequency[7]_i_34_n_0\
    );
\actual_update_frequency[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[8]_i_30_n_5\,
      O => \actual_update_frequency[7]_i_36_n_0\
    );
\actual_update_frequency[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[8]_i_30_n_6\,
      O => \actual_update_frequency[7]_i_37_n_0\
    );
\actual_update_frequency[7]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[8]_i_30_n_7\,
      O => \actual_update_frequency[7]_i_38_n_0\
    );
\actual_update_frequency[7]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[8]_i_35_n_4\,
      O => \actual_update_frequency[7]_i_39_n_0\
    );
\actual_update_frequency[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[8]_i_2_n_4\,
      O => \actual_update_frequency[7]_i_4_n_0\
    );
\actual_update_frequency[7]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[8]_i_35_n_5\,
      O => \actual_update_frequency[7]_i_40_n_0\
    );
\actual_update_frequency[7]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[8]_i_35_n_6\,
      O => \actual_update_frequency[7]_i_41_n_0\
    );
\actual_update_frequency[7]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[8]_i_1_n_2\,
      O => \actual_update_frequency[7]_i_42_n_0\
    );
\actual_update_frequency[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[8]_i_2_n_5\,
      O => \actual_update_frequency[7]_i_6_n_0\
    );
\actual_update_frequency[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[8]_i_2_n_6\,
      O => \actual_update_frequency[7]_i_7_n_0\
    );
\actual_update_frequency[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[8]_i_2_n_7\,
      O => \actual_update_frequency[7]_i_8_n_0\
    );
\actual_update_frequency[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[8]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[8]_i_5_n_4\,
      O => \actual_update_frequency[7]_i_9_n_0\
    );
\actual_update_frequency[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[9]_i_5_n_5\,
      O => \actual_update_frequency[8]_i_11_n_0\
    );
\actual_update_frequency[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[9]_i_5_n_6\,
      O => \actual_update_frequency[8]_i_12_n_0\
    );
\actual_update_frequency[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[9]_i_5_n_7\,
      O => \actual_update_frequency[8]_i_13_n_0\
    );
\actual_update_frequency[8]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[9]_i_10_n_4\,
      O => \actual_update_frequency[8]_i_14_n_0\
    );
\actual_update_frequency[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[9]_i_10_n_5\,
      O => \actual_update_frequency[8]_i_16_n_0\
    );
\actual_update_frequency[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[9]_i_10_n_6\,
      O => \actual_update_frequency[8]_i_17_n_0\
    );
\actual_update_frequency[8]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[9]_i_10_n_7\,
      O => \actual_update_frequency[8]_i_18_n_0\
    );
\actual_update_frequency[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[9]_i_15_n_4\,
      O => \actual_update_frequency[8]_i_19_n_0\
    );
\actual_update_frequency[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[9]_i_15_n_5\,
      O => \actual_update_frequency[8]_i_21_n_0\
    );
\actual_update_frequency[8]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[9]_i_15_n_6\,
      O => \actual_update_frequency[8]_i_22_n_0\
    );
\actual_update_frequency[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[9]_i_15_n_7\,
      O => \actual_update_frequency[8]_i_23_n_0\
    );
\actual_update_frequency[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[9]_i_20_n_4\,
      O => \actual_update_frequency[8]_i_24_n_0\
    );
\actual_update_frequency[8]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[9]_i_20_n_5\,
      O => \actual_update_frequency[8]_i_26_n_0\
    );
\actual_update_frequency[8]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[9]_i_20_n_6\,
      O => \actual_update_frequency[8]_i_27_n_0\
    );
\actual_update_frequency[8]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[9]_i_20_n_7\,
      O => \actual_update_frequency[8]_i_28_n_0\
    );
\actual_update_frequency[8]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[9]_i_25_n_4\,
      O => \actual_update_frequency[8]_i_29_n_0\
    );
\actual_update_frequency[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[9]_i_1_n_7\,
      O => \actual_update_frequency[8]_i_3_n_0\
    );
\actual_update_frequency[8]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[9]_i_25_n_5\,
      O => \actual_update_frequency[8]_i_31_n_0\
    );
\actual_update_frequency[8]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[9]_i_25_n_6\,
      O => \actual_update_frequency[8]_i_32_n_0\
    );
\actual_update_frequency[8]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[9]_i_25_n_7\,
      O => \actual_update_frequency[8]_i_33_n_0\
    );
\actual_update_frequency[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[9]_i_30_n_4\,
      O => \actual_update_frequency[8]_i_34_n_0\
    );
\actual_update_frequency[8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[9]_i_30_n_5\,
      O => \actual_update_frequency[8]_i_36_n_0\
    );
\actual_update_frequency[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[9]_i_30_n_6\,
      O => \actual_update_frequency[8]_i_37_n_0\
    );
\actual_update_frequency[8]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[9]_i_30_n_7\,
      O => \actual_update_frequency[8]_i_38_n_0\
    );
\actual_update_frequency[8]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[9]_i_35_n_4\,
      O => \actual_update_frequency[8]_i_39_n_0\
    );
\actual_update_frequency[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[9]_i_2_n_4\,
      O => \actual_update_frequency[8]_i_4_n_0\
    );
\actual_update_frequency[8]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[9]_i_1_n_2\,
      O => \actual_update_frequency[8]_i_40_n_0\
    );
\actual_update_frequency[8]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[9]_i_35_n_5\,
      O => \actual_update_frequency[8]_i_41_n_0\
    );
\actual_update_frequency[8]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[9]_i_35_n_6\,
      O => \actual_update_frequency[8]_i_42_n_0\
    );
\actual_update_frequency[8]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[9]_i_1_n_2\,
      O => \actual_update_frequency[8]_i_43_n_0\
    );
\actual_update_frequency[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[9]_i_2_n_5\,
      O => \actual_update_frequency[8]_i_6_n_0\
    );
\actual_update_frequency[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[9]_i_2_n_6\,
      O => \actual_update_frequency[8]_i_7_n_0\
    );
\actual_update_frequency[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[9]_i_2_n_7\,
      O => \actual_update_frequency[8]_i_8_n_0\
    );
\actual_update_frequency[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[9]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[9]_i_5_n_4\,
      O => \actual_update_frequency[8]_i_9_n_0\
    );
\actual_update_frequency[9]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(26),
      I2 => \actual_update_frequency_reg[10]_i_5_n_5\,
      O => \actual_update_frequency[9]_i_11_n_0\
    );
\actual_update_frequency[9]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(25),
      I2 => \actual_update_frequency_reg[10]_i_5_n_6\,
      O => \actual_update_frequency[9]_i_12_n_0\
    );
\actual_update_frequency[9]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(24),
      I2 => \actual_update_frequency_reg[10]_i_5_n_7\,
      O => \actual_update_frequency[9]_i_13_n_0\
    );
\actual_update_frequency[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(23),
      I2 => \actual_update_frequency_reg[10]_i_10_n_4\,
      O => \actual_update_frequency[9]_i_14_n_0\
    );
\actual_update_frequency[9]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(22),
      I2 => \actual_update_frequency_reg[10]_i_10_n_5\,
      O => \actual_update_frequency[9]_i_16_n_0\
    );
\actual_update_frequency[9]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(21),
      I2 => \actual_update_frequency_reg[10]_i_10_n_6\,
      O => \actual_update_frequency[9]_i_17_n_0\
    );
\actual_update_frequency[9]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(20),
      I2 => \actual_update_frequency_reg[10]_i_10_n_7\,
      O => \actual_update_frequency[9]_i_18_n_0\
    );
\actual_update_frequency[9]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(19),
      I2 => \actual_update_frequency_reg[10]_i_15_n_4\,
      O => \actual_update_frequency[9]_i_19_n_0\
    );
\actual_update_frequency[9]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(18),
      I2 => \actual_update_frequency_reg[10]_i_15_n_5\,
      O => \actual_update_frequency[9]_i_21_n_0\
    );
\actual_update_frequency[9]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(17),
      I2 => \actual_update_frequency_reg[10]_i_15_n_6\,
      O => \actual_update_frequency[9]_i_22_n_0\
    );
\actual_update_frequency[9]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(16),
      I2 => \actual_update_frequency_reg[10]_i_15_n_7\,
      O => \actual_update_frequency[9]_i_23_n_0\
    );
\actual_update_frequency[9]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(15),
      I2 => \actual_update_frequency_reg[10]_i_20_n_4\,
      O => \actual_update_frequency[9]_i_24_n_0\
    );
\actual_update_frequency[9]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(14),
      I2 => \actual_update_frequency_reg[10]_i_20_n_5\,
      O => \actual_update_frequency[9]_i_26_n_0\
    );
\actual_update_frequency[9]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(13),
      I2 => \actual_update_frequency_reg[10]_i_20_n_6\,
      O => \actual_update_frequency[9]_i_27_n_0\
    );
\actual_update_frequency[9]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(12),
      I2 => \actual_update_frequency_reg[10]_i_20_n_7\,
      O => \actual_update_frequency[9]_i_28_n_0\
    );
\actual_update_frequency[9]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(11),
      I2 => \actual_update_frequency_reg[10]_i_25_n_4\,
      O => \actual_update_frequency[9]_i_29_n_0\
    );
\actual_update_frequency[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => \actual_update_frequency_reg[10]_i_1_n_7\,
      O => \actual_update_frequency[9]_i_3_n_0\
    );
\actual_update_frequency[9]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(10),
      I2 => \actual_update_frequency_reg[10]_i_25_n_5\,
      O => \actual_update_frequency[9]_i_31_n_0\
    );
\actual_update_frequency[9]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(9),
      I2 => \actual_update_frequency_reg[10]_i_25_n_6\,
      O => \actual_update_frequency[9]_i_32_n_0\
    );
\actual_update_frequency[9]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(8),
      I2 => \actual_update_frequency_reg[10]_i_25_n_7\,
      O => \actual_update_frequency[9]_i_33_n_0\
    );
\actual_update_frequency[9]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(7),
      I2 => \actual_update_frequency_reg[10]_i_30_n_4\,
      O => \actual_update_frequency[9]_i_34_n_0\
    );
\actual_update_frequency[9]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(6),
      I2 => \actual_update_frequency_reg[10]_i_30_n_5\,
      O => \actual_update_frequency[9]_i_36_n_0\
    );
\actual_update_frequency[9]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(5),
      I2 => \actual_update_frequency_reg[10]_i_30_n_6\,
      O => \actual_update_frequency[9]_i_37_n_0\
    );
\actual_update_frequency[9]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(4),
      I2 => \actual_update_frequency_reg[10]_i_30_n_7\,
      O => \actual_update_frequency[9]_i_38_n_0\
    );
\actual_update_frequency[9]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(3),
      I2 => \actual_update_frequency_reg[10]_i_35_n_4\,
      O => \actual_update_frequency[9]_i_39_n_0\
    );
\actual_update_frequency[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(31),
      I2 => \actual_update_frequency_reg[10]_i_2_n_4\,
      O => \actual_update_frequency[9]_i_4_n_0\
    );
\actual_update_frequency[9]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[10]_i_1_n_2\,
      O => \actual_update_frequency[9]_i_40_n_0\
    );
\actual_update_frequency[9]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(2),
      I2 => \actual_update_frequency_reg[10]_i_35_n_5\,
      O => \actual_update_frequency[9]_i_41_n_0\
    );
\actual_update_frequency[9]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(1),
      I2 => \actual_update_frequency_reg[10]_i_35_n_6\,
      O => \actual_update_frequency[9]_i_42_n_0\
    );
\actual_update_frequency[9]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \actual_update_frequency_reg[10]_i_1_n_2\,
      O => \actual_update_frequency[9]_i_43_n_0\
    );
\actual_update_frequency[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(30),
      I2 => \actual_update_frequency_reg[10]_i_2_n_5\,
      O => \actual_update_frequency[9]_i_6_n_0\
    );
\actual_update_frequency[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(29),
      I2 => \actual_update_frequency_reg[10]_i_2_n_6\,
      O => \actual_update_frequency[9]_i_7_n_0\
    );
\actual_update_frequency[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(28),
      I2 => \actual_update_frequency_reg[10]_i_2_n_7\,
      O => \actual_update_frequency[9]_i_8_n_0\
    );
\actual_update_frequency[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \actual_update_frequency_reg[10]_i_1_n_2\,
      I1 => counter_reg(27),
      I2 => \actual_update_frequency_reg[10]_i_5_n_4\,
      O => \actual_update_frequency[9]_i_9_n_0\
    );
\actual_update_frequency_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[0]_i_1_n_3\,
      Q => actual_update_frequency(0),
      R => '0'
    );
\actual_update_frequency_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[0]_i_2_n_0\,
      CO(3 downto 1) => \NLW_actual_update_frequency_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \actual_update_frequency_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \actual_update_frequency_reg[1]_i_1_n_2\,
      O(3 downto 0) => \NLW_actual_update_frequency_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \actual_update_frequency[0]_i_3_n_0\
    );
\actual_update_frequency_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[0]_i_19_n_0\,
      CO(3) => \actual_update_frequency_reg[0]_i_14_n_0\,
      CO(2) => \actual_update_frequency_reg[0]_i_14_n_1\,
      CO(1) => \actual_update_frequency_reg[0]_i_14_n_2\,
      CO(0) => \actual_update_frequency_reg[0]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[1]_i_15_n_4\,
      DI(2) => \actual_update_frequency_reg[1]_i_15_n_5\,
      DI(1) => \actual_update_frequency_reg[1]_i_15_n_6\,
      DI(0) => \actual_update_frequency_reg[1]_i_15_n_7\,
      O(3 downto 0) => \NLW_actual_update_frequency_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \actual_update_frequency[0]_i_20_n_0\,
      S(2) => \actual_update_frequency[0]_i_21_n_0\,
      S(1) => \actual_update_frequency[0]_i_22_n_0\,
      S(0) => \actual_update_frequency[0]_i_23_n_0\
    );
\actual_update_frequency_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[0]_i_24_n_0\,
      CO(3) => \actual_update_frequency_reg[0]_i_19_n_0\,
      CO(2) => \actual_update_frequency_reg[0]_i_19_n_1\,
      CO(1) => \actual_update_frequency_reg[0]_i_19_n_2\,
      CO(0) => \actual_update_frequency_reg[0]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[1]_i_20_n_4\,
      DI(2) => \actual_update_frequency_reg[1]_i_20_n_5\,
      DI(1) => \actual_update_frequency_reg[1]_i_20_n_6\,
      DI(0) => \actual_update_frequency_reg[1]_i_20_n_7\,
      O(3 downto 0) => \NLW_actual_update_frequency_reg[0]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \actual_update_frequency[0]_i_25_n_0\,
      S(2) => \actual_update_frequency[0]_i_26_n_0\,
      S(1) => \actual_update_frequency[0]_i_27_n_0\,
      S(0) => \actual_update_frequency[0]_i_28_n_0\
    );
\actual_update_frequency_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[0]_i_4_n_0\,
      CO(3) => \actual_update_frequency_reg[0]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[0]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[0]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[1]_i_2_n_4\,
      DI(2) => \actual_update_frequency_reg[1]_i_2_n_5\,
      DI(1) => \actual_update_frequency_reg[1]_i_2_n_6\,
      DI(0) => \actual_update_frequency_reg[1]_i_2_n_7\,
      O(3 downto 0) => \NLW_actual_update_frequency_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \actual_update_frequency[0]_i_5_n_0\,
      S(2) => \actual_update_frequency[0]_i_6_n_0\,
      S(1) => \actual_update_frequency[0]_i_7_n_0\,
      S(0) => \actual_update_frequency[0]_i_8_n_0\
    );
\actual_update_frequency_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[0]_i_29_n_0\,
      CO(3) => \actual_update_frequency_reg[0]_i_24_n_0\,
      CO(2) => \actual_update_frequency_reg[0]_i_24_n_1\,
      CO(1) => \actual_update_frequency_reg[0]_i_24_n_2\,
      CO(0) => \actual_update_frequency_reg[0]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[1]_i_25_n_4\,
      DI(2) => \actual_update_frequency_reg[1]_i_25_n_5\,
      DI(1) => \actual_update_frequency_reg[1]_i_25_n_6\,
      DI(0) => \actual_update_frequency_reg[1]_i_25_n_7\,
      O(3 downto 0) => \NLW_actual_update_frequency_reg[0]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \actual_update_frequency[0]_i_30_n_0\,
      S(2) => \actual_update_frequency[0]_i_31_n_0\,
      S(1) => \actual_update_frequency[0]_i_32_n_0\,
      S(0) => \actual_update_frequency[0]_i_33_n_0\
    );
\actual_update_frequency_reg[0]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[0]_i_34_n_0\,
      CO(3) => \actual_update_frequency_reg[0]_i_29_n_0\,
      CO(2) => \actual_update_frequency_reg[0]_i_29_n_1\,
      CO(1) => \actual_update_frequency_reg[0]_i_29_n_2\,
      CO(0) => \actual_update_frequency_reg[0]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[1]_i_30_n_4\,
      DI(2) => \actual_update_frequency_reg[1]_i_30_n_5\,
      DI(1) => \actual_update_frequency_reg[1]_i_30_n_6\,
      DI(0) => \actual_update_frequency_reg[1]_i_30_n_7\,
      O(3 downto 0) => \NLW_actual_update_frequency_reg[0]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \actual_update_frequency[0]_i_35_n_0\,
      S(2) => \actual_update_frequency[0]_i_36_n_0\,
      S(1) => \actual_update_frequency[0]_i_37_n_0\,
      S(0) => \actual_update_frequency[0]_i_38_n_0\
    );
\actual_update_frequency_reg[0]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[0]_i_34_n_0\,
      CO(2) => \actual_update_frequency_reg[0]_i_34_n_1\,
      CO(1) => \actual_update_frequency_reg[0]_i_34_n_2\,
      CO(0) => \actual_update_frequency_reg[0]_i_34_n_3\,
      CYINIT => \actual_update_frequency_reg[1]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[1]_i_35_n_4\,
      DI(2) => \actual_update_frequency_reg[1]_i_35_n_5\,
      DI(1) => \actual_update_frequency_reg[1]_i_35_n_6\,
      DI(0) => \actual_update_frequency[0]_i_39_n_0\,
      O(3 downto 0) => \NLW_actual_update_frequency_reg[0]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \actual_update_frequency[0]_i_40_n_0\,
      S(2) => \actual_update_frequency[0]_i_41_n_0\,
      S(1) => \actual_update_frequency[0]_i_42_n_0\,
      S(0) => \actual_update_frequency[0]_i_43_n_0\
    );
\actual_update_frequency_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[0]_i_9_n_0\,
      CO(3) => \actual_update_frequency_reg[0]_i_4_n_0\,
      CO(2) => \actual_update_frequency_reg[0]_i_4_n_1\,
      CO(1) => \actual_update_frequency_reg[0]_i_4_n_2\,
      CO(0) => \actual_update_frequency_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[1]_i_5_n_4\,
      DI(2) => \actual_update_frequency_reg[1]_i_5_n_5\,
      DI(1) => \actual_update_frequency_reg[1]_i_5_n_6\,
      DI(0) => \actual_update_frequency_reg[1]_i_5_n_7\,
      O(3 downto 0) => \NLW_actual_update_frequency_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \actual_update_frequency[0]_i_10_n_0\,
      S(2) => \actual_update_frequency[0]_i_11_n_0\,
      S(1) => \actual_update_frequency[0]_i_12_n_0\,
      S(0) => \actual_update_frequency[0]_i_13_n_0\
    );
\actual_update_frequency_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[0]_i_14_n_0\,
      CO(3) => \actual_update_frequency_reg[0]_i_9_n_0\,
      CO(2) => \actual_update_frequency_reg[0]_i_9_n_1\,
      CO(1) => \actual_update_frequency_reg[0]_i_9_n_2\,
      CO(0) => \actual_update_frequency_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[1]_i_10_n_4\,
      DI(2) => \actual_update_frequency_reg[1]_i_10_n_5\,
      DI(1) => \actual_update_frequency_reg[1]_i_10_n_6\,
      DI(0) => \actual_update_frequency_reg[1]_i_10_n_7\,
      O(3 downto 0) => \NLW_actual_update_frequency_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \actual_update_frequency[0]_i_15_n_0\,
      S(2) => \actual_update_frequency[0]_i_16_n_0\,
      S(1) => \actual_update_frequency[0]_i_17_n_0\,
      S(0) => \actual_update_frequency[0]_i_18_n_0\
    );
\actual_update_frequency_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[10]_i_1_n_2\,
      Q => actual_update_frequency(10),
      R => '0'
    );
\actual_update_frequency_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[10]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[10]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[11]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[11]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[10]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[10]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[10]_i_3_n_0\,
      S(0) => \actual_update_frequency[10]_i_4_n_0\
    );
\actual_update_frequency_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[10]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[10]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[10]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[10]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[11]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[11]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[11]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[11]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[10]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[10]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[10]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[10]_i_10_n_7\,
      S(3) => \actual_update_frequency[10]_i_16_n_0\,
      S(2) => \actual_update_frequency[10]_i_17_n_0\,
      S(1) => \actual_update_frequency[10]_i_18_n_0\,
      S(0) => \actual_update_frequency[10]_i_19_n_0\
    );
\actual_update_frequency_reg[10]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[10]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[10]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[10]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[10]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[10]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[11]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[11]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[11]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[11]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[10]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[10]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[10]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[10]_i_15_n_7\,
      S(3) => \actual_update_frequency[10]_i_21_n_0\,
      S(2) => \actual_update_frequency[10]_i_22_n_0\,
      S(1) => \actual_update_frequency[10]_i_23_n_0\,
      S(0) => \actual_update_frequency[10]_i_24_n_0\
    );
\actual_update_frequency_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[10]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[10]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[10]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[10]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[11]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[11]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[11]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[11]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[10]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[10]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[10]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[10]_i_2_n_7\,
      S(3) => \actual_update_frequency[10]_i_6_n_0\,
      S(2) => \actual_update_frequency[10]_i_7_n_0\,
      S(1) => \actual_update_frequency[10]_i_8_n_0\,
      S(0) => \actual_update_frequency[10]_i_9_n_0\
    );
\actual_update_frequency_reg[10]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[10]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[10]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[10]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[10]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[10]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[11]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[11]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[11]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[11]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[10]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[10]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[10]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[10]_i_20_n_7\,
      S(3) => \actual_update_frequency[10]_i_26_n_0\,
      S(2) => \actual_update_frequency[10]_i_27_n_0\,
      S(1) => \actual_update_frequency[10]_i_28_n_0\,
      S(0) => \actual_update_frequency[10]_i_29_n_0\
    );
\actual_update_frequency_reg[10]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[10]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[10]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[10]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[10]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[10]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[11]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[11]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[11]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[11]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[10]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[10]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[10]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[10]_i_25_n_7\,
      S(3) => \actual_update_frequency[10]_i_31_n_0\,
      S(2) => \actual_update_frequency[10]_i_32_n_0\,
      S(1) => \actual_update_frequency[10]_i_33_n_0\,
      S(0) => \actual_update_frequency[10]_i_34_n_0\
    );
\actual_update_frequency_reg[10]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[10]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[10]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[10]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[10]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[10]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[11]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[11]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[11]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[11]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[10]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[10]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[10]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[10]_i_30_n_7\,
      S(3) => \actual_update_frequency[10]_i_36_n_0\,
      S(2) => \actual_update_frequency[10]_i_37_n_0\,
      S(1) => \actual_update_frequency[10]_i_38_n_0\,
      S(0) => \actual_update_frequency[10]_i_39_n_0\
    );
\actual_update_frequency_reg[10]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[10]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[10]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[10]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[10]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[11]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[11]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[11]_i_35_n_6\,
      DI(1) => \actual_update_frequency[10]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \actual_update_frequency_reg[10]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[10]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[10]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[10]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[10]_i_41_n_0\,
      S(2) => \actual_update_frequency[10]_i_42_n_0\,
      S(1) => \actual_update_frequency[10]_i_43_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[10]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[10]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[10]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[10]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[10]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[10]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[11]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[11]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[11]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[11]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[10]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[10]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[10]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[10]_i_5_n_7\,
      S(3) => \actual_update_frequency[10]_i_11_n_0\,
      S(2) => \actual_update_frequency[10]_i_12_n_0\,
      S(1) => \actual_update_frequency[10]_i_13_n_0\,
      S(0) => \actual_update_frequency[10]_i_14_n_0\
    );
\actual_update_frequency_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[11]_i_1_n_2\,
      Q => actual_update_frequency(11),
      R => '0'
    );
\actual_update_frequency_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[11]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[11]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[12]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[12]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[11]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[11]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[11]_i_3_n_0\,
      S(0) => \actual_update_frequency[11]_i_4_n_0\
    );
\actual_update_frequency_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[11]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[11]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[11]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[11]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[12]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[12]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[12]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[12]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[11]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[11]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[11]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[11]_i_10_n_7\,
      S(3) => \actual_update_frequency[11]_i_16_n_0\,
      S(2) => \actual_update_frequency[11]_i_17_n_0\,
      S(1) => \actual_update_frequency[11]_i_18_n_0\,
      S(0) => \actual_update_frequency[11]_i_19_n_0\
    );
\actual_update_frequency_reg[11]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[11]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[11]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[11]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[11]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[11]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[12]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[12]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[12]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[12]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[11]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[11]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[11]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[11]_i_15_n_7\,
      S(3) => \actual_update_frequency[11]_i_21_n_0\,
      S(2) => \actual_update_frequency[11]_i_22_n_0\,
      S(1) => \actual_update_frequency[11]_i_23_n_0\,
      S(0) => \actual_update_frequency[11]_i_24_n_0\
    );
\actual_update_frequency_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[11]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[11]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[11]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[11]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[12]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[12]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[12]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[12]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[11]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[11]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[11]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[11]_i_2_n_7\,
      S(3) => \actual_update_frequency[11]_i_6_n_0\,
      S(2) => \actual_update_frequency[11]_i_7_n_0\,
      S(1) => \actual_update_frequency[11]_i_8_n_0\,
      S(0) => \actual_update_frequency[11]_i_9_n_0\
    );
\actual_update_frequency_reg[11]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[11]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[11]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[11]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[11]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[11]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[12]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[12]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[12]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[12]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[11]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[11]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[11]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[11]_i_20_n_7\,
      S(3) => \actual_update_frequency[11]_i_26_n_0\,
      S(2) => \actual_update_frequency[11]_i_27_n_0\,
      S(1) => \actual_update_frequency[11]_i_28_n_0\,
      S(0) => \actual_update_frequency[11]_i_29_n_0\
    );
\actual_update_frequency_reg[11]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[11]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[11]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[11]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[11]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[11]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[12]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[12]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[12]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[12]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[11]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[11]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[11]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[11]_i_25_n_7\,
      S(3) => \actual_update_frequency[11]_i_31_n_0\,
      S(2) => \actual_update_frequency[11]_i_32_n_0\,
      S(1) => \actual_update_frequency[11]_i_33_n_0\,
      S(0) => \actual_update_frequency[11]_i_34_n_0\
    );
\actual_update_frequency_reg[11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[11]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[11]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[11]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[11]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[11]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[12]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[12]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[12]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[12]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[11]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[11]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[11]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[11]_i_30_n_7\,
      S(3) => \actual_update_frequency[11]_i_36_n_0\,
      S(2) => \actual_update_frequency[11]_i_37_n_0\,
      S(1) => \actual_update_frequency[11]_i_38_n_0\,
      S(0) => \actual_update_frequency[11]_i_39_n_0\
    );
\actual_update_frequency_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[11]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[11]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[11]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[11]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[12]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[12]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[12]_i_35_n_6\,
      DI(1) => \actual_update_frequency[11]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \actual_update_frequency_reg[11]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[11]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[11]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[11]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[11]_i_41_n_0\,
      S(2) => \actual_update_frequency[11]_i_42_n_0\,
      S(1) => \actual_update_frequency[11]_i_43_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[11]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[11]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[11]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[11]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[12]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[12]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[12]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[12]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[11]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[11]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[11]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[11]_i_5_n_7\,
      S(3) => \actual_update_frequency[11]_i_11_n_0\,
      S(2) => \actual_update_frequency[11]_i_12_n_0\,
      S(1) => \actual_update_frequency[11]_i_13_n_0\,
      S(0) => \actual_update_frequency[11]_i_14_n_0\
    );
\actual_update_frequency_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[12]_i_1_n_2\,
      Q => actual_update_frequency(12),
      R => '0'
    );
\actual_update_frequency_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[12]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[13]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[13]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[12]_i_3_n_0\,
      S(0) => \actual_update_frequency[12]_i_4_n_0\
    );
\actual_update_frequency_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[12]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[12]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[12]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[12]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[12]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[13]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[13]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[13]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[13]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[12]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[12]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[12]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[12]_i_10_n_7\,
      S(3) => \actual_update_frequency[12]_i_16_n_0\,
      S(2) => \actual_update_frequency[12]_i_17_n_0\,
      S(1) => \actual_update_frequency[12]_i_18_n_0\,
      S(0) => \actual_update_frequency[12]_i_19_n_0\
    );
\actual_update_frequency_reg[12]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[12]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[12]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[12]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[12]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[12]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[13]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[13]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[13]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[13]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[12]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[12]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[12]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[12]_i_15_n_7\,
      S(3) => \actual_update_frequency[12]_i_21_n_0\,
      S(2) => \actual_update_frequency[12]_i_22_n_0\,
      S(1) => \actual_update_frequency[12]_i_23_n_0\,
      S(0) => \actual_update_frequency[12]_i_24_n_0\
    );
\actual_update_frequency_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[12]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[12]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[12]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[12]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[13]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[13]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[13]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[13]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[12]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[12]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[12]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[12]_i_2_n_7\,
      S(3) => \actual_update_frequency[12]_i_6_n_0\,
      S(2) => \actual_update_frequency[12]_i_7_n_0\,
      S(1) => \actual_update_frequency[12]_i_8_n_0\,
      S(0) => \actual_update_frequency[12]_i_9_n_0\
    );
\actual_update_frequency_reg[12]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[12]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[12]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[12]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[12]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[12]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[13]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[13]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[13]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[13]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[12]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[12]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[12]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[12]_i_20_n_7\,
      S(3) => \actual_update_frequency[12]_i_26_n_0\,
      S(2) => \actual_update_frequency[12]_i_27_n_0\,
      S(1) => \actual_update_frequency[12]_i_28_n_0\,
      S(0) => \actual_update_frequency[12]_i_29_n_0\
    );
\actual_update_frequency_reg[12]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[12]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[12]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[12]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[12]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[12]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[13]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[13]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[13]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[13]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[12]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[12]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[12]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[12]_i_25_n_7\,
      S(3) => \actual_update_frequency[12]_i_31_n_0\,
      S(2) => \actual_update_frequency[12]_i_32_n_0\,
      S(1) => \actual_update_frequency[12]_i_33_n_0\,
      S(0) => \actual_update_frequency[12]_i_34_n_0\
    );
\actual_update_frequency_reg[12]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[12]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[12]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[12]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[12]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[12]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[13]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[13]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[13]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[13]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[12]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[12]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[12]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[12]_i_30_n_7\,
      S(3) => \actual_update_frequency[12]_i_36_n_0\,
      S(2) => \actual_update_frequency[12]_i_37_n_0\,
      S(1) => \actual_update_frequency[12]_i_38_n_0\,
      S(0) => \actual_update_frequency[12]_i_39_n_0\
    );
\actual_update_frequency_reg[12]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[12]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[12]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[12]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[12]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[13]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[13]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[13]_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \actual_update_frequency_reg[12]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[12]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[12]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[12]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[12]_i_40_n_0\,
      S(2) => \actual_update_frequency[12]_i_41_n_0\,
      S(1) => \actual_update_frequency[12]_i_42_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[12]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[12]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[12]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[12]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[12]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[12]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[13]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[13]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[13]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[13]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[12]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[12]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[12]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[12]_i_5_n_7\,
      S(3) => \actual_update_frequency[12]_i_11_n_0\,
      S(2) => \actual_update_frequency[12]_i_12_n_0\,
      S(1) => \actual_update_frequency[12]_i_13_n_0\,
      S(0) => \actual_update_frequency[12]_i_14_n_0\
    );
\actual_update_frequency_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[13]_i_1_n_2\,
      Q => actual_update_frequency(13),
      R => '0'
    );
\actual_update_frequency_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[13]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[13]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[14]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[14]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[13]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[13]_i_3_n_0\,
      S(0) => \actual_update_frequency[13]_i_4_n_0\
    );
\actual_update_frequency_reg[13]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[13]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[13]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[13]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[13]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[13]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[14]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[14]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[14]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[14]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[13]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[13]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[13]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[13]_i_10_n_7\,
      S(3) => \actual_update_frequency[13]_i_16_n_0\,
      S(2) => \actual_update_frequency[13]_i_17_n_0\,
      S(1) => \actual_update_frequency[13]_i_18_n_0\,
      S(0) => \actual_update_frequency[13]_i_19_n_0\
    );
\actual_update_frequency_reg[13]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[13]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[13]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[13]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[13]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[13]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[14]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[14]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[14]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[14]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[13]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[13]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[13]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[13]_i_15_n_7\,
      S(3) => \actual_update_frequency[13]_i_21_n_0\,
      S(2) => \actual_update_frequency[13]_i_22_n_0\,
      S(1) => \actual_update_frequency[13]_i_23_n_0\,
      S(0) => \actual_update_frequency[13]_i_24_n_0\
    );
\actual_update_frequency_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[13]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[13]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[13]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[13]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[13]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[14]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[14]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[14]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[14]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[13]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[13]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[13]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[13]_i_2_n_7\,
      S(3) => \actual_update_frequency[13]_i_6_n_0\,
      S(2) => \actual_update_frequency[13]_i_7_n_0\,
      S(1) => \actual_update_frequency[13]_i_8_n_0\,
      S(0) => \actual_update_frequency[13]_i_9_n_0\
    );
\actual_update_frequency_reg[13]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[13]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[13]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[13]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[13]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[13]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[14]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[14]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[14]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[14]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[13]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[13]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[13]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[13]_i_20_n_7\,
      S(3) => \actual_update_frequency[13]_i_26_n_0\,
      S(2) => \actual_update_frequency[13]_i_27_n_0\,
      S(1) => \actual_update_frequency[13]_i_28_n_0\,
      S(0) => \actual_update_frequency[13]_i_29_n_0\
    );
\actual_update_frequency_reg[13]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[13]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[13]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[13]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[13]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[13]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[14]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[14]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[14]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[14]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[13]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[13]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[13]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[13]_i_25_n_7\,
      S(3) => \actual_update_frequency[13]_i_31_n_0\,
      S(2) => \actual_update_frequency[13]_i_32_n_0\,
      S(1) => \actual_update_frequency[13]_i_33_n_0\,
      S(0) => \actual_update_frequency[13]_i_34_n_0\
    );
\actual_update_frequency_reg[13]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[13]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[13]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[13]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[13]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[13]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[14]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[14]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[14]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[14]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[13]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[13]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[13]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[13]_i_30_n_7\,
      S(3) => \actual_update_frequency[13]_i_36_n_0\,
      S(2) => \actual_update_frequency[13]_i_37_n_0\,
      S(1) => \actual_update_frequency[13]_i_38_n_0\,
      S(0) => \actual_update_frequency[13]_i_39_n_0\
    );
\actual_update_frequency_reg[13]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[13]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[13]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[13]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[13]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[14]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[14]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[14]_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \actual_update_frequency_reg[13]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[13]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[13]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[13]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[13]_i_40_n_0\,
      S(2) => \actual_update_frequency[13]_i_41_n_0\,
      S(1) => \actual_update_frequency[13]_i_42_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[13]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[13]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[13]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[13]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[13]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[13]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[14]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[14]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[14]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[14]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[13]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[13]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[13]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[13]_i_5_n_7\,
      S(3) => \actual_update_frequency[13]_i_11_n_0\,
      S(2) => \actual_update_frequency[13]_i_12_n_0\,
      S(1) => \actual_update_frequency[13]_i_13_n_0\,
      S(0) => \actual_update_frequency[13]_i_14_n_0\
    );
\actual_update_frequency_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[14]_i_1_n_2\,
      Q => actual_update_frequency(14),
      R => '0'
    );
\actual_update_frequency_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[14]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[14]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[14]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[15]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[15]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[14]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[14]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[14]_i_3_n_0\,
      S(0) => \actual_update_frequency[14]_i_4_n_0\
    );
\actual_update_frequency_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[14]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[14]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[14]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[14]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[15]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[15]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[15]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[15]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[14]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[14]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[14]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[14]_i_10_n_7\,
      S(3) => \actual_update_frequency[14]_i_16_n_0\,
      S(2) => \actual_update_frequency[14]_i_17_n_0\,
      S(1) => \actual_update_frequency[14]_i_18_n_0\,
      S(0) => \actual_update_frequency[14]_i_19_n_0\
    );
\actual_update_frequency_reg[14]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[14]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[14]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[14]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[14]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[14]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[15]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[15]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[15]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[15]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[14]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[14]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[14]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[14]_i_15_n_7\,
      S(3) => \actual_update_frequency[14]_i_21_n_0\,
      S(2) => \actual_update_frequency[14]_i_22_n_0\,
      S(1) => \actual_update_frequency[14]_i_23_n_0\,
      S(0) => \actual_update_frequency[14]_i_24_n_0\
    );
\actual_update_frequency_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[14]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[14]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[14]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[14]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[15]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[15]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[15]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[15]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[14]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[14]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[14]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[14]_i_2_n_7\,
      S(3) => \actual_update_frequency[14]_i_6_n_0\,
      S(2) => \actual_update_frequency[14]_i_7_n_0\,
      S(1) => \actual_update_frequency[14]_i_8_n_0\,
      S(0) => \actual_update_frequency[14]_i_9_n_0\
    );
\actual_update_frequency_reg[14]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[14]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[14]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[14]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[14]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[14]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[15]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[15]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[15]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[15]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[14]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[14]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[14]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[14]_i_20_n_7\,
      S(3) => \actual_update_frequency[14]_i_26_n_0\,
      S(2) => \actual_update_frequency[14]_i_27_n_0\,
      S(1) => \actual_update_frequency[14]_i_28_n_0\,
      S(0) => \actual_update_frequency[14]_i_29_n_0\
    );
\actual_update_frequency_reg[14]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[14]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[14]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[14]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[14]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[14]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[15]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[15]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[15]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[15]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[14]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[14]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[14]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[14]_i_25_n_7\,
      S(3) => \actual_update_frequency[14]_i_31_n_0\,
      S(2) => \actual_update_frequency[14]_i_32_n_0\,
      S(1) => \actual_update_frequency[14]_i_33_n_0\,
      S(0) => \actual_update_frequency[14]_i_34_n_0\
    );
\actual_update_frequency_reg[14]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[14]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[14]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[14]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[14]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[14]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[15]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[15]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[15]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[15]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[14]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[14]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[14]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[14]_i_30_n_7\,
      S(3) => \actual_update_frequency[14]_i_36_n_0\,
      S(2) => \actual_update_frequency[14]_i_37_n_0\,
      S(1) => \actual_update_frequency[14]_i_38_n_0\,
      S(0) => \actual_update_frequency[14]_i_39_n_0\
    );
\actual_update_frequency_reg[14]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[14]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[14]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[14]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[14]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[15]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[15]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[15]_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \actual_update_frequency_reg[14]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[14]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[14]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[14]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[14]_i_40_n_0\,
      S(2) => \actual_update_frequency[14]_i_41_n_0\,
      S(1) => \actual_update_frequency[14]_i_42_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[14]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[14]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[14]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[14]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[14]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[14]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[15]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[15]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[15]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[15]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[14]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[14]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[14]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[14]_i_5_n_7\,
      S(3) => \actual_update_frequency[14]_i_11_n_0\,
      S(2) => \actual_update_frequency[14]_i_12_n_0\,
      S(1) => \actual_update_frequency[14]_i_13_n_0\,
      S(0) => \actual_update_frequency[14]_i_14_n_0\
    );
\actual_update_frequency_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[15]_i_1_n_2\,
      Q => actual_update_frequency(15),
      R => '0'
    );
\actual_update_frequency_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[15]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[15]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[16]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[16]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[15]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[15]_i_3_n_0\,
      S(0) => \actual_update_frequency[15]_i_4_n_0\
    );
\actual_update_frequency_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[15]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[15]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[15]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[15]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[16]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[16]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[16]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[16]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[15]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[15]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[15]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[15]_i_10_n_7\,
      S(3) => \actual_update_frequency[15]_i_16_n_0\,
      S(2) => \actual_update_frequency[15]_i_17_n_0\,
      S(1) => \actual_update_frequency[15]_i_18_n_0\,
      S(0) => \actual_update_frequency[15]_i_19_n_0\
    );
\actual_update_frequency_reg[15]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[15]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[15]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[15]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[15]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[15]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[16]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[16]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[16]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[16]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[15]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[15]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[15]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[15]_i_15_n_7\,
      S(3) => \actual_update_frequency[15]_i_21_n_0\,
      S(2) => \actual_update_frequency[15]_i_22_n_0\,
      S(1) => \actual_update_frequency[15]_i_23_n_0\,
      S(0) => \actual_update_frequency[15]_i_24_n_0\
    );
\actual_update_frequency_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[15]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[15]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[15]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[15]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[16]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[16]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[16]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[16]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[15]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[15]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[15]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[15]_i_2_n_7\,
      S(3) => \actual_update_frequency[15]_i_6_n_0\,
      S(2) => \actual_update_frequency[15]_i_7_n_0\,
      S(1) => \actual_update_frequency[15]_i_8_n_0\,
      S(0) => \actual_update_frequency[15]_i_9_n_0\
    );
\actual_update_frequency_reg[15]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[15]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[15]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[15]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[15]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[15]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[16]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[16]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[16]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[16]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[15]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[15]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[15]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[15]_i_20_n_7\,
      S(3) => \actual_update_frequency[15]_i_26_n_0\,
      S(2) => \actual_update_frequency[15]_i_27_n_0\,
      S(1) => \actual_update_frequency[15]_i_28_n_0\,
      S(0) => \actual_update_frequency[15]_i_29_n_0\
    );
\actual_update_frequency_reg[15]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[15]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[15]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[15]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[15]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[15]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[16]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[16]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[16]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[16]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[15]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[15]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[15]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[15]_i_25_n_7\,
      S(3) => \actual_update_frequency[15]_i_31_n_0\,
      S(2) => \actual_update_frequency[15]_i_32_n_0\,
      S(1) => \actual_update_frequency[15]_i_33_n_0\,
      S(0) => \actual_update_frequency[15]_i_34_n_0\
    );
\actual_update_frequency_reg[15]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[15]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[15]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[15]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[15]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[15]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[16]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[16]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[16]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[16]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[15]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[15]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[15]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[15]_i_30_n_7\,
      S(3) => \actual_update_frequency[15]_i_36_n_0\,
      S(2) => \actual_update_frequency[15]_i_37_n_0\,
      S(1) => \actual_update_frequency[15]_i_38_n_0\,
      S(0) => \actual_update_frequency[15]_i_39_n_0\
    );
\actual_update_frequency_reg[15]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[15]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[15]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[15]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[15]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[16]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[16]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[16]_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \actual_update_frequency_reg[15]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[15]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[15]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[15]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[15]_i_40_n_0\,
      S(2) => \actual_update_frequency[15]_i_41_n_0\,
      S(1) => \actual_update_frequency[15]_i_42_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[15]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[15]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[15]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[15]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[16]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[16]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[16]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[16]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[15]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[15]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[15]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[15]_i_5_n_7\,
      S(3) => \actual_update_frequency[15]_i_11_n_0\,
      S(2) => \actual_update_frequency[15]_i_12_n_0\,
      S(1) => \actual_update_frequency[15]_i_13_n_0\,
      S(0) => \actual_update_frequency[15]_i_14_n_0\
    );
\actual_update_frequency_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[16]_i_1_n_2\,
      Q => actual_update_frequency(16),
      R => '0'
    );
\actual_update_frequency_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[16]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[16]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[17]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[17]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[16]_i_3_n_0\,
      S(0) => \actual_update_frequency[16]_i_4_n_0\
    );
\actual_update_frequency_reg[16]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[16]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[16]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[16]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[16]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[16]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[17]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[17]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[17]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[17]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[16]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[16]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[16]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[16]_i_10_n_7\,
      S(3) => \actual_update_frequency[16]_i_16_n_0\,
      S(2) => \actual_update_frequency[16]_i_17_n_0\,
      S(1) => \actual_update_frequency[16]_i_18_n_0\,
      S(0) => \actual_update_frequency[16]_i_19_n_0\
    );
\actual_update_frequency_reg[16]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[16]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[16]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[16]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[16]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[16]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[17]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[17]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[17]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[17]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[16]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[16]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[16]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[16]_i_15_n_7\,
      S(3) => \actual_update_frequency[16]_i_21_n_0\,
      S(2) => \actual_update_frequency[16]_i_22_n_0\,
      S(1) => \actual_update_frequency[16]_i_23_n_0\,
      S(0) => \actual_update_frequency[16]_i_24_n_0\
    );
\actual_update_frequency_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[16]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[16]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[16]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[16]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[17]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[17]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[17]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[17]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[16]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[16]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[16]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[16]_i_2_n_7\,
      S(3) => \actual_update_frequency[16]_i_6_n_0\,
      S(2) => \actual_update_frequency[16]_i_7_n_0\,
      S(1) => \actual_update_frequency[16]_i_8_n_0\,
      S(0) => \actual_update_frequency[16]_i_9_n_0\
    );
\actual_update_frequency_reg[16]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[16]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[16]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[16]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[16]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[16]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[17]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[17]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[17]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[17]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[16]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[16]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[16]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[16]_i_20_n_7\,
      S(3) => \actual_update_frequency[16]_i_26_n_0\,
      S(2) => \actual_update_frequency[16]_i_27_n_0\,
      S(1) => \actual_update_frequency[16]_i_28_n_0\,
      S(0) => \actual_update_frequency[16]_i_29_n_0\
    );
\actual_update_frequency_reg[16]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[16]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[16]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[16]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[16]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[16]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[17]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[17]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[17]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[17]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[16]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[16]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[16]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[16]_i_25_n_7\,
      S(3) => \actual_update_frequency[16]_i_31_n_0\,
      S(2) => \actual_update_frequency[16]_i_32_n_0\,
      S(1) => \actual_update_frequency[16]_i_33_n_0\,
      S(0) => \actual_update_frequency[16]_i_34_n_0\
    );
\actual_update_frequency_reg[16]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[16]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[16]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[16]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[16]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[16]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[17]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[17]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[17]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[17]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[16]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[16]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[16]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[16]_i_30_n_7\,
      S(3) => \actual_update_frequency[16]_i_36_n_0\,
      S(2) => \actual_update_frequency[16]_i_37_n_0\,
      S(1) => \actual_update_frequency[16]_i_38_n_0\,
      S(0) => \actual_update_frequency[16]_i_39_n_0\
    );
\actual_update_frequency_reg[16]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[16]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[16]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[16]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[16]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[17]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[17]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[17]_i_35_n_6\,
      DI(1) => \actual_update_frequency[16]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \actual_update_frequency_reg[16]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[16]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[16]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[16]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[16]_i_41_n_0\,
      S(2) => \actual_update_frequency[16]_i_42_n_0\,
      S(1) => \actual_update_frequency[16]_i_43_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[16]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[16]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[16]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[16]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[17]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[17]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[17]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[17]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[16]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[16]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[16]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[16]_i_5_n_7\,
      S(3) => \actual_update_frequency[16]_i_11_n_0\,
      S(2) => \actual_update_frequency[16]_i_12_n_0\,
      S(1) => \actual_update_frequency[16]_i_13_n_0\,
      S(0) => \actual_update_frequency[16]_i_14_n_0\
    );
\actual_update_frequency_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[17]_i_1_n_2\,
      Q => actual_update_frequency(17),
      R => '0'
    );
\actual_update_frequency_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[17]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[17]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[17]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[18]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[18]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[17]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[17]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[17]_i_3_n_0\,
      S(0) => \actual_update_frequency[17]_i_4_n_0\
    );
\actual_update_frequency_reg[17]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[17]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[17]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[17]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[17]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[17]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[18]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[18]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[18]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[18]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[17]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[17]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[17]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[17]_i_10_n_7\,
      S(3) => \actual_update_frequency[17]_i_16_n_0\,
      S(2) => \actual_update_frequency[17]_i_17_n_0\,
      S(1) => \actual_update_frequency[17]_i_18_n_0\,
      S(0) => \actual_update_frequency[17]_i_19_n_0\
    );
\actual_update_frequency_reg[17]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[17]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[17]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[17]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[17]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[17]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[18]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[18]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[18]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[18]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[17]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[17]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[17]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[17]_i_15_n_7\,
      S(3) => \actual_update_frequency[17]_i_21_n_0\,
      S(2) => \actual_update_frequency[17]_i_22_n_0\,
      S(1) => \actual_update_frequency[17]_i_23_n_0\,
      S(0) => \actual_update_frequency[17]_i_24_n_0\
    );
\actual_update_frequency_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[17]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[17]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[17]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[17]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[18]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[18]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[18]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[18]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[17]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[17]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[17]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[17]_i_2_n_7\,
      S(3) => \actual_update_frequency[17]_i_6_n_0\,
      S(2) => \actual_update_frequency[17]_i_7_n_0\,
      S(1) => \actual_update_frequency[17]_i_8_n_0\,
      S(0) => \actual_update_frequency[17]_i_9_n_0\
    );
\actual_update_frequency_reg[17]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[17]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[17]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[17]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[17]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[17]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[18]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[18]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[18]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[18]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[17]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[17]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[17]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[17]_i_20_n_7\,
      S(3) => \actual_update_frequency[17]_i_26_n_0\,
      S(2) => \actual_update_frequency[17]_i_27_n_0\,
      S(1) => \actual_update_frequency[17]_i_28_n_0\,
      S(0) => \actual_update_frequency[17]_i_29_n_0\
    );
\actual_update_frequency_reg[17]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[17]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[17]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[17]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[17]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[17]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[18]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[18]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[18]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[18]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[17]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[17]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[17]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[17]_i_25_n_7\,
      S(3) => \actual_update_frequency[17]_i_31_n_0\,
      S(2) => \actual_update_frequency[17]_i_32_n_0\,
      S(1) => \actual_update_frequency[17]_i_33_n_0\,
      S(0) => \actual_update_frequency[17]_i_34_n_0\
    );
\actual_update_frequency_reg[17]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[17]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[17]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[17]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[17]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[17]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[18]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[18]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[18]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[18]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[17]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[17]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[17]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[17]_i_30_n_7\,
      S(3) => \actual_update_frequency[17]_i_36_n_0\,
      S(2) => \actual_update_frequency[17]_i_37_n_0\,
      S(1) => \actual_update_frequency[17]_i_38_n_0\,
      S(0) => \actual_update_frequency[17]_i_39_n_0\
    );
\actual_update_frequency_reg[17]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[17]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[17]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[17]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[17]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[18]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[18]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[18]_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \actual_update_frequency_reg[17]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[17]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[17]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[17]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[17]_i_40_n_0\,
      S(2) => \actual_update_frequency[17]_i_41_n_0\,
      S(1) => \actual_update_frequency[17]_i_42_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[17]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[17]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[17]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[17]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[17]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[17]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[18]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[18]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[18]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[18]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[17]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[17]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[17]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[17]_i_5_n_7\,
      S(3) => \actual_update_frequency[17]_i_11_n_0\,
      S(2) => \actual_update_frequency[17]_i_12_n_0\,
      S(1) => \actual_update_frequency[17]_i_13_n_0\,
      S(0) => \actual_update_frequency[17]_i_14_n_0\
    );
\actual_update_frequency_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[18]_i_1_n_2\,
      Q => actual_update_frequency(18),
      R => '0'
    );
\actual_update_frequency_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[18]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[18]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[18]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[19]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[19]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[18]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[18]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[18]_i_3_n_0\,
      S(0) => \actual_update_frequency[18]_i_4_n_0\
    );
\actual_update_frequency_reg[18]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[18]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[18]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[18]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[18]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[18]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[19]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[19]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[19]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[19]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[18]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[18]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[18]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[18]_i_10_n_7\,
      S(3) => \actual_update_frequency[18]_i_16_n_0\,
      S(2) => \actual_update_frequency[18]_i_17_n_0\,
      S(1) => \actual_update_frequency[18]_i_18_n_0\,
      S(0) => \actual_update_frequency[18]_i_19_n_0\
    );
\actual_update_frequency_reg[18]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[18]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[18]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[18]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[18]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[18]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[19]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[19]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[19]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[19]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[18]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[18]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[18]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[18]_i_15_n_7\,
      S(3) => \actual_update_frequency[18]_i_21_n_0\,
      S(2) => \actual_update_frequency[18]_i_22_n_0\,
      S(1) => \actual_update_frequency[18]_i_23_n_0\,
      S(0) => \actual_update_frequency[18]_i_24_n_0\
    );
\actual_update_frequency_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[18]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[18]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[18]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[18]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[18]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[19]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[19]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[19]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[19]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[18]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[18]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[18]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[18]_i_2_n_7\,
      S(3) => \actual_update_frequency[18]_i_6_n_0\,
      S(2) => \actual_update_frequency[18]_i_7_n_0\,
      S(1) => \actual_update_frequency[18]_i_8_n_0\,
      S(0) => \actual_update_frequency[18]_i_9_n_0\
    );
\actual_update_frequency_reg[18]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[18]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[18]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[18]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[18]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[18]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[19]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[19]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[19]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[19]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[18]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[18]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[18]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[18]_i_20_n_7\,
      S(3) => \actual_update_frequency[18]_i_26_n_0\,
      S(2) => \actual_update_frequency[18]_i_27_n_0\,
      S(1) => \actual_update_frequency[18]_i_28_n_0\,
      S(0) => \actual_update_frequency[18]_i_29_n_0\
    );
\actual_update_frequency_reg[18]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[18]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[18]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[18]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[18]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[18]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[19]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[19]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[19]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[19]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[18]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[18]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[18]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[18]_i_25_n_7\,
      S(3) => \actual_update_frequency[18]_i_31_n_0\,
      S(2) => \actual_update_frequency[18]_i_32_n_0\,
      S(1) => \actual_update_frequency[18]_i_33_n_0\,
      S(0) => \actual_update_frequency[18]_i_34_n_0\
    );
\actual_update_frequency_reg[18]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[18]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[18]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[18]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[18]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[18]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[19]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[19]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[19]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[19]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[18]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[18]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[18]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[18]_i_30_n_7\,
      S(3) => \actual_update_frequency[18]_i_36_n_0\,
      S(2) => \actual_update_frequency[18]_i_37_n_0\,
      S(1) => \actual_update_frequency[18]_i_38_n_0\,
      S(0) => \actual_update_frequency[18]_i_39_n_0\
    );
\actual_update_frequency_reg[18]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[18]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[18]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[18]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[18]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[19]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[19]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[19]_i_35_n_6\,
      DI(1) => \actual_update_frequency[18]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \actual_update_frequency_reg[18]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[18]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[18]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[18]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[18]_i_41_n_0\,
      S(2) => \actual_update_frequency[18]_i_42_n_0\,
      S(1) => \actual_update_frequency[18]_i_43_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[18]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[18]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[18]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[18]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[18]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[18]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[19]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[19]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[19]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[19]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[18]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[18]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[18]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[18]_i_5_n_7\,
      S(3) => \actual_update_frequency[18]_i_11_n_0\,
      S(2) => \actual_update_frequency[18]_i_12_n_0\,
      S(1) => \actual_update_frequency[18]_i_13_n_0\,
      S(0) => \actual_update_frequency[18]_i_14_n_0\
    );
\actual_update_frequency_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[19]_i_1_n_2\,
      Q => actual_update_frequency(19),
      R => '0'
    );
\actual_update_frequency_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[19]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[19]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[19]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[20]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[20]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[19]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[19]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[19]_i_3_n_0\,
      S(0) => \actual_update_frequency[19]_i_4_n_0\
    );
\actual_update_frequency_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[19]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[19]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[19]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[19]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[20]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[20]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[20]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[20]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[19]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[19]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[19]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[19]_i_10_n_7\,
      S(3) => \actual_update_frequency[19]_i_16_n_0\,
      S(2) => \actual_update_frequency[19]_i_17_n_0\,
      S(1) => \actual_update_frequency[19]_i_18_n_0\,
      S(0) => \actual_update_frequency[19]_i_19_n_0\
    );
\actual_update_frequency_reg[19]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[19]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[19]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[19]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[19]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[19]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[20]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[20]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[20]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[20]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[19]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[19]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[19]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[19]_i_15_n_7\,
      S(3) => \actual_update_frequency[19]_i_21_n_0\,
      S(2) => \actual_update_frequency[19]_i_22_n_0\,
      S(1) => \actual_update_frequency[19]_i_23_n_0\,
      S(0) => \actual_update_frequency[19]_i_24_n_0\
    );
\actual_update_frequency_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[19]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[19]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[19]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[19]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[20]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[20]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[20]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[20]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[19]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[19]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[19]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[19]_i_2_n_7\,
      S(3) => \actual_update_frequency[19]_i_6_n_0\,
      S(2) => \actual_update_frequency[19]_i_7_n_0\,
      S(1) => \actual_update_frequency[19]_i_8_n_0\,
      S(0) => \actual_update_frequency[19]_i_9_n_0\
    );
\actual_update_frequency_reg[19]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[19]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[19]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[19]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[19]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[19]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[20]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[20]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[20]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[20]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[19]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[19]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[19]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[19]_i_20_n_7\,
      S(3) => \actual_update_frequency[19]_i_26_n_0\,
      S(2) => \actual_update_frequency[19]_i_27_n_0\,
      S(1) => \actual_update_frequency[19]_i_28_n_0\,
      S(0) => \actual_update_frequency[19]_i_29_n_0\
    );
\actual_update_frequency_reg[19]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[19]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[19]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[19]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[19]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[19]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[20]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[20]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[20]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[20]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[19]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[19]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[19]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[19]_i_25_n_7\,
      S(3) => \actual_update_frequency[19]_i_31_n_0\,
      S(2) => \actual_update_frequency[19]_i_32_n_0\,
      S(1) => \actual_update_frequency[19]_i_33_n_0\,
      S(0) => \actual_update_frequency[19]_i_34_n_0\
    );
\actual_update_frequency_reg[19]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[19]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[19]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[19]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[19]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[19]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[20]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[20]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[20]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[20]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[19]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[19]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[19]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[19]_i_30_n_7\,
      S(3) => \actual_update_frequency[19]_i_36_n_0\,
      S(2) => \actual_update_frequency[19]_i_37_n_0\,
      S(1) => \actual_update_frequency[19]_i_38_n_0\,
      S(0) => \actual_update_frequency[19]_i_39_n_0\
    );
\actual_update_frequency_reg[19]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[19]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[19]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[19]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[19]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[20]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[20]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[20]_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \actual_update_frequency_reg[19]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[19]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[19]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[19]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[19]_i_40_n_0\,
      S(2) => \actual_update_frequency[19]_i_41_n_0\,
      S(1) => \actual_update_frequency[19]_i_42_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[19]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[19]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[19]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[19]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[19]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[19]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[20]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[20]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[20]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[20]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[19]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[19]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[19]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[19]_i_5_n_7\,
      S(3) => \actual_update_frequency[19]_i_11_n_0\,
      S(2) => \actual_update_frequency[19]_i_12_n_0\,
      S(1) => \actual_update_frequency[19]_i_13_n_0\,
      S(0) => \actual_update_frequency[19]_i_14_n_0\
    );
\actual_update_frequency_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[1]_i_1_n_2\,
      Q => actual_update_frequency(1),
      R => '0'
    );
\actual_update_frequency_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[1]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[1]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[1]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[2]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[2]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[1]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[1]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[1]_i_3_n_0\,
      S(0) => \actual_update_frequency[1]_i_4_n_0\
    );
\actual_update_frequency_reg[1]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[1]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[1]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[1]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[1]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[1]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[2]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[2]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[2]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[2]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[1]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[1]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[1]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[1]_i_10_n_7\,
      S(3) => \actual_update_frequency[1]_i_16_n_0\,
      S(2) => \actual_update_frequency[1]_i_17_n_0\,
      S(1) => \actual_update_frequency[1]_i_18_n_0\,
      S(0) => \actual_update_frequency[1]_i_19_n_0\
    );
\actual_update_frequency_reg[1]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[1]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[1]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[1]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[1]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[1]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[2]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[2]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[2]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[2]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[1]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[1]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[1]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[1]_i_15_n_7\,
      S(3) => \actual_update_frequency[1]_i_21_n_0\,
      S(2) => \actual_update_frequency[1]_i_22_n_0\,
      S(1) => \actual_update_frequency[1]_i_23_n_0\,
      S(0) => \actual_update_frequency[1]_i_24_n_0\
    );
\actual_update_frequency_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[1]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[1]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[1]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[1]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[2]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[2]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[2]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[2]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[1]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[1]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[1]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[1]_i_2_n_7\,
      S(3) => \actual_update_frequency[1]_i_6_n_0\,
      S(2) => \actual_update_frequency[1]_i_7_n_0\,
      S(1) => \actual_update_frequency[1]_i_8_n_0\,
      S(0) => \actual_update_frequency[1]_i_9_n_0\
    );
\actual_update_frequency_reg[1]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[1]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[1]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[1]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[1]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[1]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[2]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[2]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[2]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[2]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[1]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[1]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[1]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[1]_i_20_n_7\,
      S(3) => \actual_update_frequency[1]_i_26_n_0\,
      S(2) => \actual_update_frequency[1]_i_27_n_0\,
      S(1) => \actual_update_frequency[1]_i_28_n_0\,
      S(0) => \actual_update_frequency[1]_i_29_n_0\
    );
\actual_update_frequency_reg[1]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[1]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[1]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[1]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[1]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[1]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[2]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[2]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[2]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[2]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[1]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[1]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[1]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[1]_i_25_n_7\,
      S(3) => \actual_update_frequency[1]_i_31_n_0\,
      S(2) => \actual_update_frequency[1]_i_32_n_0\,
      S(1) => \actual_update_frequency[1]_i_33_n_0\,
      S(0) => \actual_update_frequency[1]_i_34_n_0\
    );
\actual_update_frequency_reg[1]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[1]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[1]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[1]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[1]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[1]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[2]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[2]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[2]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[2]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[1]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[1]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[1]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[1]_i_30_n_7\,
      S(3) => \actual_update_frequency[1]_i_36_n_0\,
      S(2) => \actual_update_frequency[1]_i_37_n_0\,
      S(1) => \actual_update_frequency[1]_i_38_n_0\,
      S(0) => \actual_update_frequency[1]_i_39_n_0\
    );
\actual_update_frequency_reg[1]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[1]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[1]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[1]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[1]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[2]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[2]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[2]_i_35_n_6\,
      DI(1) => \actual_update_frequency[1]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \actual_update_frequency_reg[1]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[1]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[1]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[1]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[1]_i_41_n_0\,
      S(2) => \actual_update_frequency[1]_i_42_n_0\,
      S(1) => \actual_update_frequency[1]_i_43_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[1]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[1]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[1]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[1]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[1]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[2]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[2]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[2]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[2]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[1]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[1]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[1]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[1]_i_5_n_7\,
      S(3) => \actual_update_frequency[1]_i_11_n_0\,
      S(2) => \actual_update_frequency[1]_i_12_n_0\,
      S(1) => \actual_update_frequency[1]_i_13_n_0\,
      S(0) => \actual_update_frequency[1]_i_14_n_0\
    );
\actual_update_frequency_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[20]_i_1_n_2\,
      Q => actual_update_frequency(20),
      R => '0'
    );
\actual_update_frequency_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[20]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[20]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[20]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[21]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[21]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[20]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[20]_i_3_n_0\,
      S(0) => \actual_update_frequency[20]_i_4_n_0\
    );
\actual_update_frequency_reg[20]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[20]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[20]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[20]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[20]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[20]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[21]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[21]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[21]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[21]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[20]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[20]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[20]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[20]_i_10_n_7\,
      S(3) => \actual_update_frequency[20]_i_16_n_0\,
      S(2) => \actual_update_frequency[20]_i_17_n_0\,
      S(1) => \actual_update_frequency[20]_i_18_n_0\,
      S(0) => \actual_update_frequency[20]_i_19_n_0\
    );
\actual_update_frequency_reg[20]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[20]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[20]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[20]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[20]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[20]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[21]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[21]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[21]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[21]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[20]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[20]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[20]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[20]_i_15_n_7\,
      S(3) => \actual_update_frequency[20]_i_21_n_0\,
      S(2) => \actual_update_frequency[20]_i_22_n_0\,
      S(1) => \actual_update_frequency[20]_i_23_n_0\,
      S(0) => \actual_update_frequency[20]_i_24_n_0\
    );
\actual_update_frequency_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[20]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[20]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[20]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[20]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[21]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[21]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[21]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[21]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[20]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[20]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[20]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[20]_i_2_n_7\,
      S(3) => \actual_update_frequency[20]_i_6_n_0\,
      S(2) => \actual_update_frequency[20]_i_7_n_0\,
      S(1) => \actual_update_frequency[20]_i_8_n_0\,
      S(0) => \actual_update_frequency[20]_i_9_n_0\
    );
\actual_update_frequency_reg[20]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[20]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[20]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[20]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[20]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[20]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[21]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[21]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[21]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[21]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[20]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[20]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[20]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[20]_i_20_n_7\,
      S(3) => \actual_update_frequency[20]_i_26_n_0\,
      S(2) => \actual_update_frequency[20]_i_27_n_0\,
      S(1) => \actual_update_frequency[20]_i_28_n_0\,
      S(0) => \actual_update_frequency[20]_i_29_n_0\
    );
\actual_update_frequency_reg[20]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[20]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[20]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[20]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[20]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[20]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[21]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[21]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[21]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[21]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[20]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[20]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[20]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[20]_i_25_n_7\,
      S(3) => \actual_update_frequency[20]_i_31_n_0\,
      S(2) => \actual_update_frequency[20]_i_32_n_0\,
      S(1) => \actual_update_frequency[20]_i_33_n_0\,
      S(0) => \actual_update_frequency[20]_i_34_n_0\
    );
\actual_update_frequency_reg[20]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[20]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[20]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[20]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[20]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[20]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[21]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[21]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[21]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[21]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[20]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[20]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[20]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[20]_i_30_n_7\,
      S(3) => \actual_update_frequency[20]_i_36_n_0\,
      S(2) => \actual_update_frequency[20]_i_37_n_0\,
      S(1) => \actual_update_frequency[20]_i_38_n_0\,
      S(0) => \actual_update_frequency[20]_i_39_n_0\
    );
\actual_update_frequency_reg[20]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[20]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[20]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[20]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[20]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[21]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[21]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[21]_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \actual_update_frequency_reg[20]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[20]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[20]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[20]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[20]_i_40_n_0\,
      S(2) => \actual_update_frequency[20]_i_41_n_0\,
      S(1) => \actual_update_frequency[20]_i_42_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[20]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[20]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[20]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[20]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[20]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[20]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[21]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[21]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[21]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[21]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[20]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[20]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[20]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[20]_i_5_n_7\,
      S(3) => \actual_update_frequency[20]_i_11_n_0\,
      S(2) => \actual_update_frequency[20]_i_12_n_0\,
      S(1) => \actual_update_frequency[20]_i_13_n_0\,
      S(0) => \actual_update_frequency[20]_i_14_n_0\
    );
\actual_update_frequency_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[21]_i_1_n_2\,
      Q => actual_update_frequency(21),
      R => '0'
    );
\actual_update_frequency_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[21]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[21]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[21]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[22]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[22]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[21]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[21]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[21]_i_3_n_0\,
      S(0) => \actual_update_frequency[21]_i_4_n_0\
    );
\actual_update_frequency_reg[21]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[21]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[21]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[21]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[21]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[21]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[22]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[22]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[22]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[22]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[21]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[21]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[21]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[21]_i_10_n_7\,
      S(3) => \actual_update_frequency[21]_i_16_n_0\,
      S(2) => \actual_update_frequency[21]_i_17_n_0\,
      S(1) => \actual_update_frequency[21]_i_18_n_0\,
      S(0) => \actual_update_frequency[21]_i_19_n_0\
    );
\actual_update_frequency_reg[21]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[21]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[21]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[21]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[21]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[21]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[22]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[22]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[22]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[22]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[21]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[21]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[21]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[21]_i_15_n_7\,
      S(3) => \actual_update_frequency[21]_i_21_n_0\,
      S(2) => \actual_update_frequency[21]_i_22_n_0\,
      S(1) => \actual_update_frequency[21]_i_23_n_0\,
      S(0) => \actual_update_frequency[21]_i_24_n_0\
    );
\actual_update_frequency_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[21]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[21]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[21]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[21]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[21]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[22]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[22]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[22]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[22]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[21]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[21]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[21]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[21]_i_2_n_7\,
      S(3) => \actual_update_frequency[21]_i_6_n_0\,
      S(2) => \actual_update_frequency[21]_i_7_n_0\,
      S(1) => \actual_update_frequency[21]_i_8_n_0\,
      S(0) => \actual_update_frequency[21]_i_9_n_0\
    );
\actual_update_frequency_reg[21]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[21]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[21]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[21]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[21]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[21]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[22]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[22]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[22]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[22]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[21]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[21]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[21]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[21]_i_20_n_7\,
      S(3) => \actual_update_frequency[21]_i_26_n_0\,
      S(2) => \actual_update_frequency[21]_i_27_n_0\,
      S(1) => \actual_update_frequency[21]_i_28_n_0\,
      S(0) => \actual_update_frequency[21]_i_29_n_0\
    );
\actual_update_frequency_reg[21]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[21]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[21]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[21]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[21]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[21]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[22]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[22]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[22]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[22]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[21]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[21]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[21]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[21]_i_25_n_7\,
      S(3) => \actual_update_frequency[21]_i_31_n_0\,
      S(2) => \actual_update_frequency[21]_i_32_n_0\,
      S(1) => \actual_update_frequency[21]_i_33_n_0\,
      S(0) => \actual_update_frequency[21]_i_34_n_0\
    );
\actual_update_frequency_reg[21]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[21]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[21]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[21]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[21]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[21]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[22]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[22]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[22]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[22]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[21]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[21]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[21]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[21]_i_30_n_7\,
      S(3) => \actual_update_frequency[21]_i_36_n_0\,
      S(2) => \actual_update_frequency[21]_i_37_n_0\,
      S(1) => \actual_update_frequency[21]_i_38_n_0\,
      S(0) => \actual_update_frequency[21]_i_39_n_0\
    );
\actual_update_frequency_reg[21]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[21]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[21]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[21]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[21]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[22]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[22]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[22]_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \actual_update_frequency_reg[21]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[21]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[21]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[21]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[21]_i_40_n_0\,
      S(2) => \actual_update_frequency[21]_i_41_n_0\,
      S(1) => \actual_update_frequency[21]_i_42_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[21]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[21]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[21]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[21]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[21]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[21]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[22]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[22]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[22]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[22]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[21]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[21]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[21]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[21]_i_5_n_7\,
      S(3) => \actual_update_frequency[21]_i_11_n_0\,
      S(2) => \actual_update_frequency[21]_i_12_n_0\,
      S(1) => \actual_update_frequency[21]_i_13_n_0\,
      S(0) => \actual_update_frequency[21]_i_14_n_0\
    );
\actual_update_frequency_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[22]_i_1_n_2\,
      Q => actual_update_frequency(22),
      R => '0'
    );
\actual_update_frequency_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[22]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[22]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[22]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[23]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[23]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[22]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[22]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[22]_i_3_n_0\,
      S(0) => \actual_update_frequency[22]_i_4_n_0\
    );
\actual_update_frequency_reg[22]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[22]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[22]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[22]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[22]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[22]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[23]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[23]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[23]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[23]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[22]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[22]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[22]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[22]_i_10_n_7\,
      S(3) => \actual_update_frequency[22]_i_16_n_0\,
      S(2) => \actual_update_frequency[22]_i_17_n_0\,
      S(1) => \actual_update_frequency[22]_i_18_n_0\,
      S(0) => \actual_update_frequency[22]_i_19_n_0\
    );
\actual_update_frequency_reg[22]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[22]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[22]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[22]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[22]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[22]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[23]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[23]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[23]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[23]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[22]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[22]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[22]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[22]_i_15_n_7\,
      S(3) => \actual_update_frequency[22]_i_21_n_0\,
      S(2) => \actual_update_frequency[22]_i_22_n_0\,
      S(1) => \actual_update_frequency[22]_i_23_n_0\,
      S(0) => \actual_update_frequency[22]_i_24_n_0\
    );
\actual_update_frequency_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[22]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[22]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[22]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[22]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[22]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[23]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[23]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[23]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[23]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[22]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[22]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[22]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[22]_i_2_n_7\,
      S(3) => \actual_update_frequency[22]_i_6_n_0\,
      S(2) => \actual_update_frequency[22]_i_7_n_0\,
      S(1) => \actual_update_frequency[22]_i_8_n_0\,
      S(0) => \actual_update_frequency[22]_i_9_n_0\
    );
\actual_update_frequency_reg[22]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[22]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[22]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[22]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[22]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[22]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[23]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[23]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[23]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[23]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[22]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[22]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[22]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[22]_i_20_n_7\,
      S(3) => \actual_update_frequency[22]_i_26_n_0\,
      S(2) => \actual_update_frequency[22]_i_27_n_0\,
      S(1) => \actual_update_frequency[22]_i_28_n_0\,
      S(0) => \actual_update_frequency[22]_i_29_n_0\
    );
\actual_update_frequency_reg[22]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[22]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[22]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[22]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[22]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[22]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[23]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[23]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[23]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[23]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[22]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[22]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[22]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[22]_i_25_n_7\,
      S(3) => \actual_update_frequency[22]_i_31_n_0\,
      S(2) => \actual_update_frequency[22]_i_32_n_0\,
      S(1) => \actual_update_frequency[22]_i_33_n_0\,
      S(0) => \actual_update_frequency[22]_i_34_n_0\
    );
\actual_update_frequency_reg[22]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[22]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[22]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[22]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[22]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[22]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[23]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[23]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[23]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[23]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[22]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[22]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[22]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[22]_i_30_n_7\,
      S(3) => \actual_update_frequency[22]_i_36_n_0\,
      S(2) => \actual_update_frequency[22]_i_37_n_0\,
      S(1) => \actual_update_frequency[22]_i_38_n_0\,
      S(0) => \actual_update_frequency[22]_i_39_n_0\
    );
\actual_update_frequency_reg[22]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[22]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[22]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[22]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[22]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[23]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[23]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[23]_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \actual_update_frequency_reg[22]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[22]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[22]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[22]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[22]_i_40_n_0\,
      S(2) => \actual_update_frequency[22]_i_41_n_0\,
      S(1) => \actual_update_frequency[22]_i_42_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[22]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[22]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[22]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[22]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[22]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[22]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[23]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[23]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[23]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[23]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[22]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[22]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[22]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[22]_i_5_n_7\,
      S(3) => \actual_update_frequency[22]_i_11_n_0\,
      S(2) => \actual_update_frequency[22]_i_12_n_0\,
      S(1) => \actual_update_frequency[22]_i_13_n_0\,
      S(0) => \actual_update_frequency[22]_i_14_n_0\
    );
\actual_update_frequency_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[23]_i_1_n_2\,
      Q => actual_update_frequency(23),
      R => '0'
    );
\actual_update_frequency_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[23]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[23]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[23]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[24]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[24]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[23]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[23]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[23]_i_3_n_0\,
      S(0) => \actual_update_frequency[23]_i_4_n_0\
    );
\actual_update_frequency_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[23]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[23]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[23]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[23]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[24]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[24]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[24]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[24]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[23]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[23]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[23]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[23]_i_10_n_7\,
      S(3) => \actual_update_frequency[23]_i_16_n_0\,
      S(2) => \actual_update_frequency[23]_i_17_n_0\,
      S(1) => \actual_update_frequency[23]_i_18_n_0\,
      S(0) => \actual_update_frequency[23]_i_19_n_0\
    );
\actual_update_frequency_reg[23]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[23]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[23]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[23]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[23]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[23]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[24]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[24]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[24]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[24]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[23]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[23]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[23]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[23]_i_15_n_7\,
      S(3) => \actual_update_frequency[23]_i_21_n_0\,
      S(2) => \actual_update_frequency[23]_i_22_n_0\,
      S(1) => \actual_update_frequency[23]_i_23_n_0\,
      S(0) => \actual_update_frequency[23]_i_24_n_0\
    );
\actual_update_frequency_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[23]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[23]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[23]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[23]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[24]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[24]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[24]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[24]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[23]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[23]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[23]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[23]_i_2_n_7\,
      S(3) => \actual_update_frequency[23]_i_6_n_0\,
      S(2) => \actual_update_frequency[23]_i_7_n_0\,
      S(1) => \actual_update_frequency[23]_i_8_n_0\,
      S(0) => \actual_update_frequency[23]_i_9_n_0\
    );
\actual_update_frequency_reg[23]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[23]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[23]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[23]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[23]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[23]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[24]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[24]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[24]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[24]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[23]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[23]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[23]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[23]_i_20_n_7\,
      S(3) => \actual_update_frequency[23]_i_26_n_0\,
      S(2) => \actual_update_frequency[23]_i_27_n_0\,
      S(1) => \actual_update_frequency[23]_i_28_n_0\,
      S(0) => \actual_update_frequency[23]_i_29_n_0\
    );
\actual_update_frequency_reg[23]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[23]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[23]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[23]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[23]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[23]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[24]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[24]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[24]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[24]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[23]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[23]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[23]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[23]_i_25_n_7\,
      S(3) => \actual_update_frequency[23]_i_31_n_0\,
      S(2) => \actual_update_frequency[23]_i_32_n_0\,
      S(1) => \actual_update_frequency[23]_i_33_n_0\,
      S(0) => \actual_update_frequency[23]_i_34_n_0\
    );
\actual_update_frequency_reg[23]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[23]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[23]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[23]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[23]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[23]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[24]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[24]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[24]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[24]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[23]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[23]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[23]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[23]_i_30_n_7\,
      S(3) => \actual_update_frequency[23]_i_36_n_0\,
      S(2) => \actual_update_frequency[23]_i_37_n_0\,
      S(1) => \actual_update_frequency[23]_i_38_n_0\,
      S(0) => \actual_update_frequency[23]_i_39_n_0\
    );
\actual_update_frequency_reg[23]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[23]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[23]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[23]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[23]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[24]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[24]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[24]_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \actual_update_frequency_reg[23]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[23]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[23]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[23]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[23]_i_40_n_0\,
      S(2) => \actual_update_frequency[23]_i_41_n_0\,
      S(1) => \actual_update_frequency[23]_i_42_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[23]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[23]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[23]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[23]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[23]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[24]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[24]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[24]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[24]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[23]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[23]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[23]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[23]_i_5_n_7\,
      S(3) => \actual_update_frequency[23]_i_11_n_0\,
      S(2) => \actual_update_frequency[23]_i_12_n_0\,
      S(1) => \actual_update_frequency[23]_i_13_n_0\,
      S(0) => \actual_update_frequency[23]_i_14_n_0\
    );
\actual_update_frequency_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[24]_i_1_n_2\,
      Q => actual_update_frequency(24),
      R => '0'
    );
\actual_update_frequency_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[24]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[24]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[24]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[25]_i_2_n_3\,
      DI(0) => \actual_update_frequency_reg[25]_i_4_n_5\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[24]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[24]_i_3_n_0\,
      S(0) => \actual_update_frequency[24]_i_4_n_0\
    );
\actual_update_frequency_reg[24]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[24]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[24]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[24]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[24]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[24]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[25]_i_14_n_6\,
      DI(2) => \actual_update_frequency_reg[25]_i_14_n_7\,
      DI(1) => \actual_update_frequency_reg[25]_i_23_n_4\,
      DI(0) => \actual_update_frequency_reg[25]_i_23_n_5\,
      O(3) => \actual_update_frequency_reg[24]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[24]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[24]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[24]_i_10_n_7\,
      S(3) => \actual_update_frequency[24]_i_16_n_0\,
      S(2) => \actual_update_frequency[24]_i_17_n_0\,
      S(1) => \actual_update_frequency[24]_i_18_n_0\,
      S(0) => \actual_update_frequency[24]_i_19_n_0\
    );
\actual_update_frequency_reg[24]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[24]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[24]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[24]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[24]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[24]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[25]_i_23_n_6\,
      DI(2) => \actual_update_frequency_reg[25]_i_23_n_7\,
      DI(1) => \actual_update_frequency_reg[25]_i_32_n_4\,
      DI(0) => \actual_update_frequency_reg[25]_i_32_n_5\,
      O(3) => \actual_update_frequency_reg[24]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[24]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[24]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[24]_i_15_n_7\,
      S(3) => \actual_update_frequency[24]_i_21_n_0\,
      S(2) => \actual_update_frequency[24]_i_22_n_0\,
      S(1) => \actual_update_frequency[24]_i_23_n_0\,
      S(0) => \actual_update_frequency[24]_i_24_n_0\
    );
\actual_update_frequency_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[24]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[24]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[24]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[24]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[25]_i_4_n_6\,
      DI(2) => \actual_update_frequency_reg[25]_i_4_n_7\,
      DI(1) => \actual_update_frequency_reg[25]_i_5_n_4\,
      DI(0) => \actual_update_frequency_reg[25]_i_5_n_5\,
      O(3) => \actual_update_frequency_reg[24]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[24]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[24]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[24]_i_2_n_7\,
      S(3) => \actual_update_frequency[24]_i_6_n_0\,
      S(2) => \actual_update_frequency[24]_i_7_n_0\,
      S(1) => \actual_update_frequency[24]_i_8_n_0\,
      S(0) => \actual_update_frequency[24]_i_9_n_0\
    );
\actual_update_frequency_reg[24]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[24]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[24]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[24]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[24]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[24]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[25]_i_32_n_6\,
      DI(2) => \actual_update_frequency_reg[25]_i_32_n_7\,
      DI(1) => \actual_update_frequency_reg[25]_i_41_n_4\,
      DI(0) => \actual_update_frequency_reg[25]_i_41_n_5\,
      O(3) => \actual_update_frequency_reg[24]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[24]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[24]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[24]_i_20_n_7\,
      S(3) => \actual_update_frequency[24]_i_26_n_0\,
      S(2) => \actual_update_frequency[24]_i_27_n_0\,
      S(1) => \actual_update_frequency[24]_i_28_n_0\,
      S(0) => \actual_update_frequency[24]_i_29_n_0\
    );
\actual_update_frequency_reg[24]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[24]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[24]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[24]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[24]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[24]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[25]_i_41_n_6\,
      DI(2) => \actual_update_frequency_reg[25]_i_41_n_7\,
      DI(1) => \actual_update_frequency_reg[25]_i_50_n_4\,
      DI(0) => \actual_update_frequency_reg[25]_i_50_n_5\,
      O(3) => \actual_update_frequency_reg[24]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[24]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[24]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[24]_i_25_n_7\,
      S(3) => \actual_update_frequency[24]_i_31_n_0\,
      S(2) => \actual_update_frequency[24]_i_32_n_0\,
      S(1) => \actual_update_frequency[24]_i_33_n_0\,
      S(0) => \actual_update_frequency[24]_i_34_n_0\
    );
\actual_update_frequency_reg[24]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[24]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[24]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[24]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[24]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[24]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[25]_i_50_n_6\,
      DI(2) => \actual_update_frequency_reg[25]_i_50_n_7\,
      DI(1) => \actual_update_frequency_reg[25]_i_59_n_4\,
      DI(0) => \actual_update_frequency_reg[25]_i_59_n_5\,
      O(3) => \actual_update_frequency_reg[24]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[24]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[24]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[24]_i_30_n_7\,
      S(3) => \actual_update_frequency[24]_i_36_n_0\,
      S(2) => \actual_update_frequency[24]_i_37_n_0\,
      S(1) => \actual_update_frequency[24]_i_38_n_0\,
      S(0) => \actual_update_frequency[24]_i_39_n_0\
    );
\actual_update_frequency_reg[24]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[24]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[24]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[24]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[24]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[25]_i_2_n_3\,
      DI(3) => \actual_update_frequency_reg[25]_i_59_n_6\,
      DI(2) => \actual_update_frequency_reg[25]_i_59_n_7\,
      DI(1) => \actual_update_frequency[24]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \actual_update_frequency_reg[24]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[24]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[24]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[24]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[24]_i_41_n_0\,
      S(2) => \actual_update_frequency[24]_i_42_n_0\,
      S(1) => \actual_update_frequency[24]_i_43_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[24]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[24]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[24]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[24]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[24]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[24]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[25]_i_5_n_6\,
      DI(2) => \actual_update_frequency_reg[25]_i_5_n_7\,
      DI(1) => \actual_update_frequency_reg[25]_i_14_n_4\,
      DI(0) => \actual_update_frequency_reg[25]_i_14_n_5\,
      O(3) => \actual_update_frequency_reg[24]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[24]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[24]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[24]_i_5_n_7\,
      S(3) => \actual_update_frequency[24]_i_11_n_0\,
      S(2) => \actual_update_frequency[24]_i_12_n_0\,
      S(1) => \actual_update_frequency[24]_i_13_n_0\,
      S(0) => \actual_update_frequency[24]_i_14_n_0\
    );
\actual_update_frequency_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[25]_i_2_n_3\,
      Q => actual_update_frequency(25),
      R => '0'
    );
\actual_update_frequency_reg[25]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[25]_i_23_n_0\,
      CO(3) => \actual_update_frequency_reg[25]_i_14_n_0\,
      CO(2) => \actual_update_frequency_reg[25]_i_14_n_1\,
      CO(1) => \actual_update_frequency_reg[25]_i_14_n_2\,
      CO(0) => \actual_update_frequency_reg[25]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency[25]_i_24_n_0\,
      DI(2) => \actual_update_frequency[25]_i_25_n_0\,
      DI(1) => \actual_update_frequency[25]_i_26_n_0\,
      DI(0) => \actual_update_frequency[25]_i_27_n_0\,
      O(3) => \actual_update_frequency_reg[25]_i_14_n_4\,
      O(2) => \actual_update_frequency_reg[25]_i_14_n_5\,
      O(1) => \actual_update_frequency_reg[25]_i_14_n_6\,
      O(0) => \actual_update_frequency_reg[25]_i_14_n_7\,
      S(3) => \actual_update_frequency[25]_i_28_n_0\,
      S(2) => \actual_update_frequency[25]_i_29_n_0\,
      S(1) => \actual_update_frequency[25]_i_30_n_0\,
      S(0) => \actual_update_frequency[25]_i_31_n_0\
    );
\actual_update_frequency_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[25]_i_4_n_0\,
      CO(3 downto 1) => \NLW_actual_update_frequency_reg[25]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \actual_update_frequency_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_actual_update_frequency_reg[25]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\actual_update_frequency_reg[25]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[25]_i_32_n_0\,
      CO(3) => \actual_update_frequency_reg[25]_i_23_n_0\,
      CO(2) => \actual_update_frequency_reg[25]_i_23_n_1\,
      CO(1) => \actual_update_frequency_reg[25]_i_23_n_2\,
      CO(0) => \actual_update_frequency_reg[25]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency[25]_i_33_n_0\,
      DI(2) => \actual_update_frequency[25]_i_34_n_0\,
      DI(1) => \actual_update_frequency[25]_i_35_n_0\,
      DI(0) => \actual_update_frequency[25]_i_36_n_0\,
      O(3) => \actual_update_frequency_reg[25]_i_23_n_4\,
      O(2) => \actual_update_frequency_reg[25]_i_23_n_5\,
      O(1) => \actual_update_frequency_reg[25]_i_23_n_6\,
      O(0) => \actual_update_frequency_reg[25]_i_23_n_7\,
      S(3) => \actual_update_frequency[25]_i_37_n_0\,
      S(2) => \actual_update_frequency[25]_i_38_n_0\,
      S(1) => \actual_update_frequency[25]_i_39_n_0\,
      S(0) => \actual_update_frequency[25]_i_40_n_0\
    );
\actual_update_frequency_reg[25]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[25]_i_41_n_0\,
      CO(3) => \actual_update_frequency_reg[25]_i_32_n_0\,
      CO(2) => \actual_update_frequency_reg[25]_i_32_n_1\,
      CO(1) => \actual_update_frequency_reg[25]_i_32_n_2\,
      CO(0) => \actual_update_frequency_reg[25]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency[25]_i_42_n_0\,
      DI(2) => \actual_update_frequency[25]_i_43_n_0\,
      DI(1) => \actual_update_frequency[25]_i_44_n_0\,
      DI(0) => \actual_update_frequency[25]_i_45_n_0\,
      O(3) => \actual_update_frequency_reg[25]_i_32_n_4\,
      O(2) => \actual_update_frequency_reg[25]_i_32_n_5\,
      O(1) => \actual_update_frequency_reg[25]_i_32_n_6\,
      O(0) => \actual_update_frequency_reg[25]_i_32_n_7\,
      S(3) => \actual_update_frequency[25]_i_46_n_0\,
      S(2) => \actual_update_frequency[25]_i_47_n_0\,
      S(1) => \actual_update_frequency[25]_i_48_n_0\,
      S(0) => \actual_update_frequency[25]_i_49_n_0\
    );
\actual_update_frequency_reg[25]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[25]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[25]_i_4_n_0\,
      CO(2) => \actual_update_frequency_reg[25]_i_4_n_1\,
      CO(1) => \actual_update_frequency_reg[25]_i_4_n_2\,
      CO(0) => \actual_update_frequency_reg[25]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency[25]_i_6_n_0\,
      DI(2) => \actual_update_frequency[25]_i_7_n_0\,
      DI(1) => \actual_update_frequency[25]_i_8_n_0\,
      DI(0) => \actual_update_frequency[25]_i_9_n_0\,
      O(3) => \actual_update_frequency_reg[25]_i_4_n_4\,
      O(2) => \actual_update_frequency_reg[25]_i_4_n_5\,
      O(1) => \actual_update_frequency_reg[25]_i_4_n_6\,
      O(0) => \actual_update_frequency_reg[25]_i_4_n_7\,
      S(3) => \actual_update_frequency[25]_i_10_n_0\,
      S(2) => \actual_update_frequency[25]_i_11_n_0\,
      S(1) => \actual_update_frequency[25]_i_12_n_0\,
      S(0) => \actual_update_frequency[25]_i_13_n_0\
    );
\actual_update_frequency_reg[25]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[25]_i_50_n_0\,
      CO(3) => \actual_update_frequency_reg[25]_i_41_n_0\,
      CO(2) => \actual_update_frequency_reg[25]_i_41_n_1\,
      CO(1) => \actual_update_frequency_reg[25]_i_41_n_2\,
      CO(0) => \actual_update_frequency_reg[25]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency[25]_i_51_n_0\,
      DI(2) => \actual_update_frequency[25]_i_52_n_0\,
      DI(1) => \actual_update_frequency[25]_i_53_n_0\,
      DI(0) => \actual_update_frequency[25]_i_54_n_0\,
      O(3) => \actual_update_frequency_reg[25]_i_41_n_4\,
      O(2) => \actual_update_frequency_reg[25]_i_41_n_5\,
      O(1) => \actual_update_frequency_reg[25]_i_41_n_6\,
      O(0) => \actual_update_frequency_reg[25]_i_41_n_7\,
      S(3) => \actual_update_frequency[25]_i_55_n_0\,
      S(2) => \actual_update_frequency[25]_i_56_n_0\,
      S(1) => \actual_update_frequency[25]_i_57_n_0\,
      S(0) => \actual_update_frequency[25]_i_58_n_0\
    );
\actual_update_frequency_reg[25]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[25]_i_14_n_0\,
      CO(3) => \actual_update_frequency_reg[25]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[25]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[25]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[25]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency[25]_i_15_n_0\,
      DI(2) => \actual_update_frequency[25]_i_16_n_0\,
      DI(1) => \actual_update_frequency[25]_i_17_n_0\,
      DI(0) => \actual_update_frequency[25]_i_18_n_0\,
      O(3) => \actual_update_frequency_reg[25]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[25]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[25]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[25]_i_5_n_7\,
      S(3) => \actual_update_frequency[25]_i_19_n_0\,
      S(2) => \actual_update_frequency[25]_i_20_n_0\,
      S(1) => \actual_update_frequency[25]_i_21_n_0\,
      S(0) => \actual_update_frequency[25]_i_22_n_0\
    );
\actual_update_frequency_reg[25]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[25]_i_59_n_0\,
      CO(3) => \actual_update_frequency_reg[25]_i_50_n_0\,
      CO(2) => \actual_update_frequency_reg[25]_i_50_n_1\,
      CO(1) => \actual_update_frequency_reg[25]_i_50_n_2\,
      CO(0) => \actual_update_frequency_reg[25]_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency[25]_i_60_n_0\,
      DI(2) => \actual_update_frequency[25]_i_61_n_0\,
      DI(1) => \actual_update_frequency[25]_i_62_n_0\,
      DI(0) => \actual_update_frequency[25]_i_63_n_0\,
      O(3) => \actual_update_frequency_reg[25]_i_50_n_4\,
      O(2) => \actual_update_frequency_reg[25]_i_50_n_5\,
      O(1) => \actual_update_frequency_reg[25]_i_50_n_6\,
      O(0) => \actual_update_frequency_reg[25]_i_50_n_7\,
      S(3) => \actual_update_frequency[25]_i_64_n_0\,
      S(2) => \actual_update_frequency[25]_i_65_n_0\,
      S(1) => \actual_update_frequency[25]_i_66_n_0\,
      S(0) => \actual_update_frequency[25]_i_67_n_0\
    );
\actual_update_frequency_reg[25]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[25]_i_59_n_0\,
      CO(2) => \actual_update_frequency_reg[25]_i_59_n_1\,
      CO(1) => \actual_update_frequency_reg[25]_i_59_n_2\,
      CO(0) => \actual_update_frequency_reg[25]_i_59_n_3\,
      CYINIT => '1',
      DI(3) => \actual_update_frequency[25]_i_68_n_0\,
      DI(2) => \actual_update_frequency[25]_i_69_n_0\,
      DI(1) => \actual_update_frequency[25]_i_70_n_0\,
      DI(0) => \actual_update_frequency[25]_i_71_n_0\,
      O(3) => \actual_update_frequency_reg[25]_i_59_n_4\,
      O(2) => \actual_update_frequency_reg[25]_i_59_n_5\,
      O(1) => \actual_update_frequency_reg[25]_i_59_n_6\,
      O(0) => \actual_update_frequency_reg[25]_i_59_n_7\,
      S(3) => \actual_update_frequency[25]_i_72_n_0\,
      S(2) => \actual_update_frequency[25]_i_73_n_0\,
      S(1) => \actual_update_frequency[25]_i_74_n_0\,
      S(0) => counter_reg(0)
    );
\actual_update_frequency_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[2]_i_1_n_2\,
      Q => actual_update_frequency(2),
      R => '0'
    );
\actual_update_frequency_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[2]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[2]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[2]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[3]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[3]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[2]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[2]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[2]_i_3_n_0\,
      S(0) => \actual_update_frequency[2]_i_4_n_0\
    );
\actual_update_frequency_reg[2]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[2]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[2]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[2]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[2]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[2]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[3]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[3]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[3]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[3]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[2]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[2]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[2]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[2]_i_10_n_7\,
      S(3) => \actual_update_frequency[2]_i_16_n_0\,
      S(2) => \actual_update_frequency[2]_i_17_n_0\,
      S(1) => \actual_update_frequency[2]_i_18_n_0\,
      S(0) => \actual_update_frequency[2]_i_19_n_0\
    );
\actual_update_frequency_reg[2]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[2]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[2]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[2]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[2]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[2]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[3]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[3]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[3]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[3]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[2]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[2]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[2]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[2]_i_15_n_7\,
      S(3) => \actual_update_frequency[2]_i_21_n_0\,
      S(2) => \actual_update_frequency[2]_i_22_n_0\,
      S(1) => \actual_update_frequency[2]_i_23_n_0\,
      S(0) => \actual_update_frequency[2]_i_24_n_0\
    );
\actual_update_frequency_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[2]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[2]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[2]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[2]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[3]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[3]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[3]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[3]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[2]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[2]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[2]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[2]_i_2_n_7\,
      S(3) => \actual_update_frequency[2]_i_6_n_0\,
      S(2) => \actual_update_frequency[2]_i_7_n_0\,
      S(1) => \actual_update_frequency[2]_i_8_n_0\,
      S(0) => \actual_update_frequency[2]_i_9_n_0\
    );
\actual_update_frequency_reg[2]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[2]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[2]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[2]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[2]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[2]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[3]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[3]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[3]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[3]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[2]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[2]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[2]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[2]_i_20_n_7\,
      S(3) => \actual_update_frequency[2]_i_26_n_0\,
      S(2) => \actual_update_frequency[2]_i_27_n_0\,
      S(1) => \actual_update_frequency[2]_i_28_n_0\,
      S(0) => \actual_update_frequency[2]_i_29_n_0\
    );
\actual_update_frequency_reg[2]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[2]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[2]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[2]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[2]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[2]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[3]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[3]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[3]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[3]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[2]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[2]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[2]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[2]_i_25_n_7\,
      S(3) => \actual_update_frequency[2]_i_31_n_0\,
      S(2) => \actual_update_frequency[2]_i_32_n_0\,
      S(1) => \actual_update_frequency[2]_i_33_n_0\,
      S(0) => \actual_update_frequency[2]_i_34_n_0\
    );
\actual_update_frequency_reg[2]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[2]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[2]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[2]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[2]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[2]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[3]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[3]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[3]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[3]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[2]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[2]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[2]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[2]_i_30_n_7\,
      S(3) => \actual_update_frequency[2]_i_36_n_0\,
      S(2) => \actual_update_frequency[2]_i_37_n_0\,
      S(1) => \actual_update_frequency[2]_i_38_n_0\,
      S(0) => \actual_update_frequency[2]_i_39_n_0\
    );
\actual_update_frequency_reg[2]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[2]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[2]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[2]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[2]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[3]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[3]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[3]_i_35_n_6\,
      DI(1) => \actual_update_frequency[2]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \actual_update_frequency_reg[2]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[2]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[2]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[2]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[2]_i_41_n_0\,
      S(2) => \actual_update_frequency[2]_i_42_n_0\,
      S(1) => \actual_update_frequency[2]_i_43_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[2]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[2]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[2]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[2]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[2]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[2]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[3]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[3]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[3]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[3]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[2]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[2]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[2]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[2]_i_5_n_7\,
      S(3) => \actual_update_frequency[2]_i_11_n_0\,
      S(2) => \actual_update_frequency[2]_i_12_n_0\,
      S(1) => \actual_update_frequency[2]_i_13_n_0\,
      S(0) => \actual_update_frequency[2]_i_14_n_0\
    );
\actual_update_frequency_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[3]_i_1_n_2\,
      Q => actual_update_frequency(3),
      R => '0'
    );
\actual_update_frequency_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[3]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[3]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[3]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[4]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[4]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[3]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[3]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[3]_i_3_n_0\,
      S(0) => \actual_update_frequency[3]_i_4_n_0\
    );
\actual_update_frequency_reg[3]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[3]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[3]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[3]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[3]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[3]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[4]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[4]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[4]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[4]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[3]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[3]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[3]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[3]_i_10_n_7\,
      S(3) => \actual_update_frequency[3]_i_16_n_0\,
      S(2) => \actual_update_frequency[3]_i_17_n_0\,
      S(1) => \actual_update_frequency[3]_i_18_n_0\,
      S(0) => \actual_update_frequency[3]_i_19_n_0\
    );
\actual_update_frequency_reg[3]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[3]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[3]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[3]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[3]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[3]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[4]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[4]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[4]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[4]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[3]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[3]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[3]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[3]_i_15_n_7\,
      S(3) => \actual_update_frequency[3]_i_21_n_0\,
      S(2) => \actual_update_frequency[3]_i_22_n_0\,
      S(1) => \actual_update_frequency[3]_i_23_n_0\,
      S(0) => \actual_update_frequency[3]_i_24_n_0\
    );
\actual_update_frequency_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[3]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[3]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[3]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[3]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[4]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[4]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[4]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[4]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[3]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[3]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[3]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[3]_i_2_n_7\,
      S(3) => \actual_update_frequency[3]_i_6_n_0\,
      S(2) => \actual_update_frequency[3]_i_7_n_0\,
      S(1) => \actual_update_frequency[3]_i_8_n_0\,
      S(0) => \actual_update_frequency[3]_i_9_n_0\
    );
\actual_update_frequency_reg[3]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[3]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[3]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[3]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[3]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[3]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[4]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[4]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[4]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[4]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[3]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[3]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[3]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[3]_i_20_n_7\,
      S(3) => \actual_update_frequency[3]_i_26_n_0\,
      S(2) => \actual_update_frequency[3]_i_27_n_0\,
      S(1) => \actual_update_frequency[3]_i_28_n_0\,
      S(0) => \actual_update_frequency[3]_i_29_n_0\
    );
\actual_update_frequency_reg[3]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[3]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[3]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[3]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[3]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[3]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[4]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[4]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[4]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[4]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[3]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[3]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[3]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[3]_i_25_n_7\,
      S(3) => \actual_update_frequency[3]_i_31_n_0\,
      S(2) => \actual_update_frequency[3]_i_32_n_0\,
      S(1) => \actual_update_frequency[3]_i_33_n_0\,
      S(0) => \actual_update_frequency[3]_i_34_n_0\
    );
\actual_update_frequency_reg[3]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[3]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[3]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[3]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[3]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[3]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[4]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[4]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[4]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[4]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[3]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[3]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[3]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[3]_i_30_n_7\,
      S(3) => \actual_update_frequency[3]_i_36_n_0\,
      S(2) => \actual_update_frequency[3]_i_37_n_0\,
      S(1) => \actual_update_frequency[3]_i_38_n_0\,
      S(0) => \actual_update_frequency[3]_i_39_n_0\
    );
\actual_update_frequency_reg[3]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[3]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[3]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[3]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[3]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[4]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[4]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[4]_i_35_n_6\,
      DI(1) => \actual_update_frequency[3]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \actual_update_frequency_reg[3]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[3]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[3]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[3]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[3]_i_41_n_0\,
      S(2) => \actual_update_frequency[3]_i_42_n_0\,
      S(1) => \actual_update_frequency[3]_i_43_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[3]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[3]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[3]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[3]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[3]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[4]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[4]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[4]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[4]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[3]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[3]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[3]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[3]_i_5_n_7\,
      S(3) => \actual_update_frequency[3]_i_11_n_0\,
      S(2) => \actual_update_frequency[3]_i_12_n_0\,
      S(1) => \actual_update_frequency[3]_i_13_n_0\,
      S(0) => \actual_update_frequency[3]_i_14_n_0\
    );
\actual_update_frequency_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[4]_i_1_n_2\,
      Q => actual_update_frequency(4),
      R => '0'
    );
\actual_update_frequency_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[4]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[4]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[4]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[5]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[5]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[4]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[4]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[4]_i_3_n_0\,
      S(0) => \actual_update_frequency[4]_i_4_n_0\
    );
\actual_update_frequency_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[4]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[4]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[4]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[4]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[4]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[5]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[5]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[5]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[5]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[4]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[4]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[4]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[4]_i_10_n_7\,
      S(3) => \actual_update_frequency[4]_i_16_n_0\,
      S(2) => \actual_update_frequency[4]_i_17_n_0\,
      S(1) => \actual_update_frequency[4]_i_18_n_0\,
      S(0) => \actual_update_frequency[4]_i_19_n_0\
    );
\actual_update_frequency_reg[4]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[4]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[4]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[4]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[4]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[4]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[5]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[5]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[5]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[5]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[4]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[4]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[4]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[4]_i_15_n_7\,
      S(3) => \actual_update_frequency[4]_i_21_n_0\,
      S(2) => \actual_update_frequency[4]_i_22_n_0\,
      S(1) => \actual_update_frequency[4]_i_23_n_0\,
      S(0) => \actual_update_frequency[4]_i_24_n_0\
    );
\actual_update_frequency_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[4]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[4]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[4]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[4]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[5]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[5]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[5]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[5]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[4]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[4]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[4]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[4]_i_2_n_7\,
      S(3) => \actual_update_frequency[4]_i_6_n_0\,
      S(2) => \actual_update_frequency[4]_i_7_n_0\,
      S(1) => \actual_update_frequency[4]_i_8_n_0\,
      S(0) => \actual_update_frequency[4]_i_9_n_0\
    );
\actual_update_frequency_reg[4]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[4]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[4]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[4]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[4]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[4]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[5]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[5]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[5]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[5]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[4]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[4]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[4]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[4]_i_20_n_7\,
      S(3) => \actual_update_frequency[4]_i_26_n_0\,
      S(2) => \actual_update_frequency[4]_i_27_n_0\,
      S(1) => \actual_update_frequency[4]_i_28_n_0\,
      S(0) => \actual_update_frequency[4]_i_29_n_0\
    );
\actual_update_frequency_reg[4]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[4]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[4]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[4]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[4]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[4]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[5]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[5]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[5]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[5]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[4]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[4]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[4]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[4]_i_25_n_7\,
      S(3) => \actual_update_frequency[4]_i_31_n_0\,
      S(2) => \actual_update_frequency[4]_i_32_n_0\,
      S(1) => \actual_update_frequency[4]_i_33_n_0\,
      S(0) => \actual_update_frequency[4]_i_34_n_0\
    );
\actual_update_frequency_reg[4]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[4]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[4]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[4]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[4]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[4]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[5]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[5]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[5]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[5]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[4]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[4]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[4]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[4]_i_30_n_7\,
      S(3) => \actual_update_frequency[4]_i_36_n_0\,
      S(2) => \actual_update_frequency[4]_i_37_n_0\,
      S(1) => \actual_update_frequency[4]_i_38_n_0\,
      S(0) => \actual_update_frequency[4]_i_39_n_0\
    );
\actual_update_frequency_reg[4]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[4]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[4]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[4]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[4]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[5]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[5]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[5]_i_35_n_6\,
      DI(1) => \actual_update_frequency[4]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \actual_update_frequency_reg[4]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[4]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[4]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[4]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[4]_i_41_n_0\,
      S(2) => \actual_update_frequency[4]_i_42_n_0\,
      S(1) => \actual_update_frequency[4]_i_43_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[4]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[4]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[4]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[4]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[4]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[4]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[5]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[5]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[5]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[5]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[4]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[4]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[4]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[4]_i_5_n_7\,
      S(3) => \actual_update_frequency[4]_i_11_n_0\,
      S(2) => \actual_update_frequency[4]_i_12_n_0\,
      S(1) => \actual_update_frequency[4]_i_13_n_0\,
      S(0) => \actual_update_frequency[4]_i_14_n_0\
    );
\actual_update_frequency_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[5]_i_1_n_2\,
      Q => actual_update_frequency(5),
      R => '0'
    );
\actual_update_frequency_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[5]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[5]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[5]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[6]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[6]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[5]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[5]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[5]_i_3_n_0\,
      S(0) => \actual_update_frequency[5]_i_4_n_0\
    );
\actual_update_frequency_reg[5]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[5]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[5]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[5]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[5]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[5]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[6]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[6]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[6]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[6]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[5]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[5]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[5]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[5]_i_10_n_7\,
      S(3) => \actual_update_frequency[5]_i_16_n_0\,
      S(2) => \actual_update_frequency[5]_i_17_n_0\,
      S(1) => \actual_update_frequency[5]_i_18_n_0\,
      S(0) => \actual_update_frequency[5]_i_19_n_0\
    );
\actual_update_frequency_reg[5]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[5]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[5]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[5]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[5]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[5]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[6]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[6]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[6]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[6]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[5]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[5]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[5]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[5]_i_15_n_7\,
      S(3) => \actual_update_frequency[5]_i_21_n_0\,
      S(2) => \actual_update_frequency[5]_i_22_n_0\,
      S(1) => \actual_update_frequency[5]_i_23_n_0\,
      S(0) => \actual_update_frequency[5]_i_24_n_0\
    );
\actual_update_frequency_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[5]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[5]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[5]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[5]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[6]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[6]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[6]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[6]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[5]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[5]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[5]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[5]_i_2_n_7\,
      S(3) => \actual_update_frequency[5]_i_6_n_0\,
      S(2) => \actual_update_frequency[5]_i_7_n_0\,
      S(1) => \actual_update_frequency[5]_i_8_n_0\,
      S(0) => \actual_update_frequency[5]_i_9_n_0\
    );
\actual_update_frequency_reg[5]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[5]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[5]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[5]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[5]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[5]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[6]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[6]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[6]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[6]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[5]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[5]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[5]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[5]_i_20_n_7\,
      S(3) => \actual_update_frequency[5]_i_26_n_0\,
      S(2) => \actual_update_frequency[5]_i_27_n_0\,
      S(1) => \actual_update_frequency[5]_i_28_n_0\,
      S(0) => \actual_update_frequency[5]_i_29_n_0\
    );
\actual_update_frequency_reg[5]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[5]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[5]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[5]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[5]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[5]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[6]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[6]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[6]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[6]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[5]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[5]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[5]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[5]_i_25_n_7\,
      S(3) => \actual_update_frequency[5]_i_31_n_0\,
      S(2) => \actual_update_frequency[5]_i_32_n_0\,
      S(1) => \actual_update_frequency[5]_i_33_n_0\,
      S(0) => \actual_update_frequency[5]_i_34_n_0\
    );
\actual_update_frequency_reg[5]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[5]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[5]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[5]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[5]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[5]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[6]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[6]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[6]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[6]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[5]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[5]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[5]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[5]_i_30_n_7\,
      S(3) => \actual_update_frequency[5]_i_36_n_0\,
      S(2) => \actual_update_frequency[5]_i_37_n_0\,
      S(1) => \actual_update_frequency[5]_i_38_n_0\,
      S(0) => \actual_update_frequency[5]_i_39_n_0\
    );
\actual_update_frequency_reg[5]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[5]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[5]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[5]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[5]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[6]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[6]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[6]_i_35_n_6\,
      DI(1) => \actual_update_frequency[5]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \actual_update_frequency_reg[5]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[5]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[5]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[5]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[5]_i_41_n_0\,
      S(2) => \actual_update_frequency[5]_i_42_n_0\,
      S(1) => \actual_update_frequency[5]_i_43_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[5]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[5]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[5]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[5]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[5]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[6]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[6]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[6]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[6]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[5]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[5]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[5]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[5]_i_5_n_7\,
      S(3) => \actual_update_frequency[5]_i_11_n_0\,
      S(2) => \actual_update_frequency[5]_i_12_n_0\,
      S(1) => \actual_update_frequency[5]_i_13_n_0\,
      S(0) => \actual_update_frequency[5]_i_14_n_0\
    );
\actual_update_frequency_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[6]_i_1_n_2\,
      Q => actual_update_frequency(6),
      R => '0'
    );
\actual_update_frequency_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[6]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[6]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[7]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[7]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[6]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[6]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[6]_i_3_n_0\,
      S(0) => \actual_update_frequency[6]_i_4_n_0\
    );
\actual_update_frequency_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[6]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[6]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[6]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[6]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[7]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[7]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[7]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[7]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[6]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[6]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[6]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[6]_i_10_n_7\,
      S(3) => \actual_update_frequency[6]_i_16_n_0\,
      S(2) => \actual_update_frequency[6]_i_17_n_0\,
      S(1) => \actual_update_frequency[6]_i_18_n_0\,
      S(0) => \actual_update_frequency[6]_i_19_n_0\
    );
\actual_update_frequency_reg[6]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[6]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[6]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[6]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[6]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[6]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[7]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[7]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[7]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[7]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[6]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[6]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[6]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[6]_i_15_n_7\,
      S(3) => \actual_update_frequency[6]_i_21_n_0\,
      S(2) => \actual_update_frequency[6]_i_22_n_0\,
      S(1) => \actual_update_frequency[6]_i_23_n_0\,
      S(0) => \actual_update_frequency[6]_i_24_n_0\
    );
\actual_update_frequency_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[6]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[6]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[6]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[6]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[7]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[7]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[7]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[7]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[6]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[6]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[6]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[6]_i_2_n_7\,
      S(3) => \actual_update_frequency[6]_i_6_n_0\,
      S(2) => \actual_update_frequency[6]_i_7_n_0\,
      S(1) => \actual_update_frequency[6]_i_8_n_0\,
      S(0) => \actual_update_frequency[6]_i_9_n_0\
    );
\actual_update_frequency_reg[6]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[6]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[6]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[6]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[6]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[6]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[7]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[7]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[7]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[7]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[6]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[6]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[6]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[6]_i_20_n_7\,
      S(3) => \actual_update_frequency[6]_i_26_n_0\,
      S(2) => \actual_update_frequency[6]_i_27_n_0\,
      S(1) => \actual_update_frequency[6]_i_28_n_0\,
      S(0) => \actual_update_frequency[6]_i_29_n_0\
    );
\actual_update_frequency_reg[6]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[6]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[6]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[6]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[6]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[6]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[7]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[7]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[7]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[7]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[6]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[6]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[6]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[6]_i_25_n_7\,
      S(3) => \actual_update_frequency[6]_i_31_n_0\,
      S(2) => \actual_update_frequency[6]_i_32_n_0\,
      S(1) => \actual_update_frequency[6]_i_33_n_0\,
      S(0) => \actual_update_frequency[6]_i_34_n_0\
    );
\actual_update_frequency_reg[6]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[6]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[6]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[6]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[6]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[6]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[7]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[7]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[7]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[7]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[6]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[6]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[6]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[6]_i_30_n_7\,
      S(3) => \actual_update_frequency[6]_i_36_n_0\,
      S(2) => \actual_update_frequency[6]_i_37_n_0\,
      S(1) => \actual_update_frequency[6]_i_38_n_0\,
      S(0) => \actual_update_frequency[6]_i_39_n_0\
    );
\actual_update_frequency_reg[6]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[6]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[6]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[6]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[6]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[7]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[7]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[7]_i_35_n_6\,
      DI(1) => \actual_update_frequency[6]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \actual_update_frequency_reg[6]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[6]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[6]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[6]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[6]_i_41_n_0\,
      S(2) => \actual_update_frequency[6]_i_42_n_0\,
      S(1) => \actual_update_frequency[6]_i_43_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[6]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[6]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[6]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[6]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[6]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[6]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[7]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[7]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[7]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[7]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[6]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[6]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[6]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[6]_i_5_n_7\,
      S(3) => \actual_update_frequency[6]_i_11_n_0\,
      S(2) => \actual_update_frequency[6]_i_12_n_0\,
      S(1) => \actual_update_frequency[6]_i_13_n_0\,
      S(0) => \actual_update_frequency[6]_i_14_n_0\
    );
\actual_update_frequency_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[7]_i_1_n_2\,
      Q => actual_update_frequency(7),
      R => '0'
    );
\actual_update_frequency_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[7]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[7]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[7]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[8]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[8]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[7]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[7]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[7]_i_3_n_0\,
      S(0) => \actual_update_frequency[7]_i_4_n_0\
    );
\actual_update_frequency_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[7]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[7]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[7]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[7]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[8]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[8]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[8]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[8]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[7]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[7]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[7]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[7]_i_10_n_7\,
      S(3) => \actual_update_frequency[7]_i_16_n_0\,
      S(2) => \actual_update_frequency[7]_i_17_n_0\,
      S(1) => \actual_update_frequency[7]_i_18_n_0\,
      S(0) => \actual_update_frequency[7]_i_19_n_0\
    );
\actual_update_frequency_reg[7]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[7]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[7]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[7]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[7]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[7]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[8]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[8]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[8]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[8]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[7]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[7]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[7]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[7]_i_15_n_7\,
      S(3) => \actual_update_frequency[7]_i_21_n_0\,
      S(2) => \actual_update_frequency[7]_i_22_n_0\,
      S(1) => \actual_update_frequency[7]_i_23_n_0\,
      S(0) => \actual_update_frequency[7]_i_24_n_0\
    );
\actual_update_frequency_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[7]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[7]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[7]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[7]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[8]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[8]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[8]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[8]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[7]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[7]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[7]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[7]_i_2_n_7\,
      S(3) => \actual_update_frequency[7]_i_6_n_0\,
      S(2) => \actual_update_frequency[7]_i_7_n_0\,
      S(1) => \actual_update_frequency[7]_i_8_n_0\,
      S(0) => \actual_update_frequency[7]_i_9_n_0\
    );
\actual_update_frequency_reg[7]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[7]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[7]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[7]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[7]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[7]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[8]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[8]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[8]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[8]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[7]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[7]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[7]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[7]_i_20_n_7\,
      S(3) => \actual_update_frequency[7]_i_26_n_0\,
      S(2) => \actual_update_frequency[7]_i_27_n_0\,
      S(1) => \actual_update_frequency[7]_i_28_n_0\,
      S(0) => \actual_update_frequency[7]_i_29_n_0\
    );
\actual_update_frequency_reg[7]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[7]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[7]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[7]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[7]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[7]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[8]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[8]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[8]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[8]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[7]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[7]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[7]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[7]_i_25_n_7\,
      S(3) => \actual_update_frequency[7]_i_31_n_0\,
      S(2) => \actual_update_frequency[7]_i_32_n_0\,
      S(1) => \actual_update_frequency[7]_i_33_n_0\,
      S(0) => \actual_update_frequency[7]_i_34_n_0\
    );
\actual_update_frequency_reg[7]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[7]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[7]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[7]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[7]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[7]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[8]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[8]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[8]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[8]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[7]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[7]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[7]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[7]_i_30_n_7\,
      S(3) => \actual_update_frequency[7]_i_36_n_0\,
      S(2) => \actual_update_frequency[7]_i_37_n_0\,
      S(1) => \actual_update_frequency[7]_i_38_n_0\,
      S(0) => \actual_update_frequency[7]_i_39_n_0\
    );
\actual_update_frequency_reg[7]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[7]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[7]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[7]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[7]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[8]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[8]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[8]_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \actual_update_frequency_reg[7]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[7]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[7]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[7]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[7]_i_40_n_0\,
      S(2) => \actual_update_frequency[7]_i_41_n_0\,
      S(1) => \actual_update_frequency[7]_i_42_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[7]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[7]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[7]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[7]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[8]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[8]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[8]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[8]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[7]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[7]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[7]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[7]_i_5_n_7\,
      S(3) => \actual_update_frequency[7]_i_11_n_0\,
      S(2) => \actual_update_frequency[7]_i_12_n_0\,
      S(1) => \actual_update_frequency[7]_i_13_n_0\,
      S(0) => \actual_update_frequency[7]_i_14_n_0\
    );
\actual_update_frequency_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[8]_i_1_n_2\,
      Q => actual_update_frequency(8),
      R => '0'
    );
\actual_update_frequency_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[8]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[8]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[9]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[9]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[8]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[8]_i_3_n_0\,
      S(0) => \actual_update_frequency[8]_i_4_n_0\
    );
\actual_update_frequency_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[8]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[8]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[8]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[8]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[8]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[9]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[9]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[9]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[9]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[8]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[8]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[8]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[8]_i_10_n_7\,
      S(3) => \actual_update_frequency[8]_i_16_n_0\,
      S(2) => \actual_update_frequency[8]_i_17_n_0\,
      S(1) => \actual_update_frequency[8]_i_18_n_0\,
      S(0) => \actual_update_frequency[8]_i_19_n_0\
    );
\actual_update_frequency_reg[8]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[8]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[8]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[8]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[8]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[8]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[9]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[9]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[9]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[9]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[8]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[8]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[8]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[8]_i_15_n_7\,
      S(3) => \actual_update_frequency[8]_i_21_n_0\,
      S(2) => \actual_update_frequency[8]_i_22_n_0\,
      S(1) => \actual_update_frequency[8]_i_23_n_0\,
      S(0) => \actual_update_frequency[8]_i_24_n_0\
    );
\actual_update_frequency_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[8]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[8]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[8]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[8]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[9]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[9]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[9]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[9]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[8]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[8]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[8]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[8]_i_2_n_7\,
      S(3) => \actual_update_frequency[8]_i_6_n_0\,
      S(2) => \actual_update_frequency[8]_i_7_n_0\,
      S(1) => \actual_update_frequency[8]_i_8_n_0\,
      S(0) => \actual_update_frequency[8]_i_9_n_0\
    );
\actual_update_frequency_reg[8]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[8]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[8]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[8]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[8]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[8]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[9]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[9]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[9]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[9]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[8]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[8]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[8]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[8]_i_20_n_7\,
      S(3) => \actual_update_frequency[8]_i_26_n_0\,
      S(2) => \actual_update_frequency[8]_i_27_n_0\,
      S(1) => \actual_update_frequency[8]_i_28_n_0\,
      S(0) => \actual_update_frequency[8]_i_29_n_0\
    );
\actual_update_frequency_reg[8]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[8]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[8]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[8]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[8]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[8]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[9]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[9]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[9]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[9]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[8]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[8]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[8]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[8]_i_25_n_7\,
      S(3) => \actual_update_frequency[8]_i_31_n_0\,
      S(2) => \actual_update_frequency[8]_i_32_n_0\,
      S(1) => \actual_update_frequency[8]_i_33_n_0\,
      S(0) => \actual_update_frequency[8]_i_34_n_0\
    );
\actual_update_frequency_reg[8]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[8]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[8]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[8]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[8]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[8]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[9]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[9]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[9]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[9]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[8]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[8]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[8]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[8]_i_30_n_7\,
      S(3) => \actual_update_frequency[8]_i_36_n_0\,
      S(2) => \actual_update_frequency[8]_i_37_n_0\,
      S(1) => \actual_update_frequency[8]_i_38_n_0\,
      S(0) => \actual_update_frequency[8]_i_39_n_0\
    );
\actual_update_frequency_reg[8]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[8]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[8]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[8]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[8]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[9]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[9]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[9]_i_35_n_6\,
      DI(1) => \actual_update_frequency[8]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \actual_update_frequency_reg[8]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[8]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[8]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[8]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[8]_i_41_n_0\,
      S(2) => \actual_update_frequency[8]_i_42_n_0\,
      S(1) => \actual_update_frequency[8]_i_43_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[8]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[8]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[8]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[8]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[9]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[9]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[9]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[9]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[8]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[8]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[8]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[8]_i_5_n_7\,
      S(3) => \actual_update_frequency[8]_i_11_n_0\,
      S(2) => \actual_update_frequency[8]_i_12_n_0\,
      S(1) => \actual_update_frequency[8]_i_13_n_0\,
      S(0) => \actual_update_frequency[8]_i_14_n_0\
    );
\actual_update_frequency_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_11,
      D => \actual_update_frequency_reg[9]_i_1_n_2\,
      Q => actual_update_frequency(9),
      R => '0'
    );
\actual_update_frequency_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[9]_i_2_n_0\,
      CO(3 downto 2) => \NLW_actual_update_frequency_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \actual_update_frequency_reg[9]_i_1_n_2\,
      CO(0) => \actual_update_frequency_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \actual_update_frequency_reg[10]_i_1_n_2\,
      DI(0) => \actual_update_frequency_reg[10]_i_2_n_4\,
      O(3 downto 1) => \NLW_actual_update_frequency_reg[9]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \actual_update_frequency_reg[9]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \actual_update_frequency[9]_i_3_n_0\,
      S(0) => \actual_update_frequency[9]_i_4_n_0\
    );
\actual_update_frequency_reg[9]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[9]_i_15_n_0\,
      CO(3) => \actual_update_frequency_reg[9]_i_10_n_0\,
      CO(2) => \actual_update_frequency_reg[9]_i_10_n_1\,
      CO(1) => \actual_update_frequency_reg[9]_i_10_n_2\,
      CO(0) => \actual_update_frequency_reg[9]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[10]_i_10_n_5\,
      DI(2) => \actual_update_frequency_reg[10]_i_10_n_6\,
      DI(1) => \actual_update_frequency_reg[10]_i_10_n_7\,
      DI(0) => \actual_update_frequency_reg[10]_i_15_n_4\,
      O(3) => \actual_update_frequency_reg[9]_i_10_n_4\,
      O(2) => \actual_update_frequency_reg[9]_i_10_n_5\,
      O(1) => \actual_update_frequency_reg[9]_i_10_n_6\,
      O(0) => \actual_update_frequency_reg[9]_i_10_n_7\,
      S(3) => \actual_update_frequency[9]_i_16_n_0\,
      S(2) => \actual_update_frequency[9]_i_17_n_0\,
      S(1) => \actual_update_frequency[9]_i_18_n_0\,
      S(0) => \actual_update_frequency[9]_i_19_n_0\
    );
\actual_update_frequency_reg[9]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[9]_i_20_n_0\,
      CO(3) => \actual_update_frequency_reg[9]_i_15_n_0\,
      CO(2) => \actual_update_frequency_reg[9]_i_15_n_1\,
      CO(1) => \actual_update_frequency_reg[9]_i_15_n_2\,
      CO(0) => \actual_update_frequency_reg[9]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[10]_i_15_n_5\,
      DI(2) => \actual_update_frequency_reg[10]_i_15_n_6\,
      DI(1) => \actual_update_frequency_reg[10]_i_15_n_7\,
      DI(0) => \actual_update_frequency_reg[10]_i_20_n_4\,
      O(3) => \actual_update_frequency_reg[9]_i_15_n_4\,
      O(2) => \actual_update_frequency_reg[9]_i_15_n_5\,
      O(1) => \actual_update_frequency_reg[9]_i_15_n_6\,
      O(0) => \actual_update_frequency_reg[9]_i_15_n_7\,
      S(3) => \actual_update_frequency[9]_i_21_n_0\,
      S(2) => \actual_update_frequency[9]_i_22_n_0\,
      S(1) => \actual_update_frequency[9]_i_23_n_0\,
      S(0) => \actual_update_frequency[9]_i_24_n_0\
    );
\actual_update_frequency_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[9]_i_5_n_0\,
      CO(3) => \actual_update_frequency_reg[9]_i_2_n_0\,
      CO(2) => \actual_update_frequency_reg[9]_i_2_n_1\,
      CO(1) => \actual_update_frequency_reg[9]_i_2_n_2\,
      CO(0) => \actual_update_frequency_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[10]_i_2_n_5\,
      DI(2) => \actual_update_frequency_reg[10]_i_2_n_6\,
      DI(1) => \actual_update_frequency_reg[10]_i_2_n_7\,
      DI(0) => \actual_update_frequency_reg[10]_i_5_n_4\,
      O(3) => \actual_update_frequency_reg[9]_i_2_n_4\,
      O(2) => \actual_update_frequency_reg[9]_i_2_n_5\,
      O(1) => \actual_update_frequency_reg[9]_i_2_n_6\,
      O(0) => \actual_update_frequency_reg[9]_i_2_n_7\,
      S(3) => \actual_update_frequency[9]_i_6_n_0\,
      S(2) => \actual_update_frequency[9]_i_7_n_0\,
      S(1) => \actual_update_frequency[9]_i_8_n_0\,
      S(0) => \actual_update_frequency[9]_i_9_n_0\
    );
\actual_update_frequency_reg[9]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[9]_i_25_n_0\,
      CO(3) => \actual_update_frequency_reg[9]_i_20_n_0\,
      CO(2) => \actual_update_frequency_reg[9]_i_20_n_1\,
      CO(1) => \actual_update_frequency_reg[9]_i_20_n_2\,
      CO(0) => \actual_update_frequency_reg[9]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[10]_i_20_n_5\,
      DI(2) => \actual_update_frequency_reg[10]_i_20_n_6\,
      DI(1) => \actual_update_frequency_reg[10]_i_20_n_7\,
      DI(0) => \actual_update_frequency_reg[10]_i_25_n_4\,
      O(3) => \actual_update_frequency_reg[9]_i_20_n_4\,
      O(2) => \actual_update_frequency_reg[9]_i_20_n_5\,
      O(1) => \actual_update_frequency_reg[9]_i_20_n_6\,
      O(0) => \actual_update_frequency_reg[9]_i_20_n_7\,
      S(3) => \actual_update_frequency[9]_i_26_n_0\,
      S(2) => \actual_update_frequency[9]_i_27_n_0\,
      S(1) => \actual_update_frequency[9]_i_28_n_0\,
      S(0) => \actual_update_frequency[9]_i_29_n_0\
    );
\actual_update_frequency_reg[9]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[9]_i_30_n_0\,
      CO(3) => \actual_update_frequency_reg[9]_i_25_n_0\,
      CO(2) => \actual_update_frequency_reg[9]_i_25_n_1\,
      CO(1) => \actual_update_frequency_reg[9]_i_25_n_2\,
      CO(0) => \actual_update_frequency_reg[9]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[10]_i_25_n_5\,
      DI(2) => \actual_update_frequency_reg[10]_i_25_n_6\,
      DI(1) => \actual_update_frequency_reg[10]_i_25_n_7\,
      DI(0) => \actual_update_frequency_reg[10]_i_30_n_4\,
      O(3) => \actual_update_frequency_reg[9]_i_25_n_4\,
      O(2) => \actual_update_frequency_reg[9]_i_25_n_5\,
      O(1) => \actual_update_frequency_reg[9]_i_25_n_6\,
      O(0) => \actual_update_frequency_reg[9]_i_25_n_7\,
      S(3) => \actual_update_frequency[9]_i_31_n_0\,
      S(2) => \actual_update_frequency[9]_i_32_n_0\,
      S(1) => \actual_update_frequency[9]_i_33_n_0\,
      S(0) => \actual_update_frequency[9]_i_34_n_0\
    );
\actual_update_frequency_reg[9]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[9]_i_35_n_0\,
      CO(3) => \actual_update_frequency_reg[9]_i_30_n_0\,
      CO(2) => \actual_update_frequency_reg[9]_i_30_n_1\,
      CO(1) => \actual_update_frequency_reg[9]_i_30_n_2\,
      CO(0) => \actual_update_frequency_reg[9]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[10]_i_30_n_5\,
      DI(2) => \actual_update_frequency_reg[10]_i_30_n_6\,
      DI(1) => \actual_update_frequency_reg[10]_i_30_n_7\,
      DI(0) => \actual_update_frequency_reg[10]_i_35_n_4\,
      O(3) => \actual_update_frequency_reg[9]_i_30_n_4\,
      O(2) => \actual_update_frequency_reg[9]_i_30_n_5\,
      O(1) => \actual_update_frequency_reg[9]_i_30_n_6\,
      O(0) => \actual_update_frequency_reg[9]_i_30_n_7\,
      S(3) => \actual_update_frequency[9]_i_36_n_0\,
      S(2) => \actual_update_frequency[9]_i_37_n_0\,
      S(1) => \actual_update_frequency[9]_i_38_n_0\,
      S(0) => \actual_update_frequency[9]_i_39_n_0\
    );
\actual_update_frequency_reg[9]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \actual_update_frequency_reg[9]_i_35_n_0\,
      CO(2) => \actual_update_frequency_reg[9]_i_35_n_1\,
      CO(1) => \actual_update_frequency_reg[9]_i_35_n_2\,
      CO(0) => \actual_update_frequency_reg[9]_i_35_n_3\,
      CYINIT => \actual_update_frequency_reg[10]_i_1_n_2\,
      DI(3) => \actual_update_frequency_reg[10]_i_35_n_5\,
      DI(2) => \actual_update_frequency_reg[10]_i_35_n_6\,
      DI(1) => \actual_update_frequency[9]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \actual_update_frequency_reg[9]_i_35_n_4\,
      O(2) => \actual_update_frequency_reg[9]_i_35_n_5\,
      O(1) => \actual_update_frequency_reg[9]_i_35_n_6\,
      O(0) => \NLW_actual_update_frequency_reg[9]_i_35_O_UNCONNECTED\(0),
      S(3) => \actual_update_frequency[9]_i_41_n_0\,
      S(2) => \actual_update_frequency[9]_i_42_n_0\,
      S(1) => \actual_update_frequency[9]_i_43_n_0\,
      S(0) => '1'
    );
\actual_update_frequency_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \actual_update_frequency_reg[9]_i_10_n_0\,
      CO(3) => \actual_update_frequency_reg[9]_i_5_n_0\,
      CO(2) => \actual_update_frequency_reg[9]_i_5_n_1\,
      CO(1) => \actual_update_frequency_reg[9]_i_5_n_2\,
      CO(0) => \actual_update_frequency_reg[9]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \actual_update_frequency_reg[10]_i_5_n_5\,
      DI(2) => \actual_update_frequency_reg[10]_i_5_n_6\,
      DI(1) => \actual_update_frequency_reg[10]_i_5_n_7\,
      DI(0) => \actual_update_frequency_reg[10]_i_10_n_4\,
      O(3) => \actual_update_frequency_reg[9]_i_5_n_4\,
      O(2) => \actual_update_frequency_reg[9]_i_5_n_5\,
      O(1) => \actual_update_frequency_reg[9]_i_5_n_6\,
      O(0) => \actual_update_frequency_reg[9]_i_5_n_7\,
      S(3) => \actual_update_frequency[9]_i_11_n_0\,
      S(2) => \actual_update_frequency[9]_i_12_n_0\,
      S(1) => \actual_update_frequency[9]_i_13_n_0\,
      S(0) => \actual_update_frequency[9]_i_14_n_0\
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => aw_en_reg_1,
      Q => \^aw_en_reg_0\,
      S => clear
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => myocontrol_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => clear
    );
\axi_awaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => axi_awready0,
      D => myocontrol_awaddr(8),
      Q => axi_awaddr(10),
      R => clear
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => axi_awready0,
      D => myocontrol_awaddr(0),
      Q => axi_awaddr(2),
      R => clear
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => axi_awready0,
      D => myocontrol_awaddr(1),
      Q => axi_awaddr(3),
      R => clear
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => axi_awready0,
      D => myocontrol_awaddr(2),
      Q => axi_awaddr(4),
      R => clear
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => axi_awready0,
      D => myocontrol_awaddr(3),
      Q => axi_awaddr(5),
      R => clear
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => axi_awready0,
      D => myocontrol_awaddr(4),
      Q => axi_awaddr(6),
      R => clear
    );
\axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => axi_awready0,
      D => myocontrol_awaddr(5),
      Q => axi_awaddr(7),
      R => clear
    );
\axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => axi_awready0,
      D => myocontrol_awaddr(6),
      Q => axi_awaddr(8),
      R => clear
    );
\axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => axi_awready0,
      D => myocontrol_awaddr(7),
      Q => axi_awaddr(9),
      R => clear
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => myocontrol_aresetn,
      O => clear
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => myocontrol_awvalid,
      I1 => myocontrol_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => \^aw_en_reg_0\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => clear
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => axi_bvalid_reg_0,
      Q => myocontrol_bvalid,
      R => clear
    );
\axi_rdata[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AC"
    )
        port map (
      I0 => p_32_in(0),
      I1 => data8(0),
      I2 => axi_awaddr(6),
      I3 => axi_awaddr(7),
      I4 => axi_awaddr(8),
      O => \axi_rdata[0]_i_10_n_0\
    );
\axi_rdata[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(0),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(0),
      O => \axi_rdata[0]_i_12_n_0\
    );
\axi_rdata[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][0]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][0]\,
      O => \axi_rdata[0]_i_13_n_0\
    );
\axi_rdata[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Ki_reg_n_0_[1][0]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Ki_reg_n_0_[0][0]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[0]_i_26_n_0\,
      O => data1(0)
    );
\axi_rdata[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \sp_reg_n_0_[1][0]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \sp_reg_n_0_[0][0]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[0]_i_27_n_0\,
      O => data3(0)
    );
\axi_rdata[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kp_reg_n_0_[1][0]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kp_reg_n_0_[0][0]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[0]_i_28_n_0\,
      O => data0(0)
    );
\axi_rdata[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kd_reg_n_0_[1][0]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kd_reg_n_0_[0][0]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[0]_i_29_n_0\,
      O => data2(0)
    );
\axi_rdata[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \outputNegMax_reg_n_0_[1][0]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \outputNegMax_reg_n_0_[0][0]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[0]_i_30_n_0\,
      O => data5(0)
    );
\axi_rdata[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IntegralNegMax_reg_n_0_[1][0]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \IntegralNegMax_reg_n_0_[0][0]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[0]_i_31_n_0\,
      O => data7(0)
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[0]_i_5_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][0]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][0]\,
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \outputPosMax_reg_n_0_[1][0]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \outputPosMax_reg_n_0_[0][0]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[0]_i_32_n_0\,
      O => data4(0)
    );
\axi_rdata[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IntegralPosMax_reg_n_0_[1][0]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \IntegralPosMax_reg_n_0_[0][0]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[0]_i_33_n_0\,
      O => data6(0)
    );
\axi_rdata[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \control_mode_reg_n_0_[1][0]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \control_mode_reg_n_0_[0][0]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[0]_i_34_n_0\,
      O => p_32_in(0)
    );
\axi_rdata[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \deadBand_reg_n_0_[1][0]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \deadBand_reg_n_0_[0][0]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[0]_i_35_n_0\,
      O => data8(0)
    );
\axi_rdata[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][0]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \displacements_reg_n_0_[0][0]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[0]_i_36_n_0\,
      O => data13(0)
    );
\axi_rdata[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][0]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][0]\,
      O => \axi_rdata[0]_i_26_n_0\
    );
\axi_rdata[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][0]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][0]\,
      O => \axi_rdata[0]_i_27_n_0\
    );
\axi_rdata[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][0]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][0]\,
      O => \axi_rdata[0]_i_28_n_0\
    );
\axi_rdata[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][0]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][0]\,
      O => \axi_rdata[0]_i_29_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330030BB000030BB"
    )
        port map (
      I0 => data20(0),
      I1 => \axi_rdata[3]_i_10_n_0\,
      I2 => \myo_brick_reg_n_0_[0]\,
      I3 => axi_awaddr(7),
      I4 => axi_awaddr(6),
      I5 => data19(0),
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][0]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][0]\,
      O => \axi_rdata[0]_i_30_n_0\
    );
\axi_rdata[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][0]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][0]\,
      O => \axi_rdata[0]_i_31_n_0\
    );
\axi_rdata[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][0]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][0]\,
      O => \axi_rdata[0]_i_32_n_0\
    );
\axi_rdata[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][0]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][0]\,
      O => \axi_rdata[0]_i_33_n_0\
    );
\axi_rdata[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \control_mode_reg_n_0_[3][0]\,
      O => \axi_rdata[0]_i_34_n_0\
    );
\axi_rdata[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][0]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][0]\,
      O => \axi_rdata[0]_i_35_n_0\
    );
\axi_rdata[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \displacements_reg_n_0_[2][0]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \displacements_reg_n_0_[3][0]\,
      O => \axi_rdata[0]_i_36_n_0\
    );
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][0]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][0]\,
      O => \axi_rdata[0]_i_5_n_0\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \myo_brick_encoder_multiplier_reg[1]_5\(0),
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \myo_brick_encoder_multiplier_reg[0]_4\(0),
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[0]_i_12_n_0\,
      O => data20(0)
    );
\axi_rdata[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \myo_brick_gear_box_ratio_reg_n_0_[1][0]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \myo_brick_gear_box_ratio_reg_n_0_[0][0]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[0]_i_13_n_0\,
      O => data19(0)
    );
\axi_rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data1(0),
      I1 => data3(0),
      I2 => data0(0),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => data2(0),
      O => \axi_rdata[0]_i_8_n_0\
    );
\axi_rdata[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data5(0),
      I1 => data7(0),
      I2 => data4(0),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => data6(0),
      O => \axi_rdata[0]_i_9_n_0\
    );
\axi_rdata[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[10]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][10]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][10]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[10]_i_10_n_0\
    );
\axi_rdata[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[10]_i_25_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][10]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][10]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[10]_i_11_n_0\
    );
\axi_rdata[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[10]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][10]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][10]\,
      O => \axi_rdata[10]_i_12_n_0\
    );
\axi_rdata[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][10]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \displacements_reg_n_0_[0][10]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[10]_i_27_n_0\,
      O => data13(10)
    );
\axi_rdata[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \currents_reg_n_0_[1][10]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \currents_reg_n_0_[0][10]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[10]_i_28_n_0\,
      O => data12(10)
    );
\axi_rdata[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[10]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \deadBand_reg_n_0_[0][10]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \deadBand_reg_n_0_[1][10]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[10]_i_16_n_0\
    );
\axi_rdata[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[10]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][10]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][10]\,
      O => \axi_rdata[10]_i_17_n_0\
    );
\axi_rdata[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[10]_i_32_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \velocitys_reg_n_0_[0][10]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \velocitys_reg_n_0_[1][10]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[10]_i_18_n_0\
    );
\axi_rdata[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data1(10),
      I1 => data3(10),
      I2 => data0(10),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => data2(10),
      O => \axi_rdata[10]_i_19_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[10]_i_6_n_0\,
      I3 => \axi_rdata[10]_i_7_n_0\,
      I4 => \axi_rdata[10]_i_8_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(10),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(10),
      O => \axi_rdata[10]_i_20_n_0\
    );
\axi_rdata[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][10]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][10]\,
      O => \axi_rdata[10]_i_21_n_0\
    );
\axi_rdata[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][10]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][10]\,
      O => \axi_rdata[10]_i_22_n_0\
    );
\axi_rdata[10]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][10]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][10]\,
      O => \axi_rdata[10]_i_23_n_0\
    );
\axi_rdata[10]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][10]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][10]\,
      O => \axi_rdata[10]_i_24_n_0\
    );
\axi_rdata[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][10]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][10]\,
      O => \axi_rdata[10]_i_25_n_0\
    );
\axi_rdata[10]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][10]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][10]\,
      O => \axi_rdata[10]_i_26_n_0\
    );
\axi_rdata[10]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \displacements_reg_n_0_[2][10]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \displacements_reg_n_0_[3][10]\,
      O => \axi_rdata[10]_i_27_n_0\
    );
\axi_rdata[10]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \currents_reg_n_0_[2][10]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \currents_reg_n_0_[3][10]\,
      O => \axi_rdata[10]_i_28_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[10]_i_9_n_0\,
      I3 => \axi_rdata[10]_i_10_n_0\,
      I4 => \axi_rdata[10]_i_11_n_0\,
      I5 => \axi_rdata[10]_i_12_n_0\,
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[10]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][10]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][10]\,
      O => \axi_rdata[10]_i_30_n_0\
    );
\axi_rdata[10]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][10]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][10]\,
      O => \axi_rdata[10]_i_31_n_0\
    );
\axi_rdata[10]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \velocitys_reg_n_0_[2][10]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \velocitys_reg_n_0_[3][10]\,
      O => \axi_rdata[10]_i_32_n_0\
    );
\axi_rdata[10]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Ki_reg_n_0_[1][10]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Ki_reg_n_0_[0][10]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[10]_i_37_n_0\,
      O => data1(10)
    );
\axi_rdata[10]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \sp_reg_n_0_[1][10]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \sp_reg_n_0_[0][10]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[10]_i_38_n_0\,
      O => data3(10)
    );
\axi_rdata[10]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kp_reg_n_0_[1][10]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kp_reg_n_0_[0][10]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[10]_i_39_n_0\,
      O => data0(10)
    );
\axi_rdata[10]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kd_reg_n_0_[1][10]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kd_reg_n_0_[0][10]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[10]_i_40_n_0\,
      O => data2(10)
    );
\axi_rdata[10]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][10]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][10]\,
      O => \axi_rdata[10]_i_37_n_0\
    );
\axi_rdata[10]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][10]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][10]\,
      O => \axi_rdata[10]_i_38_n_0\
    );
\axi_rdata[10]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][10]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][10]\,
      O => \axi_rdata[10]_i_39_n_0\
    );
\axi_rdata[10]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][10]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][10]\,
      O => \axi_rdata[10]_i_40_n_0\
    );
\axi_rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FF00FE0000"
    )
        port map (
      I0 => \axi_rdata[10]_i_16_n_0\,
      I1 => \axi_rdata[10]_i_17_n_0\,
      I2 => \axi_rdata[10]_i_18_n_0\,
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(9),
      I5 => \axi_rdata[10]_i_19_n_0\,
      O => \axi_rdata[10]_i_5_n_0\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[10]_i_20_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(10),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(10),
      O => \axi_rdata[10]_i_6_n_0\
    );
\axi_rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[10]_i_21_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][10]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][10]\,
      O => \axi_rdata[10]_i_7_n_0\
    );
\axi_rdata[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[10]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][10]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][10]\,
      O => \axi_rdata[10]_i_8_n_0\
    );
\axi_rdata[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[10]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][10]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][10]\,
      O => \axi_rdata[10]_i_9_n_0\
    );
\axi_rdata[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[11]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][11]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][11]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[11]_i_10_n_0\
    );
\axi_rdata[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[11]_i_25_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][11]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][11]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[11]_i_11_n_0\
    );
\axi_rdata[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[11]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][11]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][11]\,
      O => \axi_rdata[11]_i_12_n_0\
    );
\axi_rdata[11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][11]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \displacements_reg_n_0_[0][11]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[11]_i_27_n_0\,
      O => data13(11)
    );
\axi_rdata[11]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \currents_reg_n_0_[1][11]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \currents_reg_n_0_[0][11]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[11]_i_28_n_0\,
      O => data12(11)
    );
\axi_rdata[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[11]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \deadBand_reg_n_0_[0][11]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \deadBand_reg_n_0_[1][11]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[11]_i_16_n_0\
    );
\axi_rdata[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[11]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][11]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][11]\,
      O => \axi_rdata[11]_i_17_n_0\
    );
\axi_rdata[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[11]_i_32_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \velocitys_reg_n_0_[0][11]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \velocitys_reg_n_0_[1][11]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[11]_i_18_n_0\
    );
\axi_rdata[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data1(11),
      I1 => data3(11),
      I2 => data0(11),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => data2(11),
      O => \axi_rdata[11]_i_19_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[11]_i_6_n_0\,
      I3 => \axi_rdata[11]_i_7_n_0\,
      I4 => \axi_rdata[11]_i_8_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(11),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(11),
      O => \axi_rdata[11]_i_20_n_0\
    );
\axi_rdata[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][11]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][11]\,
      O => \axi_rdata[11]_i_21_n_0\
    );
\axi_rdata[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][11]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][11]\,
      O => \axi_rdata[11]_i_22_n_0\
    );
\axi_rdata[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][11]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][11]\,
      O => \axi_rdata[11]_i_23_n_0\
    );
\axi_rdata[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][11]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][11]\,
      O => \axi_rdata[11]_i_24_n_0\
    );
\axi_rdata[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][11]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][11]\,
      O => \axi_rdata[11]_i_25_n_0\
    );
\axi_rdata[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][11]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][11]\,
      O => \axi_rdata[11]_i_26_n_0\
    );
\axi_rdata[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \displacements_reg_n_0_[2][11]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \displacements_reg_n_0_[3][11]\,
      O => \axi_rdata[11]_i_27_n_0\
    );
\axi_rdata[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \currents_reg_n_0_[2][11]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \currents_reg_n_0_[3][11]\,
      O => \axi_rdata[11]_i_28_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[11]_i_9_n_0\,
      I3 => \axi_rdata[11]_i_10_n_0\,
      I4 => \axi_rdata[11]_i_11_n_0\,
      I5 => \axi_rdata[11]_i_12_n_0\,
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][11]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][11]\,
      O => \axi_rdata[11]_i_30_n_0\
    );
\axi_rdata[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][11]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][11]\,
      O => \axi_rdata[11]_i_31_n_0\
    );
\axi_rdata[11]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \velocitys_reg_n_0_[2][11]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \velocitys_reg_n_0_[3][11]\,
      O => \axi_rdata[11]_i_32_n_0\
    );
\axi_rdata[11]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Ki_reg_n_0_[1][11]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Ki_reg_n_0_[0][11]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[11]_i_37_n_0\,
      O => data1(11)
    );
\axi_rdata[11]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \sp_reg_n_0_[1][11]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \sp_reg_n_0_[0][11]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[11]_i_38_n_0\,
      O => data3(11)
    );
\axi_rdata[11]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kp_reg_n_0_[1][11]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kp_reg_n_0_[0][11]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[11]_i_39_n_0\,
      O => data0(11)
    );
\axi_rdata[11]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kd_reg_n_0_[1][11]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kd_reg_n_0_[0][11]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[11]_i_40_n_0\,
      O => data2(11)
    );
\axi_rdata[11]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][11]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][11]\,
      O => \axi_rdata[11]_i_37_n_0\
    );
\axi_rdata[11]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][11]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][11]\,
      O => \axi_rdata[11]_i_38_n_0\
    );
\axi_rdata[11]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][11]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][11]\,
      O => \axi_rdata[11]_i_39_n_0\
    );
\axi_rdata[11]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][11]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][11]\,
      O => \axi_rdata[11]_i_40_n_0\
    );
\axi_rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FF00FE0000"
    )
        port map (
      I0 => \axi_rdata[11]_i_16_n_0\,
      I1 => \axi_rdata[11]_i_17_n_0\,
      I2 => \axi_rdata[11]_i_18_n_0\,
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(9),
      I5 => \axi_rdata[11]_i_19_n_0\,
      O => \axi_rdata[11]_i_5_n_0\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[11]_i_20_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(11),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(11),
      O => \axi_rdata[11]_i_6_n_0\
    );
\axi_rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[11]_i_21_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][11]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][11]\,
      O => \axi_rdata[11]_i_7_n_0\
    );
\axi_rdata[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[11]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][11]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][11]\,
      O => \axi_rdata[11]_i_8_n_0\
    );
\axi_rdata[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[11]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][11]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][11]\,
      O => \axi_rdata[11]_i_9_n_0\
    );
\axi_rdata[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[12]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][12]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][12]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[12]_i_10_n_0\
    );
\axi_rdata[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[12]_i_25_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][12]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][12]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[12]_i_11_n_0\
    );
\axi_rdata[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[12]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][12]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][12]\,
      O => \axi_rdata[12]_i_12_n_0\
    );
\axi_rdata[12]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][12]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \displacements_reg_n_0_[0][12]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[12]_i_27_n_0\,
      O => data13(12)
    );
\axi_rdata[12]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \currents_reg_n_0_[1][12]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \currents_reg_n_0_[0][12]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[12]_i_28_n_0\,
      O => data12(12)
    );
\axi_rdata[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[12]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \deadBand_reg_n_0_[0][12]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \deadBand_reg_n_0_[1][12]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[12]_i_16_n_0\
    );
\axi_rdata[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[12]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][12]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][12]\,
      O => \axi_rdata[12]_i_17_n_0\
    );
\axi_rdata[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[12]_i_32_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \velocitys_reg_n_0_[0][12]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \velocitys_reg_n_0_[1][12]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[12]_i_18_n_0\
    );
\axi_rdata[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data1(12),
      I1 => data3(12),
      I2 => data0(12),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => data2(12),
      O => \axi_rdata[12]_i_19_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[12]_i_6_n_0\,
      I3 => \axi_rdata[12]_i_7_n_0\,
      I4 => \axi_rdata[12]_i_8_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(12),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(12),
      O => \axi_rdata[12]_i_20_n_0\
    );
\axi_rdata[12]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][12]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][12]\,
      O => \axi_rdata[12]_i_21_n_0\
    );
\axi_rdata[12]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][12]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][12]\,
      O => \axi_rdata[12]_i_22_n_0\
    );
\axi_rdata[12]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][12]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][12]\,
      O => \axi_rdata[12]_i_23_n_0\
    );
\axi_rdata[12]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][12]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][12]\,
      O => \axi_rdata[12]_i_24_n_0\
    );
\axi_rdata[12]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][12]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][12]\,
      O => \axi_rdata[12]_i_25_n_0\
    );
\axi_rdata[12]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][12]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][12]\,
      O => \axi_rdata[12]_i_26_n_0\
    );
\axi_rdata[12]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \displacements_reg_n_0_[2][12]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \displacements_reg_n_0_[3][12]\,
      O => \axi_rdata[12]_i_27_n_0\
    );
\axi_rdata[12]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \currents_reg_n_0_[2][12]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \currents_reg_n_0_[3][12]\,
      O => \axi_rdata[12]_i_28_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[12]_i_9_n_0\,
      I3 => \axi_rdata[12]_i_10_n_0\,
      I4 => \axi_rdata[12]_i_11_n_0\,
      I5 => \axi_rdata[12]_i_12_n_0\,
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[12]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][12]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][12]\,
      O => \axi_rdata[12]_i_30_n_0\
    );
\axi_rdata[12]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][12]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][12]\,
      O => \axi_rdata[12]_i_31_n_0\
    );
\axi_rdata[12]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \velocitys_reg_n_0_[2][12]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \velocitys_reg_n_0_[3][12]\,
      O => \axi_rdata[12]_i_32_n_0\
    );
\axi_rdata[12]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Ki_reg_n_0_[1][12]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Ki_reg_n_0_[0][12]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[12]_i_37_n_0\,
      O => data1(12)
    );
\axi_rdata[12]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \sp_reg_n_0_[1][12]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \sp_reg_n_0_[0][12]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[12]_i_38_n_0\,
      O => data3(12)
    );
\axi_rdata[12]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kp_reg_n_0_[1][12]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kp_reg_n_0_[0][12]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[12]_i_39_n_0\,
      O => data0(12)
    );
\axi_rdata[12]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kd_reg_n_0_[1][12]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kd_reg_n_0_[0][12]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[12]_i_40_n_0\,
      O => data2(12)
    );
\axi_rdata[12]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][12]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][12]\,
      O => \axi_rdata[12]_i_37_n_0\
    );
\axi_rdata[12]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][12]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][12]\,
      O => \axi_rdata[12]_i_38_n_0\
    );
\axi_rdata[12]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][12]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][12]\,
      O => \axi_rdata[12]_i_39_n_0\
    );
\axi_rdata[12]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][12]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][12]\,
      O => \axi_rdata[12]_i_40_n_0\
    );
\axi_rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FF00FE0000"
    )
        port map (
      I0 => \axi_rdata[12]_i_16_n_0\,
      I1 => \axi_rdata[12]_i_17_n_0\,
      I2 => \axi_rdata[12]_i_18_n_0\,
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(9),
      I5 => \axi_rdata[12]_i_19_n_0\,
      O => \axi_rdata[12]_i_5_n_0\
    );
\axi_rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[12]_i_20_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(12),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(12),
      O => \axi_rdata[12]_i_6_n_0\
    );
\axi_rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[12]_i_21_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][12]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][12]\,
      O => \axi_rdata[12]_i_7_n_0\
    );
\axi_rdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[12]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][12]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][12]\,
      O => \axi_rdata[12]_i_8_n_0\
    );
\axi_rdata[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[12]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][12]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][12]\,
      O => \axi_rdata[12]_i_9_n_0\
    );
\axi_rdata[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[13]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][13]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][13]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[13]_i_10_n_0\
    );
\axi_rdata[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[13]_i_25_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][13]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][13]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[13]_i_11_n_0\
    );
\axi_rdata[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[13]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][13]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][13]\,
      O => \axi_rdata[13]_i_12_n_0\
    );
\axi_rdata[13]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][13]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \displacements_reg_n_0_[0][13]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[13]_i_27_n_0\,
      O => data13(13)
    );
\axi_rdata[13]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \currents_reg_n_0_[1][13]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \currents_reg_n_0_[0][13]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[13]_i_28_n_0\,
      O => data12(13)
    );
\axi_rdata[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[13]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \deadBand_reg_n_0_[0][13]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \deadBand_reg_n_0_[1][13]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[13]_i_16_n_0\
    );
\axi_rdata[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[13]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][13]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][13]\,
      O => \axi_rdata[13]_i_17_n_0\
    );
\axi_rdata[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[13]_i_32_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \velocitys_reg_n_0_[0][13]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \velocitys_reg_n_0_[1][13]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[13]_i_18_n_0\
    );
\axi_rdata[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data1(13),
      I1 => data3(13),
      I2 => data0(13),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => data2(13),
      O => \axi_rdata[13]_i_19_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[13]_i_6_n_0\,
      I3 => \axi_rdata[13]_i_7_n_0\,
      I4 => \axi_rdata[13]_i_8_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(13),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(13),
      O => \axi_rdata[13]_i_20_n_0\
    );
\axi_rdata[13]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][13]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][13]\,
      O => \axi_rdata[13]_i_21_n_0\
    );
\axi_rdata[13]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][13]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][13]\,
      O => \axi_rdata[13]_i_22_n_0\
    );
\axi_rdata[13]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][13]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][13]\,
      O => \axi_rdata[13]_i_23_n_0\
    );
\axi_rdata[13]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][13]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][13]\,
      O => \axi_rdata[13]_i_24_n_0\
    );
\axi_rdata[13]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][13]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][13]\,
      O => \axi_rdata[13]_i_25_n_0\
    );
\axi_rdata[13]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][13]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][13]\,
      O => \axi_rdata[13]_i_26_n_0\
    );
\axi_rdata[13]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \displacements_reg_n_0_[2][13]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \displacements_reg_n_0_[3][13]\,
      O => \axi_rdata[13]_i_27_n_0\
    );
\axi_rdata[13]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \currents_reg_n_0_[2][13]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \currents_reg_n_0_[3][13]\,
      O => \axi_rdata[13]_i_28_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[13]_i_9_n_0\,
      I3 => \axi_rdata[13]_i_10_n_0\,
      I4 => \axi_rdata[13]_i_11_n_0\,
      I5 => \axi_rdata[13]_i_12_n_0\,
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[13]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][13]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][13]\,
      O => \axi_rdata[13]_i_30_n_0\
    );
\axi_rdata[13]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][13]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][13]\,
      O => \axi_rdata[13]_i_31_n_0\
    );
\axi_rdata[13]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \velocitys_reg_n_0_[2][13]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \velocitys_reg_n_0_[3][13]\,
      O => \axi_rdata[13]_i_32_n_0\
    );
\axi_rdata[13]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Ki_reg_n_0_[1][13]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Ki_reg_n_0_[0][13]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[13]_i_39_n_0\,
      O => data1(13)
    );
\axi_rdata[13]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \sp_reg_n_0_[1][13]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \sp_reg_n_0_[0][13]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[13]_i_40_n_0\,
      O => data3(13)
    );
\axi_rdata[13]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kp_reg_n_0_[1][13]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kp_reg_n_0_[0][13]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[13]_i_41_n_0\,
      O => data0(13)
    );
\axi_rdata[13]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kd_reg_n_0_[1][13]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kd_reg_n_0_[0][13]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[13]_i_42_n_0\,
      O => data2(13)
    );
\axi_rdata[13]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_awaddr(3),
      I1 => axi_awaddr(2),
      O => \axi_rdata[13]_i_37_n_0\
    );
\axi_rdata[13]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => axi_awaddr(2),
      I1 => axi_awaddr(3),
      O => \axi_rdata[13]_i_38_n_0\
    );
\axi_rdata[13]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][13]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][13]\,
      O => \axi_rdata[13]_i_39_n_0\
    );
\axi_rdata[13]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][13]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][13]\,
      O => \axi_rdata[13]_i_40_n_0\
    );
\axi_rdata[13]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][13]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][13]\,
      O => \axi_rdata[13]_i_41_n_0\
    );
\axi_rdata[13]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][13]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][13]\,
      O => \axi_rdata[13]_i_42_n_0\
    );
\axi_rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FF00FE0000"
    )
        port map (
      I0 => \axi_rdata[13]_i_16_n_0\,
      I1 => \axi_rdata[13]_i_17_n_0\,
      I2 => \axi_rdata[13]_i_18_n_0\,
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(9),
      I5 => \axi_rdata[13]_i_19_n_0\,
      O => \axi_rdata[13]_i_5_n_0\
    );
\axi_rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[13]_i_20_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(13),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(13),
      O => \axi_rdata[13]_i_6_n_0\
    );
\axi_rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[13]_i_21_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][13]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][13]\,
      O => \axi_rdata[13]_i_7_n_0\
    );
\axi_rdata[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[13]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][13]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][13]\,
      O => \axi_rdata[13]_i_8_n_0\
    );
\axi_rdata[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[13]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][13]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][13]\,
      O => \axi_rdata[13]_i_9_n_0\
    );
\axi_rdata[14]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \currents_reg_n_0_[1][14]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \currents_reg_n_0_[0][14]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[14]_i_23_n_0\,
      O => data12(14)
    );
\axi_rdata[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[14]_i_25_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \deadBand_reg_n_0_[0][14]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \deadBand_reg_n_0_[1][14]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[14]_i_12_n_0\
    );
\axi_rdata[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[14]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][14]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][14]\,
      O => \axi_rdata[14]_i_13_n_0\
    );
\axi_rdata[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[14]_i_27_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \velocitys_reg_n_0_[0][14]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \velocitys_reg_n_0_[1][14]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[14]_i_14_n_0\
    );
\axi_rdata[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data1(14),
      I1 => data3(14),
      I2 => data0(14),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => data2(14),
      O => \axi_rdata[14]_i_15_n_0\
    );
\axi_rdata[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[14]_i_32_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][14]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][14]\,
      O => \axi_rdata[14]_i_16_n_0\
    );
\axi_rdata[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[14]_i_33_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][14]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][14]\,
      O => \axi_rdata[14]_i_17_n_0\
    );
\axi_rdata[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[14]_i_34_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(14),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(14),
      O => \axi_rdata[14]_i_18_n_0\
    );
\axi_rdata[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][14]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][14]\,
      O => \axi_rdata[14]_i_19_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[14]_i_6_n_0\,
      I3 => \axi_rdata[14]_i_7_n_0\,
      I4 => \axi_rdata[14]_i_8_n_0\,
      I5 => \axi_rdata[14]_i_9_n_0\,
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][14]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][14]\,
      O => \axi_rdata[14]_i_20_n_0\
    );
\axi_rdata[14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][14]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][14]\,
      O => \axi_rdata[14]_i_21_n_0\
    );
\axi_rdata[14]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][14]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][14]\,
      O => \axi_rdata[14]_i_22_n_0\
    );
\axi_rdata[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \currents_reg_n_0_[2][14]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \currents_reg_n_0_[3][14]\,
      O => \axi_rdata[14]_i_23_n_0\
    );
\axi_rdata[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][14]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][14]\,
      O => \axi_rdata[14]_i_25_n_0\
    );
\axi_rdata[14]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][14]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][14]\,
      O => \axi_rdata[14]_i_26_n_0\
    );
\axi_rdata[14]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \velocitys_reg_n_0_[2][14]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \velocitys_reg_n_0_[3][14]\,
      O => \axi_rdata[14]_i_27_n_0\
    );
\axi_rdata[14]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Ki_reg_n_0_[1][14]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Ki_reg_n_0_[0][14]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[14]_i_35_n_0\,
      O => data1(14)
    );
\axi_rdata[14]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \sp_reg_n_0_[1][14]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \sp_reg_n_0_[0][14]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[14]_i_36_n_0\,
      O => data3(14)
    );
\axi_rdata[14]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kp_reg_n_0_[1][14]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kp_reg_n_0_[0][14]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[14]_i_37_n_0\,
      O => data0(14)
    );
\axi_rdata[14]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kd_reg_n_0_[1][14]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kd_reg_n_0_[0][14]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[14]_i_38_n_0\,
      O => data2(14)
    );
\axi_rdata[14]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][14]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][14]\,
      O => \axi_rdata[14]_i_32_n_0\
    );
\axi_rdata[14]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][14]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][14]\,
      O => \axi_rdata[14]_i_33_n_0\
    );
\axi_rdata[14]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(14),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(14),
      O => \axi_rdata[14]_i_34_n_0\
    );
\axi_rdata[14]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][14]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][14]\,
      O => \axi_rdata[14]_i_35_n_0\
    );
\axi_rdata[14]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][14]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][14]\,
      O => \axi_rdata[14]_i_36_n_0\
    );
\axi_rdata[14]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][14]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][14]\,
      O => \axi_rdata[14]_i_37_n_0\
    );
\axi_rdata[14]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][14]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][14]\,
      O => \axi_rdata[14]_i_38_n_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FF00FE0000"
    )
        port map (
      I0 => \axi_rdata[14]_i_12_n_0\,
      I1 => \axi_rdata[14]_i_13_n_0\,
      I2 => \axi_rdata[14]_i_14_n_0\,
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(9),
      I5 => \axi_rdata[14]_i_15_n_0\,
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => \axi_rdata[14]_i_16_n_0\,
      I1 => \axi_rdata[14]_i_17_n_0\,
      I2 => \axi_rdata[14]_i_18_n_0\,
      I3 => axi_awaddr(10),
      I4 => axi_awaddr(9),
      O => \axi_rdata[14]_i_5_n_0\
    );
\axi_rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[14]_i_19_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][14]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][14]\,
      O => \axi_rdata[14]_i_6_n_0\
    );
\axi_rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[14]_i_20_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][14]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][14]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[14]_i_7_n_0\
    );
\axi_rdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[14]_i_21_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][14]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][14]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[14]_i_8_n_0\
    );
\axi_rdata[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[14]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][14]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][14]\,
      O => \axi_rdata[14]_i_9_n_0\
    );
\axi_rdata[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[15]_i_24_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][15]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][15]\,
      O => \axi_rdata[15]_i_10_n_0\
    );
\axi_rdata[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[15]_i_25_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][15]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][15]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[15]_i_11_n_0\
    );
\axi_rdata[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[15]_i_26_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][15]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][15]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[15]_i_12_n_0\
    );
\axi_rdata[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[15]_i_27_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][15]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][15]\,
      O => \axi_rdata[15]_i_13_n_0\
    );
\axi_rdata[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][31]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \displacements_reg_n_0_[0][31]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[15]_i_28_n_0\,
      O => data13(31)
    );
\axi_rdata[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \currents_reg_n_0_[1][15]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \currents_reg_n_0_[0][15]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[15]_i_29_n_0\,
      O => data12(15)
    );
\axi_rdata[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[15]_i_31_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \deadBand_reg_n_0_[0][15]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \deadBand_reg_n_0_[1][15]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[15]_i_17_n_0\
    );
\axi_rdata[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[15]_i_32_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][15]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][15]\,
      O => \axi_rdata[15]_i_18_n_0\
    );
\axi_rdata[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[15]_i_33_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \velocitys_reg_n_0_[0][15]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \velocitys_reg_n_0_[1][15]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[15]_i_19_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[15]_i_7_n_0\,
      I3 => \axi_rdata[15]_i_8_n_0\,
      I4 => \axi_rdata[15]_i_9_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data1(15),
      I1 => data3(15),
      I2 => data0(15),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => data2(15),
      O => \axi_rdata[15]_i_20_n_0\
    );
\axi_rdata[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(15),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(15),
      O => \axi_rdata[15]_i_21_n_0\
    );
\axi_rdata[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][15]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][15]\,
      O => \axi_rdata[15]_i_22_n_0\
    );
\axi_rdata[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][15]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][15]\,
      O => \axi_rdata[15]_i_23_n_0\
    );
\axi_rdata[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][15]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][15]\,
      O => \axi_rdata[15]_i_24_n_0\
    );
\axi_rdata[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][15]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][15]\,
      O => \axi_rdata[15]_i_25_n_0\
    );
\axi_rdata[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][15]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][15]\,
      O => \axi_rdata[15]_i_26_n_0\
    );
\axi_rdata[15]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][15]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][15]\,
      O => \axi_rdata[15]_i_27_n_0\
    );
\axi_rdata[15]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \displacements_reg_n_0_[2][31]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \displacements_reg_n_0_[3][31]\,
      O => \axi_rdata[15]_i_28_n_0\
    );
\axi_rdata[15]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \currents_reg_n_0_[2][15]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \currents_reg_n_0_[3][15]\,
      O => \axi_rdata[15]_i_29_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[15]_i_10_n_0\,
      I3 => \axi_rdata[15]_i_11_n_0\,
      I4 => \axi_rdata[15]_i_12_n_0\,
      I5 => \axi_rdata[15]_i_13_n_0\,
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[15]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][15]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][15]\,
      O => \axi_rdata[15]_i_31_n_0\
    );
\axi_rdata[15]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][15]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][15]\,
      O => \axi_rdata[15]_i_32_n_0\
    );
\axi_rdata[15]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \velocitys_reg_n_0_[2][15]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \velocitys_reg_n_0_[3][15]\,
      O => \axi_rdata[15]_i_33_n_0\
    );
\axi_rdata[15]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Ki_reg_n_0_[1][15]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Ki_reg_n_0_[0][15]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[15]_i_38_n_0\,
      O => data1(15)
    );
\axi_rdata[15]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \sp_reg_n_0_[1][15]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \sp_reg_n_0_[0][15]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[15]_i_39_n_0\,
      O => data3(15)
    );
\axi_rdata[15]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kp_reg_n_0_[1][15]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kp_reg_n_0_[0][15]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[15]_i_40_n_0\,
      O => data0(15)
    );
\axi_rdata[15]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kd_reg_n_0_[1][15]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kd_reg_n_0_[0][15]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[15]_i_41_n_0\,
      O => data2(15)
    );
\axi_rdata[15]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][15]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][15]\,
      O => \axi_rdata[15]_i_38_n_0\
    );
\axi_rdata[15]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][15]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][15]\,
      O => \axi_rdata[15]_i_39_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => axi_awaddr(8),
      I1 => axi_awaddr(9),
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[15]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][15]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][15]\,
      O => \axi_rdata[15]_i_40_n_0\
    );
\axi_rdata[15]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][15]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][15]\,
      O => \axi_rdata[15]_i_41_n_0\
    );
\axi_rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FF00FE0000"
    )
        port map (
      I0 => \axi_rdata[15]_i_17_n_0\,
      I1 => \axi_rdata[15]_i_18_n_0\,
      I2 => \axi_rdata[15]_i_19_n_0\,
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(9),
      I5 => \axi_rdata[15]_i_20_n_0\,
      O => \axi_rdata[15]_i_6_n_0\
    );
\axi_rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[15]_i_21_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(15),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(15),
      O => \axi_rdata[15]_i_7_n_0\
    );
\axi_rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[15]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][15]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][15]\,
      O => \axi_rdata[15]_i_8_n_0\
    );
\axi_rdata[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[15]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][15]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][15]\,
      O => \axi_rdata[15]_i_9_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFEEE"
    )
        port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => \axi_rdata[16]_i_3_n_0\,
      I2 => axi_awaddr(9),
      I3 => \axi_rdata[16]_i_4_n_0\,
      I4 => axi_awaddr(10),
      O => \axi_rdata[16]_i_1_n_0\
    );
\axi_rdata[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[16]_i_22_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][16]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][16]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[16]_i_10_n_0\
    );
\axi_rdata[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[16]_i_23_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][16]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][16]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[16]_i_11_n_0\
    );
\axi_rdata[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[16]_i_24_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][16]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][16]\,
      O => \axi_rdata[16]_i_12_n_0\
    );
\axi_rdata[16]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \deadBand_reg_n_0_[1][16]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \deadBand_reg_n_0_[0][16]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[16]_i_25_n_0\,
      O => data8(16)
    );
\axi_rdata[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(16),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(16),
      O => \axi_rdata[16]_i_14_n_0\
    );
\axi_rdata[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][16]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][16]\,
      O => \axi_rdata[16]_i_15_n_0\
    );
\axi_rdata[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][16]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][16]\,
      O => \axi_rdata[16]_i_16_n_0\
    );
\axi_rdata[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[16]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][16]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][16]\,
      O => \axi_rdata[16]_i_17_n_0\
    );
\axi_rdata[16]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[16]_i_27_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][16]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][16]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[16]_i_18_n_0\
    );
\axi_rdata[16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[16]_i_28_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][16]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][16]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[16]_i_19_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[16]_i_5_n_0\,
      I3 => \axi_rdata[16]_i_6_n_0\,
      I4 => \axi_rdata[16]_i_7_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[16]_i_29_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][16]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][16]\,
      O => \axi_rdata[16]_i_20_n_0\
    );
\axi_rdata[16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][16]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][16]\,
      O => \axi_rdata[16]_i_21_n_0\
    );
\axi_rdata[16]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][16]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][16]\,
      O => \axi_rdata[16]_i_22_n_0\
    );
\axi_rdata[16]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][16]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][16]\,
      O => \axi_rdata[16]_i_23_n_0\
    );
\axi_rdata[16]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][16]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][16]\,
      O => \axi_rdata[16]_i_24_n_0\
    );
\axi_rdata[16]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][16]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][16]\,
      O => \axi_rdata[16]_i_25_n_0\
    );
\axi_rdata[16]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][16]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][16]\,
      O => \axi_rdata[16]_i_26_n_0\
    );
\axi_rdata[16]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][16]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][16]\,
      O => \axi_rdata[16]_i_27_n_0\
    );
\axi_rdata[16]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][16]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][16]\,
      O => \axi_rdata[16]_i_28_n_0\
    );
\axi_rdata[16]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][16]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][16]\,
      O => \axi_rdata[16]_i_29_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[16]_i_8_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[16]_i_9_n_0\,
      I3 => \axi_rdata[16]_i_10_n_0\,
      I4 => \axi_rdata[16]_i_11_n_0\,
      I5 => \axi_rdata[16]_i_12_n_0\,
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAAAAAAAAAAAEE"
    )
        port map (
      I0 => \axi_rdata[31]_i_14_n_0\,
      I1 => data8(16),
      I2 => actual_update_frequency(16),
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(7),
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[16]_i_14_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(16),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(16),
      O => \axi_rdata[16]_i_5_n_0\
    );
\axi_rdata[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[16]_i_15_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][16]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][16]\,
      O => \axi_rdata[16]_i_6_n_0\
    );
\axi_rdata[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[16]_i_16_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][16]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][16]\,
      O => \axi_rdata[16]_i_7_n_0\
    );
\axi_rdata[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[16]_i_17_n_0\,
      I3 => \axi_rdata[16]_i_18_n_0\,
      I4 => \axi_rdata[16]_i_19_n_0\,
      I5 => \axi_rdata[16]_i_20_n_0\,
      O => \axi_rdata[16]_i_8_n_0\
    );
\axi_rdata[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[16]_i_21_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][16]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][16]\,
      O => \axi_rdata[16]_i_9_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00EA"
    )
        port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => axi_awaddr(9),
      I2 => \axi_rdata[17]_i_3_n_0\,
      I3 => axi_awaddr(10),
      I4 => \axi_rdata[17]_i_4_n_0\,
      O => \axi_rdata[17]_i_1_n_0\
    );
\axi_rdata[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_27_n_0\,
      I1 => \axi_rdata[17]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][17]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][17]\,
      O => \axi_rdata[17]_i_10_n_0\
    );
\axi_rdata[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_25_n_0\,
      I1 => \axi_rdata[17]_i_24_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \deadBand_reg_n_0_[0][17]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \deadBand_reg_n_0_[1][17]\,
      O => \axi_rdata[17]_i_11_n_0\
    );
\axi_rdata[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[17]_i_25_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][17]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][17]\,
      O => \axi_rdata[17]_i_12_n_0\
    );
\axi_rdata[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[17]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][17]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][17]\,
      O => \axi_rdata[17]_i_13_n_0\
    );
\axi_rdata[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[17]_i_27_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(17),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(17),
      O => \axi_rdata[17]_i_14_n_0\
    );
\axi_rdata[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[17]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][17]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][17]\,
      O => \axi_rdata[17]_i_15_n_0\
    );
\axi_rdata[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[17]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][17]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][17]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[17]_i_16_n_0\
    );
\axi_rdata[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[17]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][17]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][17]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[17]_i_17_n_0\
    );
\axi_rdata[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[17]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][17]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][17]\,
      O => \axi_rdata[17]_i_18_n_0\
    );
\axi_rdata[17]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][17]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][17]\,
      O => \axi_rdata[17]_i_19_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[17]_i_5_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[17]_i_6_n_0\,
      I3 => \axi_rdata[17]_i_7_n_0\,
      I4 => \axi_rdata[17]_i_8_n_0\,
      I5 => \axi_rdata[17]_i_9_n_0\,
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][17]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][17]\,
      O => \axi_rdata[17]_i_20_n_0\
    );
\axi_rdata[17]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][17]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][17]\,
      O => \axi_rdata[17]_i_21_n_0\
    );
\axi_rdata[17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][17]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][17]\,
      O => \axi_rdata[17]_i_22_n_0\
    );
\axi_rdata[17]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][17]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][17]\,
      O => \axi_rdata[17]_i_23_n_0\
    );
\axi_rdata[17]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][17]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][17]\,
      O => \axi_rdata[17]_i_24_n_0\
    );
\axi_rdata[17]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][17]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][17]\,
      O => \axi_rdata[17]_i_25_n_0\
    );
\axi_rdata[17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][17]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][17]\,
      O => \axi_rdata[17]_i_26_n_0\
    );
\axi_rdata[17]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(17),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(17),
      O => \axi_rdata[17]_i_27_n_0\
    );
\axi_rdata[17]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][17]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][17]\,
      O => \axi_rdata[17]_i_28_n_0\
    );
\axi_rdata[17]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][17]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][17]\,
      O => \axi_rdata[17]_i_29_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \axi_rdata[17]_i_10_n_0\,
      I1 => \sp[0][31]_i_2_n_0\,
      I2 => axi_awaddr(8),
      I3 => actual_update_frequency(17),
      I4 => \axi_rdata[31]_i_14_n_0\,
      I5 => \axi_rdata[17]_i_11_n_0\,
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[17]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][17]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][17]\,
      O => \axi_rdata[17]_i_30_n_0\
    );
\axi_rdata[17]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][17]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][17]\,
      O => \axi_rdata[17]_i_31_n_0\
    );
\axi_rdata[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => \axi_rdata[17]_i_12_n_0\,
      I1 => \axi_rdata[17]_i_13_n_0\,
      I2 => \axi_rdata[17]_i_14_n_0\,
      I3 => axi_awaddr(10),
      I4 => axi_awaddr(9),
      O => \axi_rdata[17]_i_4_n_0\
    );
\axi_rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[17]_i_15_n_0\,
      I3 => \axi_rdata[17]_i_16_n_0\,
      I4 => \axi_rdata[17]_i_17_n_0\,
      I5 => \axi_rdata[17]_i_18_n_0\,
      O => \axi_rdata[17]_i_5_n_0\
    );
\axi_rdata[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[17]_i_19_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][17]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][17]\,
      O => \axi_rdata[17]_i_6_n_0\
    );
\axi_rdata[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[17]_i_20_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][17]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][17]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[17]_i_7_n_0\
    );
\axi_rdata[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[17]_i_21_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][17]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][17]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[17]_i_8_n_0\
    );
\axi_rdata[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[17]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][17]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][17]\,
      O => \axi_rdata[17]_i_9_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFEEE"
    )
        port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => \axi_rdata[18]_i_3_n_0\,
      I2 => axi_awaddr(9),
      I3 => \axi_rdata[18]_i_4_n_0\,
      I4 => axi_awaddr(10),
      O => \axi_rdata[18]_i_1_n_0\
    );
\axi_rdata[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[18]_i_23_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][18]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][18]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[18]_i_10_n_0\
    );
\axi_rdata[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[18]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][18]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][18]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[18]_i_11_n_0\
    );
\axi_rdata[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[18]_i_25_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][18]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][18]\,
      O => \axi_rdata[18]_i_12_n_0\
    );
\axi_rdata[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_27_n_0\,
      I1 => \axi_rdata[18]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][18]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][18]\,
      O => \axi_rdata[18]_i_13_n_0\
    );
\axi_rdata[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_25_n_0\,
      I1 => \axi_rdata[18]_i_27_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \deadBand_reg_n_0_[0][18]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \deadBand_reg_n_0_[1][18]\,
      O => \axi_rdata[18]_i_14_n_0\
    );
\axi_rdata[18]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(18),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(18),
      O => \axi_rdata[18]_i_15_n_0\
    );
\axi_rdata[18]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][18]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][18]\,
      O => \axi_rdata[18]_i_16_n_0\
    );
\axi_rdata[18]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][18]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][18]\,
      O => \axi_rdata[18]_i_17_n_0\
    );
\axi_rdata[18]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[18]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][18]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][18]\,
      O => \axi_rdata[18]_i_18_n_0\
    );
\axi_rdata[18]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[18]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][18]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][18]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[18]_i_19_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[18]_i_5_n_0\,
      I3 => \axi_rdata[18]_i_6_n_0\,
      I4 => \axi_rdata[18]_i_7_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[18]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][18]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][18]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[18]_i_20_n_0\
    );
\axi_rdata[18]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[18]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][18]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][18]\,
      O => \axi_rdata[18]_i_21_n_0\
    );
\axi_rdata[18]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][18]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][18]\,
      O => \axi_rdata[18]_i_22_n_0\
    );
\axi_rdata[18]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][18]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][18]\,
      O => \axi_rdata[18]_i_23_n_0\
    );
\axi_rdata[18]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][18]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][18]\,
      O => \axi_rdata[18]_i_24_n_0\
    );
\axi_rdata[18]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][18]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][18]\,
      O => \axi_rdata[18]_i_25_n_0\
    );
\axi_rdata[18]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][18]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][18]\,
      O => \axi_rdata[18]_i_26_n_0\
    );
\axi_rdata[18]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][18]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][18]\,
      O => \axi_rdata[18]_i_27_n_0\
    );
\axi_rdata[18]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][18]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][18]\,
      O => \axi_rdata[18]_i_28_n_0\
    );
\axi_rdata[18]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][18]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][18]\,
      O => \axi_rdata[18]_i_29_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[18]_i_8_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[18]_i_9_n_0\,
      I3 => \axi_rdata[18]_i_10_n_0\,
      I4 => \axi_rdata[18]_i_11_n_0\,
      I5 => \axi_rdata[18]_i_12_n_0\,
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[18]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][18]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][18]\,
      O => \axi_rdata[18]_i_30_n_0\
    );
\axi_rdata[18]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][18]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][18]\,
      O => \axi_rdata[18]_i_31_n_0\
    );
\axi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \axi_rdata[18]_i_13_n_0\,
      I1 => \sp[0][31]_i_2_n_0\,
      I2 => axi_awaddr(8),
      I3 => actual_update_frequency(18),
      I4 => \axi_rdata[31]_i_14_n_0\,
      I5 => \axi_rdata[18]_i_14_n_0\,
      O => \axi_rdata[18]_i_4_n_0\
    );
\axi_rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[18]_i_15_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(18),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(18),
      O => \axi_rdata[18]_i_5_n_0\
    );
\axi_rdata[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[18]_i_16_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][18]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][18]\,
      O => \axi_rdata[18]_i_6_n_0\
    );
\axi_rdata[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[18]_i_17_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][18]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][18]\,
      O => \axi_rdata[18]_i_7_n_0\
    );
\axi_rdata[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[18]_i_18_n_0\,
      I3 => \axi_rdata[18]_i_19_n_0\,
      I4 => \axi_rdata[18]_i_20_n_0\,
      I5 => \axi_rdata[18]_i_21_n_0\,
      O => \axi_rdata[18]_i_8_n_0\
    );
\axi_rdata[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[18]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][18]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][18]\,
      O => \axi_rdata[18]_i_9_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFEEE"
    )
        port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => \axi_rdata[19]_i_3_n_0\,
      I2 => axi_awaddr(9),
      I3 => \axi_rdata[19]_i_4_n_0\,
      I4 => axi_awaddr(10),
      O => \axi_rdata[19]_i_1_n_0\
    );
\axi_rdata[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[19]_i_23_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][19]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][19]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[19]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][19]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][19]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[19]_i_11_n_0\
    );
\axi_rdata[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[19]_i_25_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][19]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][19]\,
      O => \axi_rdata[19]_i_12_n_0\
    );
\axi_rdata[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_27_n_0\,
      I1 => \axi_rdata[19]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][19]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][19]\,
      O => \axi_rdata[19]_i_13_n_0\
    );
\axi_rdata[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_25_n_0\,
      I1 => \axi_rdata[19]_i_27_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \deadBand_reg_n_0_[0][19]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \deadBand_reg_n_0_[1][19]\,
      O => \axi_rdata[19]_i_14_n_0\
    );
\axi_rdata[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(19),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(19),
      O => \axi_rdata[19]_i_15_n_0\
    );
\axi_rdata[19]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][19]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][19]\,
      O => \axi_rdata[19]_i_16_n_0\
    );
\axi_rdata[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][19]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][19]\,
      O => \axi_rdata[19]_i_17_n_0\
    );
\axi_rdata[19]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[19]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][19]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][19]\,
      O => \axi_rdata[19]_i_18_n_0\
    );
\axi_rdata[19]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[19]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][19]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][19]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[19]_i_19_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[19]_i_5_n_0\,
      I3 => \axi_rdata[19]_i_6_n_0\,
      I4 => \axi_rdata[19]_i_7_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[19]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][19]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][19]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[19]_i_20_n_0\
    );
\axi_rdata[19]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[19]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][19]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][19]\,
      O => \axi_rdata[19]_i_21_n_0\
    );
\axi_rdata[19]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][19]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][19]\,
      O => \axi_rdata[19]_i_22_n_0\
    );
\axi_rdata[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][19]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][19]\,
      O => \axi_rdata[19]_i_23_n_0\
    );
\axi_rdata[19]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][19]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][19]\,
      O => \axi_rdata[19]_i_24_n_0\
    );
\axi_rdata[19]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][19]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][19]\,
      O => \axi_rdata[19]_i_25_n_0\
    );
\axi_rdata[19]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][19]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][19]\,
      O => \axi_rdata[19]_i_26_n_0\
    );
\axi_rdata[19]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][19]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][19]\,
      O => \axi_rdata[19]_i_27_n_0\
    );
\axi_rdata[19]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][19]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][19]\,
      O => \axi_rdata[19]_i_28_n_0\
    );
\axi_rdata[19]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][19]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][19]\,
      O => \axi_rdata[19]_i_29_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata[19]_i_12_n_0\,
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[19]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][19]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][19]\,
      O => \axi_rdata[19]_i_30_n_0\
    );
\axi_rdata[19]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][19]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][19]\,
      O => \axi_rdata[19]_i_31_n_0\
    );
\axi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \axi_rdata[19]_i_13_n_0\,
      I1 => \sp[0][31]_i_2_n_0\,
      I2 => axi_awaddr(8),
      I3 => actual_update_frequency(19),
      I4 => \axi_rdata[31]_i_14_n_0\,
      I5 => \axi_rdata[19]_i_14_n_0\,
      O => \axi_rdata[19]_i_4_n_0\
    );
\axi_rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[19]_i_15_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(19),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(19),
      O => \axi_rdata[19]_i_5_n_0\
    );
\axi_rdata[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[19]_i_16_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][19]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][19]\,
      O => \axi_rdata[19]_i_6_n_0\
    );
\axi_rdata[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[19]_i_17_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][19]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][19]\,
      O => \axi_rdata[19]_i_7_n_0\
    );
\axi_rdata[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[19]_i_18_n_0\,
      I3 => \axi_rdata[19]_i_19_n_0\,
      I4 => \axi_rdata[19]_i_20_n_0\,
      I5 => \axi_rdata[19]_i_21_n_0\,
      O => \axi_rdata[19]_i_8_n_0\
    );
\axi_rdata[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[19]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][19]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][19]\,
      O => \axi_rdata[19]_i_9_n_0\
    );
\axi_rdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[1]_i_25_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][1]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][1]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[1]_i_10_n_0\
    );
\axi_rdata[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[1]_i_26_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][1]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][1]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[1]_i_11_n_0\
    );
\axi_rdata[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[1]_i_27_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][1]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][1]\,
      O => \axi_rdata[1]_i_12_n_0\
    );
\axi_rdata[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(8),
      I1 => axi_awaddr(9),
      I2 => \axi_rdata[1]_i_28_n_0\,
      I3 => \axi_rdata[1]_i_29_n_0\,
      I4 => \axi_rdata[1]_i_30_n_0\,
      I5 => \axi_rdata[1]_i_31_n_0\,
      O => \axi_rdata[1]_i_13_n_0\
    );
\axi_rdata[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[1]_i_32_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][1]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][1]\,
      O => \axi_rdata[1]_i_14_n_0\
    );
\axi_rdata[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[1]_i_33_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][1]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][1]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[1]_i_15_n_0\
    );
\axi_rdata[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[1]_i_34_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][1]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][1]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[1]_i_16_n_0\
    );
\axi_rdata[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[1]_i_35_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][1]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][1]\,
      O => \axi_rdata[1]_i_17_n_0\
    );
\axi_rdata[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][1]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_18_n_0\
    );
\axi_rdata[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][1]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_19_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFEFEFE"
    )
        port map (
      I0 => \axi_rdata[1]_i_5_n_0\,
      I1 => \axi_rdata[1]_i_6_n_0\,
      I2 => \axi_rdata[1]_i_7_n_0\,
      I3 => \myo_brick_reg_n_0_[1]\,
      I4 => \axi_rdata[3]_i_9_n_0\,
      I5 => \axi_rdata[3]_i_10_n_0\,
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(1),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(1),
      O => \axi_rdata[1]_i_20_n_0\
    );
\axi_rdata[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[1]_i_37_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \currents_reg_n_0_[0][1]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \currents_reg_n_0_[1][1]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[1]_i_22_n_0\
    );
\axi_rdata[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[1]_i_38_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \displacements_reg_n_0_[0][1]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \displacements_reg_n_0_[1][1]\,
      O => \axi_rdata[1]_i_23_n_0\
    );
\axi_rdata[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][1]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_24_n_0\
    );
\axi_rdata[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][1]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_25_n_0\
    );
\axi_rdata[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][1]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_26_n_0\
    );
\axi_rdata[1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][1]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_27_n_0\
    );
\axi_rdata[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[1]_i_39_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][1]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][1]\,
      O => \axi_rdata[1]_i_28_n_0\
    );
\axi_rdata[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[1]_i_40_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \deadBand_reg_n_0_[0][1]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \deadBand_reg_n_0_[1][1]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[1]_i_29_n_0\
    );
\axi_rdata[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[1]_i_41_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \velocitys_reg_n_0_[0][1]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \velocitys_reg_n_0_[1][1]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[1]_i_30_n_0\
    );
\axi_rdata[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[1]_i_42_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \control_mode_reg_n_0_[0][1]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \control_mode_reg_n_0_[1][1]\,
      O => \axi_rdata[1]_i_31_n_0\
    );
\axi_rdata[1]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][1]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_32_n_0\
    );
\axi_rdata[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][1]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_33_n_0\
    );
\axi_rdata[1]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][1]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_34_n_0\
    );
\axi_rdata[1]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][1]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_35_n_0\
    );
\axi_rdata[1]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \currents_reg_n_0_[2][1]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \currents_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_37_n_0\
    );
\axi_rdata[1]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \displacements_reg_n_0_[2][1]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \displacements_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_38_n_0\
    );
\axi_rdata[1]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][1]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_39_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[1]_i_13_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[1]_i_14_n_0\,
      I3 => \axi_rdata[1]_i_15_n_0\,
      I4 => \axi_rdata[1]_i_16_n_0\,
      I5 => \axi_rdata[1]_i_17_n_0\,
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[1]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][1]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_40_n_0\
    );
\axi_rdata[1]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \velocitys_reg_n_0_[2][1]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \velocitys_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_41_n_0\
    );
\axi_rdata[1]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \control_mode_reg_n_0_[2][1]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \control_mode_reg_n_0_[3][1]\,
      O => \axi_rdata[1]_i_42_n_0\
    );
\axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[1]_i_18_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][1]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][1]\,
      O => \axi_rdata[1]_i_5_n_0\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[1]_i_19_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][1]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][1]\,
      O => \axi_rdata[1]_i_6_n_0\
    );
\axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[1]_i_20_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(1),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(1),
      O => \axi_rdata[1]_i_7_n_0\
    );
\axi_rdata[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[1]_i_24_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][1]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][1]\,
      O => \axi_rdata[1]_i_9_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00EA"
    )
        port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => axi_awaddr(9),
      I2 => \axi_rdata[20]_i_3_n_0\,
      I3 => axi_awaddr(10),
      I4 => \axi_rdata[20]_i_4_n_0\,
      O => \axi_rdata[20]_i_1_n_0\
    );
\axi_rdata[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_27_n_0\,
      I1 => \axi_rdata[20]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][20]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][20]\,
      O => \axi_rdata[20]_i_10_n_0\
    );
\axi_rdata[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_25_n_0\,
      I1 => \axi_rdata[20]_i_24_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \deadBand_reg_n_0_[0][20]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \deadBand_reg_n_0_[1][20]\,
      O => \axi_rdata[20]_i_11_n_0\
    );
\axi_rdata[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[20]_i_25_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][20]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][20]\,
      O => \axi_rdata[20]_i_12_n_0\
    );
\axi_rdata[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[20]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][20]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][20]\,
      O => \axi_rdata[20]_i_13_n_0\
    );
\axi_rdata[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[20]_i_27_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(20),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(20),
      O => \axi_rdata[20]_i_14_n_0\
    );
\axi_rdata[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[20]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][20]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][20]\,
      O => \axi_rdata[20]_i_15_n_0\
    );
\axi_rdata[20]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[20]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][20]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][20]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[20]_i_16_n_0\
    );
\axi_rdata[20]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[20]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][20]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][20]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[20]_i_17_n_0\
    );
\axi_rdata[20]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[20]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][20]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][20]\,
      O => \axi_rdata[20]_i_18_n_0\
    );
\axi_rdata[20]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][20]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][20]\,
      O => \axi_rdata[20]_i_19_n_0\
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[20]_i_5_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[20]_i_6_n_0\,
      I3 => \axi_rdata[20]_i_7_n_0\,
      I4 => \axi_rdata[20]_i_8_n_0\,
      I5 => \axi_rdata[20]_i_9_n_0\,
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][20]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][20]\,
      O => \axi_rdata[20]_i_20_n_0\
    );
\axi_rdata[20]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][20]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][20]\,
      O => \axi_rdata[20]_i_21_n_0\
    );
\axi_rdata[20]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][20]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][20]\,
      O => \axi_rdata[20]_i_22_n_0\
    );
\axi_rdata[20]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][20]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][20]\,
      O => \axi_rdata[20]_i_23_n_0\
    );
\axi_rdata[20]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][20]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][20]\,
      O => \axi_rdata[20]_i_24_n_0\
    );
\axi_rdata[20]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][20]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][20]\,
      O => \axi_rdata[20]_i_25_n_0\
    );
\axi_rdata[20]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][20]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][20]\,
      O => \axi_rdata[20]_i_26_n_0\
    );
\axi_rdata[20]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(20),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(20),
      O => \axi_rdata[20]_i_27_n_0\
    );
\axi_rdata[20]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][20]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][20]\,
      O => \axi_rdata[20]_i_28_n_0\
    );
\axi_rdata[20]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][20]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][20]\,
      O => \axi_rdata[20]_i_29_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \axi_rdata[20]_i_10_n_0\,
      I1 => \sp[0][31]_i_2_n_0\,
      I2 => axi_awaddr(8),
      I3 => actual_update_frequency(20),
      I4 => \axi_rdata[31]_i_14_n_0\,
      I5 => \axi_rdata[20]_i_11_n_0\,
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[20]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][20]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][20]\,
      O => \axi_rdata[20]_i_30_n_0\
    );
\axi_rdata[20]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][20]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][20]\,
      O => \axi_rdata[20]_i_31_n_0\
    );
\axi_rdata[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => \axi_rdata[20]_i_12_n_0\,
      I1 => \axi_rdata[20]_i_13_n_0\,
      I2 => \axi_rdata[20]_i_14_n_0\,
      I3 => axi_awaddr(10),
      I4 => axi_awaddr(9),
      O => \axi_rdata[20]_i_4_n_0\
    );
\axi_rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[20]_i_15_n_0\,
      I3 => \axi_rdata[20]_i_16_n_0\,
      I4 => \axi_rdata[20]_i_17_n_0\,
      I5 => \axi_rdata[20]_i_18_n_0\,
      O => \axi_rdata[20]_i_5_n_0\
    );
\axi_rdata[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[20]_i_19_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][20]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][20]\,
      O => \axi_rdata[20]_i_6_n_0\
    );
\axi_rdata[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[20]_i_20_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][20]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][20]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[20]_i_7_n_0\
    );
\axi_rdata[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[20]_i_21_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][20]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][20]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[20]_i_8_n_0\
    );
\axi_rdata[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[20]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][20]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][20]\,
      O => \axi_rdata[20]_i_9_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFEEE"
    )
        port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => \axi_rdata[21]_i_3_n_0\,
      I2 => axi_awaddr(9),
      I3 => \axi_rdata[21]_i_4_n_0\,
      I4 => axi_awaddr(10),
      O => \axi_rdata[21]_i_1_n_0\
    );
\axi_rdata[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[21]_i_23_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][21]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][21]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[21]_i_10_n_0\
    );
\axi_rdata[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[21]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][21]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][21]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[21]_i_11_n_0\
    );
\axi_rdata[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[21]_i_25_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][21]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][21]\,
      O => \axi_rdata[21]_i_12_n_0\
    );
\axi_rdata[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_27_n_0\,
      I1 => \axi_rdata[21]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][21]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][21]\,
      O => \axi_rdata[21]_i_13_n_0\
    );
\axi_rdata[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_25_n_0\,
      I1 => \axi_rdata[21]_i_27_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \deadBand_reg_n_0_[0][21]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \deadBand_reg_n_0_[1][21]\,
      O => \axi_rdata[21]_i_14_n_0\
    );
\axi_rdata[21]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(21),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(21),
      O => \axi_rdata[21]_i_15_n_0\
    );
\axi_rdata[21]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][21]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][21]\,
      O => \axi_rdata[21]_i_16_n_0\
    );
\axi_rdata[21]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][21]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][21]\,
      O => \axi_rdata[21]_i_17_n_0\
    );
\axi_rdata[21]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[21]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][21]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][21]\,
      O => \axi_rdata[21]_i_18_n_0\
    );
\axi_rdata[21]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[21]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][21]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][21]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[21]_i_19_n_0\
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[21]_i_5_n_0\,
      I3 => \axi_rdata[21]_i_6_n_0\,
      I4 => \axi_rdata[21]_i_7_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[21]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][21]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][21]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[21]_i_20_n_0\
    );
\axi_rdata[21]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[21]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][21]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][21]\,
      O => \axi_rdata[21]_i_21_n_0\
    );
\axi_rdata[21]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][21]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][21]\,
      O => \axi_rdata[21]_i_22_n_0\
    );
\axi_rdata[21]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][21]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][21]\,
      O => \axi_rdata[21]_i_23_n_0\
    );
\axi_rdata[21]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][21]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][21]\,
      O => \axi_rdata[21]_i_24_n_0\
    );
\axi_rdata[21]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][21]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][21]\,
      O => \axi_rdata[21]_i_25_n_0\
    );
\axi_rdata[21]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][21]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][21]\,
      O => \axi_rdata[21]_i_26_n_0\
    );
\axi_rdata[21]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][21]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][21]\,
      O => \axi_rdata[21]_i_27_n_0\
    );
\axi_rdata[21]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][21]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][21]\,
      O => \axi_rdata[21]_i_28_n_0\
    );
\axi_rdata[21]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][21]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][21]\,
      O => \axi_rdata[21]_i_29_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[21]_i_8_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[21]_i_9_n_0\,
      I3 => \axi_rdata[21]_i_10_n_0\,
      I4 => \axi_rdata[21]_i_11_n_0\,
      I5 => \axi_rdata[21]_i_12_n_0\,
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[21]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][21]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][21]\,
      O => \axi_rdata[21]_i_30_n_0\
    );
\axi_rdata[21]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][21]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][21]\,
      O => \axi_rdata[21]_i_31_n_0\
    );
\axi_rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \axi_rdata[21]_i_13_n_0\,
      I1 => \sp[0][31]_i_2_n_0\,
      I2 => axi_awaddr(8),
      I3 => actual_update_frequency(21),
      I4 => \axi_rdata[31]_i_14_n_0\,
      I5 => \axi_rdata[21]_i_14_n_0\,
      O => \axi_rdata[21]_i_4_n_0\
    );
\axi_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[21]_i_15_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(21),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(21),
      O => \axi_rdata[21]_i_5_n_0\
    );
\axi_rdata[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[21]_i_16_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][21]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][21]\,
      O => \axi_rdata[21]_i_6_n_0\
    );
\axi_rdata[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[21]_i_17_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][21]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][21]\,
      O => \axi_rdata[21]_i_7_n_0\
    );
\axi_rdata[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[21]_i_18_n_0\,
      I3 => \axi_rdata[21]_i_19_n_0\,
      I4 => \axi_rdata[21]_i_20_n_0\,
      I5 => \axi_rdata[21]_i_21_n_0\,
      O => \axi_rdata[21]_i_8_n_0\
    );
\axi_rdata[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[21]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][21]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][21]\,
      O => \axi_rdata[21]_i_9_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00EA"
    )
        port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => axi_awaddr(9),
      I2 => \axi_rdata[22]_i_3_n_0\,
      I3 => axi_awaddr(10),
      I4 => \axi_rdata[22]_i_4_n_0\,
      O => \axi_rdata[22]_i_1_n_0\
    );
\axi_rdata[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_27_n_0\,
      I1 => \axi_rdata[22]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][22]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][22]\,
      O => \axi_rdata[22]_i_10_n_0\
    );
\axi_rdata[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_25_n_0\,
      I1 => \axi_rdata[22]_i_24_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \deadBand_reg_n_0_[0][22]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \deadBand_reg_n_0_[1][22]\,
      O => \axi_rdata[22]_i_11_n_0\
    );
\axi_rdata[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[22]_i_25_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][22]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][22]\,
      O => \axi_rdata[22]_i_12_n_0\
    );
\axi_rdata[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[22]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][22]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][22]\,
      O => \axi_rdata[22]_i_13_n_0\
    );
\axi_rdata[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[22]_i_27_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(22),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(22),
      O => \axi_rdata[22]_i_14_n_0\
    );
\axi_rdata[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[22]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][22]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][22]\,
      O => \axi_rdata[22]_i_15_n_0\
    );
\axi_rdata[22]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[22]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][22]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][22]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[22]_i_16_n_0\
    );
\axi_rdata[22]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[22]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][22]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][22]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[22]_i_17_n_0\
    );
\axi_rdata[22]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[22]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][22]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][22]\,
      O => \axi_rdata[22]_i_18_n_0\
    );
\axi_rdata[22]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][22]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][22]\,
      O => \axi_rdata[22]_i_19_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[22]_i_5_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[22]_i_6_n_0\,
      I3 => \axi_rdata[22]_i_7_n_0\,
      I4 => \axi_rdata[22]_i_8_n_0\,
      I5 => \axi_rdata[22]_i_9_n_0\,
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][22]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][22]\,
      O => \axi_rdata[22]_i_20_n_0\
    );
\axi_rdata[22]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][22]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][22]\,
      O => \axi_rdata[22]_i_21_n_0\
    );
\axi_rdata[22]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][22]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][22]\,
      O => \axi_rdata[22]_i_22_n_0\
    );
\axi_rdata[22]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][22]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][22]\,
      O => \axi_rdata[22]_i_23_n_0\
    );
\axi_rdata[22]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][22]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][22]\,
      O => \axi_rdata[22]_i_24_n_0\
    );
\axi_rdata[22]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][22]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][22]\,
      O => \axi_rdata[22]_i_25_n_0\
    );
\axi_rdata[22]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][22]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][22]\,
      O => \axi_rdata[22]_i_26_n_0\
    );
\axi_rdata[22]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(22),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(22),
      O => \axi_rdata[22]_i_27_n_0\
    );
\axi_rdata[22]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][22]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][22]\,
      O => \axi_rdata[22]_i_28_n_0\
    );
\axi_rdata[22]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][22]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][22]\,
      O => \axi_rdata[22]_i_29_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \axi_rdata[22]_i_10_n_0\,
      I1 => \sp[0][31]_i_2_n_0\,
      I2 => axi_awaddr(8),
      I3 => actual_update_frequency(22),
      I4 => \axi_rdata[31]_i_14_n_0\,
      I5 => \axi_rdata[22]_i_11_n_0\,
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[22]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][22]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][22]\,
      O => \axi_rdata[22]_i_30_n_0\
    );
\axi_rdata[22]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][22]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][22]\,
      O => \axi_rdata[22]_i_31_n_0\
    );
\axi_rdata[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => \axi_rdata[22]_i_12_n_0\,
      I1 => \axi_rdata[22]_i_13_n_0\,
      I2 => \axi_rdata[22]_i_14_n_0\,
      I3 => axi_awaddr(10),
      I4 => axi_awaddr(9),
      O => \axi_rdata[22]_i_4_n_0\
    );
\axi_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[22]_i_15_n_0\,
      I3 => \axi_rdata[22]_i_16_n_0\,
      I4 => \axi_rdata[22]_i_17_n_0\,
      I5 => \axi_rdata[22]_i_18_n_0\,
      O => \axi_rdata[22]_i_5_n_0\
    );
\axi_rdata[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[22]_i_19_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][22]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][22]\,
      O => \axi_rdata[22]_i_6_n_0\
    );
\axi_rdata[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[22]_i_20_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][22]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][22]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[22]_i_7_n_0\
    );
\axi_rdata[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[22]_i_21_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][22]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][22]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[22]_i_8_n_0\
    );
\axi_rdata[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[22]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][22]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][22]\,
      O => \axi_rdata[22]_i_9_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFEEE"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => \axi_rdata[23]_i_3_n_0\,
      I2 => axi_awaddr(9),
      I3 => \axi_rdata[23]_i_4_n_0\,
      I4 => axi_awaddr(10),
      O => \axi_rdata[23]_i_1_n_0\
    );
\axi_rdata[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[23]_i_23_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][23]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][23]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[23]_i_10_n_0\
    );
\axi_rdata[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[23]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][23]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][23]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[23]_i_11_n_0\
    );
\axi_rdata[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[23]_i_25_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][23]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][23]\,
      O => \axi_rdata[23]_i_12_n_0\
    );
\axi_rdata[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_27_n_0\,
      I1 => \axi_rdata[23]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][23]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][23]\,
      O => \axi_rdata[23]_i_13_n_0\
    );
\axi_rdata[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_25_n_0\,
      I1 => \axi_rdata[23]_i_27_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \deadBand_reg_n_0_[0][23]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \deadBand_reg_n_0_[1][23]\,
      O => \axi_rdata[23]_i_14_n_0\
    );
\axi_rdata[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(23),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(23),
      O => \axi_rdata[23]_i_15_n_0\
    );
\axi_rdata[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][23]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][23]\,
      O => \axi_rdata[23]_i_16_n_0\
    );
\axi_rdata[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][23]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][23]\,
      O => \axi_rdata[23]_i_17_n_0\
    );
\axi_rdata[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[23]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][23]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][23]\,
      O => \axi_rdata[23]_i_18_n_0\
    );
\axi_rdata[23]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[23]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][23]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][23]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[23]_i_19_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[23]_i_5_n_0\,
      I3 => \axi_rdata[23]_i_6_n_0\,
      I4 => \axi_rdata[23]_i_7_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[23]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][23]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][23]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[23]_i_20_n_0\
    );
\axi_rdata[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[23]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][23]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][23]\,
      O => \axi_rdata[23]_i_21_n_0\
    );
\axi_rdata[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][23]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][23]\,
      O => \axi_rdata[23]_i_22_n_0\
    );
\axi_rdata[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][23]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][23]\,
      O => \axi_rdata[23]_i_23_n_0\
    );
\axi_rdata[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kp_reg_n_0_[2][23]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kp_reg_n_0_[3][23]\,
      O => \axi_rdata[23]_i_24_n_0\
    );
\axi_rdata[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][23]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][23]\,
      O => \axi_rdata[23]_i_25_n_0\
    );
\axi_rdata[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][23]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][23]\,
      O => \axi_rdata[23]_i_26_n_0\
    );
\axi_rdata[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][23]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][23]\,
      O => \axi_rdata[23]_i_27_n_0\
    );
\axi_rdata[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][23]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][23]\,
      O => \axi_rdata[23]_i_28_n_0\
    );
\axi_rdata[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][23]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][23]\,
      O => \axi_rdata[23]_i_29_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[23]_i_8_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[23]_i_9_n_0\,
      I3 => \axi_rdata[23]_i_10_n_0\,
      I4 => \axi_rdata[23]_i_11_n_0\,
      I5 => \axi_rdata[23]_i_12_n_0\,
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][23]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][23]\,
      O => \axi_rdata[23]_i_30_n_0\
    );
\axi_rdata[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][23]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][23]\,
      O => \axi_rdata[23]_i_31_n_0\
    );
\axi_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \axi_rdata[23]_i_13_n_0\,
      I1 => \sp[0][31]_i_2_n_0\,
      I2 => axi_awaddr(8),
      I3 => actual_update_frequency(23),
      I4 => \axi_rdata[31]_i_14_n_0\,
      I5 => \axi_rdata[23]_i_14_n_0\,
      O => \axi_rdata[23]_i_4_n_0\
    );
\axi_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[23]_i_15_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(23),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(23),
      O => \axi_rdata[23]_i_5_n_0\
    );
\axi_rdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[23]_i_16_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][23]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][23]\,
      O => \axi_rdata[23]_i_6_n_0\
    );
\axi_rdata[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[23]_i_17_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][23]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][23]\,
      O => \axi_rdata[23]_i_7_n_0\
    );
\axi_rdata[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[23]_i_18_n_0\,
      I3 => \axi_rdata[23]_i_19_n_0\,
      I4 => \axi_rdata[23]_i_20_n_0\,
      I5 => \axi_rdata[23]_i_21_n_0\,
      O => \axi_rdata[23]_i_8_n_0\
    );
\axi_rdata[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[23]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][23]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][23]\,
      O => \axi_rdata[23]_i_9_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00EA"
    )
        port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => axi_awaddr(9),
      I2 => \axi_rdata[24]_i_3_n_0\,
      I3 => axi_awaddr(10),
      I4 => \axi_rdata[24]_i_4_n_0\,
      O => \axi_rdata[24]_i_1_n_0\
    );
\axi_rdata[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_27_n_0\,
      I1 => \axi_rdata[24]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][24]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][24]\,
      O => \axi_rdata[24]_i_10_n_0\
    );
\axi_rdata[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_25_n_0\,
      I1 => \axi_rdata[24]_i_24_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \deadBand_reg_n_0_[0][24]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \deadBand_reg_n_0_[1][24]\,
      O => \axi_rdata[24]_i_11_n_0\
    );
\axi_rdata[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[24]_i_25_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][24]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][24]\,
      O => \axi_rdata[24]_i_12_n_0\
    );
\axi_rdata[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[24]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][24]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][24]\,
      O => \axi_rdata[24]_i_13_n_0\
    );
\axi_rdata[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[24]_i_27_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(24),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(24),
      O => \axi_rdata[24]_i_14_n_0\
    );
\axi_rdata[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[24]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][24]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][24]\,
      O => \axi_rdata[24]_i_15_n_0\
    );
\axi_rdata[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[24]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][24]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][24]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[24]_i_16_n_0\
    );
\axi_rdata[24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[24]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][24]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][24]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[24]_i_17_n_0\
    );
\axi_rdata[24]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[24]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][24]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][24]\,
      O => \axi_rdata[24]_i_18_n_0\
    );
\axi_rdata[24]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Ki_reg_n_0_[2][24]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Ki_reg_n_0_[3][24]\,
      O => \axi_rdata[24]_i_19_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[24]_i_5_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[24]_i_6_n_0\,
      I3 => \axi_rdata[24]_i_7_n_0\,
      I4 => \axi_rdata[24]_i_8_n_0\,
      I5 => \axi_rdata[24]_i_9_n_0\,
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \sp_reg_n_0_[2][24]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \sp_reg_n_0_[3][24]\,
      O => \axi_rdata[24]_i_20_n_0\
    );
\axi_rdata[24]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kp_reg_n_0_[2][24]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kp_reg_n_0_[3][24]\,
      O => \axi_rdata[24]_i_21_n_0\
    );
\axi_rdata[24]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kd_reg_n_0_[2][24]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kd_reg_n_0_[3][24]\,
      O => \axi_rdata[24]_i_22_n_0\
    );
\axi_rdata[24]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][24]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][24]\,
      O => \axi_rdata[24]_i_23_n_0\
    );
\axi_rdata[24]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][24]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][24]\,
      O => \axi_rdata[24]_i_24_n_0\
    );
\axi_rdata[24]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][24]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][24]\,
      O => \axi_rdata[24]_i_25_n_0\
    );
\axi_rdata[24]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][24]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][24]\,
      O => \axi_rdata[24]_i_26_n_0\
    );
\axi_rdata[24]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(24),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(24),
      O => \axi_rdata[24]_i_27_n_0\
    );
\axi_rdata[24]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][24]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][24]\,
      O => \axi_rdata[24]_i_28_n_0\
    );
\axi_rdata[24]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][24]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][24]\,
      O => \axi_rdata[24]_i_29_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \axi_rdata[24]_i_10_n_0\,
      I1 => \sp[0][31]_i_2_n_0\,
      I2 => axi_awaddr(8),
      I3 => actual_update_frequency(24),
      I4 => \axi_rdata[31]_i_14_n_0\,
      I5 => \axi_rdata[24]_i_11_n_0\,
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[24]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][24]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][24]\,
      O => \axi_rdata[24]_i_30_n_0\
    );
\axi_rdata[24]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][24]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][24]\,
      O => \axi_rdata[24]_i_31_n_0\
    );
\axi_rdata[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => \axi_rdata[24]_i_12_n_0\,
      I1 => \axi_rdata[24]_i_13_n_0\,
      I2 => \axi_rdata[24]_i_14_n_0\,
      I3 => axi_awaddr(10),
      I4 => axi_awaddr(9),
      O => \axi_rdata[24]_i_4_n_0\
    );
\axi_rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[24]_i_15_n_0\,
      I3 => \axi_rdata[24]_i_16_n_0\,
      I4 => \axi_rdata[24]_i_17_n_0\,
      I5 => \axi_rdata[24]_i_18_n_0\,
      O => \axi_rdata[24]_i_5_n_0\
    );
\axi_rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[24]_i_19_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][24]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][24]\,
      O => \axi_rdata[24]_i_6_n_0\
    );
\axi_rdata[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[24]_i_20_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][24]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][24]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[24]_i_7_n_0\
    );
\axi_rdata[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[24]_i_21_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][24]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][24]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[24]_i_8_n_0\
    );
\axi_rdata[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[24]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][24]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][24]\,
      O => \axi_rdata[24]_i_9_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFEEE"
    )
        port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => \axi_rdata[25]_i_3_n_0\,
      I2 => axi_awaddr(9),
      I3 => \axi_rdata[25]_i_4_n_0\,
      I4 => axi_awaddr(10),
      O => \axi_rdata[25]_i_1_n_0\
    );
\axi_rdata[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[25]_i_23_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][25]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][25]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[25]_i_10_n_0\
    );
\axi_rdata[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[25]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][25]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][25]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[25]_i_11_n_0\
    );
\axi_rdata[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[25]_i_25_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][25]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][25]\,
      O => \axi_rdata[25]_i_12_n_0\
    );
\axi_rdata[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_27_n_0\,
      I1 => \axi_rdata[25]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][25]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][25]\,
      O => \axi_rdata[25]_i_13_n_0\
    );
\axi_rdata[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_25_n_0\,
      I1 => \axi_rdata[25]_i_27_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \deadBand_reg_n_0_[0][25]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \deadBand_reg_n_0_[1][25]\,
      O => \axi_rdata[25]_i_14_n_0\
    );
\axi_rdata[25]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(25),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(25),
      O => \axi_rdata[25]_i_15_n_0\
    );
\axi_rdata[25]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][25]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][25]\,
      O => \axi_rdata[25]_i_16_n_0\
    );
\axi_rdata[25]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][25]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][25]\,
      O => \axi_rdata[25]_i_17_n_0\
    );
\axi_rdata[25]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[25]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][25]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][25]\,
      O => \axi_rdata[25]_i_18_n_0\
    );
\axi_rdata[25]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[25]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][25]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][25]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[25]_i_19_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[25]_i_5_n_0\,
      I3 => \axi_rdata[25]_i_6_n_0\,
      I4 => \axi_rdata[25]_i_7_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[25]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][25]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][25]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[25]_i_20_n_0\
    );
\axi_rdata[25]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[25]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][25]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][25]\,
      O => \axi_rdata[25]_i_21_n_0\
    );
\axi_rdata[25]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Ki_reg_n_0_[2][25]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Ki_reg_n_0_[3][25]\,
      O => \axi_rdata[25]_i_22_n_0\
    );
\axi_rdata[25]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \sp_reg_n_0_[2][25]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \sp_reg_n_0_[3][25]\,
      O => \axi_rdata[25]_i_23_n_0\
    );
\axi_rdata[25]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kp_reg_n_0_[2][25]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kp_reg_n_0_[3][25]\,
      O => \axi_rdata[25]_i_24_n_0\
    );
\axi_rdata[25]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kd_reg_n_0_[2][25]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kd_reg_n_0_[3][25]\,
      O => \axi_rdata[25]_i_25_n_0\
    );
\axi_rdata[25]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][25]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][25]\,
      O => \axi_rdata[25]_i_26_n_0\
    );
\axi_rdata[25]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][25]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][25]\,
      O => \axi_rdata[25]_i_27_n_0\
    );
\axi_rdata[25]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][25]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][25]\,
      O => \axi_rdata[25]_i_28_n_0\
    );
\axi_rdata[25]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][25]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][25]\,
      O => \axi_rdata[25]_i_29_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[25]_i_8_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[25]_i_9_n_0\,
      I3 => \axi_rdata[25]_i_10_n_0\,
      I4 => \axi_rdata[25]_i_11_n_0\,
      I5 => \axi_rdata[25]_i_12_n_0\,
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[25]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][25]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][25]\,
      O => \axi_rdata[25]_i_30_n_0\
    );
\axi_rdata[25]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][25]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][25]\,
      O => \axi_rdata[25]_i_31_n_0\
    );
\axi_rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \axi_rdata[25]_i_13_n_0\,
      I1 => \sp[0][31]_i_2_n_0\,
      I2 => axi_awaddr(8),
      I3 => actual_update_frequency(25),
      I4 => \axi_rdata[31]_i_14_n_0\,
      I5 => \axi_rdata[25]_i_14_n_0\,
      O => \axi_rdata[25]_i_4_n_0\
    );
\axi_rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[25]_i_15_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(25),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(25),
      O => \axi_rdata[25]_i_5_n_0\
    );
\axi_rdata[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[25]_i_16_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][25]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][25]\,
      O => \axi_rdata[25]_i_6_n_0\
    );
\axi_rdata[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[25]_i_17_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][25]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][25]\,
      O => \axi_rdata[25]_i_7_n_0\
    );
\axi_rdata[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[25]_i_18_n_0\,
      I3 => \axi_rdata[25]_i_19_n_0\,
      I4 => \axi_rdata[25]_i_20_n_0\,
      I5 => \axi_rdata[25]_i_21_n_0\,
      O => \axi_rdata[25]_i_8_n_0\
    );
\axi_rdata[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[25]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][25]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][25]\,
      O => \axi_rdata[25]_i_9_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFEEE"
    )
        port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => \axi_rdata[26]_i_3_n_0\,
      I2 => axi_awaddr(9),
      I3 => \axi_rdata[26]_i_4_n_0\,
      I4 => axi_awaddr(10),
      O => \axi_rdata[26]_i_1_n_0\
    );
\axi_rdata[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[26]_i_23_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][26]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][26]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[26]_i_10_n_0\
    );
\axi_rdata[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[26]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][26]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][26]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[26]_i_11_n_0\
    );
\axi_rdata[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[26]_i_25_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][26]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][26]\,
      O => \axi_rdata[26]_i_12_n_0\
    );
\axi_rdata[26]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \deadBand_reg_n_0_[1][26]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \deadBand_reg_n_0_[0][26]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[26]_i_26_n_0\,
      O => data8(26)
    );
\axi_rdata[26]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \positions_reg_n_0_[1][26]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \positions_reg_n_0_[0][26]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[26]_i_27_n_0\,
      O => data10(26)
    );
\axi_rdata[26]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(26),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(26),
      O => \axi_rdata[26]_i_15_n_0\
    );
\axi_rdata[26]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][26]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][26]\,
      O => \axi_rdata[26]_i_16_n_0\
    );
\axi_rdata[26]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][26]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][26]\,
      O => \axi_rdata[26]_i_17_n_0\
    );
\axi_rdata[26]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[26]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][26]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][26]\,
      O => \axi_rdata[26]_i_18_n_0\
    );
\axi_rdata[26]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[26]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][26]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][26]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[26]_i_19_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[26]_i_5_n_0\,
      I3 => \axi_rdata[26]_i_6_n_0\,
      I4 => \axi_rdata[26]_i_7_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[26]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][26]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][26]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[26]_i_20_n_0\
    );
\axi_rdata[26]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[26]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][26]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][26]\,
      O => \axi_rdata[26]_i_21_n_0\
    );
\axi_rdata[26]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Ki_reg_n_0_[2][26]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Ki_reg_n_0_[3][26]\,
      O => \axi_rdata[26]_i_22_n_0\
    );
\axi_rdata[26]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \sp_reg_n_0_[2][26]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \sp_reg_n_0_[3][26]\,
      O => \axi_rdata[26]_i_23_n_0\
    );
\axi_rdata[26]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kp_reg_n_0_[2][26]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kp_reg_n_0_[3][26]\,
      O => \axi_rdata[26]_i_24_n_0\
    );
\axi_rdata[26]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kd_reg_n_0_[2][26]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kd_reg_n_0_[3][26]\,
      O => \axi_rdata[26]_i_25_n_0\
    );
\axi_rdata[26]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][26]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][26]\,
      O => \axi_rdata[26]_i_26_n_0\
    );
\axi_rdata[26]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][26]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][26]\,
      O => \axi_rdata[26]_i_27_n_0\
    );
\axi_rdata[26]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][26]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][26]\,
      O => \axi_rdata[26]_i_28_n_0\
    );
\axi_rdata[26]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \outputPosMax_reg_n_0_[2][26]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \outputPosMax_reg_n_0_[3][26]\,
      O => \axi_rdata[26]_i_29_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[26]_i_8_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[26]_i_9_n_0\,
      I3 => \axi_rdata[26]_i_10_n_0\,
      I4 => \axi_rdata[26]_i_11_n_0\,
      I5 => \axi_rdata[26]_i_12_n_0\,
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[26]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][26]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][26]\,
      O => \axi_rdata[26]_i_30_n_0\
    );
\axi_rdata[26]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][26]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][26]\,
      O => \axi_rdata[26]_i_31_n_0\
    );
\axi_rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFAAAEE"
    )
        port map (
      I0 => \axi_rdata[31]_i_14_n_0\,
      I1 => data8(26),
      I2 => data10(26),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => axi_awaddr(8),
      O => \axi_rdata[26]_i_4_n_0\
    );
\axi_rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[26]_i_15_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(26),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(26),
      O => \axi_rdata[26]_i_5_n_0\
    );
\axi_rdata[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[26]_i_16_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][26]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][26]\,
      O => \axi_rdata[26]_i_6_n_0\
    );
\axi_rdata[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[26]_i_17_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][26]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][26]\,
      O => \axi_rdata[26]_i_7_n_0\
    );
\axi_rdata[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[26]_i_18_n_0\,
      I3 => \axi_rdata[26]_i_19_n_0\,
      I4 => \axi_rdata[26]_i_20_n_0\,
      I5 => \axi_rdata[26]_i_21_n_0\,
      O => \axi_rdata[26]_i_8_n_0\
    );
\axi_rdata[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[26]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][26]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][26]\,
      O => \axi_rdata[26]_i_9_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFEEE"
    )
        port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => \axi_rdata[27]_i_3_n_0\,
      I2 => axi_awaddr(9),
      I3 => \axi_rdata[27]_i_4_n_0\,
      I4 => axi_awaddr(10),
      O => \axi_rdata[27]_i_1_n_0\
    );
\axi_rdata[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[27]_i_23_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][27]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][27]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[27]_i_10_n_0\
    );
\axi_rdata[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[27]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][27]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][27]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[27]_i_11_n_0\
    );
\axi_rdata[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[27]_i_25_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][27]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][27]\,
      O => \axi_rdata[27]_i_12_n_0\
    );
\axi_rdata[27]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \deadBand_reg_n_0_[1][27]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \deadBand_reg_n_0_[0][27]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[27]_i_26_n_0\,
      O => data8(27)
    );
\axi_rdata[27]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \positions_reg_n_0_[1][27]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \positions_reg_n_0_[0][27]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[27]_i_27_n_0\,
      O => data10(27)
    );
\axi_rdata[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(27),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(27),
      O => \axi_rdata[27]_i_15_n_0\
    );
\axi_rdata[27]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][27]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][27]\,
      O => \axi_rdata[27]_i_16_n_0\
    );
\axi_rdata[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][27]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][27]\,
      O => \axi_rdata[27]_i_17_n_0\
    );
\axi_rdata[27]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[27]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][27]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][27]\,
      O => \axi_rdata[27]_i_18_n_0\
    );
\axi_rdata[27]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[27]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][27]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][27]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[27]_i_19_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[27]_i_5_n_0\,
      I3 => \axi_rdata[27]_i_6_n_0\,
      I4 => \axi_rdata[27]_i_7_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[27]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][27]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][27]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[27]_i_20_n_0\
    );
\axi_rdata[27]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[27]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][27]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][27]\,
      O => \axi_rdata[27]_i_21_n_0\
    );
\axi_rdata[27]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Ki_reg_n_0_[2][27]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Ki_reg_n_0_[3][27]\,
      O => \axi_rdata[27]_i_22_n_0\
    );
\axi_rdata[27]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \sp_reg_n_0_[2][27]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \sp_reg_n_0_[3][27]\,
      O => \axi_rdata[27]_i_23_n_0\
    );
\axi_rdata[27]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kp_reg_n_0_[2][27]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kp_reg_n_0_[3][27]\,
      O => \axi_rdata[27]_i_24_n_0\
    );
\axi_rdata[27]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kd_reg_n_0_[2][27]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kd_reg_n_0_[3][27]\,
      O => \axi_rdata[27]_i_25_n_0\
    );
\axi_rdata[27]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][27]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][27]\,
      O => \axi_rdata[27]_i_26_n_0\
    );
\axi_rdata[27]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][27]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][27]\,
      O => \axi_rdata[27]_i_27_n_0\
    );
\axi_rdata[27]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \IntegralPosMax_reg_n_0_[2][27]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \IntegralPosMax_reg_n_0_[3][27]\,
      O => \axi_rdata[27]_i_28_n_0\
    );
\axi_rdata[27]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \outputPosMax_reg_n_0_[2][27]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \outputPosMax_reg_n_0_[3][27]\,
      O => \axi_rdata[27]_i_29_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[27]_i_8_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[27]_i_9_n_0\,
      I3 => \axi_rdata[27]_i_10_n_0\,
      I4 => \axi_rdata[27]_i_11_n_0\,
      I5 => \axi_rdata[27]_i_12_n_0\,
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[27]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \IntegralNegMax_reg_n_0_[2][27]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \IntegralNegMax_reg_n_0_[3][27]\,
      O => \axi_rdata[27]_i_30_n_0\
    );
\axi_rdata[27]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \outputNegMax_reg_n_0_[2][27]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \outputNegMax_reg_n_0_[3][27]\,
      O => \axi_rdata[27]_i_31_n_0\
    );
\axi_rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFAAAEE"
    )
        port map (
      I0 => \axi_rdata[31]_i_14_n_0\,
      I1 => data8(27),
      I2 => data10(27),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => axi_awaddr(8),
      O => \axi_rdata[27]_i_4_n_0\
    );
\axi_rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[27]_i_15_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(27),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(27),
      O => \axi_rdata[27]_i_5_n_0\
    );
\axi_rdata[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[27]_i_16_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][27]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][27]\,
      O => \axi_rdata[27]_i_6_n_0\
    );
\axi_rdata[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[27]_i_17_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][27]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][27]\,
      O => \axi_rdata[27]_i_7_n_0\
    );
\axi_rdata[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[27]_i_18_n_0\,
      I3 => \axi_rdata[27]_i_19_n_0\,
      I4 => \axi_rdata[27]_i_20_n_0\,
      I5 => \axi_rdata[27]_i_21_n_0\,
      O => \axi_rdata[27]_i_8_n_0\
    );
\axi_rdata[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[27]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][27]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][27]\,
      O => \axi_rdata[27]_i_9_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFEEE"
    )
        port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => \axi_rdata[28]_i_3_n_0\,
      I2 => axi_awaddr(9),
      I3 => \axi_rdata[28]_i_4_n_0\,
      I4 => axi_awaddr(10),
      O => \axi_rdata[28]_i_1_n_0\
    );
\axi_rdata[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[28]_i_23_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][28]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][28]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[28]_i_10_n_0\
    );
\axi_rdata[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[28]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][28]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][28]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[28]_i_11_n_0\
    );
\axi_rdata[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[28]_i_25_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][28]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][28]\,
      O => \axi_rdata[28]_i_12_n_0\
    );
\axi_rdata[28]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \deadBand_reg_n_0_[1][28]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \deadBand_reg_n_0_[0][28]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[28]_i_26_n_0\,
      O => data8(28)
    );
\axi_rdata[28]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \positions_reg_n_0_[1][28]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \positions_reg_n_0_[0][28]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[28]_i_27_n_0\,
      O => data10(28)
    );
\axi_rdata[28]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(28),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(28),
      O => \axi_rdata[28]_i_15_n_0\
    );
\axi_rdata[28]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][28]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][28]\,
      O => \axi_rdata[28]_i_16_n_0\
    );
\axi_rdata[28]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][28]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][28]\,
      O => \axi_rdata[28]_i_17_n_0\
    );
\axi_rdata[28]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[28]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][28]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][28]\,
      O => \axi_rdata[28]_i_18_n_0\
    );
\axi_rdata[28]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[28]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][28]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][28]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[28]_i_19_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[28]_i_5_n_0\,
      I3 => \axi_rdata[28]_i_6_n_0\,
      I4 => \axi_rdata[28]_i_7_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[28]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][28]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][28]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[28]_i_20_n_0\
    );
\axi_rdata[28]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[28]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][28]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][28]\,
      O => \axi_rdata[28]_i_21_n_0\
    );
\axi_rdata[28]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Ki_reg_n_0_[2][28]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Ki_reg_n_0_[3][28]\,
      O => \axi_rdata[28]_i_22_n_0\
    );
\axi_rdata[28]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \sp_reg_n_0_[2][28]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \sp_reg_n_0_[3][28]\,
      O => \axi_rdata[28]_i_23_n_0\
    );
\axi_rdata[28]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kp_reg_n_0_[2][28]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kp_reg_n_0_[3][28]\,
      O => \axi_rdata[28]_i_24_n_0\
    );
\axi_rdata[28]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kd_reg_n_0_[2][28]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kd_reg_n_0_[3][28]\,
      O => \axi_rdata[28]_i_25_n_0\
    );
\axi_rdata[28]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][28]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][28]\,
      O => \axi_rdata[28]_i_26_n_0\
    );
\axi_rdata[28]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][28]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][28]\,
      O => \axi_rdata[28]_i_27_n_0\
    );
\axi_rdata[28]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \IntegralPosMax_reg_n_0_[2][28]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \IntegralPosMax_reg_n_0_[3][28]\,
      O => \axi_rdata[28]_i_28_n_0\
    );
\axi_rdata[28]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \outputPosMax_reg_n_0_[2][28]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \outputPosMax_reg_n_0_[3][28]\,
      O => \axi_rdata[28]_i_29_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[28]_i_8_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[28]_i_9_n_0\,
      I3 => \axi_rdata[28]_i_10_n_0\,
      I4 => \axi_rdata[28]_i_11_n_0\,
      I5 => \axi_rdata[28]_i_12_n_0\,
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[28]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \IntegralNegMax_reg_n_0_[2][28]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \IntegralNegMax_reg_n_0_[3][28]\,
      O => \axi_rdata[28]_i_30_n_0\
    );
\axi_rdata[28]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \outputNegMax_reg_n_0_[2][28]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \outputNegMax_reg_n_0_[3][28]\,
      O => \axi_rdata[28]_i_31_n_0\
    );
\axi_rdata[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFAAAEE"
    )
        port map (
      I0 => \axi_rdata[31]_i_14_n_0\,
      I1 => data8(28),
      I2 => data10(28),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => axi_awaddr(8),
      O => \axi_rdata[28]_i_4_n_0\
    );
\axi_rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[28]_i_15_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(28),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(28),
      O => \axi_rdata[28]_i_5_n_0\
    );
\axi_rdata[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[28]_i_16_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][28]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][28]\,
      O => \axi_rdata[28]_i_6_n_0\
    );
\axi_rdata[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[28]_i_17_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][28]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][28]\,
      O => \axi_rdata[28]_i_7_n_0\
    );
\axi_rdata[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[28]_i_18_n_0\,
      I3 => \axi_rdata[28]_i_19_n_0\,
      I4 => \axi_rdata[28]_i_20_n_0\,
      I5 => \axi_rdata[28]_i_21_n_0\,
      O => \axi_rdata[28]_i_8_n_0\
    );
\axi_rdata[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[28]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][28]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][28]\,
      O => \axi_rdata[28]_i_9_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4F4F4F44"
    )
        port map (
      I0 => axi_awaddr(10),
      I1 => \axi_rdata[29]_i_2_n_0\,
      I2 => \axi_rdata[29]_i_3_n_0\,
      I3 => \axi_rdata[29]_i_4_n_0\,
      I4 => \axi_rdata[29]_i_5_n_0\,
      I5 => \axi_rdata[29]_i_6_n_0\,
      O => \axi_rdata[29]_i_1_n_0\
    );
\axi_rdata[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_27_n_0\,
      I1 => \axi_rdata[29]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][29]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][29]\,
      O => \axi_rdata[29]_i_10_n_0\
    );
\axi_rdata[29]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000005D"
    )
        port map (
      I0 => axi_awaddr(10),
      I1 => axi_awaddr(8),
      I2 => axi_awaddr(9),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      O => \axi_rdata[29]_i_11_n_0\
    );
\axi_rdata[29]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(29),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(29),
      O => \axi_rdata[29]_i_12_n_0\
    );
\axi_rdata[29]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04044404"
    )
        port map (
      I0 => axi_awaddr(7),
      I1 => axi_awaddr(6),
      I2 => axi_awaddr(10),
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(9),
      O => \axi_rdata[29]_i_13_n_0\
    );
\axi_rdata[29]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][29]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][29]\,
      O => \axi_rdata[29]_i_14_n_0\
    );
\axi_rdata[29]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => axi_awaddr(6),
      I1 => axi_awaddr(7),
      I2 => axi_awaddr(10),
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(9),
      O => \axi_rdata[29]_i_15_n_0\
    );
\axi_rdata[29]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][29]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][29]\,
      O => \axi_rdata[29]_i_16_n_0\
    );
\axi_rdata[29]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[29]_i_29_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][29]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][29]\,
      O => \axi_rdata[29]_i_17_n_0\
    );
\axi_rdata[29]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[29]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][29]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][29]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[29]_i_18_n_0\
    );
\axi_rdata[29]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[29]_i_31_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][29]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][29]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[29]_i_19_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \axi_rdata[29]_i_7_n_0\,
      I1 => \axi_rdata[29]_i_8_n_0\,
      I2 => axi_awaddr(9),
      I3 => \axi_rdata[31]_i_14_n_0\,
      I4 => \axi_rdata[29]_i_9_n_0\,
      I5 => \axi_rdata[29]_i_10_n_0\,
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[29]_i_32_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][29]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][29]\,
      O => \axi_rdata[29]_i_20_n_0\
    );
\axi_rdata[29]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[29]_i_33_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][29]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][29]\,
      O => \axi_rdata[29]_i_21_n_0\
    );
\axi_rdata[29]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[29]_i_34_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][29]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][29]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[29]_i_22_n_0\
    );
\axi_rdata[29]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[29]_i_35_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][29]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][29]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[29]_i_23_n_0\
    );
\axi_rdata[29]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[29]_i_36_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][29]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][29]\,
      O => \axi_rdata[29]_i_24_n_0\
    );
\axi_rdata[29]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_awaddr(6),
      I1 => axi_awaddr(7),
      I2 => axi_awaddr(8),
      O => \axi_rdata[29]_i_25_n_0\
    );
\axi_rdata[29]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][29]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][29]\,
      O => \axi_rdata[29]_i_26_n_0\
    );
\axi_rdata[29]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => axi_awaddr(6),
      I1 => axi_awaddr(7),
      I2 => axi_awaddr(8),
      O => \axi_rdata[29]_i_27_n_0\
    );
\axi_rdata[29]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][29]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][29]\,
      O => \axi_rdata[29]_i_28_n_0\
    );
\axi_rdata[29]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kd_reg_n_0_[2][29]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kd_reg_n_0_[3][29]\,
      O => \axi_rdata[29]_i_29_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[29]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kp_reg_n_0_[2][29]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kp_reg_n_0_[3][29]\,
      O => \axi_rdata[29]_i_30_n_0\
    );
\axi_rdata[29]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \sp_reg_n_0_[2][29]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \sp_reg_n_0_[3][29]\,
      O => \axi_rdata[29]_i_31_n_0\
    );
\axi_rdata[29]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Ki_reg_n_0_[2][29]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Ki_reg_n_0_[3][29]\,
      O => \axi_rdata[29]_i_32_n_0\
    );
\axi_rdata[29]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \IntegralPosMax_reg_n_0_[2][29]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \IntegralPosMax_reg_n_0_[3][29]\,
      O => \axi_rdata[29]_i_33_n_0\
    );
\axi_rdata[29]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \outputPosMax_reg_n_0_[2][29]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \outputPosMax_reg_n_0_[3][29]\,
      O => \axi_rdata[29]_i_34_n_0\
    );
\axi_rdata[29]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \IntegralNegMax_reg_n_0_[2][29]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \IntegralNegMax_reg_n_0_[3][29]\,
      O => \axi_rdata[29]_i_35_n_0\
    );
\axi_rdata[29]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \outputNegMax_reg_n_0_[2][29]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \outputNegMax_reg_n_0_[3][29]\,
      O => \axi_rdata[29]_i_36_n_0\
    );
\axi_rdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[29]_i_12_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(29),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(29),
      O => \axi_rdata[29]_i_4_n_0\
    );
\axi_rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[29]_i_14_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][29]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][29]\,
      O => \axi_rdata[29]_i_5_n_0\
    );
\axi_rdata[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[29]_i_16_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][29]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][29]\,
      O => \axi_rdata[29]_i_6_n_0\
    );
\axi_rdata[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \axi_rdata[29]_i_17_n_0\,
      I1 => \axi_rdata[29]_i_18_n_0\,
      I2 => \axi_rdata[29]_i_19_n_0\,
      I3 => \axi_rdata[29]_i_20_n_0\,
      I4 => axi_awaddr(9),
      I5 => axi_awaddr(8),
      O => \axi_rdata[29]_i_7_n_0\
    );
\axi_rdata[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[29]_i_21_n_0\,
      I3 => \axi_rdata[29]_i_22_n_0\,
      I4 => \axi_rdata[29]_i_23_n_0\,
      I5 => \axi_rdata[29]_i_24_n_0\,
      O => \axi_rdata[29]_i_8_n_0\
    );
\axi_rdata[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_25_n_0\,
      I1 => \axi_rdata[29]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \deadBand_reg_n_0_[0][29]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \deadBand_reg_n_0_[1][29]\,
      O => \axi_rdata[29]_i_9_n_0\
    );
\axi_rdata[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[2]_i_25_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][2]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][2]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[2]_i_10_n_0\
    );
\axi_rdata[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[2]_i_26_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][2]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][2]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[2]_i_11_n_0\
    );
\axi_rdata[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[2]_i_27_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][2]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][2]\,
      O => \axi_rdata[2]_i_12_n_0\
    );
\axi_rdata[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(8),
      I1 => axi_awaddr(9),
      I2 => \axi_rdata[2]_i_28_n_0\,
      I3 => \axi_rdata[2]_i_29_n_0\,
      I4 => \axi_rdata[2]_i_30_n_0\,
      I5 => \axi_rdata[2]_i_31_n_0\,
      O => \axi_rdata[2]_i_13_n_0\
    );
\axi_rdata[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[2]_i_32_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][2]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][2]\,
      O => \axi_rdata[2]_i_14_n_0\
    );
\axi_rdata[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[2]_i_33_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][2]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][2]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[2]_i_15_n_0\
    );
\axi_rdata[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[2]_i_34_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][2]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][2]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[2]_i_16_n_0\
    );
\axi_rdata[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[2]_i_35_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][2]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][2]\,
      O => \axi_rdata[2]_i_17_n_0\
    );
\axi_rdata[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][2]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_18_n_0\
    );
\axi_rdata[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][2]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_19_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFEFEFE"
    )
        port map (
      I0 => \axi_rdata[2]_i_5_n_0\,
      I1 => \axi_rdata[2]_i_6_n_0\,
      I2 => \axi_rdata[2]_i_7_n_0\,
      I3 => \myo_brick_reg_n_0_[2]\,
      I4 => \axi_rdata[3]_i_9_n_0\,
      I5 => \axi_rdata[3]_i_10_n_0\,
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(2),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(2),
      O => \axi_rdata[2]_i_20_n_0\
    );
\axi_rdata[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[2]_i_37_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \currents_reg_n_0_[0][2]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \currents_reg_n_0_[1][2]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[2]_i_22_n_0\
    );
\axi_rdata[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[2]_i_38_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \displacements_reg_n_0_[0][2]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \displacements_reg_n_0_[1][2]\,
      O => \axi_rdata[2]_i_23_n_0\
    );
\axi_rdata[2]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][2]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_24_n_0\
    );
\axi_rdata[2]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][2]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_25_n_0\
    );
\axi_rdata[2]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][2]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_26_n_0\
    );
\axi_rdata[2]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][2]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_27_n_0\
    );
\axi_rdata[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[2]_i_39_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][2]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][2]\,
      O => \axi_rdata[2]_i_28_n_0\
    );
\axi_rdata[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[2]_i_40_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \deadBand_reg_n_0_[0][2]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \deadBand_reg_n_0_[1][2]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[2]_i_29_n_0\
    );
\axi_rdata[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[2]_i_41_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \velocitys_reg_n_0_[0][2]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \velocitys_reg_n_0_[1][2]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[2]_i_30_n_0\
    );
\axi_rdata[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[2]_i_42_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \control_mode_reg_n_0_[0][2]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \control_mode_reg_n_0_[1][2]\,
      O => \axi_rdata[2]_i_31_n_0\
    );
\axi_rdata[2]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][2]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_32_n_0\
    );
\axi_rdata[2]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][2]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_33_n_0\
    );
\axi_rdata[2]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][2]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_34_n_0\
    );
\axi_rdata[2]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][2]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_35_n_0\
    );
\axi_rdata[2]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \currents_reg_n_0_[2][2]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \currents_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_37_n_0\
    );
\axi_rdata[2]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \displacements_reg_n_0_[2][2]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \displacements_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_38_n_0\
    );
\axi_rdata[2]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][2]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_39_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[2]_i_13_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[2]_i_14_n_0\,
      I3 => \axi_rdata[2]_i_15_n_0\,
      I4 => \axi_rdata[2]_i_16_n_0\,
      I5 => \axi_rdata[2]_i_17_n_0\,
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[2]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][2]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_40_n_0\
    );
\axi_rdata[2]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \velocitys_reg_n_0_[2][2]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \velocitys_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_41_n_0\
    );
\axi_rdata[2]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \control_mode_reg_n_0_[2][2]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \control_mode_reg_n_0_[3][2]\,
      O => \axi_rdata[2]_i_42_n_0\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[2]_i_18_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][2]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][2]\,
      O => \axi_rdata[2]_i_5_n_0\
    );
\axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[2]_i_19_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][2]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][2]\,
      O => \axi_rdata[2]_i_6_n_0\
    );
\axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[2]_i_20_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(2),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(2),
      O => \axi_rdata[2]_i_7_n_0\
    );
\axi_rdata[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[2]_i_24_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][2]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][2]\,
      O => \axi_rdata[2]_i_9_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFEEE"
    )
        port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => \axi_rdata[30]_i_3_n_0\,
      I2 => axi_awaddr(9),
      I3 => \axi_rdata[30]_i_4_n_0\,
      I4 => axi_awaddr(10),
      O => \axi_rdata[30]_i_1_n_0\
    );
\axi_rdata[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[30]_i_23_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][30]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][30]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[30]_i_10_n_0\
    );
\axi_rdata[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[30]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][30]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][30]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[30]_i_11_n_0\
    );
\axi_rdata[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[30]_i_25_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][30]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][30]\,
      O => \axi_rdata[30]_i_12_n_0\
    );
\axi_rdata[30]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \deadBand_reg_n_0_[1][30]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \deadBand_reg_n_0_[0][30]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[30]_i_26_n_0\,
      O => data8(30)
    );
\axi_rdata[30]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \positions_reg_n_0_[1][30]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \positions_reg_n_0_[0][30]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[30]_i_27_n_0\,
      O => data10(30)
    );
\axi_rdata[30]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(30),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(30),
      O => \axi_rdata[30]_i_15_n_0\
    );
\axi_rdata[30]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][30]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][30]\,
      O => \axi_rdata[30]_i_16_n_0\
    );
\axi_rdata[30]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][30]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][30]\,
      O => \axi_rdata[30]_i_17_n_0\
    );
\axi_rdata[30]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[30]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][30]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][30]\,
      O => \axi_rdata[30]_i_18_n_0\
    );
\axi_rdata[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[30]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][30]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][30]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[30]_i_19_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[30]_i_5_n_0\,
      I3 => \axi_rdata[30]_i_6_n_0\,
      I4 => \axi_rdata[30]_i_7_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[30]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][30]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][30]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[30]_i_20_n_0\
    );
\axi_rdata[30]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[30]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][30]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][30]\,
      O => \axi_rdata[30]_i_21_n_0\
    );
\axi_rdata[30]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Ki_reg_n_0_[2][30]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Ki_reg_n_0_[3][30]\,
      O => \axi_rdata[30]_i_22_n_0\
    );
\axi_rdata[30]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \sp_reg_n_0_[2][30]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \sp_reg_n_0_[3][30]\,
      O => \axi_rdata[30]_i_23_n_0\
    );
\axi_rdata[30]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kp_reg_n_0_[2][30]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kp_reg_n_0_[3][30]\,
      O => \axi_rdata[30]_i_24_n_0\
    );
\axi_rdata[30]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kd_reg_n_0_[2][30]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kd_reg_n_0_[3][30]\,
      O => \axi_rdata[30]_i_25_n_0\
    );
\axi_rdata[30]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][30]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][30]\,
      O => \axi_rdata[30]_i_26_n_0\
    );
\axi_rdata[30]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][30]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][30]\,
      O => \axi_rdata[30]_i_27_n_0\
    );
\axi_rdata[30]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \IntegralPosMax_reg_n_0_[2][30]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \IntegralPosMax_reg_n_0_[3][30]\,
      O => \axi_rdata[30]_i_28_n_0\
    );
\axi_rdata[30]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \outputPosMax_reg_n_0_[2][30]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \outputPosMax_reg_n_0_[3][30]\,
      O => \axi_rdata[30]_i_29_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[30]_i_8_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[30]_i_9_n_0\,
      I3 => \axi_rdata[30]_i_10_n_0\,
      I4 => \axi_rdata[30]_i_11_n_0\,
      I5 => \axi_rdata[30]_i_12_n_0\,
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[30]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \IntegralNegMax_reg_n_0_[2][30]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \IntegralNegMax_reg_n_0_[3][30]\,
      O => \axi_rdata[30]_i_30_n_0\
    );
\axi_rdata[30]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \outputNegMax_reg_n_0_[2][30]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \outputNegMax_reg_n_0_[3][30]\,
      O => \axi_rdata[30]_i_31_n_0\
    );
\axi_rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFAAAEE"
    )
        port map (
      I0 => \axi_rdata[31]_i_14_n_0\,
      I1 => data8(30),
      I2 => data10(30),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => axi_awaddr(8),
      O => \axi_rdata[30]_i_4_n_0\
    );
\axi_rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[30]_i_15_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(30),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(30),
      O => \axi_rdata[30]_i_5_n_0\
    );
\axi_rdata[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[30]_i_16_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][30]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][30]\,
      O => \axi_rdata[30]_i_6_n_0\
    );
\axi_rdata[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[30]_i_17_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][30]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][30]\,
      O => \axi_rdata[30]_i_7_n_0\
    );
\axi_rdata[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[30]_i_18_n_0\,
      I3 => \axi_rdata[30]_i_19_n_0\,
      I4 => \axi_rdata[30]_i_20_n_0\,
      I5 => \axi_rdata[30]_i_21_n_0\,
      O => \axi_rdata[30]_i_8_n_0\
    );
\axi_rdata[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[30]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][30]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][30]\,
      O => \axi_rdata[30]_i_9_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => \^myocontrol_rvalid\,
      I2 => myocontrol_arvalid,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[31]_i_25_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Ki_reg_n_0_[0][31]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Ki_reg_n_0_[1][31]\,
      O => \axi_rdata[31]_i_10_n_0\
    );
\axi_rdata[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[31]_i_26_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \sp_reg_n_0_[0][31]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \sp_reg_n_0_[1][31]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[31]_i_11_n_0\
    );
\axi_rdata[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[31]_i_27_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \Kp_reg_n_0_[0][31]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \Kp_reg_n_0_[1][31]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[31]_i_12_n_0\
    );
\axi_rdata[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[31]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \Kd_reg_n_0_[0][31]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \Kd_reg_n_0_[1][31]\,
      O => \axi_rdata[31]_i_13_n_0\
    );
\axi_rdata[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => axi_awaddr(7),
      I1 => axi_awaddr(6),
      I2 => data13(31),
      I3 => axi_awaddr(8),
      O => \axi_rdata[31]_i_14_n_0\
    );
\axi_rdata[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \deadBand_reg_n_0_[1][31]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \deadBand_reg_n_0_[0][31]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[31]_i_29_n_0\,
      O => data8(31)
    );
\axi_rdata[31]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \positions_reg_n_0_[1][31]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \positions_reg_n_0_[0][31]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[31]_i_30_n_0\,
      O => data10(31)
    );
\axi_rdata[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(31),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(31),
      O => \axi_rdata[31]_i_17_n_0\
    );
\axi_rdata[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][31]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][31]\,
      O => \axi_rdata[31]_i_18_n_0\
    );
\axi_rdata[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][31]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][31]\,
      O => \axi_rdata[31]_i_19_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFEEE"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => \axi_rdata[31]_i_4_n_0\,
      I2 => axi_awaddr(9),
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => axi_awaddr(10),
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[31]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][31]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][31]\,
      O => \axi_rdata[31]_i_20_n_0\
    );
\axi_rdata[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[31]_i_32_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][31]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][31]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[31]_i_21_n_0\
    );
\axi_rdata[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[31]_i_33_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][31]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][31]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[31]_i_22_n_0\
    );
\axi_rdata[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[31]_i_34_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][31]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][31]\,
      O => \axi_rdata[31]_i_23_n_0\
    );
\axi_rdata[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_awaddr(6),
      I1 => axi_awaddr(7),
      O => \axi_rdata[31]_i_24_n_0\
    );
\axi_rdata[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Ki_reg_n_0_[2][31]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Ki_reg_n_0_[3][31]\,
      O => \axi_rdata[31]_i_25_n_0\
    );
\axi_rdata[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \sp_reg_n_0_[2][31]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \sp_reg_n_0_[3][31]\,
      O => \axi_rdata[31]_i_26_n_0\
    );
\axi_rdata[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kp_reg_n_0_[2][31]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kp_reg_n_0_[3][31]\,
      O => \axi_rdata[31]_i_27_n_0\
    );
\axi_rdata[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \Kd_reg_n_0_[2][31]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \Kd_reg_n_0_[3][31]\,
      O => \axi_rdata[31]_i_28_n_0\
    );
\axi_rdata[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][31]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][31]\,
      O => \axi_rdata[31]_i_29_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[31]_i_6_n_0\,
      I3 => \axi_rdata[31]_i_7_n_0\,
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][31]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][31]\,
      O => \axi_rdata[31]_i_30_n_0\
    );
\axi_rdata[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \IntegralPosMax_reg_n_0_[2][31]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \IntegralPosMax_reg_n_0_[3][31]\,
      O => \axi_rdata[31]_i_31_n_0\
    );
\axi_rdata[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \outputPosMax_reg_n_0_[2][31]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \outputPosMax_reg_n_0_[3][31]\,
      O => \axi_rdata[31]_i_32_n_0\
    );
\axi_rdata[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \IntegralNegMax_reg_n_0_[2][31]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \IntegralNegMax_reg_n_0_[3][31]\,
      O => \axi_rdata[31]_i_33_n_0\
    );
\axi_rdata[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \outputNegMax_reg_n_0_[2][31]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \outputNegMax_reg_n_0_[3][31]\,
      O => \axi_rdata[31]_i_34_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \axi_rdata[31]_i_9_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I2 => \axi_rdata[31]_i_10_n_0\,
      I3 => \axi_rdata[31]_i_11_n_0\,
      I4 => \axi_rdata[31]_i_12_n_0\,
      I5 => \axi_rdata[31]_i_13_n_0\,
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFAAAEE"
    )
        port map (
      I0 => \axi_rdata[31]_i_14_n_0\,
      I1 => data8(31),
      I2 => data10(31),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => axi_awaddr(8),
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[31]_i_17_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(31),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(31),
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[31]_i_18_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][31]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][31]\,
      O => \axi_rdata[31]_i_7_n_0\
    );
\axi_rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[31]_i_19_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][31]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][31]\,
      O => \axi_rdata[31]_i_8_n_0\
    );
\axi_rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[31]_i_20_n_0\,
      I3 => \axi_rdata[31]_i_21_n_0\,
      I4 => \axi_rdata[31]_i_22_n_0\,
      I5 => \axi_rdata[31]_i_23_n_0\,
      O => \axi_rdata[31]_i_9_n_0\
    );
\axi_rdata[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => axi_awaddr(10),
      O => \axi_rdata[3]_i_10_n_0\
    );
\axi_rdata[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[3]_i_27_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][3]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][3]\,
      O => \axi_rdata[3]_i_12_n_0\
    );
\axi_rdata[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[3]_i_28_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][3]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][3]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[3]_i_13_n_0\
    );
\axi_rdata[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[3]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][3]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][3]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[3]_i_14_n_0\
    );
\axi_rdata[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[3]_i_30_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][3]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][3]\,
      O => \axi_rdata[3]_i_15_n_0\
    );
\axi_rdata[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_awaddr(8),
      I1 => axi_awaddr(9),
      O => \axi_rdata[3]_i_16_n_0\
    );
\axi_rdata[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[3]_i_31_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \deadBand_reg_n_0_[0][3]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \deadBand_reg_n_0_[1][3]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[3]_i_17_n_0\
    );
\axi_rdata[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[3]_i_32_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][3]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][3]\,
      O => \axi_rdata[3]_i_18_n_0\
    );
\axi_rdata[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[3]_i_33_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \velocitys_reg_n_0_[0][3]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \velocitys_reg_n_0_[1][3]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[3]_i_19_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => axi_awaddr(7),
      I1 => axi_awaddr(10),
      I2 => axi_awaddr(8),
      I3 => axi_awaddr(9),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data1(3),
      I1 => data3(3),
      I2 => data0(3),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => data2(3),
      O => \axi_rdata[3]_i_20_n_0\
    );
\axi_rdata[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][3]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][3]\,
      O => \axi_rdata[3]_i_21_n_0\
    );
\axi_rdata[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][3]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][3]\,
      O => \axi_rdata[3]_i_22_n_0\
    );
\axi_rdata[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(3),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(3),
      O => \axi_rdata[3]_i_23_n_0\
    );
\axi_rdata[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[3]_i_39_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \currents_reg_n_0_[0][3]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \currents_reg_n_0_[1][3]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[3]_i_25_n_0\
    );
\axi_rdata[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[3]_i_40_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \displacements_reg_n_0_[0][3]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \displacements_reg_n_0_[1][3]\,
      O => \axi_rdata[3]_i_26_n_0\
    );
\axi_rdata[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][3]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][3]\,
      O => \axi_rdata[3]_i_27_n_0\
    );
\axi_rdata[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][3]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][3]\,
      O => \axi_rdata[3]_i_28_n_0\
    );
\axi_rdata[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][3]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][3]\,
      O => \axi_rdata[3]_i_29_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFEFEFE"
    )
        port map (
      I0 => \axi_rdata[3]_i_6_n_0\,
      I1 => \axi_rdata[3]_i_7_n_0\,
      I2 => \axi_rdata[3]_i_8_n_0\,
      I3 => \myo_brick_reg_n_0_[3]\,
      I4 => \axi_rdata[3]_i_9_n_0\,
      I5 => \axi_rdata[3]_i_10_n_0\,
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][3]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][3]\,
      O => \axi_rdata[3]_i_30_n_0\
    );
\axi_rdata[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][3]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][3]\,
      O => \axi_rdata[3]_i_31_n_0\
    );
\axi_rdata[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][3]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][3]\,
      O => \axi_rdata[3]_i_32_n_0\
    );
\axi_rdata[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \velocitys_reg_n_0_[2][3]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \velocitys_reg_n_0_[3][3]\,
      O => \axi_rdata[3]_i_33_n_0\
    );
\axi_rdata[3]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Ki_reg_n_0_[1][3]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Ki_reg_n_0_[0][3]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[3]_i_41_n_0\,
      O => data1(3)
    );
\axi_rdata[3]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \sp_reg_n_0_[1][3]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \sp_reg_n_0_[0][3]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[3]_i_42_n_0\,
      O => data3(3)
    );
\axi_rdata[3]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kp_reg_n_0_[1][3]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kp_reg_n_0_[0][3]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[3]_i_43_n_0\,
      O => data0(3)
    );
\axi_rdata[3]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kd_reg_n_0_[1][3]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kd_reg_n_0_[0][3]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[3]_i_44_n_0\,
      O => data2(3)
    );
\axi_rdata[3]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \currents_reg_n_0_[2][3]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \currents_reg_n_0_[3][3]\,
      O => \axi_rdata[3]_i_39_n_0\
    );
\axi_rdata[3]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \displacements_reg_n_0_[2][3]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \displacements_reg_n_0_[3][3]\,
      O => \axi_rdata[3]_i_40_n_0\
    );
\axi_rdata[3]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][3]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][3]\,
      O => \axi_rdata[3]_i_41_n_0\
    );
\axi_rdata[3]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][3]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][3]\,
      O => \axi_rdata[3]_i_42_n_0\
    );
\axi_rdata[3]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][3]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][3]\,
      O => \axi_rdata[3]_i_43_n_0\
    );
\axi_rdata[3]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][3]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][3]\,
      O => \axi_rdata[3]_i_44_n_0\
    );
\axi_rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FF00FE0000"
    )
        port map (
      I0 => \axi_rdata[3]_i_17_n_0\,
      I1 => \axi_rdata[3]_i_18_n_0\,
      I2 => \axi_rdata[3]_i_19_n_0\,
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(9),
      I5 => \axi_rdata[3]_i_20_n_0\,
      O => \axi_rdata[3]_i_5_n_0\
    );
\axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[3]_i_21_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][3]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][3]\,
      O => \axi_rdata[3]_i_6_n_0\
    );
\axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[3]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][3]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][3]\,
      O => \axi_rdata[3]_i_7_n_0\
    );
\axi_rdata[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[3]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(3),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(3),
      O => \axi_rdata[3]_i_8_n_0\
    );
\axi_rdata[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_awaddr(7),
      I1 => axi_awaddr(6),
      O => \axi_rdata[3]_i_9_n_0\
    );
\axi_rdata[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][4]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \displacements_reg_n_0_[0][4]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[4]_i_24_n_0\,
      O => data13(4)
    );
\axi_rdata[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \currents_reg_n_0_[1][4]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \currents_reg_n_0_[0][4]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[4]_i_25_n_0\,
      O => data12(4)
    );
\axi_rdata[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[4]_i_27_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \deadBand_reg_n_0_[0][4]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \deadBand_reg_n_0_[1][4]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[4]_i_13_n_0\
    );
\axi_rdata[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[4]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][4]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][4]\,
      O => \axi_rdata[4]_i_14_n_0\
    );
\axi_rdata[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[4]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \velocitys_reg_n_0_[0][4]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \velocitys_reg_n_0_[1][4]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[4]_i_15_n_0\
    );
\axi_rdata[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data1(4),
      I1 => data3(4),
      I2 => data0(4),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => data2(4),
      O => \axi_rdata[4]_i_16_n_0\
    );
\axi_rdata[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[4]_i_34_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][4]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][4]\,
      O => \axi_rdata[4]_i_17_n_0\
    );
\axi_rdata[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[4]_i_35_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][4]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][4]\,
      O => \axi_rdata[4]_i_18_n_0\
    );
\axi_rdata[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[4]_i_36_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(4),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(4),
      O => \axi_rdata[4]_i_19_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[4]_i_6_n_0\,
      I3 => \axi_rdata[4]_i_7_n_0\,
      I4 => \axi_rdata[4]_i_8_n_0\,
      I5 => \axi_rdata[4]_i_9_n_0\,
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][4]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][4]\,
      O => \axi_rdata[4]_i_20_n_0\
    );
\axi_rdata[4]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][4]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][4]\,
      O => \axi_rdata[4]_i_21_n_0\
    );
\axi_rdata[4]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][4]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][4]\,
      O => \axi_rdata[4]_i_22_n_0\
    );
\axi_rdata[4]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][4]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][4]\,
      O => \axi_rdata[4]_i_23_n_0\
    );
\axi_rdata[4]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \displacements_reg_n_0_[2][4]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \displacements_reg_n_0_[3][4]\,
      O => \axi_rdata[4]_i_24_n_0\
    );
\axi_rdata[4]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \currents_reg_n_0_[2][4]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \currents_reg_n_0_[3][4]\,
      O => \axi_rdata[4]_i_25_n_0\
    );
\axi_rdata[4]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][4]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][4]\,
      O => \axi_rdata[4]_i_27_n_0\
    );
\axi_rdata[4]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][4]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][4]\,
      O => \axi_rdata[4]_i_28_n_0\
    );
\axi_rdata[4]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \velocitys_reg_n_0_[2][4]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \velocitys_reg_n_0_[3][4]\,
      O => \axi_rdata[4]_i_29_n_0\
    );
\axi_rdata[4]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Ki_reg_n_0_[1][4]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Ki_reg_n_0_[0][4]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[4]_i_37_n_0\,
      O => data1(4)
    );
\axi_rdata[4]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \sp_reg_n_0_[1][4]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \sp_reg_n_0_[0][4]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[4]_i_38_n_0\,
      O => data3(4)
    );
\axi_rdata[4]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kp_reg_n_0_[1][4]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kp_reg_n_0_[0][4]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[4]_i_39_n_0\,
      O => data0(4)
    );
\axi_rdata[4]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kd_reg_n_0_[1][4]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kd_reg_n_0_[0][4]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[4]_i_40_n_0\,
      O => data2(4)
    );
\axi_rdata[4]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][4]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][4]\,
      O => \axi_rdata[4]_i_34_n_0\
    );
\axi_rdata[4]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][4]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][4]\,
      O => \axi_rdata[4]_i_35_n_0\
    );
\axi_rdata[4]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(4),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(4),
      O => \axi_rdata[4]_i_36_n_0\
    );
\axi_rdata[4]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][4]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][4]\,
      O => \axi_rdata[4]_i_37_n_0\
    );
\axi_rdata[4]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][4]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][4]\,
      O => \axi_rdata[4]_i_38_n_0\
    );
\axi_rdata[4]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][4]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][4]\,
      O => \axi_rdata[4]_i_39_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FF00FE0000"
    )
        port map (
      I0 => \axi_rdata[4]_i_13_n_0\,
      I1 => \axi_rdata[4]_i_14_n_0\,
      I2 => \axi_rdata[4]_i_15_n_0\,
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(9),
      I5 => \axi_rdata[4]_i_16_n_0\,
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[4]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][4]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][4]\,
      O => \axi_rdata[4]_i_40_n_0\
    );
\axi_rdata[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => \axi_rdata[4]_i_17_n_0\,
      I1 => \axi_rdata[4]_i_18_n_0\,
      I2 => \axi_rdata[4]_i_19_n_0\,
      I3 => axi_awaddr(10),
      I4 => axi_awaddr(9),
      O => \axi_rdata[4]_i_5_n_0\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[4]_i_20_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][4]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][4]\,
      O => \axi_rdata[4]_i_6_n_0\
    );
\axi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[4]_i_21_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][4]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][4]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[4]_i_7_n_0\
    );
\axi_rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[4]_i_22_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][4]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][4]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[4]_i_8_n_0\
    );
\axi_rdata[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[4]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][4]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][4]\,
      O => \axi_rdata[4]_i_9_n_0\
    );
\axi_rdata[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[5]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][5]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][5]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[5]_i_10_n_0\
    );
\axi_rdata[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[5]_i_25_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][5]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][5]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[5]_i_11_n_0\
    );
\axi_rdata[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[5]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][5]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][5]\,
      O => \axi_rdata[5]_i_12_n_0\
    );
\axi_rdata[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][5]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \displacements_reg_n_0_[0][5]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[5]_i_27_n_0\,
      O => data13(5)
    );
\axi_rdata[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \currents_reg_n_0_[1][5]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \currents_reg_n_0_[0][5]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[5]_i_28_n_0\,
      O => data12(5)
    );
\axi_rdata[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[5]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \deadBand_reg_n_0_[0][5]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \deadBand_reg_n_0_[1][5]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[5]_i_16_n_0\
    );
\axi_rdata[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[5]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][5]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][5]\,
      O => \axi_rdata[5]_i_17_n_0\
    );
\axi_rdata[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[5]_i_32_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \velocitys_reg_n_0_[0][5]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \velocitys_reg_n_0_[1][5]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[5]_i_18_n_0\
    );
\axi_rdata[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data1(5),
      I1 => data3(5),
      I2 => data0(5),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => data2(5),
      O => \axi_rdata[5]_i_19_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[5]_i_6_n_0\,
      I3 => \axi_rdata[5]_i_7_n_0\,
      I4 => \axi_rdata[5]_i_8_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(5),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(5),
      O => \axi_rdata[5]_i_20_n_0\
    );
\axi_rdata[5]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][5]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][5]\,
      O => \axi_rdata[5]_i_21_n_0\
    );
\axi_rdata[5]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][5]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][5]\,
      O => \axi_rdata[5]_i_22_n_0\
    );
\axi_rdata[5]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][5]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][5]\,
      O => \axi_rdata[5]_i_23_n_0\
    );
\axi_rdata[5]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][5]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][5]\,
      O => \axi_rdata[5]_i_24_n_0\
    );
\axi_rdata[5]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][5]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][5]\,
      O => \axi_rdata[5]_i_25_n_0\
    );
\axi_rdata[5]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][5]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][5]\,
      O => \axi_rdata[5]_i_26_n_0\
    );
\axi_rdata[5]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \displacements_reg_n_0_[2][5]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \displacements_reg_n_0_[3][5]\,
      O => \axi_rdata[5]_i_27_n_0\
    );
\axi_rdata[5]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \currents_reg_n_0_[2][5]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \currents_reg_n_0_[3][5]\,
      O => \axi_rdata[5]_i_28_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[5]_i_9_n_0\,
      I3 => \axi_rdata[5]_i_10_n_0\,
      I4 => \axi_rdata[5]_i_11_n_0\,
      I5 => \axi_rdata[5]_i_12_n_0\,
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[5]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][5]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][5]\,
      O => \axi_rdata[5]_i_30_n_0\
    );
\axi_rdata[5]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][5]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][5]\,
      O => \axi_rdata[5]_i_31_n_0\
    );
\axi_rdata[5]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \velocitys_reg_n_0_[2][5]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \velocitys_reg_n_0_[3][5]\,
      O => \axi_rdata[5]_i_32_n_0\
    );
\axi_rdata[5]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Ki_reg_n_0_[1][5]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Ki_reg_n_0_[0][5]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[5]_i_37_n_0\,
      O => data1(5)
    );
\axi_rdata[5]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \sp_reg_n_0_[1][5]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \sp_reg_n_0_[0][5]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[5]_i_38_n_0\,
      O => data3(5)
    );
\axi_rdata[5]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kp_reg_n_0_[1][5]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kp_reg_n_0_[0][5]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[5]_i_39_n_0\,
      O => data0(5)
    );
\axi_rdata[5]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kd_reg_n_0_[1][5]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kd_reg_n_0_[0][5]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[5]_i_40_n_0\,
      O => data2(5)
    );
\axi_rdata[5]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][5]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][5]\,
      O => \axi_rdata[5]_i_37_n_0\
    );
\axi_rdata[5]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][5]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][5]\,
      O => \axi_rdata[5]_i_38_n_0\
    );
\axi_rdata[5]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][5]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][5]\,
      O => \axi_rdata[5]_i_39_n_0\
    );
\axi_rdata[5]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][5]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][5]\,
      O => \axi_rdata[5]_i_40_n_0\
    );
\axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FF00FE0000"
    )
        port map (
      I0 => \axi_rdata[5]_i_16_n_0\,
      I1 => \axi_rdata[5]_i_17_n_0\,
      I2 => \axi_rdata[5]_i_18_n_0\,
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(9),
      I5 => \axi_rdata[5]_i_19_n_0\,
      O => \axi_rdata[5]_i_5_n_0\
    );
\axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[5]_i_20_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(5),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(5),
      O => \axi_rdata[5]_i_6_n_0\
    );
\axi_rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[5]_i_21_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][5]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][5]\,
      O => \axi_rdata[5]_i_7_n_0\
    );
\axi_rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[5]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][5]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][5]\,
      O => \axi_rdata[5]_i_8_n_0\
    );
\axi_rdata[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[5]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][5]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][5]\,
      O => \axi_rdata[5]_i_9_n_0\
    );
\axi_rdata[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[6]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][6]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][6]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[6]_i_10_n_0\
    );
\axi_rdata[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[6]_i_25_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][6]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][6]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[6]_i_11_n_0\
    );
\axi_rdata[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[6]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][6]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][6]\,
      O => \axi_rdata[6]_i_12_n_0\
    );
\axi_rdata[6]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][6]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \displacements_reg_n_0_[0][6]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[6]_i_27_n_0\,
      O => data13(6)
    );
\axi_rdata[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \currents_reg_n_0_[1][6]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \currents_reg_n_0_[0][6]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[6]_i_28_n_0\,
      O => data12(6)
    );
\axi_rdata[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[6]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \deadBand_reg_n_0_[0][6]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \deadBand_reg_n_0_[1][6]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[6]_i_16_n_0\
    );
\axi_rdata[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[6]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][6]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][6]\,
      O => \axi_rdata[6]_i_17_n_0\
    );
\axi_rdata[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[6]_i_32_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \velocitys_reg_n_0_[0][6]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \velocitys_reg_n_0_[1][6]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[6]_i_18_n_0\
    );
\axi_rdata[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data1(6),
      I1 => data3(6),
      I2 => data0(6),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => data2(6),
      O => \axi_rdata[6]_i_19_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[6]_i_6_n_0\,
      I3 => \axi_rdata[6]_i_7_n_0\,
      I4 => \axi_rdata[6]_i_8_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(6),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(6),
      O => \axi_rdata[6]_i_20_n_0\
    );
\axi_rdata[6]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][6]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][6]\,
      O => \axi_rdata[6]_i_21_n_0\
    );
\axi_rdata[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][6]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][6]\,
      O => \axi_rdata[6]_i_22_n_0\
    );
\axi_rdata[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][6]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][6]\,
      O => \axi_rdata[6]_i_23_n_0\
    );
\axi_rdata[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][6]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][6]\,
      O => \axi_rdata[6]_i_24_n_0\
    );
\axi_rdata[6]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][6]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][6]\,
      O => \axi_rdata[6]_i_25_n_0\
    );
\axi_rdata[6]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][6]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][6]\,
      O => \axi_rdata[6]_i_26_n_0\
    );
\axi_rdata[6]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \displacements_reg_n_0_[2][6]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \displacements_reg_n_0_[3][6]\,
      O => \axi_rdata[6]_i_27_n_0\
    );
\axi_rdata[6]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \currents_reg_n_0_[2][6]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \currents_reg_n_0_[3][6]\,
      O => \axi_rdata[6]_i_28_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[6]_i_9_n_0\,
      I3 => \axi_rdata[6]_i_10_n_0\,
      I4 => \axi_rdata[6]_i_11_n_0\,
      I5 => \axi_rdata[6]_i_12_n_0\,
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[6]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][6]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][6]\,
      O => \axi_rdata[6]_i_30_n_0\
    );
\axi_rdata[6]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][6]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][6]\,
      O => \axi_rdata[6]_i_31_n_0\
    );
\axi_rdata[6]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \velocitys_reg_n_0_[2][6]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \velocitys_reg_n_0_[3][6]\,
      O => \axi_rdata[6]_i_32_n_0\
    );
\axi_rdata[6]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Ki_reg_n_0_[1][6]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Ki_reg_n_0_[0][6]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[6]_i_37_n_0\,
      O => data1(6)
    );
\axi_rdata[6]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \sp_reg_n_0_[1][6]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \sp_reg_n_0_[0][6]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[6]_i_38_n_0\,
      O => data3(6)
    );
\axi_rdata[6]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kp_reg_n_0_[1][6]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kp_reg_n_0_[0][6]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[6]_i_39_n_0\,
      O => data0(6)
    );
\axi_rdata[6]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kd_reg_n_0_[1][6]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kd_reg_n_0_[0][6]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[6]_i_40_n_0\,
      O => data2(6)
    );
\axi_rdata[6]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][6]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][6]\,
      O => \axi_rdata[6]_i_37_n_0\
    );
\axi_rdata[6]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][6]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][6]\,
      O => \axi_rdata[6]_i_38_n_0\
    );
\axi_rdata[6]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][6]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][6]\,
      O => \axi_rdata[6]_i_39_n_0\
    );
\axi_rdata[6]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][6]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][6]\,
      O => \axi_rdata[6]_i_40_n_0\
    );
\axi_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FF00FE0000"
    )
        port map (
      I0 => \axi_rdata[6]_i_16_n_0\,
      I1 => \axi_rdata[6]_i_17_n_0\,
      I2 => \axi_rdata[6]_i_18_n_0\,
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(9),
      I5 => \axi_rdata[6]_i_19_n_0\,
      O => \axi_rdata[6]_i_5_n_0\
    );
\axi_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[6]_i_20_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(6),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(6),
      O => \axi_rdata[6]_i_6_n_0\
    );
\axi_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[6]_i_21_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][6]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][6]\,
      O => \axi_rdata[6]_i_7_n_0\
    );
\axi_rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[6]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][6]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][6]\,
      O => \axi_rdata[6]_i_8_n_0\
    );
\axi_rdata[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[6]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][6]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][6]\,
      O => \axi_rdata[6]_i_9_n_0\
    );
\axi_rdata[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[7]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][7]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][7]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[7]_i_10_n_0\
    );
\axi_rdata[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[7]_i_25_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][7]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][7]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[7]_i_11_n_0\
    );
\axi_rdata[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[7]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][7]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][7]\,
      O => \axi_rdata[7]_i_12_n_0\
    );
\axi_rdata[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][7]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \displacements_reg_n_0_[0][7]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[7]_i_27_n_0\,
      O => data13(7)
    );
\axi_rdata[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \currents_reg_n_0_[1][7]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \currents_reg_n_0_[0][7]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[7]_i_28_n_0\,
      O => data12(7)
    );
\axi_rdata[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[7]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \deadBand_reg_n_0_[0][7]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \deadBand_reg_n_0_[1][7]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[7]_i_16_n_0\
    );
\axi_rdata[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[7]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][7]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][7]\,
      O => \axi_rdata[7]_i_17_n_0\
    );
\axi_rdata[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[7]_i_32_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \velocitys_reg_n_0_[0][7]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \velocitys_reg_n_0_[1][7]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[7]_i_18_n_0\
    );
\axi_rdata[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data1(7),
      I1 => data3(7),
      I2 => data0(7),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => data2(7),
      O => \axi_rdata[7]_i_19_n_0\
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[7]_i_6_n_0\,
      I3 => \axi_rdata[7]_i_7_n_0\,
      I4 => \axi_rdata[7]_i_8_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(7),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(7),
      O => \axi_rdata[7]_i_20_n_0\
    );
\axi_rdata[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][7]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][7]\,
      O => \axi_rdata[7]_i_21_n_0\
    );
\axi_rdata[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][7]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][7]\,
      O => \axi_rdata[7]_i_22_n_0\
    );
\axi_rdata[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][7]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][7]\,
      O => \axi_rdata[7]_i_23_n_0\
    );
\axi_rdata[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][7]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][7]\,
      O => \axi_rdata[7]_i_24_n_0\
    );
\axi_rdata[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][7]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][7]\,
      O => \axi_rdata[7]_i_25_n_0\
    );
\axi_rdata[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][7]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][7]\,
      O => \axi_rdata[7]_i_26_n_0\
    );
\axi_rdata[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \displacements_reg_n_0_[2][7]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \displacements_reg_n_0_[3][7]\,
      O => \axi_rdata[7]_i_27_n_0\
    );
\axi_rdata[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \currents_reg_n_0_[2][7]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \currents_reg_n_0_[3][7]\,
      O => \axi_rdata[7]_i_28_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[7]_i_9_n_0\,
      I3 => \axi_rdata[7]_i_10_n_0\,
      I4 => \axi_rdata[7]_i_11_n_0\,
      I5 => \axi_rdata[7]_i_12_n_0\,
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][7]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][7]\,
      O => \axi_rdata[7]_i_30_n_0\
    );
\axi_rdata[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][7]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][7]\,
      O => \axi_rdata[7]_i_31_n_0\
    );
\axi_rdata[7]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \velocitys_reg_n_0_[2][7]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \velocitys_reg_n_0_[3][7]\,
      O => \axi_rdata[7]_i_32_n_0\
    );
\axi_rdata[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Ki_reg_n_0_[1][7]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Ki_reg_n_0_[0][7]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[7]_i_37_n_0\,
      O => data1(7)
    );
\axi_rdata[7]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \sp_reg_n_0_[1][7]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \sp_reg_n_0_[0][7]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[7]_i_38_n_0\,
      O => data3(7)
    );
\axi_rdata[7]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kp_reg_n_0_[1][7]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kp_reg_n_0_[0][7]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[7]_i_39_n_0\,
      O => data0(7)
    );
\axi_rdata[7]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kd_reg_n_0_[1][7]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kd_reg_n_0_[0][7]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[7]_i_40_n_0\,
      O => data2(7)
    );
\axi_rdata[7]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][7]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][7]\,
      O => \axi_rdata[7]_i_37_n_0\
    );
\axi_rdata[7]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][7]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][7]\,
      O => \axi_rdata[7]_i_38_n_0\
    );
\axi_rdata[7]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][7]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][7]\,
      O => \axi_rdata[7]_i_39_n_0\
    );
\axi_rdata[7]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][7]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][7]\,
      O => \axi_rdata[7]_i_40_n_0\
    );
\axi_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FF00FE0000"
    )
        port map (
      I0 => \axi_rdata[7]_i_16_n_0\,
      I1 => \axi_rdata[7]_i_17_n_0\,
      I2 => \axi_rdata[7]_i_18_n_0\,
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(9),
      I5 => \axi_rdata[7]_i_19_n_0\,
      O => \axi_rdata[7]_i_5_n_0\
    );
\axi_rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[7]_i_20_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(7),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(7),
      O => \axi_rdata[7]_i_6_n_0\
    );
\axi_rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[7]_i_21_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][7]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][7]\,
      O => \axi_rdata[7]_i_7_n_0\
    );
\axi_rdata[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[7]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][7]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][7]\,
      O => \axi_rdata[7]_i_8_n_0\
    );
\axi_rdata[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[7]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][7]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][7]\,
      O => \axi_rdata[7]_i_9_n_0\
    );
\axi_rdata[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][8]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \displacements_reg_n_0_[0][8]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[8]_i_24_n_0\,
      O => data13(8)
    );
\axi_rdata[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \currents_reg_n_0_[1][8]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \currents_reg_n_0_[0][8]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[8]_i_25_n_0\,
      O => data12(8)
    );
\axi_rdata[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[8]_i_27_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \deadBand_reg_n_0_[0][8]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \deadBand_reg_n_0_[1][8]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[8]_i_13_n_0\
    );
\axi_rdata[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[8]_i_28_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][8]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][8]\,
      O => \axi_rdata[8]_i_14_n_0\
    );
\axi_rdata[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[8]_i_29_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \velocitys_reg_n_0_[0][8]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \velocitys_reg_n_0_[1][8]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[8]_i_15_n_0\
    );
\axi_rdata[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data1(8),
      I1 => data3(8),
      I2 => data0(8),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => data2(8),
      O => \axi_rdata[8]_i_16_n_0\
    );
\axi_rdata[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[8]_i_34_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][8]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][8]\,
      O => \axi_rdata[8]_i_17_n_0\
    );
\axi_rdata[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[8]_i_35_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][8]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][8]\,
      O => \axi_rdata[8]_i_18_n_0\
    );
\axi_rdata[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[8]_i_36_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(8),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(8),
      O => \axi_rdata[8]_i_19_n_0\
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[8]_i_6_n_0\,
      I3 => \axi_rdata[8]_i_7_n_0\,
      I4 => \axi_rdata[8]_i_8_n_0\,
      I5 => \axi_rdata[8]_i_9_n_0\,
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][8]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][8]\,
      O => \axi_rdata[8]_i_20_n_0\
    );
\axi_rdata[8]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][8]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][8]\,
      O => \axi_rdata[8]_i_21_n_0\
    );
\axi_rdata[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][8]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][8]\,
      O => \axi_rdata[8]_i_22_n_0\
    );
\axi_rdata[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][8]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][8]\,
      O => \axi_rdata[8]_i_23_n_0\
    );
\axi_rdata[8]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \displacements_reg_n_0_[2][8]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \displacements_reg_n_0_[3][8]\,
      O => \axi_rdata[8]_i_24_n_0\
    );
\axi_rdata[8]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \currents_reg_n_0_[2][8]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \currents_reg_n_0_[3][8]\,
      O => \axi_rdata[8]_i_25_n_0\
    );
\axi_rdata[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][8]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][8]\,
      O => \axi_rdata[8]_i_27_n_0\
    );
\axi_rdata[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][8]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][8]\,
      O => \axi_rdata[8]_i_28_n_0\
    );
\axi_rdata[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \velocitys_reg_n_0_[2][8]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \velocitys_reg_n_0_[3][8]\,
      O => \axi_rdata[8]_i_29_n_0\
    );
\axi_rdata[8]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Ki_reg_n_0_[1][8]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Ki_reg_n_0_[0][8]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[8]_i_37_n_0\,
      O => data1(8)
    );
\axi_rdata[8]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \sp_reg_n_0_[1][8]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \sp_reg_n_0_[0][8]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[8]_i_38_n_0\,
      O => data3(8)
    );
\axi_rdata[8]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kp_reg_n_0_[1][8]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kp_reg_n_0_[0][8]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[8]_i_39_n_0\,
      O => data0(8)
    );
\axi_rdata[8]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kd_reg_n_0_[1][8]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kd_reg_n_0_[0][8]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[8]_i_40_n_0\,
      O => data2(8)
    );
\axi_rdata[8]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][8]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][8]\,
      O => \axi_rdata[8]_i_34_n_0\
    );
\axi_rdata[8]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][8]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][8]\,
      O => \axi_rdata[8]_i_35_n_0\
    );
\axi_rdata[8]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(8),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(8),
      O => \axi_rdata[8]_i_36_n_0\
    );
\axi_rdata[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][8]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][8]\,
      O => \axi_rdata[8]_i_37_n_0\
    );
\axi_rdata[8]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][8]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][8]\,
      O => \axi_rdata[8]_i_38_n_0\
    );
\axi_rdata[8]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][8]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][8]\,
      O => \axi_rdata[8]_i_39_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FF00FE0000"
    )
        port map (
      I0 => \axi_rdata[8]_i_13_n_0\,
      I1 => \axi_rdata[8]_i_14_n_0\,
      I2 => \axi_rdata[8]_i_15_n_0\,
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(9),
      I5 => \axi_rdata[8]_i_16_n_0\,
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[8]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][8]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][8]\,
      O => \axi_rdata[8]_i_40_n_0\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => \axi_rdata[8]_i_17_n_0\,
      I1 => \axi_rdata[8]_i_18_n_0\,
      I2 => \axi_rdata[8]_i_19_n_0\,
      I3 => axi_awaddr(10),
      I4 => axi_awaddr(9),
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[8]_i_20_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][8]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][8]\,
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[8]_i_21_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][8]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][8]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[8]_i_7_n_0\
    );
\axi_rdata[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[8]_i_22_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][8]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][8]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[8]_i_8_n_0\
    );
\axi_rdata[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[8]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][8]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][8]\,
      O => \axi_rdata[8]_i_9_n_0\
    );
\axi_rdata[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[9]_i_24_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \outputPosMax_reg_n_0_[0][9]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \outputPosMax_reg_n_0_[1][9]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[9]_i_10_n_0\
    );
\axi_rdata[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[9]_i_25_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \IntegralNegMax_reg_n_0_[0][9]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \IntegralNegMax_reg_n_0_[1][9]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[9]_i_11_n_0\
    );
\axi_rdata[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[31]_i_24_n_0\,
      I1 => \axi_rdata[9]_i_26_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputNegMax_reg_n_0_[0][9]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputNegMax_reg_n_0_[1][9]\,
      O => \axi_rdata[9]_i_12_n_0\
    );
\axi_rdata[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][9]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \displacements_reg_n_0_[0][9]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[9]_i_27_n_0\,
      O => data13(9)
    );
\axi_rdata[9]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \currents_reg_n_0_[1][9]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \currents_reg_n_0_[0][9]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[9]_i_28_n_0\,
      O => data12(9)
    );
\axi_rdata[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[9]_i_30_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \deadBand_reg_n_0_[0][9]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \deadBand_reg_n_0_[1][9]\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \axi_rdata[9]_i_16_n_0\
    );
\axi_rdata[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[9]_i_31_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \positions_reg_n_0_[0][9]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \positions_reg_n_0_[1][9]\,
      O => \axi_rdata[9]_i_17_n_0\
    );
\axi_rdata[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \axi_rdata[9]_i_32_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \velocitys_reg_n_0_[0][9]\,
      I3 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I4 => \velocitys_reg_n_0_[1][9]\,
      I5 => \sp[0][31]_i_2_n_0\,
      O => \axi_rdata[9]_i_18_n_0\
    );
\axi_rdata[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data1(9),
      I1 => data3(9),
      I2 => data0(9),
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(7),
      I5 => data2(9),
      O => \axi_rdata[9]_i_19_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(10),
      I2 => \axi_rdata[9]_i_6_n_0\,
      I3 => \axi_rdata[9]_i_7_n_0\,
      I4 => \axi_rdata[9]_i_8_n_0\,
      I5 => \axi_rdata[3]_i_2_n_0\,
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_encoder_multiplier_reg[2]_6\(9),
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_encoder_multiplier_reg[3]_7\(9),
      O => \axi_rdata[9]_i_20_n_0\
    );
\axi_rdata[9]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \outputShifter_reg_n_0_[2][9]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \outputShifter_reg_n_0_[3][9]\,
      O => \axi_rdata[9]_i_21_n_0\
    );
\axi_rdata[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outputShifter[2][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg_n_0_[2][9]\,
      I2 => \outputShifter[3][31]_i_2_n_0\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[3][9]\,
      O => \axi_rdata[9]_i_22_n_0\
    );
\axi_rdata[9]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralPosMax_reg_n_0_[2][9]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralPosMax_reg_n_0_[3][9]\,
      O => \axi_rdata[9]_i_23_n_0\
    );
\axi_rdata[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputPosMax_reg_n_0_[2][9]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputPosMax_reg_n_0_[3][9]\,
      O => \axi_rdata[9]_i_24_n_0\
    );
\axi_rdata[9]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \IntegralNegMax_reg_n_0_[2][9]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \IntegralNegMax_reg_n_0_[3][9]\,
      O => \axi_rdata[9]_i_25_n_0\
    );
\axi_rdata[9]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => \outputNegMax_reg_n_0_[2][9]\,
      I2 => \IntegralPosMax[3][31]_i_2_n_0\,
      I3 => \outputNegMax_reg_n_0_[3][9]\,
      O => \axi_rdata[9]_i_26_n_0\
    );
\axi_rdata[9]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \displacements_reg_n_0_[2][9]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \displacements_reg_n_0_[3][9]\,
      O => \axi_rdata[9]_i_27_n_0\
    );
\axi_rdata[9]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \axi_rdata[13]_i_37_n_0\,
      I1 => \currents_reg_n_0_[2][9]\,
      I2 => \axi_rdata[13]_i_38_n_0\,
      I3 => \currents_reg_n_0_[3][9]\,
      O => \axi_rdata[9]_i_28_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => axi_awaddr(9),
      I1 => axi_awaddr(8),
      I2 => \axi_rdata[9]_i_9_n_0\,
      I3 => \axi_rdata[9]_i_10_n_0\,
      I4 => \axi_rdata[9]_i_11_n_0\,
      I5 => \axi_rdata[9]_i_12_n_0\,
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata[9]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \deadBand_reg_n_0_[2][9]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \deadBand_reg_n_0_[3][9]\,
      O => \axi_rdata[9]_i_30_n_0\
    );
\axi_rdata[9]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \positions_reg_n_0_[2][9]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \positions_reg_n_0_[3][9]\,
      O => \axi_rdata[9]_i_31_n_0\
    );
\axi_rdata[9]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \deadBand[2][31]_i_2_n_0\,
      I1 => \velocitys_reg_n_0_[2][9]\,
      I2 => \deadBand[3][31]_i_2_n_0\,
      I3 => \velocitys_reg_n_0_[3][9]\,
      O => \axi_rdata[9]_i_32_n_0\
    );
\axi_rdata[9]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Ki_reg_n_0_[1][9]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Ki_reg_n_0_[0][9]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[9]_i_37_n_0\,
      O => data1(9)
    );
\axi_rdata[9]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \sp_reg_n_0_[1][9]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \sp_reg_n_0_[0][9]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[9]_i_38_n_0\,
      O => data3(9)
    );
\axi_rdata[9]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kp_reg_n_0_[1][9]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kp_reg_n_0_[0][9]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[9]_i_39_n_0\,
      O => data0(9)
    );
\axi_rdata[9]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Kd_reg_n_0_[1][9]\,
      I1 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I2 => \Kd_reg_n_0_[0][9]\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I4 => \axi_rdata[9]_i_40_n_0\,
      O => data2(9)
    );
\axi_rdata[9]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Ki_reg_n_0_[2][9]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Ki_reg_n_0_[3][9]\,
      O => \axi_rdata[9]_i_37_n_0\
    );
\axi_rdata[9]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \sp_reg_n_0_[2][9]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \sp_reg_n_0_[3][9]\,
      O => \axi_rdata[9]_i_38_n_0\
    );
\axi_rdata[9]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kp_reg_n_0_[2][9]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kp_reg_n_0_[3][9]\,
      O => \axi_rdata[9]_i_39_n_0\
    );
\axi_rdata[9]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instantiate_pid_controllers[2].pid_controller_n_8\,
      I1 => \Kd_reg_n_0_[2][9]\,
      I2 => \instantiate_pid_controllers[3].pid_controller_n_5\,
      I3 => \Kd_reg_n_0_[3][9]\,
      O => \axi_rdata[9]_i_40_n_0\
    );
\axi_rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FF00FE0000"
    )
        port map (
      I0 => \axi_rdata[9]_i_16_n_0\,
      I1 => \axi_rdata[9]_i_17_n_0\,
      I2 => \axi_rdata[9]_i_18_n_0\,
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(9),
      I5 => \axi_rdata[9]_i_19_n_0\,
      O => \axi_rdata[9]_i_5_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_11_n_0\,
      I1 => \axi_rdata[9]_i_20_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_encoder_multiplier_reg[0]_4\(9),
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_encoder_multiplier_reg[1]_5\(9),
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_13_n_0\,
      I1 => \axi_rdata[9]_i_21_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \outputShifter_reg_n_0_[0][9]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \outputShifter_reg_n_0_[1][9]\,
      O => \axi_rdata[9]_i_7_n_0\
    );
\axi_rdata[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[29]_i_15_n_0\,
      I1 => \axi_rdata[9]_i_22_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \myo_brick_gear_box_ratio_reg_n_0_[0][9]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \myo_brick_gear_box_ratio_reg_n_0_[1][9]\,
      O => \axi_rdata[9]_i_8_n_0\
    );
\axi_rdata[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[9]_i_23_n_0\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I3 => \IntegralPosMax_reg_n_0_[0][9]\,
      I4 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I5 => \IntegralPosMax_reg_n_0_[1][9]\,
      O => \axi_rdata[9]_i_9_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[1].pid_controller_n_14\,
      Q => myocontrol_rdata(0),
      R => clear
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[1].pid_controller_n_7\,
      Q => myocontrol_rdata(10),
      R => clear
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[1].pid_controller_n_6\,
      Q => myocontrol_rdata(11),
      R => clear
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[1].pid_controller_n_5\,
      Q => myocontrol_rdata(12),
      R => clear
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[1].pid_controller_n_4\,
      Q => myocontrol_rdata(13),
      R => clear
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[1].pid_controller_n_3\,
      Q => myocontrol_rdata(14),
      R => clear
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[1].pid_controller_n_2\,
      Q => myocontrol_rdata(15),
      R => clear
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[16]_i_1_n_0\,
      Q => myocontrol_rdata(16),
      R => clear
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[17]_i_1_n_0\,
      Q => myocontrol_rdata(17),
      R => clear
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[18]_i_1_n_0\,
      Q => myocontrol_rdata(18),
      R => clear
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[19]_i_1_n_0\,
      Q => myocontrol_rdata(19),
      R => clear
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[2].pid_controller_n_4\,
      Q => myocontrol_rdata(1),
      R => clear
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[20]_i_1_n_0\,
      Q => myocontrol_rdata(20),
      R => clear
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[21]_i_1_n_0\,
      Q => myocontrol_rdata(21),
      R => clear
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[22]_i_1_n_0\,
      Q => myocontrol_rdata(22),
      R => clear
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[23]_i_1_n_0\,
      Q => myocontrol_rdata(23),
      R => clear
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[24]_i_1_n_0\,
      Q => myocontrol_rdata(24),
      R => clear
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[25]_i_1_n_0\,
      Q => myocontrol_rdata(25),
      R => clear
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[26]_i_1_n_0\,
      Q => myocontrol_rdata(26),
      R => clear
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[27]_i_1_n_0\,
      Q => myocontrol_rdata(27),
      R => clear
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[28]_i_1_n_0\,
      Q => myocontrol_rdata(28),
      R => clear
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[29]_i_1_n_0\,
      Q => myocontrol_rdata(29),
      R => clear
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[2].pid_controller_n_3\,
      Q => myocontrol_rdata(2),
      R => clear
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[30]_i_1_n_0\,
      Q => myocontrol_rdata(30),
      R => clear
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \axi_rdata[31]_i_2_n_0\,
      Q => myocontrol_rdata(31),
      R => clear
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[2].pid_controller_n_2\,
      Q => myocontrol_rdata(3),
      R => clear
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[1].pid_controller_n_13\,
      Q => myocontrol_rdata(4),
      R => clear
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[1].pid_controller_n_12\,
      Q => myocontrol_rdata(5),
      R => clear
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[1].pid_controller_n_11\,
      Q => myocontrol_rdata(6),
      R => clear
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[1].pid_controller_n_10\,
      Q => myocontrol_rdata(7),
      R => clear
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[1].pid_controller_n_9\,
      Q => myocontrol_rdata(8),
      R => clear
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => slv_reg_rden,
      D => \instantiate_pid_controllers[1].pid_controller_n_8\,
      Q => myocontrol_rdata(9),
      R => clear
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => axi_rvalid_reg_0,
      Q => \^myocontrol_rvalid\,
      R => clear
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^aw_en_reg_0\,
      I2 => myocontrol_awvalid,
      I3 => myocontrol_wvalid,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => clear
    );
\control_mode[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => myocontrol_wdata(0),
      I1 => \control_mode[0][2]_i_2_n_0\,
      I2 => \myo_brick_gear_box_ratio_reg[0]_8\,
      I3 => \control_mode_reg_n_0_[0][0]\,
      O => \control_mode[0][0]_i_1_n_0\
    );
\control_mode[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => myocontrol_wdata(1),
      I1 => \control_mode[0][2]_i_2_n_0\,
      I2 => \myo_brick_gear_box_ratio_reg[0]_8\,
      I3 => \control_mode_reg_n_0_[0][1]\,
      O => \control_mode[0][1]_i_1_n_0\
    );
\control_mode[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => myocontrol_wdata(2),
      I1 => \control_mode[0][2]_i_2_n_0\,
      I2 => \myo_brick_gear_box_ratio_reg[0]_8\,
      I3 => \control_mode_reg_n_0_[0][2]\,
      O => \control_mode[0][2]_i_1_n_0\
    );
\control_mode[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => axi_awaddr(6),
      I1 => axi_awaddr(7),
      I2 => axi_awaddr(9),
      I3 => axi_awaddr(10),
      I4 => axi_awaddr(8),
      I5 => \instantiate_pid_controllers[0].pid_controller_n_9\,
      O => \control_mode[0][2]_i_2_n_0\
    );
\control_mode[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => myocontrol_wdata(0),
      I1 => \control_mode[0][2]_i_2_n_0\,
      I2 => \myo_brick_gear_box_ratio_reg[1]_11\,
      I3 => \control_mode_reg_n_0_[1][0]\,
      O => \control_mode[1][0]_i_1_n_0\
    );
\control_mode[1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => myocontrol_wdata(1),
      I1 => \control_mode[0][2]_i_2_n_0\,
      I2 => \myo_brick_gear_box_ratio_reg[1]_11\,
      I3 => \control_mode_reg_n_0_[1][1]\,
      O => \control_mode[1][1]_i_1_n_0\
    );
\control_mode[1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => myocontrol_wdata(2),
      I1 => \control_mode[0][2]_i_2_n_0\,
      I2 => \myo_brick_gear_box_ratio_reg[1]_11\,
      I3 => \control_mode_reg_n_0_[1][2]\,
      O => \control_mode[1][2]_i_1_n_0\
    );
\control_mode[2][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => myocontrol_wdata(0),
      I1 => \control_mode[0][2]_i_2_n_0\,
      I2 => \myo_brick_gear_box_ratio_reg[2]_10\,
      I3 => \control_mode_reg_n_0_[2][0]\,
      O => \control_mode[2][0]_i_1_n_0\
    );
\control_mode[2][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => myocontrol_wdata(1),
      I1 => \control_mode[0][2]_i_2_n_0\,
      I2 => \myo_brick_gear_box_ratio_reg[2]_10\,
      I3 => \control_mode_reg_n_0_[2][1]\,
      O => \control_mode[2][1]_i_1_n_0\
    );
\control_mode[2][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => myocontrol_wdata(2),
      I1 => \control_mode[0][2]_i_2_n_0\,
      I2 => \myo_brick_gear_box_ratio_reg[2]_10\,
      I3 => \control_mode_reg_n_0_[2][2]\,
      O => \control_mode[2][2]_i_1_n_0\
    );
\control_mode[3][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => myocontrol_wdata(0),
      I1 => \control_mode[0][2]_i_2_n_0\,
      I2 => \myo_brick_gear_box_ratio_reg[3]_9\,
      I3 => \control_mode_reg_n_0_[3][0]\,
      O => \control_mode[3][0]_i_1_n_0\
    );
\control_mode[3][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => myocontrol_wdata(1),
      I1 => \control_mode[0][2]_i_2_n_0\,
      I2 => \myo_brick_gear_box_ratio_reg[3]_9\,
      I3 => \control_mode_reg_n_0_[3][1]\,
      O => \control_mode[3][1]_i_1_n_0\
    );
\control_mode[3][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => myocontrol_wdata(2),
      I1 => \control_mode[0][2]_i_2_n_0\,
      I2 => \myo_brick_gear_box_ratio_reg[3]_9\,
      I3 => \control_mode_reg_n_0_[3][2]\,
      O => \control_mode[3][2]_i_1_n_0\
    );
\control_mode_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \control_mode[0][0]_i_1_n_0\,
      Q => \control_mode_reg_n_0_[0][0]\,
      R => '0'
    );
\control_mode_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \control_mode[0][1]_i_1_n_0\,
      Q => \control_mode_reg_n_0_[0][1]\,
      R => '0'
    );
\control_mode_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \control_mode[0][2]_i_1_n_0\,
      Q => \control_mode_reg_n_0_[0][2]\,
      R => '0'
    );
\control_mode_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \control_mode[1][0]_i_1_n_0\,
      Q => \control_mode_reg_n_0_[1][0]\,
      R => '0'
    );
\control_mode_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \control_mode[1][1]_i_1_n_0\,
      Q => \control_mode_reg_n_0_[1][1]\,
      R => '0'
    );
\control_mode_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \control_mode[1][2]_i_1_n_0\,
      Q => \control_mode_reg_n_0_[1][2]\,
      R => '0'
    );
\control_mode_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \control_mode[2][0]_i_1_n_0\,
      Q => \control_mode_reg_n_0_[2][0]\,
      R => '0'
    );
\control_mode_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \control_mode[2][1]_i_1_n_0\,
      Q => \control_mode_reg_n_0_[2][1]\,
      R => '0'
    );
\control_mode_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \control_mode[2][2]_i_1_n_0\,
      Q => \control_mode_reg_n_0_[2][2]\,
      R => '0'
    );
\control_mode_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \control_mode[3][0]_i_1_n_0\,
      Q => \control_mode_reg_n_0_[3][0]\,
      R => '0'
    );
\control_mode_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \control_mode[3][1]_i_1_n_0\,
      Q => \control_mode_reg_n_0_[3][1]\,
      R => '0'
    );
\control_mode_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => \control_mode[3][2]_i_1_n_0\,
      Q => \control_mode_reg_n_0_[3][2]\,
      R => '0'
    );
\counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_4_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[0]_i_3_n_7\,
      Q => counter_reg(0),
      R => spi_control_n_10
    );
\counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_3_n_0\,
      CO(2) => \counter_reg[0]_i_3_n_1\,
      CO(1) => \counter_reg[0]_i_3_n_2\,
      CO(0) => \counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_3_n_4\,
      O(2) => \counter_reg[0]_i_3_n_5\,
      O(1) => \counter_reg[0]_i_3_n_6\,
      O(0) => \counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_4_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[8]_i_1_n_5\,
      Q => counter_reg(10),
      R => spi_control_n_10
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[8]_i_1_n_4\,
      Q => counter_reg(11),
      R => spi_control_n_10
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[12]_i_1_n_7\,
      Q => counter_reg(12),
      R => spi_control_n_10
    );
\counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1_n_0\,
      CO(3) => \counter_reg[12]_i_1_n_0\,
      CO(2) => \counter_reg[12]_i_1_n_1\,
      CO(1) => \counter_reg[12]_i_1_n_2\,
      CO(0) => \counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1_n_4\,
      O(2) => \counter_reg[12]_i_1_n_5\,
      O(1) => \counter_reg[12]_i_1_n_6\,
      O(0) => \counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[12]_i_1_n_6\,
      Q => counter_reg(13),
      R => spi_control_n_10
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[12]_i_1_n_5\,
      Q => counter_reg(14),
      R => spi_control_n_10
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[12]_i_1_n_4\,
      Q => counter_reg(15),
      R => spi_control_n_10
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[16]_i_1_n_7\,
      Q => counter_reg(16),
      R => spi_control_n_10
    );
\counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1_n_0\,
      CO(3) => \counter_reg[16]_i_1_n_0\,
      CO(2) => \counter_reg[16]_i_1_n_1\,
      CO(1) => \counter_reg[16]_i_1_n_2\,
      CO(0) => \counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1_n_4\,
      O(2) => \counter_reg[16]_i_1_n_5\,
      O(1) => \counter_reg[16]_i_1_n_6\,
      O(0) => \counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[16]_i_1_n_6\,
      Q => counter_reg(17),
      R => spi_control_n_10
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[16]_i_1_n_5\,
      Q => counter_reg(18),
      R => spi_control_n_10
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[16]_i_1_n_4\,
      Q => counter_reg(19),
      R => spi_control_n_10
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[0]_i_3_n_6\,
      Q => counter_reg(1),
      R => spi_control_n_10
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[20]_i_1_n_7\,
      Q => counter_reg(20),
      R => spi_control_n_10
    );
\counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1_n_0\,
      CO(3) => \counter_reg[20]_i_1_n_0\,
      CO(2) => \counter_reg[20]_i_1_n_1\,
      CO(1) => \counter_reg[20]_i_1_n_2\,
      CO(0) => \counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1_n_4\,
      O(2) => \counter_reg[20]_i_1_n_5\,
      O(1) => \counter_reg[20]_i_1_n_6\,
      O(0) => \counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter_reg(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[20]_i_1_n_6\,
      Q => counter_reg(21),
      R => spi_control_n_10
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[20]_i_1_n_5\,
      Q => counter_reg(22),
      R => spi_control_n_10
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[20]_i_1_n_4\,
      Q => counter_reg(23),
      R => spi_control_n_10
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[24]_i_1_n_7\,
      Q => counter_reg(24),
      R => spi_control_n_10
    );
\counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1_n_0\,
      CO(3) => \counter_reg[24]_i_1_n_0\,
      CO(2) => \counter_reg[24]_i_1_n_1\,
      CO(1) => \counter_reg[24]_i_1_n_2\,
      CO(0) => \counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1_n_4\,
      O(2) => \counter_reg[24]_i_1_n_5\,
      O(1) => \counter_reg[24]_i_1_n_6\,
      O(0) => \counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter_reg(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[24]_i_1_n_6\,
      Q => counter_reg(25),
      R => spi_control_n_10
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[24]_i_1_n_5\,
      Q => counter_reg(26),
      R => spi_control_n_10
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[24]_i_1_n_4\,
      Q => counter_reg(27),
      R => spi_control_n_10
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[28]_i_1_n_7\,
      Q => counter_reg(28),
      R => spi_control_n_10
    );
\counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1_n_1\,
      CO(1) => \counter_reg[28]_i_1_n_2\,
      CO(0) => \counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1_n_4\,
      O(2) => \counter_reg[28]_i_1_n_5\,
      O(1) => \counter_reg[28]_i_1_n_6\,
      O(0) => \counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter_reg(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[28]_i_1_n_6\,
      Q => counter_reg(29),
      R => spi_control_n_10
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[0]_i_3_n_5\,
      Q => counter_reg(2),
      R => spi_control_n_10
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[28]_i_1_n_5\,
      Q => counter_reg(30),
      R => spi_control_n_10
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[28]_i_1_n_4\,
      Q => counter_reg(31),
      R => spi_control_n_10
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[0]_i_3_n_4\,
      Q => counter_reg(3),
      R => spi_control_n_10
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[4]_i_1_n_7\,
      Q => counter_reg(4),
      R => spi_control_n_10
    );
\counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3_n_0\,
      CO(3) => \counter_reg[4]_i_1_n_0\,
      CO(2) => \counter_reg[4]_i_1_n_1\,
      CO(1) => \counter_reg[4]_i_1_n_2\,
      CO(0) => \counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1_n_4\,
      O(2) => \counter_reg[4]_i_1_n_5\,
      O(1) => \counter_reg[4]_i_1_n_6\,
      O(0) => \counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[4]_i_1_n_6\,
      Q => counter_reg(5),
      R => spi_control_n_10
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[4]_i_1_n_5\,
      Q => counter_reg(6),
      R => spi_control_n_10
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[4]_i_1_n_4\,
      Q => counter_reg(7),
      R => spi_control_n_10
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[8]_i_1_n_7\,
      Q => counter_reg(8),
      R => spi_control_n_10
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1_n_0\,
      CO(3) => \counter_reg[8]_i_1_n_0\,
      CO(2) => \counter_reg[8]_i_1_n_1\,
      CO(1) => \counter_reg[8]_i_1_n_2\,
      CO(0) => \counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1_n_4\,
      O(2) => \counter_reg[8]_i_1_n_5\,
      O(1) => \counter_reg[8]_i_1_n_6\,
      O(0) => \counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \^slv_reg_wren\,
      D => \counter_reg[8]_i_1_n_6\,
      Q => counter_reg(9),
      R => spi_control_n_10
    );
\currents_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => current(5),
      Q => \currents_reg_n_0_[0][10]\,
      R => '0'
    );
\currents_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => current(4),
      Q => \currents_reg_n_0_[0][11]\,
      R => '0'
    );
\currents_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => current(3),
      Q => \currents_reg_n_0_[0][12]\,
      R => '0'
    );
\currents_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => current(2),
      Q => \currents_reg_n_0_[0][13]\,
      R => '0'
    );
\currents_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => current(1),
      Q => \currents_reg_n_0_[0][14]\,
      R => '0'
    );
\currents_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => current(0),
      Q => \currents_reg_n_0_[0][15]\,
      R => '0'
    );
\currents_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => current(14),
      Q => \currents_reg_n_0_[0][1]\,
      R => '0'
    );
\currents_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => current(13),
      Q => \currents_reg_n_0_[0][2]\,
      R => '0'
    );
\currents_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => current(12),
      Q => \currents_reg_n_0_[0][3]\,
      R => '0'
    );
\currents_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => current(11),
      Q => \currents_reg_n_0_[0][4]\,
      R => '0'
    );
\currents_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => current(10),
      Q => \currents_reg_n_0_[0][5]\,
      R => '0'
    );
\currents_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => current(9),
      Q => \currents_reg_n_0_[0][6]\,
      R => '0'
    );
\currents_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => current(8),
      Q => \currents_reg_n_0_[0][7]\,
      R => '0'
    );
\currents_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => current(7),
      Q => \currents_reg_n_0_[0][8]\,
      R => '0'
    );
\currents_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => current(6),
      Q => \currents_reg_n_0_[0][9]\,
      R => '0'
    );
\currents_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => current(5),
      Q => \currents_reg_n_0_[1][10]\,
      R => '0'
    );
\currents_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => current(4),
      Q => \currents_reg_n_0_[1][11]\,
      R => '0'
    );
\currents_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => current(3),
      Q => \currents_reg_n_0_[1][12]\,
      R => '0'
    );
\currents_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => current(2),
      Q => \currents_reg_n_0_[1][13]\,
      R => '0'
    );
\currents_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => current(1),
      Q => \currents_reg_n_0_[1][14]\,
      R => '0'
    );
\currents_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => current(0),
      Q => \currents_reg_n_0_[1][15]\,
      R => '0'
    );
\currents_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => current(14),
      Q => \currents_reg_n_0_[1][1]\,
      R => '0'
    );
\currents_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => current(13),
      Q => \currents_reg_n_0_[1][2]\,
      R => '0'
    );
\currents_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => current(12),
      Q => \currents_reg_n_0_[1][3]\,
      R => '0'
    );
\currents_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => current(11),
      Q => \currents_reg_n_0_[1][4]\,
      R => '0'
    );
\currents_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => current(10),
      Q => \currents_reg_n_0_[1][5]\,
      R => '0'
    );
\currents_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => current(9),
      Q => \currents_reg_n_0_[1][6]\,
      R => '0'
    );
\currents_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => current(8),
      Q => \currents_reg_n_0_[1][7]\,
      R => '0'
    );
\currents_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => current(7),
      Q => \currents_reg_n_0_[1][8]\,
      R => '0'
    );
\currents_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => current(6),
      Q => \currents_reg_n_0_[1][9]\,
      R => '0'
    );
\currents_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => current(5),
      Q => \currents_reg_n_0_[2][10]\,
      R => '0'
    );
\currents_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => current(4),
      Q => \currents_reg_n_0_[2][11]\,
      R => '0'
    );
\currents_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => current(3),
      Q => \currents_reg_n_0_[2][12]\,
      R => '0'
    );
\currents_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => current(2),
      Q => \currents_reg_n_0_[2][13]\,
      R => '0'
    );
\currents_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => current(1),
      Q => \currents_reg_n_0_[2][14]\,
      R => '0'
    );
\currents_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => current(0),
      Q => \currents_reg_n_0_[2][15]\,
      R => '0'
    );
\currents_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => current(14),
      Q => \currents_reg_n_0_[2][1]\,
      R => '0'
    );
\currents_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => current(13),
      Q => \currents_reg_n_0_[2][2]\,
      R => '0'
    );
\currents_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => current(12),
      Q => \currents_reg_n_0_[2][3]\,
      R => '0'
    );
\currents_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => current(11),
      Q => \currents_reg_n_0_[2][4]\,
      R => '0'
    );
\currents_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => current(10),
      Q => \currents_reg_n_0_[2][5]\,
      R => '0'
    );
\currents_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => current(9),
      Q => \currents_reg_n_0_[2][6]\,
      R => '0'
    );
\currents_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => current(8),
      Q => \currents_reg_n_0_[2][7]\,
      R => '0'
    );
\currents_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => current(7),
      Q => \currents_reg_n_0_[2][8]\,
      R => '0'
    );
\currents_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => current(6),
      Q => \currents_reg_n_0_[2][9]\,
      R => '0'
    );
\currents_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => current(5),
      Q => \currents_reg_n_0_[3][10]\,
      R => '0'
    );
\currents_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => current(4),
      Q => \currents_reg_n_0_[3][11]\,
      R => '0'
    );
\currents_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => current(3),
      Q => \currents_reg_n_0_[3][12]\,
      R => '0'
    );
\currents_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => current(2),
      Q => \currents_reg_n_0_[3][13]\,
      R => '0'
    );
\currents_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => current(1),
      Q => \currents_reg_n_0_[3][14]\,
      R => '0'
    );
\currents_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => current(0),
      Q => \currents_reg_n_0_[3][15]\,
      R => '0'
    );
\currents_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => current(14),
      Q => \currents_reg_n_0_[3][1]\,
      R => '0'
    );
\currents_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => current(13),
      Q => \currents_reg_n_0_[3][2]\,
      R => '0'
    );
\currents_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => current(12),
      Q => \currents_reg_n_0_[3][3]\,
      R => '0'
    );
\currents_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => current(11),
      Q => \currents_reg_n_0_[3][4]\,
      R => '0'
    );
\currents_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => current(10),
      Q => \currents_reg_n_0_[3][5]\,
      R => '0'
    );
\currents_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => current(9),
      Q => \currents_reg_n_0_[3][6]\,
      R => '0'
    );
\currents_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => current(8),
      Q => \currents_reg_n_0_[3][7]\,
      R => '0'
    );
\currents_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => current(7),
      Q => \currents_reg_n_0_[3][8]\,
      R => '0'
    );
\currents_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => current(6),
      Q => \currents_reg_n_0_[3][9]\,
      R => '0'
    );
\deadBand[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \deadBand[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I4 => axi_awaddr(4),
      I5 => axi_awaddr(5),
      O => \deadBand[0][31]_i_1_n_0\
    );
\deadBand[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => axi_awaddr(7),
      I1 => axi_awaddr(9),
      I2 => axi_awaddr(6),
      I3 => axi_awaddr(10),
      I4 => axi_awaddr(8),
      I5 => \instantiate_pid_controllers[0].pid_controller_n_9\,
      O => \deadBand[0][31]_i_2_n_0\
    );
\deadBand[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \deadBand[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      O => \deadBand[1][31]_i_1_n_0\
    );
\deadBand[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \deadBand[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \deadBand[2][31]_i_2_n_0\,
      O => \deadBand[2][31]_i_1_n_0\
    );
\deadBand[2][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_awaddr(3),
      I1 => axi_awaddr(2),
      O => \deadBand[2][31]_i_2_n_0\
    );
\deadBand[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \deadBand[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \deadBand[3][31]_i_2_n_0\,
      O => deadBand
    );
\deadBand[3][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => axi_awaddr(2),
      I1 => axi_awaddr(3),
      O => \deadBand[3][31]_i_2_n_0\
    );
\deadBand_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \deadBand_reg_n_0_[0][0]\,
      R => '0'
    );
\deadBand_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \deadBand_reg_n_0_[0][10]\,
      R => '0'
    );
\deadBand_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \deadBand_reg_n_0_[0][11]\,
      R => '0'
    );
\deadBand_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \deadBand_reg_n_0_[0][12]\,
      R => '0'
    );
\deadBand_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \deadBand_reg_n_0_[0][13]\,
      R => '0'
    );
\deadBand_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \deadBand_reg_n_0_[0][14]\,
      R => '0'
    );
\deadBand_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \deadBand_reg_n_0_[0][15]\,
      R => '0'
    );
\deadBand_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \deadBand_reg_n_0_[0][16]\,
      R => '0'
    );
\deadBand_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \deadBand_reg_n_0_[0][17]\,
      R => '0'
    );
\deadBand_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \deadBand_reg_n_0_[0][18]\,
      R => '0'
    );
\deadBand_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \deadBand_reg_n_0_[0][19]\,
      R => '0'
    );
\deadBand_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \deadBand_reg_n_0_[0][1]\,
      R => '0'
    );
\deadBand_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \deadBand_reg_n_0_[0][20]\,
      R => '0'
    );
\deadBand_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \deadBand_reg_n_0_[0][21]\,
      R => '0'
    );
\deadBand_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \deadBand_reg_n_0_[0][22]\,
      R => '0'
    );
\deadBand_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \deadBand_reg_n_0_[0][23]\,
      R => '0'
    );
\deadBand_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \deadBand_reg_n_0_[0][24]\,
      R => '0'
    );
\deadBand_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \deadBand_reg_n_0_[0][25]\,
      R => '0'
    );
\deadBand_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \deadBand_reg_n_0_[0][26]\,
      R => '0'
    );
\deadBand_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \deadBand_reg_n_0_[0][27]\,
      R => '0'
    );
\deadBand_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \deadBand_reg_n_0_[0][28]\,
      R => '0'
    );
\deadBand_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \deadBand_reg_n_0_[0][29]\,
      R => '0'
    );
\deadBand_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \deadBand_reg_n_0_[0][2]\,
      R => '0'
    );
\deadBand_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \deadBand_reg_n_0_[0][30]\,
      R => '0'
    );
\deadBand_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \deadBand_reg_n_0_[0][31]\,
      R => '0'
    );
\deadBand_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \deadBand_reg_n_0_[0][3]\,
      R => '0'
    );
\deadBand_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \deadBand_reg_n_0_[0][4]\,
      R => '0'
    );
\deadBand_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \deadBand_reg_n_0_[0][5]\,
      R => '0'
    );
\deadBand_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \deadBand_reg_n_0_[0][6]\,
      R => '0'
    );
\deadBand_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \deadBand_reg_n_0_[0][7]\,
      R => '0'
    );
\deadBand_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \deadBand_reg_n_0_[0][8]\,
      R => '0'
    );
\deadBand_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[0][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \deadBand_reg_n_0_[0][9]\,
      R => '0'
    );
\deadBand_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \deadBand_reg_n_0_[1][0]\,
      R => '0'
    );
\deadBand_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \deadBand_reg_n_0_[1][10]\,
      R => '0'
    );
\deadBand_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \deadBand_reg_n_0_[1][11]\,
      R => '0'
    );
\deadBand_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \deadBand_reg_n_0_[1][12]\,
      R => '0'
    );
\deadBand_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \deadBand_reg_n_0_[1][13]\,
      R => '0'
    );
\deadBand_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \deadBand_reg_n_0_[1][14]\,
      R => '0'
    );
\deadBand_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \deadBand_reg_n_0_[1][15]\,
      R => '0'
    );
\deadBand_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \deadBand_reg_n_0_[1][16]\,
      R => '0'
    );
\deadBand_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \deadBand_reg_n_0_[1][17]\,
      R => '0'
    );
\deadBand_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \deadBand_reg_n_0_[1][18]\,
      R => '0'
    );
\deadBand_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \deadBand_reg_n_0_[1][19]\,
      R => '0'
    );
\deadBand_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \deadBand_reg_n_0_[1][1]\,
      R => '0'
    );
\deadBand_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \deadBand_reg_n_0_[1][20]\,
      R => '0'
    );
\deadBand_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \deadBand_reg_n_0_[1][21]\,
      R => '0'
    );
\deadBand_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \deadBand_reg_n_0_[1][22]\,
      R => '0'
    );
\deadBand_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \deadBand_reg_n_0_[1][23]\,
      R => '0'
    );
\deadBand_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \deadBand_reg_n_0_[1][24]\,
      R => '0'
    );
\deadBand_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \deadBand_reg_n_0_[1][25]\,
      R => '0'
    );
\deadBand_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \deadBand_reg_n_0_[1][26]\,
      R => '0'
    );
\deadBand_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \deadBand_reg_n_0_[1][27]\,
      R => '0'
    );
\deadBand_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \deadBand_reg_n_0_[1][28]\,
      R => '0'
    );
\deadBand_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \deadBand_reg_n_0_[1][29]\,
      R => '0'
    );
\deadBand_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \deadBand_reg_n_0_[1][2]\,
      R => '0'
    );
\deadBand_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \deadBand_reg_n_0_[1][30]\,
      R => '0'
    );
\deadBand_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \deadBand_reg_n_0_[1][31]\,
      R => '0'
    );
\deadBand_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \deadBand_reg_n_0_[1][3]\,
      R => '0'
    );
\deadBand_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \deadBand_reg_n_0_[1][4]\,
      R => '0'
    );
\deadBand_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \deadBand_reg_n_0_[1][5]\,
      R => '0'
    );
\deadBand_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \deadBand_reg_n_0_[1][6]\,
      R => '0'
    );
\deadBand_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \deadBand_reg_n_0_[1][7]\,
      R => '0'
    );
\deadBand_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \deadBand_reg_n_0_[1][8]\,
      R => '0'
    );
\deadBand_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[1][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \deadBand_reg_n_0_[1][9]\,
      R => '0'
    );
\deadBand_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \deadBand_reg_n_0_[2][0]\,
      R => '0'
    );
\deadBand_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \deadBand_reg_n_0_[2][10]\,
      R => '0'
    );
\deadBand_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \deadBand_reg_n_0_[2][11]\,
      R => '0'
    );
\deadBand_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \deadBand_reg_n_0_[2][12]\,
      R => '0'
    );
\deadBand_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \deadBand_reg_n_0_[2][13]\,
      R => '0'
    );
\deadBand_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \deadBand_reg_n_0_[2][14]\,
      R => '0'
    );
\deadBand_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \deadBand_reg_n_0_[2][15]\,
      R => '0'
    );
\deadBand_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \deadBand_reg_n_0_[2][16]\,
      R => '0'
    );
\deadBand_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \deadBand_reg_n_0_[2][17]\,
      R => '0'
    );
\deadBand_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \deadBand_reg_n_0_[2][18]\,
      R => '0'
    );
\deadBand_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \deadBand_reg_n_0_[2][19]\,
      R => '0'
    );
\deadBand_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \deadBand_reg_n_0_[2][1]\,
      R => '0'
    );
\deadBand_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \deadBand_reg_n_0_[2][20]\,
      R => '0'
    );
\deadBand_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \deadBand_reg_n_0_[2][21]\,
      R => '0'
    );
\deadBand_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \deadBand_reg_n_0_[2][22]\,
      R => '0'
    );
\deadBand_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \deadBand_reg_n_0_[2][23]\,
      R => '0'
    );
\deadBand_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \deadBand_reg_n_0_[2][24]\,
      R => '0'
    );
\deadBand_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \deadBand_reg_n_0_[2][25]\,
      R => '0'
    );
\deadBand_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \deadBand_reg_n_0_[2][26]\,
      R => '0'
    );
\deadBand_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \deadBand_reg_n_0_[2][27]\,
      R => '0'
    );
\deadBand_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \deadBand_reg_n_0_[2][28]\,
      R => '0'
    );
\deadBand_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \deadBand_reg_n_0_[2][29]\,
      R => '0'
    );
\deadBand_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \deadBand_reg_n_0_[2][2]\,
      R => '0'
    );
\deadBand_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \deadBand_reg_n_0_[2][30]\,
      R => '0'
    );
\deadBand_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \deadBand_reg_n_0_[2][31]\,
      R => '0'
    );
\deadBand_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \deadBand_reg_n_0_[2][3]\,
      R => '0'
    );
\deadBand_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \deadBand_reg_n_0_[2][4]\,
      R => '0'
    );
\deadBand_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \deadBand_reg_n_0_[2][5]\,
      R => '0'
    );
\deadBand_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \deadBand_reg_n_0_[2][6]\,
      R => '0'
    );
\deadBand_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \deadBand_reg_n_0_[2][7]\,
      R => '0'
    );
\deadBand_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \deadBand_reg_n_0_[2][8]\,
      R => '0'
    );
\deadBand_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \deadBand[2][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \deadBand_reg_n_0_[2][9]\,
      R => '0'
    );
\deadBand_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(0),
      Q => \deadBand_reg_n_0_[3][0]\,
      R => '0'
    );
\deadBand_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(10),
      Q => \deadBand_reg_n_0_[3][10]\,
      R => '0'
    );
\deadBand_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(11),
      Q => \deadBand_reg_n_0_[3][11]\,
      R => '0'
    );
\deadBand_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(12),
      Q => \deadBand_reg_n_0_[3][12]\,
      R => '0'
    );
\deadBand_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(13),
      Q => \deadBand_reg_n_0_[3][13]\,
      R => '0'
    );
\deadBand_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(14),
      Q => \deadBand_reg_n_0_[3][14]\,
      R => '0'
    );
\deadBand_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(15),
      Q => \deadBand_reg_n_0_[3][15]\,
      R => '0'
    );
\deadBand_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(16),
      Q => \deadBand_reg_n_0_[3][16]\,
      R => '0'
    );
\deadBand_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(17),
      Q => \deadBand_reg_n_0_[3][17]\,
      R => '0'
    );
\deadBand_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(18),
      Q => \deadBand_reg_n_0_[3][18]\,
      R => '0'
    );
\deadBand_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(19),
      Q => \deadBand_reg_n_0_[3][19]\,
      R => '0'
    );
\deadBand_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(1),
      Q => \deadBand_reg_n_0_[3][1]\,
      R => '0'
    );
\deadBand_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(20),
      Q => \deadBand_reg_n_0_[3][20]\,
      R => '0'
    );
\deadBand_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(21),
      Q => \deadBand_reg_n_0_[3][21]\,
      R => '0'
    );
\deadBand_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(22),
      Q => \deadBand_reg_n_0_[3][22]\,
      R => '0'
    );
\deadBand_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(23),
      Q => \deadBand_reg_n_0_[3][23]\,
      R => '0'
    );
\deadBand_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(24),
      Q => \deadBand_reg_n_0_[3][24]\,
      R => '0'
    );
\deadBand_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(25),
      Q => \deadBand_reg_n_0_[3][25]\,
      R => '0'
    );
\deadBand_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(26),
      Q => \deadBand_reg_n_0_[3][26]\,
      R => '0'
    );
\deadBand_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(27),
      Q => \deadBand_reg_n_0_[3][27]\,
      R => '0'
    );
\deadBand_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(28),
      Q => \deadBand_reg_n_0_[3][28]\,
      R => '0'
    );
\deadBand_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(29),
      Q => \deadBand_reg_n_0_[3][29]\,
      R => '0'
    );
\deadBand_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(2),
      Q => \deadBand_reg_n_0_[3][2]\,
      R => '0'
    );
\deadBand_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(30),
      Q => \deadBand_reg_n_0_[3][30]\,
      R => '0'
    );
\deadBand_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(31),
      Q => \deadBand_reg_n_0_[3][31]\,
      R => '0'
    );
\deadBand_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(3),
      Q => \deadBand_reg_n_0_[3][3]\,
      R => '0'
    );
\deadBand_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(4),
      Q => \deadBand_reg_n_0_[3][4]\,
      R => '0'
    );
\deadBand_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(5),
      Q => \deadBand_reg_n_0_[3][5]\,
      R => '0'
    );
\deadBand_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(6),
      Q => \deadBand_reg_n_0_[3][6]\,
      R => '0'
    );
\deadBand_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(7),
      Q => \deadBand_reg_n_0_[3][7]\,
      R => '0'
    );
\deadBand_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(8),
      Q => \deadBand_reg_n_0_[3][8]\,
      R => '0'
    );
\deadBand_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => deadBand,
      D => myocontrol_wdata(9),
      Q => \deadBand_reg_n_0_[3][9]\,
      R => '0'
    );
\delay_counter[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => motor(6),
      I1 => motor(7),
      O => \delay_counter[0]_i_10_n_0\
    );
\delay_counter[0]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[0]_i_68_n_5\,
      O => \delay_counter[0]_i_100_n_0\
    );
\delay_counter[0]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[0]_i_68_n_6\,
      O => \delay_counter[0]_i_101_n_0\
    );
\delay_counter[0]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[0]_i_68_n_7\,
      O => \delay_counter[0]_i_102_n_0\
    );
\delay_counter[0]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[0]_i_99_n_4\,
      O => \delay_counter[0]_i_103_n_0\
    );
\delay_counter[0]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[0]_i_73_n_5\,
      O => \delay_counter[0]_i_105_n_0\
    );
\delay_counter[0]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[0]_i_73_n_6\,
      O => \delay_counter[0]_i_106_n_0\
    );
\delay_counter[0]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[0]_i_73_n_7\,
      O => \delay_counter[0]_i_107_n_0\
    );
\delay_counter[0]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[0]_i_104_n_4\,
      O => \delay_counter[0]_i_108_n_0\
    );
\delay_counter[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \delay_counter[0]_i_19_n_0\,
      I1 => delay_counter_reg(27),
      I2 => delay_counter_reg(28),
      I3 => delay_counter_reg(29),
      I4 => delay_counter_reg(30),
      O => \delay_counter[0]_i_11_n_0\
    );
\delay_counter[0]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[0]_i_78_n_5\,
      O => \delay_counter[0]_i_110_n_0\
    );
\delay_counter[0]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[0]_i_78_n_6\,
      O => \delay_counter[0]_i_111_n_0\
    );
\delay_counter[0]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[0]_i_78_n_7\,
      O => \delay_counter[0]_i_112_n_0\
    );
\delay_counter[0]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[0]_i_109_n_4\,
      O => \delay_counter[0]_i_113_n_0\
    );
\delay_counter[0]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[4]_i_42_n_5\,
      O => \delay_counter[0]_i_115_n_0\
    );
\delay_counter[0]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[4]_i_42_n_6\,
      O => \delay_counter[0]_i_116_n_0\
    );
\delay_counter[0]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[4]_i_42_n_7\,
      O => \delay_counter[0]_i_117_n_0\
    );
\delay_counter[0]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[0]_i_114_n_4\,
      O => \delay_counter[0]_i_118_n_0\
    );
\delay_counter[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => delay_counter_reg(18),
      I1 => delay_counter_reg(17),
      I2 => \delay_counter[0]_i_20_n_0\,
      I3 => \delay_counter[0]_i_21_n_0\,
      I4 => \delay_counter[0]_i_22_n_0\,
      I5 => \delay_counter[0]_i_23_n_0\,
      O => \delay_counter[0]_i_12_n_0\
    );
\delay_counter[0]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[0]_i_67_n_5\,
      O => \delay_counter[0]_i_120_n_0\
    );
\delay_counter[0]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[0]_i_67_n_6\,
      O => \delay_counter[0]_i_121_n_0\
    );
\delay_counter[0]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[0]_i_67_n_7\,
      O => \delay_counter[0]_i_122_n_0\
    );
\delay_counter[0]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[0]_i_98_n_4\,
      O => \delay_counter[0]_i_123_n_0\
    );
\delay_counter[0]_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[0]_i_83_n_5\,
      O => \delay_counter[0]_i_125_n_0\
    );
\delay_counter[0]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[0]_i_83_n_6\,
      O => \delay_counter[0]_i_126_n_0\
    );
\delay_counter[0]_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[0]_i_83_n_7\,
      O => \delay_counter[0]_i_127_n_0\
    );
\delay_counter[0]_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[0]_i_119_n_4\,
      O => \delay_counter[0]_i_128_n_0\
    );
\delay_counter[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \delay_counter[0]_i_24_n_0\,
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \update_frequency_reg_n_0_[28]\,
      I3 => \update_frequency_reg_n_0_[29]\,
      I4 => \update_frequency_reg_n_0_[30]\,
      O => \delay_counter[0]_i_13_n_0\
    );
\delay_counter[0]_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[0]_i_88_n_4\,
      O => \delay_counter[0]_i_130_n_0\
    );
\delay_counter[0]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[0]_i_88_n_5\,
      O => \delay_counter[0]_i_131_n_0\
    );
\delay_counter[0]_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[0]_i_88_n_6\,
      O => \delay_counter[0]_i_132_n_0\
    );
\delay_counter[0]_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[0]_i_88_n_7\,
      O => \delay_counter[0]_i_133_n_0\
    );
\delay_counter[0]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[0]_i_99_n_5\,
      O => \delay_counter[0]_i_136_n_0\
    );
\delay_counter[0]_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[0]_i_99_n_6\,
      O => \delay_counter[0]_i_137_n_0\
    );
\delay_counter[0]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[0]_i_99_n_7\,
      O => \delay_counter[0]_i_138_n_0\
    );
\delay_counter[0]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[0]_i_135_n_4\,
      O => \delay_counter[0]_i_139_n_0\
    );
\delay_counter[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[18]\,
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter[0]_i_25_n_0\,
      I3 => \delay_counter[0]_i_26_n_0\,
      I4 => \delay_counter[0]_i_27_n_0\,
      I5 => \delay_counter[0]_i_28_n_0\,
      O => \delay_counter[0]_i_14_n_0\
    );
\delay_counter[0]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[0]_i_104_n_5\,
      O => \delay_counter[0]_i_141_n_0\
    );
\delay_counter[0]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[0]_i_104_n_6\,
      O => \delay_counter[0]_i_142_n_0\
    );
\delay_counter[0]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[0]_i_104_n_7\,
      O => \delay_counter[0]_i_143_n_0\
    );
\delay_counter[0]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[0]_i_140_n_4\,
      O => \delay_counter[0]_i_144_n_0\
    );
\delay_counter[0]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[0]_i_109_n_5\,
      O => \delay_counter[0]_i_146_n_0\
    );
\delay_counter[0]_i_147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[0]_i_109_n_6\,
      O => \delay_counter[0]_i_147_n_0\
    );
\delay_counter[0]_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[0]_i_109_n_7\,
      O => \delay_counter[0]_i_148_n_0\
    );
\delay_counter[0]_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[0]_i_145_n_4\,
      O => \delay_counter[0]_i_149_n_0\
    );
\delay_counter[0]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[0]_i_114_n_5\,
      O => \delay_counter[0]_i_151_n_0\
    );
\delay_counter[0]_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[0]_i_114_n_6\,
      O => \delay_counter[0]_i_152_n_0\
    );
\delay_counter[0]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[0]_i_114_n_7\,
      O => \delay_counter[0]_i_153_n_0\
    );
\delay_counter[0]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[0]_i_150_n_4\,
      O => \delay_counter[0]_i_154_n_0\
    );
\delay_counter[0]_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[4]_i_62_n_5\,
      O => \delay_counter[0]_i_156_n_0\
    );
\delay_counter[0]_i_157\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[4]_i_62_n_6\,
      O => \delay_counter[0]_i_157_n_0\
    );
\delay_counter[0]_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[4]_i_62_n_7\,
      O => \delay_counter[0]_i_158_n_0\
    );
\delay_counter[0]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[0]_i_155_n_4\,
      O => \delay_counter[0]_i_159_n_0\
    );
\delay_counter[0]_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[0]_i_98_n_5\,
      O => \delay_counter[0]_i_161_n_0\
    );
\delay_counter[0]_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[0]_i_98_n_6\,
      O => \delay_counter[0]_i_162_n_0\
    );
\delay_counter[0]_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[0]_i_98_n_7\,
      O => \delay_counter[0]_i_163_n_0\
    );
\delay_counter[0]_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[0]_i_134_n_4\,
      O => \delay_counter[0]_i_164_n_0\
    );
\delay_counter[0]_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[0]_i_119_n_5\,
      O => \delay_counter[0]_i_166_n_0\
    );
\delay_counter[0]_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[0]_i_119_n_6\,
      O => \delay_counter[0]_i_167_n_0\
    );
\delay_counter[0]_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[0]_i_119_n_7\,
      O => \delay_counter[0]_i_168_n_0\
    );
\delay_counter[0]_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[0]_i_160_n_4\,
      O => \delay_counter[0]_i_169_n_0\
    );
\delay_counter[0]_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[0]_i_124_n_4\,
      O => \delay_counter[0]_i_171_n_0\
    );
\delay_counter[0]_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[0]_i_124_n_5\,
      O => \delay_counter[0]_i_172_n_0\
    );
\delay_counter[0]_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[0]_i_124_n_6\,
      O => \delay_counter[0]_i_173_n_0\
    );
\delay_counter[0]_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[0]_i_124_n_7\,
      O => \delay_counter[0]_i_174_n_0\
    );
\delay_counter[0]_i_177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[0]_i_135_n_5\,
      O => \delay_counter[0]_i_177_n_0\
    );
\delay_counter[0]_i_178\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[0]_i_135_n_6\,
      O => \delay_counter[0]_i_178_n_0\
    );
\delay_counter[0]_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[0]_i_135_n_7\,
      O => \delay_counter[0]_i_179_n_0\
    );
\delay_counter[0]_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[0]_i_176_n_4\,
      O => \delay_counter[0]_i_180_n_0\
    );
\delay_counter[0]_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[0]_i_140_n_5\,
      O => \delay_counter[0]_i_182_n_0\
    );
\delay_counter[0]_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[0]_i_140_n_6\,
      O => \delay_counter[0]_i_183_n_0\
    );
\delay_counter[0]_i_184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[0]_i_140_n_7\,
      O => \delay_counter[0]_i_184_n_0\
    );
\delay_counter[0]_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[0]_i_181_n_4\,
      O => \delay_counter[0]_i_185_n_0\
    );
\delay_counter[0]_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[0]_i_145_n_5\,
      O => \delay_counter[0]_i_187_n_0\
    );
\delay_counter[0]_i_188\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[0]_i_145_n_6\,
      O => \delay_counter[0]_i_188_n_0\
    );
\delay_counter[0]_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[0]_i_145_n_7\,
      O => \delay_counter[0]_i_189_n_0\
    );
\delay_counter[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => delay_counter_reg(19),
      I1 => delay_counter_reg(20),
      I2 => delay_counter_reg(21),
      I3 => delay_counter_reg(22),
      I4 => delay_counter_reg(0),
      I5 => delay_counter_reg(31),
      O => \delay_counter[0]_i_19_n_0\
    );
\delay_counter[0]_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[0]_i_186_n_4\,
      O => \delay_counter[0]_i_190_n_0\
    );
\delay_counter[0]_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[0]_i_150_n_5\,
      O => \delay_counter[0]_i_192_n_0\
    );
\delay_counter[0]_i_193\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[0]_i_150_n_6\,
      O => \delay_counter[0]_i_193_n_0\
    );
\delay_counter[0]_i_194\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[0]_i_150_n_7\,
      O => \delay_counter[0]_i_194_n_0\
    );
\delay_counter[0]_i_195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[0]_i_191_n_4\,
      O => \delay_counter[0]_i_195_n_0\
    );
\delay_counter[0]_i_197\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[0]_i_155_n_5\,
      O => \delay_counter[0]_i_197_n_0\
    );
\delay_counter[0]_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[0]_i_155_n_6\,
      O => \delay_counter[0]_i_198_n_0\
    );
\delay_counter[0]_i_199\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[0]_i_155_n_7\,
      O => \delay_counter[0]_i_199_n_0\
    );
\delay_counter[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => delay_counter_reg(8),
      I1 => delay_counter_reg(7),
      I2 => delay_counter_reg(6),
      I3 => delay_counter_reg(5),
      O => \delay_counter[0]_i_20_n_0\
    );
\delay_counter[0]_i_200\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[0]_i_196_n_4\,
      O => \delay_counter[0]_i_200_n_0\
    );
\delay_counter[0]_i_202\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[4]_i_82_n_5\,
      O => \delay_counter[0]_i_202_n_0\
    );
\delay_counter[0]_i_203\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[4]_i_82_n_6\,
      O => \delay_counter[0]_i_203_n_0\
    );
\delay_counter[0]_i_204\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[4]_i_82_n_7\,
      O => \delay_counter[0]_i_204_n_0\
    );
\delay_counter[0]_i_205\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[0]_i_201_n_4\,
      O => \delay_counter[0]_i_205_n_0\
    );
\delay_counter[0]_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[0]_i_134_n_5\,
      O => \delay_counter[0]_i_207_n_0\
    );
\delay_counter[0]_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[0]_i_134_n_6\,
      O => \delay_counter[0]_i_208_n_0\
    );
\delay_counter[0]_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[0]_i_134_n_7\,
      O => \delay_counter[0]_i_209_n_0\
    );
\delay_counter[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => delay_counter_reg(4),
      I1 => delay_counter_reg(3),
      I2 => delay_counter_reg(2),
      I3 => delay_counter_reg(1),
      O => \delay_counter[0]_i_21_n_0\
    );
\delay_counter[0]_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[0]_i_175_n_4\,
      O => \delay_counter[0]_i_210_n_0\
    );
\delay_counter[0]_i_212\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[0]_i_160_n_5\,
      O => \delay_counter[0]_i_212_n_0\
    );
\delay_counter[0]_i_213\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[0]_i_160_n_6\,
      O => \delay_counter[0]_i_213_n_0\
    );
\delay_counter[0]_i_214\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[0]_i_160_n_7\,
      O => \delay_counter[0]_i_214_n_0\
    );
\delay_counter[0]_i_215\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[0]_i_206_n_4\,
      O => \delay_counter[0]_i_215_n_0\
    );
\delay_counter[0]_i_217\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[0]_i_165_n_4\,
      O => \delay_counter[0]_i_217_n_0\
    );
\delay_counter[0]_i_218\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[0]_i_165_n_5\,
      O => \delay_counter[0]_i_218_n_0\
    );
\delay_counter[0]_i_219\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[0]_i_165_n_6\,
      O => \delay_counter[0]_i_219_n_0\
    );
\delay_counter[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => delay_counter_reg(16),
      I1 => delay_counter_reg(15),
      I2 => delay_counter_reg(14),
      I3 => delay_counter_reg(13),
      O => \delay_counter[0]_i_22_n_0\
    );
\delay_counter[0]_i_220\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[0]_i_165_n_7\,
      O => \delay_counter[0]_i_220_n_0\
    );
\delay_counter[0]_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[0]_i_176_n_5\,
      O => \delay_counter[0]_i_223_n_0\
    );
\delay_counter[0]_i_224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[0]_i_176_n_6\,
      O => \delay_counter[0]_i_224_n_0\
    );
\delay_counter[0]_i_225\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[0]_i_176_n_7\,
      O => \delay_counter[0]_i_225_n_0\
    );
\delay_counter[0]_i_226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[0]_i_222_n_4\,
      O => \delay_counter[0]_i_226_n_0\
    );
\delay_counter[0]_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[0]_i_181_n_5\,
      O => \delay_counter[0]_i_228_n_0\
    );
\delay_counter[0]_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[0]_i_181_n_6\,
      O => \delay_counter[0]_i_229_n_0\
    );
\delay_counter[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => delay_counter_reg(12),
      I1 => delay_counter_reg(11),
      I2 => delay_counter_reg(10),
      I3 => delay_counter_reg(9),
      O => \delay_counter[0]_i_23_n_0\
    );
\delay_counter[0]_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[0]_i_181_n_7\,
      O => \delay_counter[0]_i_230_n_0\
    );
\delay_counter[0]_i_231\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[0]_i_227_n_4\,
      O => \delay_counter[0]_i_231_n_0\
    );
\delay_counter[0]_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[0]_i_186_n_5\,
      O => \delay_counter[0]_i_233_n_0\
    );
\delay_counter[0]_i_234\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[0]_i_186_n_6\,
      O => \delay_counter[0]_i_234_n_0\
    );
\delay_counter[0]_i_235\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[0]_i_186_n_7\,
      O => \delay_counter[0]_i_235_n_0\
    );
\delay_counter[0]_i_236\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[0]_i_232_n_4\,
      O => \delay_counter[0]_i_236_n_0\
    );
\delay_counter[0]_i_238\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[0]_i_191_n_5\,
      O => \delay_counter[0]_i_238_n_0\
    );
\delay_counter[0]_i_239\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[0]_i_191_n_6\,
      O => \delay_counter[0]_i_239_n_0\
    );
\delay_counter[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[19]\,
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \update_frequency_reg_n_0_[21]\,
      I3 => \update_frequency_reg_n_0_[22]\,
      I4 => \update_frequency_reg_n_0_[0]\,
      I5 => \update_frequency_reg_n_0_[31]\,
      O => \delay_counter[0]_i_24_n_0\
    );
\delay_counter[0]_i_240\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[0]_i_191_n_7\,
      O => \delay_counter[0]_i_240_n_0\
    );
\delay_counter[0]_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[0]_i_237_n_4\,
      O => \delay_counter[0]_i_241_n_0\
    );
\delay_counter[0]_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[0]_i_196_n_5\,
      O => \delay_counter[0]_i_243_n_0\
    );
\delay_counter[0]_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[0]_i_196_n_6\,
      O => \delay_counter[0]_i_244_n_0\
    );
\delay_counter[0]_i_245\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[0]_i_196_n_7\,
      O => \delay_counter[0]_i_245_n_0\
    );
\delay_counter[0]_i_246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[0]_i_242_n_4\,
      O => \delay_counter[0]_i_246_n_0\
    );
\delay_counter[0]_i_248\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[0]_i_201_n_5\,
      O => \delay_counter[0]_i_248_n_0\
    );
\delay_counter[0]_i_249\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[0]_i_201_n_6\,
      O => \delay_counter[0]_i_249_n_0\
    );
\delay_counter[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[8]\,
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \update_frequency_reg_n_0_[6]\,
      I3 => \update_frequency_reg_n_0_[5]\,
      O => \delay_counter[0]_i_25_n_0\
    );
\delay_counter[0]_i_250\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[0]_i_201_n_7\,
      O => \delay_counter[0]_i_250_n_0\
    );
\delay_counter[0]_i_251\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[0]_i_247_n_4\,
      O => \delay_counter[0]_i_251_n_0\
    );
\delay_counter[0]_i_253\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[4]_i_102_n_5\,
      O => \delay_counter[0]_i_253_n_0\
    );
\delay_counter[0]_i_254\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[4]_i_102_n_6\,
      O => \delay_counter[0]_i_254_n_0\
    );
\delay_counter[0]_i_255\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[4]_i_102_n_7\,
      O => \delay_counter[0]_i_255_n_0\
    );
\delay_counter[0]_i_256\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[0]_i_252_n_4\,
      O => \delay_counter[0]_i_256_n_0\
    );
\delay_counter[0]_i_258\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[0]_i_175_n_5\,
      O => \delay_counter[0]_i_258_n_0\
    );
\delay_counter[0]_i_259\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[0]_i_175_n_6\,
      O => \delay_counter[0]_i_259_n_0\
    );
\delay_counter[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[4]\,
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \update_frequency_reg_n_0_[2]\,
      I3 => \update_frequency_reg_n_0_[1]\,
      O => \delay_counter[0]_i_26_n_0\
    );
\delay_counter[0]_i_260\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[0]_i_175_n_7\,
      O => \delay_counter[0]_i_260_n_0\
    );
\delay_counter[0]_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[0]_i_221_n_4\,
      O => \delay_counter[0]_i_261_n_0\
    );
\delay_counter[0]_i_263\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[0]_i_206_n_5\,
      O => \delay_counter[0]_i_263_n_0\
    );
\delay_counter[0]_i_264\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[0]_i_206_n_6\,
      O => \delay_counter[0]_i_264_n_0\
    );
\delay_counter[0]_i_265\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[0]_i_206_n_7\,
      O => \delay_counter[0]_i_265_n_0\
    );
\delay_counter[0]_i_266\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[0]_i_257_n_4\,
      O => \delay_counter[0]_i_266_n_0\
    );
\delay_counter[0]_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[0]_i_211_n_4\,
      O => \delay_counter[0]_i_268_n_0\
    );
\delay_counter[0]_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[0]_i_211_n_5\,
      O => \delay_counter[0]_i_269_n_0\
    );
\delay_counter[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[16]\,
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \update_frequency_reg_n_0_[14]\,
      I3 => \update_frequency_reg_n_0_[13]\,
      O => \delay_counter[0]_i_27_n_0\
    );
\delay_counter[0]_i_270\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[0]_i_211_n_6\,
      O => \delay_counter[0]_i_270_n_0\
    );
\delay_counter[0]_i_271\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[0]_i_211_n_7\,
      O => \delay_counter[0]_i_271_n_0\
    );
\delay_counter[0]_i_274\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[0]_i_222_n_5\,
      O => \delay_counter[0]_i_274_n_0\
    );
\delay_counter[0]_i_275\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[0]_i_222_n_6\,
      O => \delay_counter[0]_i_275_n_0\
    );
\delay_counter[0]_i_276\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[0]_i_222_n_7\,
      O => \delay_counter[0]_i_276_n_0\
    );
\delay_counter[0]_i_277\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[0]_i_273_n_4\,
      O => \delay_counter[0]_i_277_n_0\
    );
\delay_counter[0]_i_279\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[0]_i_227_n_5\,
      O => \delay_counter[0]_i_279_n_0\
    );
\delay_counter[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[12]\,
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \update_frequency_reg_n_0_[10]\,
      I3 => \update_frequency_reg_n_0_[9]\,
      O => \delay_counter[0]_i_28_n_0\
    );
\delay_counter[0]_i_280\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[0]_i_227_n_6\,
      O => \delay_counter[0]_i_280_n_0\
    );
\delay_counter[0]_i_281\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[0]_i_227_n_7\,
      O => \delay_counter[0]_i_281_n_0\
    );
\delay_counter[0]_i_282\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[0]_i_278_n_4\,
      O => \delay_counter[0]_i_282_n_0\
    );
\delay_counter[0]_i_284\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[0]_i_232_n_5\,
      O => \delay_counter[0]_i_284_n_0\
    );
\delay_counter[0]_i_285\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[0]_i_232_n_6\,
      O => \delay_counter[0]_i_285_n_0\
    );
\delay_counter[0]_i_286\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[0]_i_232_n_7\,
      O => \delay_counter[0]_i_286_n_0\
    );
\delay_counter[0]_i_287\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[0]_i_283_n_4\,
      O => \delay_counter[0]_i_287_n_0\
    );
\delay_counter[0]_i_289\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[0]_i_237_n_5\,
      O => \delay_counter[0]_i_289_n_0\
    );
\delay_counter[0]_i_290\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[0]_i_237_n_6\,
      O => \delay_counter[0]_i_290_n_0\
    );
\delay_counter[0]_i_291\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[0]_i_237_n_7\,
      O => \delay_counter[0]_i_291_n_0\
    );
\delay_counter[0]_i_292\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[0]_i_288_n_4\,
      O => \delay_counter[0]_i_292_n_0\
    );
\delay_counter[0]_i_294\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[0]_i_242_n_5\,
      O => \delay_counter[0]_i_294_n_0\
    );
\delay_counter[0]_i_295\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[0]_i_242_n_6\,
      O => \delay_counter[0]_i_295_n_0\
    );
\delay_counter[0]_i_296\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[0]_i_242_n_7\,
      O => \delay_counter[0]_i_296_n_0\
    );
\delay_counter[0]_i_297\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[0]_i_293_n_4\,
      O => \delay_counter[0]_i_297_n_0\
    );
\delay_counter[0]_i_299\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[0]_i_247_n_5\,
      O => \delay_counter[0]_i_299_n_0\
    );
\delay_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \delay_counter[0]_i_10_n_0\,
      I1 => motor(2),
      I2 => motor(3),
      I3 => motor(4),
      I4 => motor(5),
      I5 => \motor[5]_i_2_n_0\,
      O => motor1
    );
\delay_counter[0]_i_300\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[0]_i_247_n_6\,
      O => \delay_counter[0]_i_300_n_0\
    );
\delay_counter[0]_i_301\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[0]_i_247_n_7\,
      O => \delay_counter[0]_i_301_n_0\
    );
\delay_counter[0]_i_302\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[0]_i_298_n_4\,
      O => \delay_counter[0]_i_302_n_0\
    );
\delay_counter[0]_i_304\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[0]_i_252_n_5\,
      O => \delay_counter[0]_i_304_n_0\
    );
\delay_counter[0]_i_305\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[0]_i_252_n_6\,
      O => \delay_counter[0]_i_305_n_0\
    );
\delay_counter[0]_i_306\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[0]_i_252_n_7\,
      O => \delay_counter[0]_i_306_n_0\
    );
\delay_counter[0]_i_307\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[0]_i_303_n_4\,
      O => \delay_counter[0]_i_307_n_0\
    );
\delay_counter[0]_i_309\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[4]_i_122_n_5\,
      O => \delay_counter[0]_i_309_n_0\
    );
\delay_counter[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(4),
      I1 => \delay_counter_reg[4]_i_9_n_7\,
      O => \delay_counter[0]_i_31_n_0\
    );
\delay_counter[0]_i_310\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[4]_i_122_n_6\,
      O => \delay_counter[0]_i_310_n_0\
    );
\delay_counter[0]_i_311\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[4]_i_122_n_7\,
      O => \delay_counter[0]_i_311_n_0\
    );
\delay_counter[0]_i_312\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[0]_i_308_n_4\,
      O => \delay_counter[0]_i_312_n_0\
    );
\delay_counter[0]_i_314\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[0]_i_221_n_5\,
      O => \delay_counter[0]_i_314_n_0\
    );
\delay_counter[0]_i_315\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[0]_i_221_n_6\,
      O => \delay_counter[0]_i_315_n_0\
    );
\delay_counter[0]_i_316\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[0]_i_221_n_7\,
      O => \delay_counter[0]_i_316_n_0\
    );
\delay_counter[0]_i_317\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[0]_i_272_n_4\,
      O => \delay_counter[0]_i_317_n_0\
    );
\delay_counter[0]_i_319\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[0]_i_257_n_5\,
      O => \delay_counter[0]_i_319_n_0\
    );
\delay_counter[0]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[0]_i_30_n_4\,
      O => \delay_counter[0]_i_32_n_0\
    );
\delay_counter[0]_i_320\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[0]_i_257_n_6\,
      O => \delay_counter[0]_i_320_n_0\
    );
\delay_counter[0]_i_321\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[0]_i_257_n_7\,
      O => \delay_counter[0]_i_321_n_0\
    );
\delay_counter[0]_i_322\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[0]_i_313_n_4\,
      O => \delay_counter[0]_i_322_n_0\
    );
\delay_counter[0]_i_324\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[0]_i_262_n_4\,
      O => \delay_counter[0]_i_324_n_0\
    );
\delay_counter[0]_i_325\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[0]_i_262_n_5\,
      O => \delay_counter[0]_i_325_n_0\
    );
\delay_counter[0]_i_326\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[0]_i_262_n_6\,
      O => \delay_counter[0]_i_326_n_0\
    );
\delay_counter[0]_i_327\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[0]_i_262_n_7\,
      O => \delay_counter[0]_i_327_n_0\
    );
\delay_counter[0]_i_328\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(4),
      O => \delay_counter[0]_i_328_n_0\
    );
\delay_counter[0]_i_329\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[0]_i_273_n_5\,
      O => \delay_counter[0]_i_329_n_0\
    );
\delay_counter[0]_i_330\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[0]_i_273_n_6\,
      O => \delay_counter[0]_i_330_n_0\
    );
\delay_counter[0]_i_331\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(4),
      O => \delay_counter[0]_i_331_n_0\
    );
\delay_counter[0]_i_332\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(5),
      O => \delay_counter[0]_i_332_n_0\
    );
\delay_counter[0]_i_333\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[0]_i_278_n_5\,
      O => \delay_counter[0]_i_333_n_0\
    );
\delay_counter[0]_i_334\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[0]_i_278_n_6\,
      O => \delay_counter[0]_i_334_n_0\
    );
\delay_counter[0]_i_335\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(5),
      O => \delay_counter[0]_i_335_n_0\
    );
\delay_counter[0]_i_336\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(6),
      O => \delay_counter[0]_i_336_n_0\
    );
\delay_counter[0]_i_337\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[0]_i_283_n_5\,
      O => \delay_counter[0]_i_337_n_0\
    );
\delay_counter[0]_i_338\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[0]_i_283_n_6\,
      O => \delay_counter[0]_i_338_n_0\
    );
\delay_counter[0]_i_339\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(6),
      O => \delay_counter[0]_i_339_n_0\
    );
\delay_counter[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(3),
      I1 => \delay_counter_reg[0]_i_15_n_7\,
      O => \delay_counter[0]_i_34_n_0\
    );
\delay_counter[0]_i_340\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(7),
      O => \delay_counter[0]_i_340_n_0\
    );
\delay_counter[0]_i_341\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[0]_i_288_n_5\,
      O => \delay_counter[0]_i_341_n_0\
    );
\delay_counter[0]_i_342\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[0]_i_288_n_6\,
      O => \delay_counter[0]_i_342_n_0\
    );
\delay_counter[0]_i_343\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(7),
      O => \delay_counter[0]_i_343_n_0\
    );
\delay_counter[0]_i_344\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[0]_i_293_n_5\,
      O => \delay_counter[0]_i_344_n_0\
    );
\delay_counter[0]_i_345\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[0]_i_293_n_6\,
      O => \delay_counter[0]_i_345_n_0\
    );
\delay_counter[0]_i_346\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(8),
      O => \delay_counter[0]_i_346_n_0\
    );
\delay_counter[0]_i_347\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(9),
      O => \delay_counter[0]_i_347_n_0\
    );
\delay_counter[0]_i_348\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[0]_i_298_n_5\,
      O => \delay_counter[0]_i_348_n_0\
    );
\delay_counter[0]_i_349\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[0]_i_298_n_6\,
      O => \delay_counter[0]_i_349_n_0\
    );
\delay_counter[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[0]_i_29_n_4\,
      O => \delay_counter[0]_i_35_n_0\
    );
\delay_counter[0]_i_350\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(9),
      O => \delay_counter[0]_i_350_n_0\
    );
\delay_counter[0]_i_351\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(10),
      O => \delay_counter[0]_i_351_n_0\
    );
\delay_counter[0]_i_352\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[0]_i_303_n_5\,
      O => \delay_counter[0]_i_352_n_0\
    );
\delay_counter[0]_i_353\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[0]_i_303_n_6\,
      O => \delay_counter[0]_i_353_n_0\
    );
\delay_counter[0]_i_354\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(10),
      O => \delay_counter[0]_i_354_n_0\
    );
\delay_counter[0]_i_355\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(11),
      O => \delay_counter[0]_i_355_n_0\
    );
\delay_counter[0]_i_356\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[0]_i_308_n_5\,
      O => \delay_counter[0]_i_356_n_0\
    );
\delay_counter[0]_i_357\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[0]_i_308_n_6\,
      O => \delay_counter[0]_i_357_n_0\
    );
\delay_counter[0]_i_358\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(11),
      O => \delay_counter[0]_i_358_n_0\
    );
\delay_counter[0]_i_359\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(12),
      O => \delay_counter[0]_i_359_n_0\
    );
\delay_counter[0]_i_360\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[4]_i_142_n_5\,
      O => \delay_counter[0]_i_360_n_0\
    );
\delay_counter[0]_i_361\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[4]_i_142_n_6\,
      O => \delay_counter[0]_i_361_n_0\
    );
\delay_counter[0]_i_362\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(12),
      O => \delay_counter[0]_i_362_n_0\
    );
\delay_counter[0]_i_363\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(3),
      O => \delay_counter[0]_i_363_n_0\
    );
\delay_counter[0]_i_364\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[0]_i_272_n_5\,
      O => \delay_counter[0]_i_364_n_0\
    );
\delay_counter[0]_i_365\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[0]_i_272_n_6\,
      O => \delay_counter[0]_i_365_n_0\
    );
\delay_counter[0]_i_366\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(3),
      O => \delay_counter[0]_i_366_n_0\
    );
\delay_counter[0]_i_367\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(2),
      O => \delay_counter[0]_i_367_n_0\
    );
\delay_counter[0]_i_368\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[0]_i_313_n_5\,
      O => \delay_counter[0]_i_368_n_0\
    );
\delay_counter[0]_i_369\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[0]_i_313_n_6\,
      O => \delay_counter[0]_i_369_n_0\
    );
\delay_counter[0]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(2),
      I1 => \delay_counter_reg[0]_i_16_n_7\,
      O => \delay_counter[0]_i_37_n_0\
    );
\delay_counter[0]_i_370\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(2),
      O => \delay_counter[0]_i_370_n_0\
    );
\delay_counter[0]_i_371\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(1),
      O => \delay_counter[0]_i_371_n_0\
    );
\delay_counter[0]_i_372\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[0]_i_318_n_4\,
      O => \delay_counter[0]_i_372_n_0\
    );
\delay_counter[0]_i_373\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[0]_i_318_n_5\,
      O => \delay_counter[0]_i_373_n_0\
    );
\delay_counter[0]_i_374\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[0]_i_318_n_6\,
      O => \delay_counter[0]_i_374_n_0\
    );
\delay_counter[0]_i_375\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(1),
      O => \delay_counter[0]_i_375_n_0\
    );
\delay_counter[0]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[0]_i_33_n_4\,
      O => \delay_counter[0]_i_38_n_0\
    );
\delay_counter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \delay_counter[0]_i_11_n_0\,
      I1 => \delay_counter[0]_i_12_n_0\,
      I2 => delay_counter_reg(26),
      I3 => delay_counter_reg(25),
      I4 => delay_counter_reg(24),
      I5 => delay_counter_reg(23),
      O => \delay_counter[0]_i_4_n_0\
    );
\delay_counter[0]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(1),
      I1 => \delay_counter_reg[0]_i_17_n_7\,
      O => \delay_counter[0]_i_40_n_0\
    );
\delay_counter[0]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[0]_i_30_n_5\,
      O => \delay_counter[0]_i_43_n_0\
    );
\delay_counter[0]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[0]_i_30_n_6\,
      O => \delay_counter[0]_i_44_n_0\
    );
\delay_counter[0]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[0]_i_30_n_7\,
      O => \delay_counter[0]_i_45_n_0\
    );
\delay_counter[0]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[0]_i_42_n_4\,
      O => \delay_counter[0]_i_46_n_0\
    );
\delay_counter[0]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[4]_i_17_n_5\,
      O => \delay_counter[0]_i_48_n_0\
    );
\delay_counter[0]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[4]_i_17_n_6\,
      O => \delay_counter[0]_i_49_n_0\
    );
\delay_counter[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \delay_counter[0]_i_13_n_0\,
      I1 => \delay_counter[0]_i_14_n_0\,
      I2 => \update_frequency_reg_n_0_[26]\,
      I3 => \update_frequency_reg_n_0_[25]\,
      I4 => \update_frequency_reg_n_0_[24]\,
      I5 => \update_frequency_reg_n_0_[23]\,
      O => \delay_counter[0]_i_5_n_0\
    );
\delay_counter[0]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[4]_i_17_n_7\,
      O => \delay_counter[0]_i_50_n_0\
    );
\delay_counter[0]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[0]_i_47_n_4\,
      O => \delay_counter[0]_i_51_n_0\
    );
\delay_counter[0]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[0]_i_29_n_5\,
      O => \delay_counter[0]_i_53_n_0\
    );
\delay_counter[0]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[0]_i_29_n_6\,
      O => \delay_counter[0]_i_54_n_0\
    );
\delay_counter[0]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[0]_i_29_n_7\,
      O => \delay_counter[0]_i_55_n_0\
    );
\delay_counter[0]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[0]_i_41_n_4\,
      O => \delay_counter[0]_i_56_n_0\
    );
\delay_counter[0]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[0]_i_33_n_5\,
      O => \delay_counter[0]_i_58_n_0\
    );
\delay_counter[0]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[0]_i_33_n_6\,
      O => \delay_counter[0]_i_59_n_0\
    );
\delay_counter[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(3),
      I1 => delay_counter_reg(3),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[0]_i_6_n_0\
    );
\delay_counter[0]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[0]_i_33_n_7\,
      O => \delay_counter[0]_i_60_n_0\
    );
\delay_counter[0]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[0]_i_52_n_4\,
      O => \delay_counter[0]_i_61_n_0\
    );
\delay_counter[0]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[0]_i_36_n_4\,
      O => \delay_counter[0]_i_63_n_0\
    );
\delay_counter[0]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[0]_i_36_n_5\,
      O => \delay_counter[0]_i_64_n_0\
    );
\delay_counter[0]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[0]_i_36_n_6\,
      O => \delay_counter[0]_i_65_n_0\
    );
\delay_counter[0]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[0]_i_36_n_7\,
      O => \delay_counter[0]_i_66_n_0\
    );
\delay_counter[0]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[0]_i_42_n_5\,
      O => \delay_counter[0]_i_69_n_0\
    );
\delay_counter[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(2),
      I1 => delay_counter_reg(2),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[0]_i_7_n_0\
    );
\delay_counter[0]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[0]_i_42_n_6\,
      O => \delay_counter[0]_i_70_n_0\
    );
\delay_counter[0]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[0]_i_42_n_7\,
      O => \delay_counter[0]_i_71_n_0\
    );
\delay_counter[0]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(4),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[0]_i_68_n_4\,
      O => \delay_counter[0]_i_72_n_0\
    );
\delay_counter[0]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[0]_i_47_n_5\,
      O => \delay_counter[0]_i_74_n_0\
    );
\delay_counter[0]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[0]_i_47_n_6\,
      O => \delay_counter[0]_i_75_n_0\
    );
\delay_counter[0]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[0]_i_47_n_7\,
      O => \delay_counter[0]_i_76_n_0\
    );
\delay_counter[0]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[0]_i_73_n_4\,
      O => \delay_counter[0]_i_77_n_0\
    );
\delay_counter[0]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[4]_i_33_n_5\,
      O => \delay_counter[0]_i_79_n_0\
    );
\delay_counter[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(1),
      I1 => delay_counter_reg(1),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[0]_i_8_n_0\
    );
\delay_counter[0]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[4]_i_33_n_6\,
      O => \delay_counter[0]_i_80_n_0\
    );
\delay_counter[0]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[4]_i_33_n_7\,
      O => \delay_counter[0]_i_81_n_0\
    );
\delay_counter[0]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[0]_i_78_n_4\,
      O => \delay_counter[0]_i_82_n_0\
    );
\delay_counter[0]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[0]_i_41_n_5\,
      O => \delay_counter[0]_i_84_n_0\
    );
\delay_counter[0]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[0]_i_41_n_6\,
      O => \delay_counter[0]_i_85_n_0\
    );
\delay_counter[0]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[0]_i_41_n_7\,
      O => \delay_counter[0]_i_86_n_0\
    );
\delay_counter[0]_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(3),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[0]_i_67_n_4\,
      O => \delay_counter[0]_i_87_n_0\
    );
\delay_counter[0]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[0]_i_52_n_5\,
      O => \delay_counter[0]_i_89_n_0\
    );
\delay_counter[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(0),
      I1 => delay_counter_reg(0),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[0]_i_9_n_0\
    );
\delay_counter[0]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[0]_i_52_n_6\,
      O => \delay_counter[0]_i_90_n_0\
    );
\delay_counter[0]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[0]_i_52_n_7\,
      O => \delay_counter[0]_i_91_n_0\
    );
\delay_counter[0]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(2),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[0]_i_83_n_4\,
      O => \delay_counter[0]_i_92_n_0\
    );
\delay_counter[0]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[0]_i_57_n_4\,
      O => \delay_counter[0]_i_94_n_0\
    );
\delay_counter[0]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[0]_i_57_n_5\,
      O => \delay_counter[0]_i_95_n_0\
    );
\delay_counter[0]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[0]_i_57_n_6\,
      O => \delay_counter[0]_i_96_n_0\
    );
\delay_counter[0]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(1),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[0]_i_57_n_7\,
      O => \delay_counter[0]_i_97_n_0\
    );
\delay_counter[12]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[16]_i_62_n_7\,
      O => \delay_counter[12]_i_100_n_0\
    );
\delay_counter[12]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[12]_i_97_n_4\,
      O => \delay_counter[12]_i_101_n_0\
    );
\delay_counter[12]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[12]_i_87_n_5\,
      O => \delay_counter[12]_i_103_n_0\
    );
\delay_counter[12]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[12]_i_87_n_6\,
      O => \delay_counter[12]_i_104_n_0\
    );
\delay_counter[12]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[12]_i_87_n_7\,
      O => \delay_counter[12]_i_105_n_0\
    );
\delay_counter[12]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[12]_i_102_n_4\,
      O => \delay_counter[12]_i_106_n_0\
    );
\delay_counter[12]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[12]_i_92_n_5\,
      O => \delay_counter[12]_i_108_n_0\
    );
\delay_counter[12]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[12]_i_92_n_6\,
      O => \delay_counter[12]_i_109_n_0\
    );
\delay_counter[12]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[12]_i_92_n_7\,
      O => \delay_counter[12]_i_110_n_0\
    );
\delay_counter[12]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[12]_i_107_n_4\,
      O => \delay_counter[12]_i_111_n_0\
    );
\delay_counter[12]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[12]_i_97_n_5\,
      O => \delay_counter[12]_i_113_n_0\
    );
\delay_counter[12]_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[12]_i_97_n_6\,
      O => \delay_counter[12]_i_114_n_0\
    );
\delay_counter[12]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[12]_i_97_n_7\,
      O => \delay_counter[12]_i_115_n_0\
    );
\delay_counter[12]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[12]_i_112_n_4\,
      O => \delay_counter[12]_i_116_n_0\
    );
\delay_counter[12]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[16]_i_82_n_5\,
      O => \delay_counter[12]_i_118_n_0\
    );
\delay_counter[12]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[16]_i_82_n_6\,
      O => \delay_counter[12]_i_119_n_0\
    );
\delay_counter[12]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(16),
      I1 => \delay_counter_reg[16]_i_9_n_7\,
      O => \delay_counter[12]_i_12_n_0\
    );
\delay_counter[12]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[16]_i_82_n_7\,
      O => \delay_counter[12]_i_120_n_0\
    );
\delay_counter[12]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[12]_i_117_n_4\,
      O => \delay_counter[12]_i_121_n_0\
    );
\delay_counter[12]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[12]_i_107_n_5\,
      O => \delay_counter[12]_i_123_n_0\
    );
\delay_counter[12]_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[12]_i_107_n_6\,
      O => \delay_counter[12]_i_124_n_0\
    );
\delay_counter[12]_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[12]_i_107_n_7\,
      O => \delay_counter[12]_i_125_n_0\
    );
\delay_counter[12]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[12]_i_122_n_4\,
      O => \delay_counter[12]_i_126_n_0\
    );
\delay_counter[12]_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[12]_i_112_n_5\,
      O => \delay_counter[12]_i_128_n_0\
    );
\delay_counter[12]_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[12]_i_112_n_6\,
      O => \delay_counter[12]_i_129_n_0\
    );
\delay_counter[12]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[12]_i_11_n_4\,
      O => \delay_counter[12]_i_13_n_0\
    );
\delay_counter[12]_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[12]_i_112_n_7\,
      O => \delay_counter[12]_i_130_n_0\
    );
\delay_counter[12]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[12]_i_127_n_4\,
      O => \delay_counter[12]_i_131_n_0\
    );
\delay_counter[12]_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[12]_i_117_n_5\,
      O => \delay_counter[12]_i_133_n_0\
    );
\delay_counter[12]_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[12]_i_117_n_6\,
      O => \delay_counter[12]_i_134_n_0\
    );
\delay_counter[12]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[12]_i_117_n_7\,
      O => \delay_counter[12]_i_135_n_0\
    );
\delay_counter[12]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[12]_i_132_n_4\,
      O => \delay_counter[12]_i_136_n_0\
    );
\delay_counter[12]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[16]_i_102_n_5\,
      O => \delay_counter[12]_i_138_n_0\
    );
\delay_counter[12]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[16]_i_102_n_6\,
      O => \delay_counter[12]_i_139_n_0\
    );
\delay_counter[12]_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[16]_i_102_n_7\,
      O => \delay_counter[12]_i_140_n_0\
    );
\delay_counter[12]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[12]_i_137_n_4\,
      O => \delay_counter[12]_i_141_n_0\
    );
\delay_counter[12]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[12]_i_127_n_5\,
      O => \delay_counter[12]_i_143_n_0\
    );
\delay_counter[12]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[12]_i_127_n_6\,
      O => \delay_counter[12]_i_144_n_0\
    );
\delay_counter[12]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[12]_i_127_n_7\,
      O => \delay_counter[12]_i_145_n_0\
    );
\delay_counter[12]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[12]_i_142_n_4\,
      O => \delay_counter[12]_i_146_n_0\
    );
\delay_counter[12]_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[12]_i_132_n_5\,
      O => \delay_counter[12]_i_148_n_0\
    );
\delay_counter[12]_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[12]_i_132_n_6\,
      O => \delay_counter[12]_i_149_n_0\
    );
\delay_counter[12]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(15),
      I1 => \delay_counter_reg[12]_i_6_n_7\,
      O => \delay_counter[12]_i_15_n_0\
    );
\delay_counter[12]_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[12]_i_132_n_7\,
      O => \delay_counter[12]_i_150_n_0\
    );
\delay_counter[12]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[12]_i_147_n_4\,
      O => \delay_counter[12]_i_151_n_0\
    );
\delay_counter[12]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[12]_i_137_n_5\,
      O => \delay_counter[12]_i_153_n_0\
    );
\delay_counter[12]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[12]_i_137_n_6\,
      O => \delay_counter[12]_i_154_n_0\
    );
\delay_counter[12]_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[12]_i_137_n_7\,
      O => \delay_counter[12]_i_155_n_0\
    );
\delay_counter[12]_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[12]_i_152_n_4\,
      O => \delay_counter[12]_i_156_n_0\
    );
\delay_counter[12]_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[16]_i_122_n_5\,
      O => \delay_counter[12]_i_158_n_0\
    );
\delay_counter[12]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[16]_i_122_n_6\,
      O => \delay_counter[12]_i_159_n_0\
    );
\delay_counter[12]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[12]_i_10_n_4\,
      O => \delay_counter[12]_i_16_n_0\
    );
\delay_counter[12]_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[16]_i_122_n_7\,
      O => \delay_counter[12]_i_160_n_0\
    );
\delay_counter[12]_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[12]_i_157_n_4\,
      O => \delay_counter[12]_i_161_n_0\
    );
\delay_counter[12]_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[12]_i_147_n_5\,
      O => \delay_counter[12]_i_162_n_0\
    );
\delay_counter[12]_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[12]_i_147_n_6\,
      O => \delay_counter[12]_i_163_n_0\
    );
\delay_counter[12]_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(21),
      O => \delay_counter[12]_i_164_n_0\
    );
\delay_counter[12]_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[12]_i_152_n_5\,
      O => \delay_counter[12]_i_165_n_0\
    );
\delay_counter[12]_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[12]_i_152_n_6\,
      O => \delay_counter[12]_i_166_n_0\
    );
\delay_counter[12]_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(22),
      O => \delay_counter[12]_i_167_n_0\
    );
\delay_counter[12]_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[12]_i_157_n_5\,
      O => \delay_counter[12]_i_168_n_0\
    );
\delay_counter[12]_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[12]_i_157_n_6\,
      O => \delay_counter[12]_i_169_n_0\
    );
\delay_counter[12]_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(23),
      O => \delay_counter[12]_i_170_n_0\
    );
\delay_counter[12]_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[16]_i_145_n_5\,
      O => \delay_counter[12]_i_171_n_0\
    );
\delay_counter[12]_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[16]_i_145_n_6\,
      O => \delay_counter[12]_i_172_n_0\
    );
\delay_counter[12]_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(24),
      O => \delay_counter[12]_i_173_n_0\
    );
\delay_counter[12]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(14),
      I1 => \delay_counter_reg[12]_i_7_n_7\,
      O => \delay_counter[12]_i_18_n_0\
    );
\delay_counter[12]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[12]_i_14_n_4\,
      O => \delay_counter[12]_i_19_n_0\
    );
\delay_counter[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(15),
      I1 => delay_counter_reg(15),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[12]_i_2_n_0\
    );
\delay_counter[12]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(13),
      I1 => \delay_counter_reg[12]_i_8_n_7\,
      O => \delay_counter[12]_i_20_n_0\
    );
\delay_counter[12]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[12]_i_17_n_4\,
      O => \delay_counter[12]_i_21_n_0\
    );
\delay_counter[12]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[12]_i_11_n_5\,
      O => \delay_counter[12]_i_24_n_0\
    );
\delay_counter[12]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[12]_i_11_n_6\,
      O => \delay_counter[12]_i_25_n_0\
    );
\delay_counter[12]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[12]_i_11_n_7\,
      O => \delay_counter[12]_i_26_n_0\
    );
\delay_counter[12]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[12]_i_23_n_4\,
      O => \delay_counter[12]_i_27_n_0\
    );
\delay_counter[12]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[16]_i_17_n_5\,
      O => \delay_counter[12]_i_29_n_0\
    );
\delay_counter[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(14),
      I1 => delay_counter_reg(14),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[12]_i_3_n_0\
    );
\delay_counter[12]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[16]_i_17_n_6\,
      O => \delay_counter[12]_i_30_n_0\
    );
\delay_counter[12]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[16]_i_17_n_7\,
      O => \delay_counter[12]_i_31_n_0\
    );
\delay_counter[12]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[12]_i_28_n_4\,
      O => \delay_counter[12]_i_32_n_0\
    );
\delay_counter[12]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[12]_i_10_n_5\,
      O => \delay_counter[12]_i_34_n_0\
    );
\delay_counter[12]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[12]_i_10_n_6\,
      O => \delay_counter[12]_i_35_n_0\
    );
\delay_counter[12]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[12]_i_10_n_7\,
      O => \delay_counter[12]_i_36_n_0\
    );
\delay_counter[12]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[12]_i_22_n_4\,
      O => \delay_counter[12]_i_37_n_0\
    );
\delay_counter[12]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[12]_i_14_n_5\,
      O => \delay_counter[12]_i_38_n_0\
    );
\delay_counter[12]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[12]_i_14_n_6\,
      O => \delay_counter[12]_i_39_n_0\
    );
\delay_counter[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(13),
      I1 => delay_counter_reg(13),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[12]_i_4_n_0\
    );
\delay_counter[12]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[12]_i_14_n_7\,
      O => \delay_counter[12]_i_40_n_0\
    );
\delay_counter[12]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[12]_i_33_n_4\,
      O => \delay_counter[12]_i_41_n_0\
    );
\delay_counter[12]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[12]_i_23_n_5\,
      O => \delay_counter[12]_i_44_n_0\
    );
\delay_counter[12]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[12]_i_23_n_6\,
      O => \delay_counter[12]_i_45_n_0\
    );
\delay_counter[12]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[12]_i_23_n_7\,
      O => \delay_counter[12]_i_46_n_0\
    );
\delay_counter[12]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[12]_i_43_n_4\,
      O => \delay_counter[12]_i_47_n_0\
    );
\delay_counter[12]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[12]_i_28_n_5\,
      O => \delay_counter[12]_i_49_n_0\
    );
\delay_counter[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(12),
      I1 => delay_counter_reg(12),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[12]_i_5_n_0\
    );
\delay_counter[12]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[12]_i_28_n_6\,
      O => \delay_counter[12]_i_50_n_0\
    );
\delay_counter[12]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[12]_i_28_n_7\,
      O => \delay_counter[12]_i_51_n_0\
    );
\delay_counter[12]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[12]_i_48_n_4\,
      O => \delay_counter[12]_i_52_n_0\
    );
\delay_counter[12]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[16]_i_33_n_5\,
      O => \delay_counter[12]_i_54_n_0\
    );
\delay_counter[12]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[16]_i_33_n_6\,
      O => \delay_counter[12]_i_55_n_0\
    );
\delay_counter[12]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[16]_i_33_n_7\,
      O => \delay_counter[12]_i_56_n_0\
    );
\delay_counter[12]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[12]_i_53_n_4\,
      O => \delay_counter[12]_i_57_n_0\
    );
\delay_counter[12]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[12]_i_22_n_5\,
      O => \delay_counter[12]_i_58_n_0\
    );
\delay_counter[12]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[12]_i_22_n_6\,
      O => \delay_counter[12]_i_59_n_0\
    );
\delay_counter[12]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[12]_i_22_n_7\,
      O => \delay_counter[12]_i_60_n_0\
    );
\delay_counter[12]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[12]_i_42_n_4\,
      O => \delay_counter[12]_i_61_n_0\
    );
\delay_counter[12]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[12]_i_43_n_5\,
      O => \delay_counter[12]_i_63_n_0\
    );
\delay_counter[12]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[12]_i_43_n_6\,
      O => \delay_counter[12]_i_64_n_0\
    );
\delay_counter[12]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[12]_i_43_n_7\,
      O => \delay_counter[12]_i_65_n_0\
    );
\delay_counter[12]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[12]_i_62_n_4\,
      O => \delay_counter[12]_i_66_n_0\
    );
\delay_counter[12]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[12]_i_48_n_5\,
      O => \delay_counter[12]_i_68_n_0\
    );
\delay_counter[12]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[12]_i_48_n_6\,
      O => \delay_counter[12]_i_69_n_0\
    );
\delay_counter[12]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[12]_i_48_n_7\,
      O => \delay_counter[12]_i_70_n_0\
    );
\delay_counter[12]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[12]_i_67_n_4\,
      O => \delay_counter[12]_i_71_n_0\
    );
\delay_counter[12]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[12]_i_53_n_5\,
      O => \delay_counter[12]_i_73_n_0\
    );
\delay_counter[12]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[12]_i_53_n_6\,
      O => \delay_counter[12]_i_74_n_0\
    );
\delay_counter[12]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[12]_i_53_n_7\,
      O => \delay_counter[12]_i_75_n_0\
    );
\delay_counter[12]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[12]_i_72_n_4\,
      O => \delay_counter[12]_i_76_n_0\
    );
\delay_counter[12]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[16]_i_42_n_5\,
      O => \delay_counter[12]_i_78_n_0\
    );
\delay_counter[12]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[16]_i_42_n_6\,
      O => \delay_counter[12]_i_79_n_0\
    );
\delay_counter[12]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[16]_i_42_n_7\,
      O => \delay_counter[12]_i_80_n_0\
    );
\delay_counter[12]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[12]_i_77_n_4\,
      O => \delay_counter[12]_i_81_n_0\
    );
\delay_counter[12]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[12]_i_67_n_5\,
      O => \delay_counter[12]_i_83_n_0\
    );
\delay_counter[12]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[12]_i_67_n_6\,
      O => \delay_counter[12]_i_84_n_0\
    );
\delay_counter[12]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[12]_i_67_n_7\,
      O => \delay_counter[12]_i_85_n_0\
    );
\delay_counter[12]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[12]_i_82_n_4\,
      O => \delay_counter[12]_i_86_n_0\
    );
\delay_counter[12]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[12]_i_72_n_5\,
      O => \delay_counter[12]_i_88_n_0\
    );
\delay_counter[12]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[12]_i_72_n_6\,
      O => \delay_counter[12]_i_89_n_0\
    );
\delay_counter[12]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[12]_i_72_n_7\,
      O => \delay_counter[12]_i_90_n_0\
    );
\delay_counter[12]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[12]_i_87_n_4\,
      O => \delay_counter[12]_i_91_n_0\
    );
\delay_counter[12]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[12]_i_77_n_5\,
      O => \delay_counter[12]_i_93_n_0\
    );
\delay_counter[12]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[12]_i_77_n_6\,
      O => \delay_counter[12]_i_94_n_0\
    );
\delay_counter[12]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[12]_i_77_n_7\,
      O => \delay_counter[12]_i_95_n_0\
    );
\delay_counter[12]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[12]_i_92_n_4\,
      O => \delay_counter[12]_i_96_n_0\
    );
\delay_counter[12]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[16]_i_62_n_5\,
      O => \delay_counter[12]_i_98_n_0\
    );
\delay_counter[12]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[16]_i_62_n_6\,
      O => \delay_counter[12]_i_99_n_0\
    );
\delay_counter[16]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[20]_i_65_n_7\,
      O => \delay_counter[16]_i_100_n_0\
    );
\delay_counter[16]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[16]_i_97_n_4\,
      O => \delay_counter[16]_i_101_n_0\
    );
\delay_counter[16]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[16]_i_87_n_5\,
      O => \delay_counter[16]_i_103_n_0\
    );
\delay_counter[16]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[16]_i_87_n_6\,
      O => \delay_counter[16]_i_104_n_0\
    );
\delay_counter[16]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[16]_i_87_n_7\,
      O => \delay_counter[16]_i_105_n_0\
    );
\delay_counter[16]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[16]_i_102_n_4\,
      O => \delay_counter[16]_i_106_n_0\
    );
\delay_counter[16]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[16]_i_92_n_5\,
      O => \delay_counter[16]_i_108_n_0\
    );
\delay_counter[16]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[16]_i_92_n_6\,
      O => \delay_counter[16]_i_109_n_0\
    );
\delay_counter[16]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[16]_i_92_n_7\,
      O => \delay_counter[16]_i_110_n_0\
    );
\delay_counter[16]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[16]_i_107_n_4\,
      O => \delay_counter[16]_i_111_n_0\
    );
\delay_counter[16]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[16]_i_97_n_5\,
      O => \delay_counter[16]_i_113_n_0\
    );
\delay_counter[16]_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[16]_i_97_n_6\,
      O => \delay_counter[16]_i_114_n_0\
    );
\delay_counter[16]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[16]_i_97_n_7\,
      O => \delay_counter[16]_i_115_n_0\
    );
\delay_counter[16]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[16]_i_112_n_4\,
      O => \delay_counter[16]_i_116_n_0\
    );
\delay_counter[16]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[20]_i_83_n_6\,
      O => \delay_counter[16]_i_118_n_0\
    );
\delay_counter[16]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[20]_i_83_n_7\,
      O => \delay_counter[16]_i_119_n_0\
    );
\delay_counter[16]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(20),
      I1 => \delay_counter_reg[20]_i_9_n_7\,
      O => \delay_counter[16]_i_12_n_0\
    );
\delay_counter[16]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[16]_i_117_n_4\,
      O => \delay_counter[16]_i_120_n_0\
    );
\delay_counter[16]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[16]_i_117_n_5\,
      O => \delay_counter[16]_i_121_n_0\
    );
\delay_counter[16]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[16]_i_107_n_5\,
      O => \delay_counter[16]_i_123_n_0\
    );
\delay_counter[16]_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[16]_i_107_n_6\,
      O => \delay_counter[16]_i_124_n_0\
    );
\delay_counter[16]_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[16]_i_107_n_7\,
      O => \delay_counter[16]_i_125_n_0\
    );
\delay_counter[16]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[16]_i_122_n_4\,
      O => \delay_counter[16]_i_126_n_0\
    );
\delay_counter[16]_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[16]_i_112_n_5\,
      O => \delay_counter[16]_i_128_n_0\
    );
\delay_counter[16]_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[16]_i_112_n_6\,
      O => \delay_counter[16]_i_129_n_0\
    );
\delay_counter[16]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[16]_i_11_n_4\,
      O => \delay_counter[16]_i_13_n_0\
    );
\delay_counter[16]_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[16]_i_112_n_7\,
      O => \delay_counter[16]_i_130_n_0\
    );
\delay_counter[16]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[16]_i_127_n_4\,
      O => \delay_counter[16]_i_131_n_0\
    );
\delay_counter[16]_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[16]_i_117_n_6\,
      O => \delay_counter[16]_i_133_n_0\
    );
\delay_counter[16]_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[16]_i_117_n_7\,
      O => \delay_counter[16]_i_134_n_0\
    );
\delay_counter[16]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[16]_i_132_n_4\,
      O => \delay_counter[16]_i_135_n_0\
    );
\delay_counter[16]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[16]_i_132_n_5\,
      O => \delay_counter[16]_i_136_n_0\
    );
\delay_counter[16]_i_137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[11]\,
      O => \delay_counter[16]_i_137_n_0\
    );
\delay_counter[16]_i_138\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[10]\,
      O => \delay_counter[16]_i_138_n_0\
    );
\delay_counter[16]_i_139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[9]\,
      O => \delay_counter[16]_i_139_n_0\
    );
\delay_counter[16]_i_140\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[8]\,
      O => \delay_counter[16]_i_140_n_0\
    );
\delay_counter[16]_i_141\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[11]\,
      O => \delay_counter[16]_i_141_n_0\
    );
\delay_counter[16]_i_142\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[10]\,
      O => \delay_counter[16]_i_142_n_0\
    );
\delay_counter[16]_i_143\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[9]\,
      O => \delay_counter[16]_i_143_n_0\
    );
\delay_counter[16]_i_144\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[8]\,
      O => \delay_counter[16]_i_144_n_0\
    );
\delay_counter[16]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[16]_i_127_n_5\,
      O => \delay_counter[16]_i_146_n_0\
    );
\delay_counter[16]_i_147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[16]_i_127_n_6\,
      O => \delay_counter[16]_i_147_n_0\
    );
\delay_counter[16]_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[16]_i_127_n_7\,
      O => \delay_counter[16]_i_148_n_0\
    );
\delay_counter[16]_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[16]_i_145_n_4\,
      O => \delay_counter[16]_i_149_n_0\
    );
\delay_counter[16]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(19),
      I1 => \delay_counter_reg[16]_i_6_n_7\,
      O => \delay_counter[16]_i_15_n_0\
    );
\delay_counter[16]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[16]_i_132_n_6\,
      O => \delay_counter[16]_i_151_n_0\
    );
\delay_counter[16]_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[16]_i_132_n_7\,
      O => \delay_counter[16]_i_152_n_0\
    );
\delay_counter[16]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[16]_i_150_n_4\,
      O => \delay_counter[16]_i_153_n_0\
    );
\delay_counter[16]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[16]_i_150_n_5\,
      O => \delay_counter[16]_i_154_n_0\
    );
\delay_counter[16]_i_155\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[7]\,
      O => \delay_counter[16]_i_155_n_0\
    );
\delay_counter[16]_i_156\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[6]\,
      O => \delay_counter[16]_i_156_n_0\
    );
\delay_counter[16]_i_157\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[5]\,
      O => \delay_counter[16]_i_157_n_0\
    );
\delay_counter[16]_i_158\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[4]\,
      O => \delay_counter[16]_i_158_n_0\
    );
\delay_counter[16]_i_159\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[7]\,
      O => \delay_counter[16]_i_159_n_0\
    );
\delay_counter[16]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[16]_i_10_n_4\,
      O => \delay_counter[16]_i_16_n_0\
    );
\delay_counter[16]_i_160\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[6]\,
      O => \delay_counter[16]_i_160_n_0\
    );
\delay_counter[16]_i_161\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[5]\,
      O => \delay_counter[16]_i_161_n_0\
    );
\delay_counter[16]_i_162\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[4]\,
      O => \delay_counter[16]_i_162_n_0\
    );
\delay_counter[16]_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(25),
      O => \delay_counter[16]_i_163_n_0\
    );
\delay_counter[16]_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[16]_i_150_n_6\,
      O => \delay_counter[16]_i_164_n_0\
    );
\delay_counter[16]_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[16]_i_150_n_7\,
      O => \delay_counter[16]_i_165_n_0\
    );
\delay_counter[16]_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(25),
      O => \delay_counter[16]_i_166_n_0\
    );
\delay_counter[16]_i_167\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[3]\,
      O => \delay_counter[16]_i_167_n_0\
    );
\delay_counter[16]_i_168\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[2]\,
      O => \delay_counter[16]_i_168_n_0\
    );
\delay_counter[16]_i_169\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[1]\,
      O => \delay_counter[16]_i_169_n_0\
    );
\delay_counter[16]_i_170\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      O => \delay_counter[16]_i_170_n_0\
    );
\delay_counter[16]_i_171\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[3]\,
      O => \delay_counter[16]_i_171_n_0\
    );
\delay_counter[16]_i_172\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[2]\,
      O => \delay_counter[16]_i_172_n_0\
    );
\delay_counter[16]_i_173\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[1]\,
      O => \delay_counter[16]_i_173_n_0\
    );
\delay_counter[16]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(18),
      I1 => \delay_counter_reg[16]_i_7_n_7\,
      O => \delay_counter[16]_i_18_n_0\
    );
\delay_counter[16]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[16]_i_14_n_4\,
      O => \delay_counter[16]_i_19_n_0\
    );
\delay_counter[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(19),
      I1 => delay_counter_reg(19),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[16]_i_2_n_0\
    );
\delay_counter[16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(17),
      I1 => \delay_counter_reg[16]_i_8_n_7\,
      O => \delay_counter[16]_i_20_n_0\
    );
\delay_counter[16]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[16]_i_17_n_4\,
      O => \delay_counter[16]_i_21_n_0\
    );
\delay_counter[16]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[16]_i_11_n_5\,
      O => \delay_counter[16]_i_24_n_0\
    );
\delay_counter[16]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[16]_i_11_n_6\,
      O => \delay_counter[16]_i_25_n_0\
    );
\delay_counter[16]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[16]_i_11_n_7\,
      O => \delay_counter[16]_i_26_n_0\
    );
\delay_counter[16]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[16]_i_23_n_4\,
      O => \delay_counter[16]_i_27_n_0\
    );
\delay_counter[16]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[20]_i_17_n_5\,
      O => \delay_counter[16]_i_29_n_0\
    );
\delay_counter[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(18),
      I1 => delay_counter_reg(18),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[16]_i_3_n_0\
    );
\delay_counter[16]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[20]_i_17_n_6\,
      O => \delay_counter[16]_i_30_n_0\
    );
\delay_counter[16]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[20]_i_17_n_7\,
      O => \delay_counter[16]_i_31_n_0\
    );
\delay_counter[16]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[16]_i_28_n_4\,
      O => \delay_counter[16]_i_32_n_0\
    );
\delay_counter[16]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[16]_i_10_n_5\,
      O => \delay_counter[16]_i_34_n_0\
    );
\delay_counter[16]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[16]_i_10_n_6\,
      O => \delay_counter[16]_i_35_n_0\
    );
\delay_counter[16]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[16]_i_10_n_7\,
      O => \delay_counter[16]_i_36_n_0\
    );
\delay_counter[16]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[16]_i_22_n_4\,
      O => \delay_counter[16]_i_37_n_0\
    );
\delay_counter[16]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[16]_i_14_n_5\,
      O => \delay_counter[16]_i_38_n_0\
    );
\delay_counter[16]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[16]_i_14_n_6\,
      O => \delay_counter[16]_i_39_n_0\
    );
\delay_counter[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(17),
      I1 => delay_counter_reg(17),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[16]_i_4_n_0\
    );
\delay_counter[16]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[16]_i_14_n_7\,
      O => \delay_counter[16]_i_40_n_0\
    );
\delay_counter[16]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[16]_i_33_n_4\,
      O => \delay_counter[16]_i_41_n_0\
    );
\delay_counter[16]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[16]_i_23_n_5\,
      O => \delay_counter[16]_i_44_n_0\
    );
\delay_counter[16]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[16]_i_23_n_6\,
      O => \delay_counter[16]_i_45_n_0\
    );
\delay_counter[16]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[16]_i_23_n_7\,
      O => \delay_counter[16]_i_46_n_0\
    );
\delay_counter[16]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[16]_i_43_n_4\,
      O => \delay_counter[16]_i_47_n_0\
    );
\delay_counter[16]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[16]_i_28_n_5\,
      O => \delay_counter[16]_i_49_n_0\
    );
\delay_counter[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(16),
      I1 => delay_counter_reg(16),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[16]_i_5_n_0\
    );
\delay_counter[16]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[16]_i_28_n_6\,
      O => \delay_counter[16]_i_50_n_0\
    );
\delay_counter[16]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[16]_i_28_n_7\,
      O => \delay_counter[16]_i_51_n_0\
    );
\delay_counter[16]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[16]_i_48_n_4\,
      O => \delay_counter[16]_i_52_n_0\
    );
\delay_counter[16]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[20]_i_33_n_5\,
      O => \delay_counter[16]_i_54_n_0\
    );
\delay_counter[16]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[20]_i_33_n_6\,
      O => \delay_counter[16]_i_55_n_0\
    );
\delay_counter[16]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[20]_i_33_n_7\,
      O => \delay_counter[16]_i_56_n_0\
    );
\delay_counter[16]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[16]_i_53_n_4\,
      O => \delay_counter[16]_i_57_n_0\
    );
\delay_counter[16]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[16]_i_22_n_5\,
      O => \delay_counter[16]_i_58_n_0\
    );
\delay_counter[16]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[16]_i_22_n_6\,
      O => \delay_counter[16]_i_59_n_0\
    );
\delay_counter[16]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[16]_i_22_n_7\,
      O => \delay_counter[16]_i_60_n_0\
    );
\delay_counter[16]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[16]_i_42_n_4\,
      O => \delay_counter[16]_i_61_n_0\
    );
\delay_counter[16]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[16]_i_43_n_5\,
      O => \delay_counter[16]_i_63_n_0\
    );
\delay_counter[16]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[16]_i_43_n_6\,
      O => \delay_counter[16]_i_64_n_0\
    );
\delay_counter[16]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[16]_i_43_n_7\,
      O => \delay_counter[16]_i_65_n_0\
    );
\delay_counter[16]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[16]_i_62_n_4\,
      O => \delay_counter[16]_i_66_n_0\
    );
\delay_counter[16]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[16]_i_48_n_5\,
      O => \delay_counter[16]_i_68_n_0\
    );
\delay_counter[16]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[16]_i_48_n_6\,
      O => \delay_counter[16]_i_69_n_0\
    );
\delay_counter[16]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[16]_i_48_n_7\,
      O => \delay_counter[16]_i_70_n_0\
    );
\delay_counter[16]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[16]_i_67_n_4\,
      O => \delay_counter[16]_i_71_n_0\
    );
\delay_counter[16]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[16]_i_53_n_5\,
      O => \delay_counter[16]_i_73_n_0\
    );
\delay_counter[16]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[16]_i_53_n_6\,
      O => \delay_counter[16]_i_74_n_0\
    );
\delay_counter[16]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[16]_i_53_n_7\,
      O => \delay_counter[16]_i_75_n_0\
    );
\delay_counter[16]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[16]_i_72_n_4\,
      O => \delay_counter[16]_i_76_n_0\
    );
\delay_counter[16]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[20]_i_42_n_5\,
      O => \delay_counter[16]_i_78_n_0\
    );
\delay_counter[16]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[20]_i_42_n_6\,
      O => \delay_counter[16]_i_79_n_0\
    );
\delay_counter[16]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[20]_i_42_n_7\,
      O => \delay_counter[16]_i_80_n_0\
    );
\delay_counter[16]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[16]_i_77_n_4\,
      O => \delay_counter[16]_i_81_n_0\
    );
\delay_counter[16]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[16]_i_67_n_5\,
      O => \delay_counter[16]_i_83_n_0\
    );
\delay_counter[16]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[16]_i_67_n_6\,
      O => \delay_counter[16]_i_84_n_0\
    );
\delay_counter[16]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[16]_i_67_n_7\,
      O => \delay_counter[16]_i_85_n_0\
    );
\delay_counter[16]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[16]_i_82_n_4\,
      O => \delay_counter[16]_i_86_n_0\
    );
\delay_counter[16]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[16]_i_72_n_5\,
      O => \delay_counter[16]_i_88_n_0\
    );
\delay_counter[16]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[16]_i_72_n_6\,
      O => \delay_counter[16]_i_89_n_0\
    );
\delay_counter[16]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[16]_i_72_n_7\,
      O => \delay_counter[16]_i_90_n_0\
    );
\delay_counter[16]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[16]_i_87_n_4\,
      O => \delay_counter[16]_i_91_n_0\
    );
\delay_counter[16]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[16]_i_77_n_5\,
      O => \delay_counter[16]_i_93_n_0\
    );
\delay_counter[16]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[16]_i_77_n_6\,
      O => \delay_counter[16]_i_94_n_0\
    );
\delay_counter[16]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[16]_i_77_n_7\,
      O => \delay_counter[16]_i_95_n_0\
    );
\delay_counter[16]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[16]_i_92_n_4\,
      O => \delay_counter[16]_i_96_n_0\
    );
\delay_counter[16]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[20]_i_65_n_5\,
      O => \delay_counter[16]_i_98_n_0\
    );
\delay_counter[16]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[20]_i_65_n_6\,
      O => \delay_counter[16]_i_99_n_0\
    );
\delay_counter[20]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[15]\,
      O => \delay_counter[20]_i_100_n_0\
    );
\delay_counter[20]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[14]\,
      O => \delay_counter[20]_i_101_n_0\
    );
\delay_counter[20]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[13]\,
      O => \delay_counter[20]_i_102_n_0\
    );
\delay_counter[20]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[12]\,
      O => \delay_counter[20]_i_103_n_0\
    );
\delay_counter[20]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(24),
      I1 => \delay_counter_reg[24]_i_7_n_7\,
      O => \delay_counter[20]_i_12_n_0\
    );
\delay_counter[20]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[20]_i_11_n_4\,
      O => \delay_counter[20]_i_13_n_0\
    );
\delay_counter[20]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(23),
      I1 => \delay_counter_reg[20]_i_6_n_7\,
      O => \delay_counter[20]_i_15_n_0\
    );
\delay_counter[20]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[20]_i_10_n_4\,
      O => \delay_counter[20]_i_16_n_0\
    );
\delay_counter[20]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(22),
      I1 => \delay_counter_reg[20]_i_7_n_7\,
      O => \delay_counter[20]_i_18_n_0\
    );
\delay_counter[20]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[20]_i_14_n_4\,
      O => \delay_counter[20]_i_19_n_0\
    );
\delay_counter[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(23),
      I1 => delay_counter_reg(23),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[20]_i_2_n_0\
    );
\delay_counter[20]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(21),
      I1 => \delay_counter_reg[20]_i_8_n_7\,
      O => \delay_counter[20]_i_20_n_0\
    );
\delay_counter[20]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(21),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[20]_i_17_n_4\,
      O => \delay_counter[20]_i_21_n_0\
    );
\delay_counter[20]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[20]_i_11_n_5\,
      O => \delay_counter[20]_i_24_n_0\
    );
\delay_counter[20]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[20]_i_11_n_6\,
      O => \delay_counter[20]_i_25_n_0\
    );
\delay_counter[20]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[20]_i_11_n_7\,
      O => \delay_counter[20]_i_26_n_0\
    );
\delay_counter[20]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[20]_i_23_n_4\,
      O => \delay_counter[20]_i_27_n_0\
    );
\delay_counter[20]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[24]_i_8_n_6\,
      O => \delay_counter[20]_i_29_n_0\
    );
\delay_counter[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(22),
      I1 => delay_counter_reg(22),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[20]_i_3_n_0\
    );
\delay_counter[20]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[24]_i_8_n_7\,
      O => \delay_counter[20]_i_30_n_0\
    );
\delay_counter[20]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[20]_i_28_n_4\,
      O => \delay_counter[20]_i_31_n_0\
    );
\delay_counter[20]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[20]_i_28_n_5\,
      O => \delay_counter[20]_i_32_n_0\
    );
\delay_counter[20]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[20]_i_10_n_5\,
      O => \delay_counter[20]_i_34_n_0\
    );
\delay_counter[20]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[20]_i_10_n_6\,
      O => \delay_counter[20]_i_35_n_0\
    );
\delay_counter[20]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[20]_i_10_n_7\,
      O => \delay_counter[20]_i_36_n_0\
    );
\delay_counter[20]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[20]_i_22_n_4\,
      O => \delay_counter[20]_i_37_n_0\
    );
\delay_counter[20]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[20]_i_14_n_5\,
      O => \delay_counter[20]_i_38_n_0\
    );
\delay_counter[20]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[20]_i_14_n_6\,
      O => \delay_counter[20]_i_39_n_0\
    );
\delay_counter[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(21),
      I1 => delay_counter_reg(21),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[20]_i_4_n_0\
    );
\delay_counter[20]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[20]_i_14_n_7\,
      O => \delay_counter[20]_i_40_n_0\
    );
\delay_counter[20]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(22),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[20]_i_33_n_4\,
      O => \delay_counter[20]_i_41_n_0\
    );
\delay_counter[20]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[20]_i_23_n_5\,
      O => \delay_counter[20]_i_44_n_0\
    );
\delay_counter[20]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[20]_i_23_n_6\,
      O => \delay_counter[20]_i_45_n_0\
    );
\delay_counter[20]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[20]_i_23_n_7\,
      O => \delay_counter[20]_i_46_n_0\
    );
\delay_counter[20]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[20]_i_43_n_4\,
      O => \delay_counter[20]_i_47_n_0\
    );
\delay_counter[20]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[20]_i_28_n_6\,
      O => \delay_counter[20]_i_49_n_0\
    );
\delay_counter[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(20),
      I1 => delay_counter_reg(20),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[20]_i_5_n_0\
    );
\delay_counter[20]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[20]_i_28_n_7\,
      O => \delay_counter[20]_i_50_n_0\
    );
\delay_counter[20]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[20]_i_48_n_4\,
      O => \delay_counter[20]_i_51_n_0\
    );
\delay_counter[20]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[20]_i_48_n_5\,
      O => \delay_counter[20]_i_52_n_0\
    );
\delay_counter[20]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[27]\,
      O => \delay_counter[20]_i_53_n_0\
    );
\delay_counter[20]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[26]\,
      O => \delay_counter[20]_i_54_n_0\
    );
\delay_counter[20]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[25]\,
      O => \delay_counter[20]_i_55_n_0\
    );
\delay_counter[20]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[24]\,
      O => \delay_counter[20]_i_56_n_0\
    );
\delay_counter[20]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[27]\,
      O => \delay_counter[20]_i_57_n_0\
    );
\delay_counter[20]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[26]\,
      O => \delay_counter[20]_i_58_n_0\
    );
\delay_counter[20]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[25]\,
      O => \delay_counter[20]_i_59_n_0\
    );
\delay_counter[20]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[24]\,
      O => \delay_counter[20]_i_60_n_0\
    );
\delay_counter[20]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[20]_i_22_n_5\,
      O => \delay_counter[20]_i_61_n_0\
    );
\delay_counter[20]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[20]_i_22_n_6\,
      O => \delay_counter[20]_i_62_n_0\
    );
\delay_counter[20]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[20]_i_22_n_7\,
      O => \delay_counter[20]_i_63_n_0\
    );
\delay_counter[20]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(23),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[20]_i_42_n_4\,
      O => \delay_counter[20]_i_64_n_0\
    );
\delay_counter[20]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[20]_i_43_n_5\,
      O => \delay_counter[20]_i_66_n_0\
    );
\delay_counter[20]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[20]_i_43_n_6\,
      O => \delay_counter[20]_i_67_n_0\
    );
\delay_counter[20]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[20]_i_43_n_7\,
      O => \delay_counter[20]_i_68_n_0\
    );
\delay_counter[20]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(24),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[20]_i_65_n_4\,
      O => \delay_counter[20]_i_69_n_0\
    );
\delay_counter[20]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[20]_i_48_n_6\,
      O => \delay_counter[20]_i_71_n_0\
    );
\delay_counter[20]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[20]_i_48_n_7\,
      O => \delay_counter[20]_i_72_n_0\
    );
\delay_counter[20]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[20]_i_70_n_4\,
      O => \delay_counter[20]_i_73_n_0\
    );
\delay_counter[20]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[20]_i_70_n_5\,
      O => \delay_counter[20]_i_74_n_0\
    );
\delay_counter[20]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[23]\,
      O => \delay_counter[20]_i_75_n_0\
    );
\delay_counter[20]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[22]\,
      O => \delay_counter[20]_i_76_n_0\
    );
\delay_counter[20]_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[21]\,
      O => \delay_counter[20]_i_77_n_0\
    );
\delay_counter[20]_i_78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[20]\,
      O => \delay_counter[20]_i_78_n_0\
    );
\delay_counter[20]_i_79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[23]\,
      O => \delay_counter[20]_i_79_n_0\
    );
\delay_counter[20]_i_80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[22]\,
      O => \delay_counter[20]_i_80_n_0\
    );
\delay_counter[20]_i_81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[21]\,
      O => \delay_counter[20]_i_81_n_0\
    );
\delay_counter[20]_i_82\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[20]\,
      O => \delay_counter[20]_i_82_n_0\
    );
\delay_counter[20]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[20]_i_70_n_6\,
      O => \delay_counter[20]_i_84_n_0\
    );
\delay_counter[20]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[20]_i_70_n_7\,
      O => \delay_counter[20]_i_85_n_0\
    );
\delay_counter[20]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[20]_i_83_n_4\,
      O => \delay_counter[20]_i_86_n_0\
    );
\delay_counter[20]_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[20]_i_83_n_5\,
      O => \delay_counter[20]_i_87_n_0\
    );
\delay_counter[20]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[19]\,
      O => \delay_counter[20]_i_88_n_0\
    );
\delay_counter[20]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[18]\,
      O => \delay_counter[20]_i_89_n_0\
    );
\delay_counter[20]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[17]\,
      O => \delay_counter[20]_i_90_n_0\
    );
\delay_counter[20]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[16]\,
      O => \delay_counter[20]_i_91_n_0\
    );
\delay_counter[20]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[19]\,
      O => \delay_counter[20]_i_92_n_0\
    );
\delay_counter[20]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[18]\,
      O => \delay_counter[20]_i_93_n_0\
    );
\delay_counter[20]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[17]\,
      O => \delay_counter[20]_i_94_n_0\
    );
\delay_counter[20]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[16]\,
      O => \delay_counter[20]_i_95_n_0\
    );
\delay_counter[20]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[15]\,
      O => \delay_counter[20]_i_96_n_0\
    );
\delay_counter[20]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[14]\,
      O => \delay_counter[20]_i_97_n_0\
    );
\delay_counter[20]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[13]\,
      O => \delay_counter[20]_i_98_n_0\
    );
\delay_counter[20]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[12]\,
      O => \delay_counter[20]_i_99_n_0\
    );
\delay_counter[24]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(25),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[24]_i_8_n_5\,
      O => \delay_counter[24]_i_10_n_0\
    );
\delay_counter[24]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[31]\,
      O => \delay_counter[24]_i_11_n_0\
    );
\delay_counter[24]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[30]\,
      O => \delay_counter[24]_i_12_n_0\
    );
\delay_counter[24]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[29]\,
      O => \delay_counter[24]_i_13_n_0\
    );
\delay_counter[24]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[28]\,
      O => \delay_counter[24]_i_14_n_0\
    );
\delay_counter[24]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[31]\,
      O => \delay_counter[24]_i_15_n_0\
    );
\delay_counter[24]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[30]\,
      O => \delay_counter[24]_i_16_n_0\
    );
\delay_counter[24]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[29]\,
      O => \delay_counter[24]_i_17_n_0\
    );
\delay_counter[24]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[28]\,
      O => \delay_counter[24]_i_18_n_0\
    );
\delay_counter[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => delay_counter_reg(27),
      I1 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[24]_i_2_n_0\
    );
\delay_counter[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => delay_counter_reg(26),
      I1 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[24]_i_3_n_0\
    );
\delay_counter[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(25),
      I1 => delay_counter_reg(25),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[24]_i_4_n_0\
    );
\delay_counter[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(24),
      I1 => delay_counter_reg(24),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[24]_i_5_n_0\
    );
\delay_counter[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(25),
      I1 => \delay_counter_reg[24]_i_8_n_4\,
      O => \delay_counter[24]_i_9_n_0\
    );
\delay_counter[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => delay_counter_reg(31),
      I1 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[28]_i_2_n_0\
    );
\delay_counter[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => delay_counter_reg(30),
      I1 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[28]_i_3_n_0\
    );
\delay_counter[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => delay_counter_reg(29),
      I1 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[28]_i_4_n_0\
    );
\delay_counter[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => delay_counter_reg(28),
      I1 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[28]_i_5_n_0\
    );
\delay_counter[4]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[8]_i_62_n_7\,
      O => \delay_counter[4]_i_100_n_0\
    );
\delay_counter[4]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[4]_i_97_n_4\,
      O => \delay_counter[4]_i_101_n_0\
    );
\delay_counter[4]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[4]_i_87_n_5\,
      O => \delay_counter[4]_i_103_n_0\
    );
\delay_counter[4]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[4]_i_87_n_6\,
      O => \delay_counter[4]_i_104_n_0\
    );
\delay_counter[4]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[4]_i_87_n_7\,
      O => \delay_counter[4]_i_105_n_0\
    );
\delay_counter[4]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[4]_i_102_n_4\,
      O => \delay_counter[4]_i_106_n_0\
    );
\delay_counter[4]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[4]_i_92_n_5\,
      O => \delay_counter[4]_i_108_n_0\
    );
\delay_counter[4]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[4]_i_92_n_6\,
      O => \delay_counter[4]_i_109_n_0\
    );
\delay_counter[4]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[4]_i_92_n_7\,
      O => \delay_counter[4]_i_110_n_0\
    );
\delay_counter[4]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[4]_i_107_n_4\,
      O => \delay_counter[4]_i_111_n_0\
    );
\delay_counter[4]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[4]_i_97_n_5\,
      O => \delay_counter[4]_i_113_n_0\
    );
\delay_counter[4]_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[4]_i_97_n_6\,
      O => \delay_counter[4]_i_114_n_0\
    );
\delay_counter[4]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[4]_i_97_n_7\,
      O => \delay_counter[4]_i_115_n_0\
    );
\delay_counter[4]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[4]_i_112_n_4\,
      O => \delay_counter[4]_i_116_n_0\
    );
\delay_counter[4]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[8]_i_82_n_5\,
      O => \delay_counter[4]_i_118_n_0\
    );
\delay_counter[4]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[8]_i_82_n_6\,
      O => \delay_counter[4]_i_119_n_0\
    );
\delay_counter[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(8),
      I1 => \delay_counter_reg[8]_i_9_n_7\,
      O => \delay_counter[4]_i_12_n_0\
    );
\delay_counter[4]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[8]_i_82_n_7\,
      O => \delay_counter[4]_i_120_n_0\
    );
\delay_counter[4]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[4]_i_117_n_4\,
      O => \delay_counter[4]_i_121_n_0\
    );
\delay_counter[4]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[4]_i_107_n_5\,
      O => \delay_counter[4]_i_123_n_0\
    );
\delay_counter[4]_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[4]_i_107_n_6\,
      O => \delay_counter[4]_i_124_n_0\
    );
\delay_counter[4]_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[4]_i_107_n_7\,
      O => \delay_counter[4]_i_125_n_0\
    );
\delay_counter[4]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[4]_i_122_n_4\,
      O => \delay_counter[4]_i_126_n_0\
    );
\delay_counter[4]_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[4]_i_112_n_5\,
      O => \delay_counter[4]_i_128_n_0\
    );
\delay_counter[4]_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[4]_i_112_n_6\,
      O => \delay_counter[4]_i_129_n_0\
    );
\delay_counter[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[4]_i_11_n_4\,
      O => \delay_counter[4]_i_13_n_0\
    );
\delay_counter[4]_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[4]_i_112_n_7\,
      O => \delay_counter[4]_i_130_n_0\
    );
\delay_counter[4]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[4]_i_127_n_4\,
      O => \delay_counter[4]_i_131_n_0\
    );
\delay_counter[4]_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[4]_i_117_n_5\,
      O => \delay_counter[4]_i_133_n_0\
    );
\delay_counter[4]_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[4]_i_117_n_6\,
      O => \delay_counter[4]_i_134_n_0\
    );
\delay_counter[4]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[4]_i_117_n_7\,
      O => \delay_counter[4]_i_135_n_0\
    );
\delay_counter[4]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[4]_i_132_n_4\,
      O => \delay_counter[4]_i_136_n_0\
    );
\delay_counter[4]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[8]_i_102_n_5\,
      O => \delay_counter[4]_i_138_n_0\
    );
\delay_counter[4]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[8]_i_102_n_6\,
      O => \delay_counter[4]_i_139_n_0\
    );
\delay_counter[4]_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[8]_i_102_n_7\,
      O => \delay_counter[4]_i_140_n_0\
    );
\delay_counter[4]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[4]_i_137_n_4\,
      O => \delay_counter[4]_i_141_n_0\
    );
\delay_counter[4]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[4]_i_127_n_5\,
      O => \delay_counter[4]_i_143_n_0\
    );
\delay_counter[4]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[4]_i_127_n_6\,
      O => \delay_counter[4]_i_144_n_0\
    );
\delay_counter[4]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[4]_i_127_n_7\,
      O => \delay_counter[4]_i_145_n_0\
    );
\delay_counter[4]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[4]_i_142_n_4\,
      O => \delay_counter[4]_i_146_n_0\
    );
\delay_counter[4]_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[4]_i_132_n_5\,
      O => \delay_counter[4]_i_148_n_0\
    );
\delay_counter[4]_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[4]_i_132_n_6\,
      O => \delay_counter[4]_i_149_n_0\
    );
\delay_counter[4]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(7),
      I1 => \delay_counter_reg[4]_i_6_n_7\,
      O => \delay_counter[4]_i_15_n_0\
    );
\delay_counter[4]_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[4]_i_132_n_7\,
      O => \delay_counter[4]_i_150_n_0\
    );
\delay_counter[4]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[4]_i_147_n_4\,
      O => \delay_counter[4]_i_151_n_0\
    );
\delay_counter[4]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[4]_i_137_n_5\,
      O => \delay_counter[4]_i_153_n_0\
    );
\delay_counter[4]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[4]_i_137_n_6\,
      O => \delay_counter[4]_i_154_n_0\
    );
\delay_counter[4]_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[4]_i_137_n_7\,
      O => \delay_counter[4]_i_155_n_0\
    );
\delay_counter[4]_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[4]_i_152_n_4\,
      O => \delay_counter[4]_i_156_n_0\
    );
\delay_counter[4]_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[8]_i_122_n_5\,
      O => \delay_counter[4]_i_158_n_0\
    );
\delay_counter[4]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[8]_i_122_n_6\,
      O => \delay_counter[4]_i_159_n_0\
    );
\delay_counter[4]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[4]_i_10_n_4\,
      O => \delay_counter[4]_i_16_n_0\
    );
\delay_counter[4]_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[8]_i_122_n_7\,
      O => \delay_counter[4]_i_160_n_0\
    );
\delay_counter[4]_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[4]_i_157_n_4\,
      O => \delay_counter[4]_i_161_n_0\
    );
\delay_counter[4]_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[4]_i_147_n_5\,
      O => \delay_counter[4]_i_162_n_0\
    );
\delay_counter[4]_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[4]_i_147_n_6\,
      O => \delay_counter[4]_i_163_n_0\
    );
\delay_counter[4]_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(13),
      O => \delay_counter[4]_i_164_n_0\
    );
\delay_counter[4]_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[4]_i_152_n_5\,
      O => \delay_counter[4]_i_165_n_0\
    );
\delay_counter[4]_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[4]_i_152_n_6\,
      O => \delay_counter[4]_i_166_n_0\
    );
\delay_counter[4]_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(14),
      O => \delay_counter[4]_i_167_n_0\
    );
\delay_counter[4]_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[4]_i_157_n_5\,
      O => \delay_counter[4]_i_168_n_0\
    );
\delay_counter[4]_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[4]_i_157_n_6\,
      O => \delay_counter[4]_i_169_n_0\
    );
\delay_counter[4]_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(15),
      O => \delay_counter[4]_i_170_n_0\
    );
\delay_counter[4]_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[8]_i_142_n_5\,
      O => \delay_counter[4]_i_171_n_0\
    );
\delay_counter[4]_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[8]_i_142_n_6\,
      O => \delay_counter[4]_i_172_n_0\
    );
\delay_counter[4]_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(16),
      O => \delay_counter[4]_i_173_n_0\
    );
\delay_counter[4]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(6),
      I1 => \delay_counter_reg[4]_i_7_n_7\,
      O => \delay_counter[4]_i_18_n_0\
    );
\delay_counter[4]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[4]_i_14_n_4\,
      O => \delay_counter[4]_i_19_n_0\
    );
\delay_counter[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(7),
      I1 => delay_counter_reg(7),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[4]_i_2_n_0\
    );
\delay_counter[4]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(5),
      I1 => \delay_counter_reg[4]_i_8_n_7\,
      O => \delay_counter[4]_i_20_n_0\
    );
\delay_counter[4]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(5),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[4]_i_17_n_4\,
      O => \delay_counter[4]_i_21_n_0\
    );
\delay_counter[4]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[4]_i_11_n_5\,
      O => \delay_counter[4]_i_24_n_0\
    );
\delay_counter[4]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[4]_i_11_n_6\,
      O => \delay_counter[4]_i_25_n_0\
    );
\delay_counter[4]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[4]_i_11_n_7\,
      O => \delay_counter[4]_i_26_n_0\
    );
\delay_counter[4]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[4]_i_23_n_4\,
      O => \delay_counter[4]_i_27_n_0\
    );
\delay_counter[4]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[8]_i_17_n_5\,
      O => \delay_counter[4]_i_29_n_0\
    );
\delay_counter[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(6),
      I1 => delay_counter_reg(6),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[4]_i_3_n_0\
    );
\delay_counter[4]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[8]_i_17_n_6\,
      O => \delay_counter[4]_i_30_n_0\
    );
\delay_counter[4]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[8]_i_17_n_7\,
      O => \delay_counter[4]_i_31_n_0\
    );
\delay_counter[4]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[4]_i_28_n_4\,
      O => \delay_counter[4]_i_32_n_0\
    );
\delay_counter[4]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[4]_i_10_n_5\,
      O => \delay_counter[4]_i_34_n_0\
    );
\delay_counter[4]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[4]_i_10_n_6\,
      O => \delay_counter[4]_i_35_n_0\
    );
\delay_counter[4]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[4]_i_10_n_7\,
      O => \delay_counter[4]_i_36_n_0\
    );
\delay_counter[4]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[4]_i_22_n_4\,
      O => \delay_counter[4]_i_37_n_0\
    );
\delay_counter[4]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[4]_i_14_n_5\,
      O => \delay_counter[4]_i_38_n_0\
    );
\delay_counter[4]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[4]_i_14_n_6\,
      O => \delay_counter[4]_i_39_n_0\
    );
\delay_counter[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(5),
      I1 => delay_counter_reg(5),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[4]_i_4_n_0\
    );
\delay_counter[4]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[4]_i_14_n_7\,
      O => \delay_counter[4]_i_40_n_0\
    );
\delay_counter[4]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(6),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[4]_i_33_n_4\,
      O => \delay_counter[4]_i_41_n_0\
    );
\delay_counter[4]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[4]_i_23_n_5\,
      O => \delay_counter[4]_i_44_n_0\
    );
\delay_counter[4]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[4]_i_23_n_6\,
      O => \delay_counter[4]_i_45_n_0\
    );
\delay_counter[4]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[4]_i_23_n_7\,
      O => \delay_counter[4]_i_46_n_0\
    );
\delay_counter[4]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[4]_i_43_n_4\,
      O => \delay_counter[4]_i_47_n_0\
    );
\delay_counter[4]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[4]_i_28_n_5\,
      O => \delay_counter[4]_i_49_n_0\
    );
\delay_counter[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(4),
      I1 => delay_counter_reg(4),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[4]_i_5_n_0\
    );
\delay_counter[4]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[4]_i_28_n_6\,
      O => \delay_counter[4]_i_50_n_0\
    );
\delay_counter[4]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[4]_i_28_n_7\,
      O => \delay_counter[4]_i_51_n_0\
    );
\delay_counter[4]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[4]_i_48_n_4\,
      O => \delay_counter[4]_i_52_n_0\
    );
\delay_counter[4]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[8]_i_33_n_5\,
      O => \delay_counter[4]_i_54_n_0\
    );
\delay_counter[4]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[8]_i_33_n_6\,
      O => \delay_counter[4]_i_55_n_0\
    );
\delay_counter[4]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[8]_i_33_n_7\,
      O => \delay_counter[4]_i_56_n_0\
    );
\delay_counter[4]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[4]_i_53_n_4\,
      O => \delay_counter[4]_i_57_n_0\
    );
\delay_counter[4]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[4]_i_22_n_5\,
      O => \delay_counter[4]_i_58_n_0\
    );
\delay_counter[4]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[4]_i_22_n_6\,
      O => \delay_counter[4]_i_59_n_0\
    );
\delay_counter[4]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[4]_i_22_n_7\,
      O => \delay_counter[4]_i_60_n_0\
    );
\delay_counter[4]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(7),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[4]_i_42_n_4\,
      O => \delay_counter[4]_i_61_n_0\
    );
\delay_counter[4]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[4]_i_43_n_5\,
      O => \delay_counter[4]_i_63_n_0\
    );
\delay_counter[4]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[4]_i_43_n_6\,
      O => \delay_counter[4]_i_64_n_0\
    );
\delay_counter[4]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[4]_i_43_n_7\,
      O => \delay_counter[4]_i_65_n_0\
    );
\delay_counter[4]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(8),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[4]_i_62_n_4\,
      O => \delay_counter[4]_i_66_n_0\
    );
\delay_counter[4]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[4]_i_48_n_5\,
      O => \delay_counter[4]_i_68_n_0\
    );
\delay_counter[4]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[4]_i_48_n_6\,
      O => \delay_counter[4]_i_69_n_0\
    );
\delay_counter[4]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[4]_i_48_n_7\,
      O => \delay_counter[4]_i_70_n_0\
    );
\delay_counter[4]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[4]_i_67_n_4\,
      O => \delay_counter[4]_i_71_n_0\
    );
\delay_counter[4]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[4]_i_53_n_5\,
      O => \delay_counter[4]_i_73_n_0\
    );
\delay_counter[4]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[4]_i_53_n_6\,
      O => \delay_counter[4]_i_74_n_0\
    );
\delay_counter[4]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[4]_i_53_n_7\,
      O => \delay_counter[4]_i_75_n_0\
    );
\delay_counter[4]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[4]_i_72_n_4\,
      O => \delay_counter[4]_i_76_n_0\
    );
\delay_counter[4]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[8]_i_42_n_5\,
      O => \delay_counter[4]_i_78_n_0\
    );
\delay_counter[4]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[8]_i_42_n_6\,
      O => \delay_counter[4]_i_79_n_0\
    );
\delay_counter[4]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[8]_i_42_n_7\,
      O => \delay_counter[4]_i_80_n_0\
    );
\delay_counter[4]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[4]_i_77_n_4\,
      O => \delay_counter[4]_i_81_n_0\
    );
\delay_counter[4]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[4]_i_67_n_5\,
      O => \delay_counter[4]_i_83_n_0\
    );
\delay_counter[4]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[4]_i_67_n_6\,
      O => \delay_counter[4]_i_84_n_0\
    );
\delay_counter[4]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[4]_i_67_n_7\,
      O => \delay_counter[4]_i_85_n_0\
    );
\delay_counter[4]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[4]_i_82_n_4\,
      O => \delay_counter[4]_i_86_n_0\
    );
\delay_counter[4]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[4]_i_72_n_5\,
      O => \delay_counter[4]_i_88_n_0\
    );
\delay_counter[4]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[4]_i_72_n_6\,
      O => \delay_counter[4]_i_89_n_0\
    );
\delay_counter[4]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[4]_i_72_n_7\,
      O => \delay_counter[4]_i_90_n_0\
    );
\delay_counter[4]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[4]_i_87_n_4\,
      O => \delay_counter[4]_i_91_n_0\
    );
\delay_counter[4]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[4]_i_77_n_5\,
      O => \delay_counter[4]_i_93_n_0\
    );
\delay_counter[4]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[4]_i_77_n_6\,
      O => \delay_counter[4]_i_94_n_0\
    );
\delay_counter[4]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[4]_i_77_n_7\,
      O => \delay_counter[4]_i_95_n_0\
    );
\delay_counter[4]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[4]_i_92_n_4\,
      O => \delay_counter[4]_i_96_n_0\
    );
\delay_counter[4]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[8]_i_62_n_5\,
      O => \delay_counter[4]_i_98_n_0\
    );
\delay_counter[4]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[8]_i_62_n_6\,
      O => \delay_counter[4]_i_99_n_0\
    );
\delay_counter[8]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[12]_i_62_n_7\,
      O => \delay_counter[8]_i_100_n_0\
    );
\delay_counter[8]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[8]_i_97_n_4\,
      O => \delay_counter[8]_i_101_n_0\
    );
\delay_counter[8]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[8]_i_87_n_5\,
      O => \delay_counter[8]_i_103_n_0\
    );
\delay_counter[8]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[8]_i_87_n_6\,
      O => \delay_counter[8]_i_104_n_0\
    );
\delay_counter[8]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[8]_i_87_n_7\,
      O => \delay_counter[8]_i_105_n_0\
    );
\delay_counter[8]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[8]_i_102_n_4\,
      O => \delay_counter[8]_i_106_n_0\
    );
\delay_counter[8]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[8]_i_92_n_5\,
      O => \delay_counter[8]_i_108_n_0\
    );
\delay_counter[8]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[8]_i_92_n_6\,
      O => \delay_counter[8]_i_109_n_0\
    );
\delay_counter[8]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[8]_i_92_n_7\,
      O => \delay_counter[8]_i_110_n_0\
    );
\delay_counter[8]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[8]_i_107_n_4\,
      O => \delay_counter[8]_i_111_n_0\
    );
\delay_counter[8]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[8]_i_97_n_5\,
      O => \delay_counter[8]_i_113_n_0\
    );
\delay_counter[8]_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[8]_i_97_n_6\,
      O => \delay_counter[8]_i_114_n_0\
    );
\delay_counter[8]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[8]_i_97_n_7\,
      O => \delay_counter[8]_i_115_n_0\
    );
\delay_counter[8]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[8]_i_112_n_4\,
      O => \delay_counter[8]_i_116_n_0\
    );
\delay_counter[8]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[14]\,
      I2 => \delay_counter_reg[12]_i_82_n_5\,
      O => \delay_counter[8]_i_118_n_0\
    );
\delay_counter[8]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[13]\,
      I2 => \delay_counter_reg[12]_i_82_n_6\,
      O => \delay_counter[8]_i_119_n_0\
    );
\delay_counter[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(12),
      I1 => \delay_counter_reg[12]_i_9_n_7\,
      O => \delay_counter[8]_i_12_n_0\
    );
\delay_counter[8]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[12]\,
      I2 => \delay_counter_reg[12]_i_82_n_7\,
      O => \delay_counter[8]_i_120_n_0\
    );
\delay_counter[8]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[11]\,
      I2 => \delay_counter_reg[8]_i_117_n_4\,
      O => \delay_counter[8]_i_121_n_0\
    );
\delay_counter[8]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[8]_i_107_n_5\,
      O => \delay_counter[8]_i_123_n_0\
    );
\delay_counter[8]_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[8]_i_107_n_6\,
      O => \delay_counter[8]_i_124_n_0\
    );
\delay_counter[8]_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[8]_i_107_n_7\,
      O => \delay_counter[8]_i_125_n_0\
    );
\delay_counter[8]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[8]_i_122_n_4\,
      O => \delay_counter[8]_i_126_n_0\
    );
\delay_counter[8]_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[8]_i_112_n_5\,
      O => \delay_counter[8]_i_128_n_0\
    );
\delay_counter[8]_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[8]_i_112_n_6\,
      O => \delay_counter[8]_i_129_n_0\
    );
\delay_counter[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[8]_i_11_n_4\,
      O => \delay_counter[8]_i_13_n_0\
    );
\delay_counter[8]_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[8]_i_112_n_7\,
      O => \delay_counter[8]_i_130_n_0\
    );
\delay_counter[8]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[8]_i_127_n_4\,
      O => \delay_counter[8]_i_131_n_0\
    );
\delay_counter[8]_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[8]_i_117_n_5\,
      O => \delay_counter[8]_i_133_n_0\
    );
\delay_counter[8]_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[8]_i_117_n_6\,
      O => \delay_counter[8]_i_134_n_0\
    );
\delay_counter[8]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[8]_i_117_n_7\,
      O => \delay_counter[8]_i_135_n_0\
    );
\delay_counter[8]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[8]_i_132_n_4\,
      O => \delay_counter[8]_i_136_n_0\
    );
\delay_counter[8]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[10]\,
      I2 => \delay_counter_reg[12]_i_102_n_5\,
      O => \delay_counter[8]_i_138_n_0\
    );
\delay_counter[8]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[9]\,
      I2 => \delay_counter_reg[12]_i_102_n_6\,
      O => \delay_counter[8]_i_139_n_0\
    );
\delay_counter[8]_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[8]\,
      I2 => \delay_counter_reg[12]_i_102_n_7\,
      O => \delay_counter[8]_i_140_n_0\
    );
\delay_counter[8]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[7]\,
      I2 => \delay_counter_reg[8]_i_137_n_4\,
      O => \delay_counter[8]_i_141_n_0\
    );
\delay_counter[8]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[8]_i_127_n_5\,
      O => \delay_counter[8]_i_143_n_0\
    );
\delay_counter[8]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[8]_i_127_n_6\,
      O => \delay_counter[8]_i_144_n_0\
    );
\delay_counter[8]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[8]_i_127_n_7\,
      O => \delay_counter[8]_i_145_n_0\
    );
\delay_counter[8]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[8]_i_142_n_4\,
      O => \delay_counter[8]_i_146_n_0\
    );
\delay_counter[8]_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[8]_i_132_n_5\,
      O => \delay_counter[8]_i_148_n_0\
    );
\delay_counter[8]_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[8]_i_132_n_6\,
      O => \delay_counter[8]_i_149_n_0\
    );
\delay_counter[8]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(11),
      I1 => \delay_counter_reg[8]_i_6_n_7\,
      O => \delay_counter[8]_i_15_n_0\
    );
\delay_counter[8]_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[8]_i_132_n_7\,
      O => \delay_counter[8]_i_150_n_0\
    );
\delay_counter[8]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[8]_i_147_n_4\,
      O => \delay_counter[8]_i_151_n_0\
    );
\delay_counter[8]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[8]_i_137_n_5\,
      O => \delay_counter[8]_i_153_n_0\
    );
\delay_counter[8]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[8]_i_137_n_6\,
      O => \delay_counter[8]_i_154_n_0\
    );
\delay_counter[8]_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[8]_i_137_n_7\,
      O => \delay_counter[8]_i_155_n_0\
    );
\delay_counter[8]_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[8]_i_152_n_4\,
      O => \delay_counter[8]_i_156_n_0\
    );
\delay_counter[8]_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[6]\,
      I2 => \delay_counter_reg[12]_i_122_n_5\,
      O => \delay_counter[8]_i_158_n_0\
    );
\delay_counter[8]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[5]\,
      I2 => \delay_counter_reg[12]_i_122_n_6\,
      O => \delay_counter[8]_i_159_n_0\
    );
\delay_counter[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[8]_i_10_n_4\,
      O => \delay_counter[8]_i_16_n_0\
    );
\delay_counter[8]_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[4]\,
      I2 => \delay_counter_reg[12]_i_122_n_7\,
      O => \delay_counter[8]_i_160_n_0\
    );
\delay_counter[8]_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[3]\,
      I2 => \delay_counter_reg[8]_i_157_n_4\,
      O => \delay_counter[8]_i_161_n_0\
    );
\delay_counter[8]_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(17),
      O => \delay_counter[8]_i_162_n_0\
    );
\delay_counter[8]_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[8]_i_147_n_5\,
      O => \delay_counter[8]_i_163_n_0\
    );
\delay_counter[8]_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(17),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[8]_i_147_n_6\,
      O => \delay_counter[8]_i_164_n_0\
    );
\delay_counter[8]_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(17),
      O => \delay_counter[8]_i_165_n_0\
    );
\delay_counter[8]_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[8]_i_152_n_5\,
      O => \delay_counter[8]_i_166_n_0\
    );
\delay_counter[8]_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(18),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[8]_i_152_n_6\,
      O => \delay_counter[8]_i_167_n_0\
    );
\delay_counter[8]_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(18),
      O => \delay_counter[8]_i_168_n_0\
    );
\delay_counter[8]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(19),
      O => \delay_counter[8]_i_169_n_0\
    );
\delay_counter[8]_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[8]_i_157_n_5\,
      O => \delay_counter[8]_i_170_n_0\
    );
\delay_counter[8]_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(19),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[8]_i_157_n_6\,
      O => \delay_counter[8]_i_171_n_0\
    );
\delay_counter[8]_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(19),
      O => \delay_counter[8]_i_172_n_0\
    );
\delay_counter[8]_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[2]\,
      I2 => \delay_counter_reg[12]_i_142_n_5\,
      O => \delay_counter[8]_i_173_n_0\
    );
\delay_counter[8]_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(20),
      I1 => \update_frequency_reg_n_0_[1]\,
      I2 => \delay_counter_reg[12]_i_142_n_6\,
      O => \delay_counter[8]_i_174_n_0\
    );
\delay_counter[8]_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \update_frequency_reg_n_0_[0]\,
      I1 => data(20),
      O => \delay_counter[8]_i_175_n_0\
    );
\delay_counter[8]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(10),
      I1 => \delay_counter_reg[8]_i_7_n_7\,
      O => \delay_counter[8]_i_18_n_0\
    );
\delay_counter[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[8]_i_14_n_4\,
      O => \delay_counter[8]_i_19_n_0\
    );
\delay_counter[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(11),
      I1 => delay_counter_reg(11),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[8]_i_2_n_0\
    );
\delay_counter[8]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(9),
      I1 => \delay_counter_reg[8]_i_8_n_7\,
      O => \delay_counter[8]_i_20_n_0\
    );
\delay_counter[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(9),
      I1 => \update_frequency_reg_n_0_[31]\,
      I2 => \delay_counter_reg[8]_i_17_n_4\,
      O => \delay_counter[8]_i_21_n_0\
    );
\delay_counter[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[8]_i_11_n_5\,
      O => \delay_counter[8]_i_24_n_0\
    );
\delay_counter[8]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[8]_i_11_n_6\,
      O => \delay_counter[8]_i_25_n_0\
    );
\delay_counter[8]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[8]_i_11_n_7\,
      O => \delay_counter[8]_i_26_n_0\
    );
\delay_counter[8]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[8]_i_23_n_4\,
      O => \delay_counter[8]_i_27_n_0\
    );
\delay_counter[8]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[12]_i_17_n_5\,
      O => \delay_counter[8]_i_29_n_0\
    );
\delay_counter[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(10),
      I1 => delay_counter_reg(10),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[8]_i_3_n_0\
    );
\delay_counter[8]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[12]_i_17_n_6\,
      O => \delay_counter[8]_i_30_n_0\
    );
\delay_counter[8]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[12]_i_17_n_7\,
      O => \delay_counter[8]_i_31_n_0\
    );
\delay_counter[8]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[8]_i_28_n_4\,
      O => \delay_counter[8]_i_32_n_0\
    );
\delay_counter[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[8]_i_10_n_5\,
      O => \delay_counter[8]_i_34_n_0\
    );
\delay_counter[8]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[8]_i_10_n_6\,
      O => \delay_counter[8]_i_35_n_0\
    );
\delay_counter[8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[8]_i_10_n_7\,
      O => \delay_counter[8]_i_36_n_0\
    );
\delay_counter[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[8]_i_22_n_4\,
      O => \delay_counter[8]_i_37_n_0\
    );
\delay_counter[8]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[30]\,
      I2 => \delay_counter_reg[8]_i_14_n_5\,
      O => \delay_counter[8]_i_38_n_0\
    );
\delay_counter[8]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[29]\,
      I2 => \delay_counter_reg[8]_i_14_n_6\,
      O => \delay_counter[8]_i_39_n_0\
    );
\delay_counter[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(9),
      I1 => delay_counter_reg(9),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[8]_i_4_n_0\
    );
\delay_counter[8]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[28]\,
      I2 => \delay_counter_reg[8]_i_14_n_7\,
      O => \delay_counter[8]_i_40_n_0\
    );
\delay_counter[8]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(10),
      I1 => \update_frequency_reg_n_0_[27]\,
      I2 => \delay_counter_reg[8]_i_33_n_4\,
      O => \delay_counter[8]_i_41_n_0\
    );
\delay_counter[8]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[8]_i_23_n_5\,
      O => \delay_counter[8]_i_44_n_0\
    );
\delay_counter[8]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[8]_i_23_n_6\,
      O => \delay_counter[8]_i_45_n_0\
    );
\delay_counter[8]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[8]_i_23_n_7\,
      O => \delay_counter[8]_i_46_n_0\
    );
\delay_counter[8]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[8]_i_43_n_4\,
      O => \delay_counter[8]_i_47_n_0\
    );
\delay_counter[8]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[8]_i_28_n_5\,
      O => \delay_counter[8]_i_49_n_0\
    );
\delay_counter[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => data(8),
      I1 => delay_counter_reg(8),
      I2 => \delay_counter[0]_i_4_n_0\,
      O => \delay_counter[8]_i_5_n_0\
    );
\delay_counter[8]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[8]_i_28_n_6\,
      O => \delay_counter[8]_i_50_n_0\
    );
\delay_counter[8]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[8]_i_28_n_7\,
      O => \delay_counter[8]_i_51_n_0\
    );
\delay_counter[8]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[8]_i_48_n_4\,
      O => \delay_counter[8]_i_52_n_0\
    );
\delay_counter[8]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[12]_i_33_n_5\,
      O => \delay_counter[8]_i_54_n_0\
    );
\delay_counter[8]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[12]_i_33_n_6\,
      O => \delay_counter[8]_i_55_n_0\
    );
\delay_counter[8]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[12]_i_33_n_7\,
      O => \delay_counter[8]_i_56_n_0\
    );
\delay_counter[8]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[8]_i_53_n_4\,
      O => \delay_counter[8]_i_57_n_0\
    );
\delay_counter[8]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[26]\,
      I2 => \delay_counter_reg[8]_i_22_n_5\,
      O => \delay_counter[8]_i_58_n_0\
    );
\delay_counter[8]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[25]\,
      I2 => \delay_counter_reg[8]_i_22_n_6\,
      O => \delay_counter[8]_i_59_n_0\
    );
\delay_counter[8]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[24]\,
      I2 => \delay_counter_reg[8]_i_22_n_7\,
      O => \delay_counter[8]_i_60_n_0\
    );
\delay_counter[8]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(11),
      I1 => \update_frequency_reg_n_0_[23]\,
      I2 => \delay_counter_reg[8]_i_42_n_4\,
      O => \delay_counter[8]_i_61_n_0\
    );
\delay_counter[8]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[8]_i_43_n_5\,
      O => \delay_counter[8]_i_63_n_0\
    );
\delay_counter[8]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[8]_i_43_n_6\,
      O => \delay_counter[8]_i_64_n_0\
    );
\delay_counter[8]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[8]_i_43_n_7\,
      O => \delay_counter[8]_i_65_n_0\
    );
\delay_counter[8]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(12),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[8]_i_62_n_4\,
      O => \delay_counter[8]_i_66_n_0\
    );
\delay_counter[8]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[8]_i_48_n_5\,
      O => \delay_counter[8]_i_68_n_0\
    );
\delay_counter[8]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[8]_i_48_n_6\,
      O => \delay_counter[8]_i_69_n_0\
    );
\delay_counter[8]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[8]_i_48_n_7\,
      O => \delay_counter[8]_i_70_n_0\
    );
\delay_counter[8]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[8]_i_67_n_4\,
      O => \delay_counter[8]_i_71_n_0\
    );
\delay_counter[8]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[8]_i_53_n_5\,
      O => \delay_counter[8]_i_73_n_0\
    );
\delay_counter[8]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[8]_i_53_n_6\,
      O => \delay_counter[8]_i_74_n_0\
    );
\delay_counter[8]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[8]_i_53_n_7\,
      O => \delay_counter[8]_i_75_n_0\
    );
\delay_counter[8]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[8]_i_72_n_4\,
      O => \delay_counter[8]_i_76_n_0\
    );
\delay_counter[8]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[22]\,
      I2 => \delay_counter_reg[12]_i_42_n_5\,
      O => \delay_counter[8]_i_78_n_0\
    );
\delay_counter[8]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[21]\,
      I2 => \delay_counter_reg[12]_i_42_n_6\,
      O => \delay_counter[8]_i_79_n_0\
    );
\delay_counter[8]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[20]\,
      I2 => \delay_counter_reg[12]_i_42_n_7\,
      O => \delay_counter[8]_i_80_n_0\
    );
\delay_counter[8]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[19]\,
      I2 => \delay_counter_reg[8]_i_77_n_4\,
      O => \delay_counter[8]_i_81_n_0\
    );
\delay_counter[8]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[8]_i_67_n_5\,
      O => \delay_counter[8]_i_83_n_0\
    );
\delay_counter[8]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[8]_i_67_n_6\,
      O => \delay_counter[8]_i_84_n_0\
    );
\delay_counter[8]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[8]_i_67_n_7\,
      O => \delay_counter[8]_i_85_n_0\
    );
\delay_counter[8]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(13),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[8]_i_82_n_4\,
      O => \delay_counter[8]_i_86_n_0\
    );
\delay_counter[8]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[8]_i_72_n_5\,
      O => \delay_counter[8]_i_88_n_0\
    );
\delay_counter[8]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[8]_i_72_n_6\,
      O => \delay_counter[8]_i_89_n_0\
    );
\delay_counter[8]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[8]_i_72_n_7\,
      O => \delay_counter[8]_i_90_n_0\
    );
\delay_counter[8]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(14),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[8]_i_87_n_4\,
      O => \delay_counter[8]_i_91_n_0\
    );
\delay_counter[8]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[8]_i_77_n_5\,
      O => \delay_counter[8]_i_93_n_0\
    );
\delay_counter[8]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[8]_i_77_n_6\,
      O => \delay_counter[8]_i_94_n_0\
    );
\delay_counter[8]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[16]\,
      I2 => \delay_counter_reg[8]_i_77_n_7\,
      O => \delay_counter[8]_i_95_n_0\
    );
\delay_counter[8]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(15),
      I1 => \update_frequency_reg_n_0_[15]\,
      I2 => \delay_counter_reg[8]_i_92_n_4\,
      O => \delay_counter[8]_i_96_n_0\
    );
\delay_counter[8]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[18]\,
      I2 => \delay_counter_reg[12]_i_62_n_5\,
      O => \delay_counter[8]_i_98_n_0\
    );
\delay_counter[8]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data(16),
      I1 => \update_frequency_reg_n_0_[17]\,
      I2 => \delay_counter_reg[12]_i_62_n_6\,
      O => \delay_counter[8]_i_99_n_0\
    );
\delay_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[0]_i_2_n_7\,
      Q => delay_counter_reg(0),
      R => clear
    );
\delay_counter_reg[0]_i_104\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_140_n_0\,
      CO(3) => \delay_counter_reg[0]_i_104_n_0\,
      CO(2) => \delay_counter_reg[0]_i_104_n_1\,
      CO(1) => \delay_counter_reg[0]_i_104_n_2\,
      CO(0) => \delay_counter_reg[0]_i_104_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_109_n_5\,
      DI(2) => \delay_counter_reg[0]_i_109_n_6\,
      DI(1) => \delay_counter_reg[0]_i_109_n_7\,
      DI(0) => \delay_counter_reg[0]_i_145_n_4\,
      O(3) => \delay_counter_reg[0]_i_104_n_4\,
      O(2) => \delay_counter_reg[0]_i_104_n_5\,
      O(1) => \delay_counter_reg[0]_i_104_n_6\,
      O(0) => \delay_counter_reg[0]_i_104_n_7\,
      S(3) => \delay_counter[0]_i_146_n_0\,
      S(2) => \delay_counter[0]_i_147_n_0\,
      S(1) => \delay_counter[0]_i_148_n_0\,
      S(0) => \delay_counter[0]_i_149_n_0\
    );
\delay_counter_reg[0]_i_109\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_145_n_0\,
      CO(3) => \delay_counter_reg[0]_i_109_n_0\,
      CO(2) => \delay_counter_reg[0]_i_109_n_1\,
      CO(1) => \delay_counter_reg[0]_i_109_n_2\,
      CO(0) => \delay_counter_reg[0]_i_109_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_114_n_5\,
      DI(2) => \delay_counter_reg[0]_i_114_n_6\,
      DI(1) => \delay_counter_reg[0]_i_114_n_7\,
      DI(0) => \delay_counter_reg[0]_i_150_n_4\,
      O(3) => \delay_counter_reg[0]_i_109_n_4\,
      O(2) => \delay_counter_reg[0]_i_109_n_5\,
      O(1) => \delay_counter_reg[0]_i_109_n_6\,
      O(0) => \delay_counter_reg[0]_i_109_n_7\,
      S(3) => \delay_counter[0]_i_151_n_0\,
      S(2) => \delay_counter[0]_i_152_n_0\,
      S(1) => \delay_counter[0]_i_153_n_0\,
      S(0) => \delay_counter[0]_i_154_n_0\
    );
\delay_counter_reg[0]_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_150_n_0\,
      CO(3) => \delay_counter_reg[0]_i_114_n_0\,
      CO(2) => \delay_counter_reg[0]_i_114_n_1\,
      CO(1) => \delay_counter_reg[0]_i_114_n_2\,
      CO(0) => \delay_counter_reg[0]_i_114_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_62_n_5\,
      DI(2) => \delay_counter_reg[4]_i_62_n_6\,
      DI(1) => \delay_counter_reg[4]_i_62_n_7\,
      DI(0) => \delay_counter_reg[0]_i_155_n_4\,
      O(3) => \delay_counter_reg[0]_i_114_n_4\,
      O(2) => \delay_counter_reg[0]_i_114_n_5\,
      O(1) => \delay_counter_reg[0]_i_114_n_6\,
      O(0) => \delay_counter_reg[0]_i_114_n_7\,
      S(3) => \delay_counter[0]_i_156_n_0\,
      S(2) => \delay_counter[0]_i_157_n_0\,
      S(1) => \delay_counter[0]_i_158_n_0\,
      S(0) => \delay_counter[0]_i_159_n_0\
    );
\delay_counter_reg[0]_i_119\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_160_n_0\,
      CO(3) => \delay_counter_reg[0]_i_119_n_0\,
      CO(2) => \delay_counter_reg[0]_i_119_n_1\,
      CO(1) => \delay_counter_reg[0]_i_119_n_2\,
      CO(0) => \delay_counter_reg[0]_i_119_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_98_n_5\,
      DI(2) => \delay_counter_reg[0]_i_98_n_6\,
      DI(1) => \delay_counter_reg[0]_i_98_n_7\,
      DI(0) => \delay_counter_reg[0]_i_134_n_4\,
      O(3) => \delay_counter_reg[0]_i_119_n_4\,
      O(2) => \delay_counter_reg[0]_i_119_n_5\,
      O(1) => \delay_counter_reg[0]_i_119_n_6\,
      O(0) => \delay_counter_reg[0]_i_119_n_7\,
      S(3) => \delay_counter[0]_i_161_n_0\,
      S(2) => \delay_counter[0]_i_162_n_0\,
      S(1) => \delay_counter[0]_i_163_n_0\,
      S(0) => \delay_counter[0]_i_164_n_0\
    );
\delay_counter_reg[0]_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_165_n_0\,
      CO(3) => \delay_counter_reg[0]_i_124_n_0\,
      CO(2) => \delay_counter_reg[0]_i_124_n_1\,
      CO(1) => \delay_counter_reg[0]_i_124_n_2\,
      CO(0) => \delay_counter_reg[0]_i_124_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_119_n_5\,
      DI(2) => \delay_counter_reg[0]_i_119_n_6\,
      DI(1) => \delay_counter_reg[0]_i_119_n_7\,
      DI(0) => \delay_counter_reg[0]_i_160_n_4\,
      O(3) => \delay_counter_reg[0]_i_124_n_4\,
      O(2) => \delay_counter_reg[0]_i_124_n_5\,
      O(1) => \delay_counter_reg[0]_i_124_n_6\,
      O(0) => \delay_counter_reg[0]_i_124_n_7\,
      S(3) => \delay_counter[0]_i_166_n_0\,
      S(2) => \delay_counter[0]_i_167_n_0\,
      S(1) => \delay_counter[0]_i_168_n_0\,
      S(0) => \delay_counter[0]_i_169_n_0\
    );
\delay_counter_reg[0]_i_129\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_170_n_0\,
      CO(3) => \delay_counter_reg[0]_i_129_n_0\,
      CO(2) => \delay_counter_reg[0]_i_129_n_1\,
      CO(1) => \delay_counter_reg[0]_i_129_n_2\,
      CO(0) => \delay_counter_reg[0]_i_129_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_124_n_4\,
      DI(2) => \delay_counter_reg[0]_i_124_n_5\,
      DI(1) => \delay_counter_reg[0]_i_124_n_6\,
      DI(0) => \delay_counter_reg[0]_i_124_n_7\,
      O(3 downto 0) => \NLW_delay_counter_reg[0]_i_129_O_UNCONNECTED\(3 downto 0),
      S(3) => \delay_counter[0]_i_171_n_0\,
      S(2) => \delay_counter[0]_i_172_n_0\,
      S(1) => \delay_counter[0]_i_173_n_0\,
      S(0) => \delay_counter[0]_i_174_n_0\
    );
\delay_counter_reg[0]_i_134\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_175_n_0\,
      CO(3) => \delay_counter_reg[0]_i_134_n_0\,
      CO(2) => \delay_counter_reg[0]_i_134_n_1\,
      CO(1) => \delay_counter_reg[0]_i_134_n_2\,
      CO(0) => \delay_counter_reg[0]_i_134_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_135_n_5\,
      DI(2) => \delay_counter_reg[0]_i_135_n_6\,
      DI(1) => \delay_counter_reg[0]_i_135_n_7\,
      DI(0) => \delay_counter_reg[0]_i_176_n_4\,
      O(3) => \delay_counter_reg[0]_i_134_n_4\,
      O(2) => \delay_counter_reg[0]_i_134_n_5\,
      O(1) => \delay_counter_reg[0]_i_134_n_6\,
      O(0) => \delay_counter_reg[0]_i_134_n_7\,
      S(3) => \delay_counter[0]_i_177_n_0\,
      S(2) => \delay_counter[0]_i_178_n_0\,
      S(1) => \delay_counter[0]_i_179_n_0\,
      S(0) => \delay_counter[0]_i_180_n_0\
    );
\delay_counter_reg[0]_i_135\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_176_n_0\,
      CO(3) => \delay_counter_reg[0]_i_135_n_0\,
      CO(2) => \delay_counter_reg[0]_i_135_n_1\,
      CO(1) => \delay_counter_reg[0]_i_135_n_2\,
      CO(0) => \delay_counter_reg[0]_i_135_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_140_n_5\,
      DI(2) => \delay_counter_reg[0]_i_140_n_6\,
      DI(1) => \delay_counter_reg[0]_i_140_n_7\,
      DI(0) => \delay_counter_reg[0]_i_181_n_4\,
      O(3) => \delay_counter_reg[0]_i_135_n_4\,
      O(2) => \delay_counter_reg[0]_i_135_n_5\,
      O(1) => \delay_counter_reg[0]_i_135_n_6\,
      O(0) => \delay_counter_reg[0]_i_135_n_7\,
      S(3) => \delay_counter[0]_i_182_n_0\,
      S(2) => \delay_counter[0]_i_183_n_0\,
      S(1) => \delay_counter[0]_i_184_n_0\,
      S(0) => \delay_counter[0]_i_185_n_0\
    );
\delay_counter_reg[0]_i_140\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_181_n_0\,
      CO(3) => \delay_counter_reg[0]_i_140_n_0\,
      CO(2) => \delay_counter_reg[0]_i_140_n_1\,
      CO(1) => \delay_counter_reg[0]_i_140_n_2\,
      CO(0) => \delay_counter_reg[0]_i_140_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_145_n_5\,
      DI(2) => \delay_counter_reg[0]_i_145_n_6\,
      DI(1) => \delay_counter_reg[0]_i_145_n_7\,
      DI(0) => \delay_counter_reg[0]_i_186_n_4\,
      O(3) => \delay_counter_reg[0]_i_140_n_4\,
      O(2) => \delay_counter_reg[0]_i_140_n_5\,
      O(1) => \delay_counter_reg[0]_i_140_n_6\,
      O(0) => \delay_counter_reg[0]_i_140_n_7\,
      S(3) => \delay_counter[0]_i_187_n_0\,
      S(2) => \delay_counter[0]_i_188_n_0\,
      S(1) => \delay_counter[0]_i_189_n_0\,
      S(0) => \delay_counter[0]_i_190_n_0\
    );
\delay_counter_reg[0]_i_145\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_186_n_0\,
      CO(3) => \delay_counter_reg[0]_i_145_n_0\,
      CO(2) => \delay_counter_reg[0]_i_145_n_1\,
      CO(1) => \delay_counter_reg[0]_i_145_n_2\,
      CO(0) => \delay_counter_reg[0]_i_145_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_150_n_5\,
      DI(2) => \delay_counter_reg[0]_i_150_n_6\,
      DI(1) => \delay_counter_reg[0]_i_150_n_7\,
      DI(0) => \delay_counter_reg[0]_i_191_n_4\,
      O(3) => \delay_counter_reg[0]_i_145_n_4\,
      O(2) => \delay_counter_reg[0]_i_145_n_5\,
      O(1) => \delay_counter_reg[0]_i_145_n_6\,
      O(0) => \delay_counter_reg[0]_i_145_n_7\,
      S(3) => \delay_counter[0]_i_192_n_0\,
      S(2) => \delay_counter[0]_i_193_n_0\,
      S(1) => \delay_counter[0]_i_194_n_0\,
      S(0) => \delay_counter[0]_i_195_n_0\
    );
\delay_counter_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_29_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[0]_i_15_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(3),
      CO(0) => \delay_counter_reg[0]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(4),
      DI(0) => \delay_counter_reg[0]_i_30_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[0]_i_15_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[0]_i_15_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[0]_i_31_n_0\,
      S(0) => \delay_counter[0]_i_32_n_0\
    );
\delay_counter_reg[0]_i_150\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_191_n_0\,
      CO(3) => \delay_counter_reg[0]_i_150_n_0\,
      CO(2) => \delay_counter_reg[0]_i_150_n_1\,
      CO(1) => \delay_counter_reg[0]_i_150_n_2\,
      CO(0) => \delay_counter_reg[0]_i_150_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_155_n_5\,
      DI(2) => \delay_counter_reg[0]_i_155_n_6\,
      DI(1) => \delay_counter_reg[0]_i_155_n_7\,
      DI(0) => \delay_counter_reg[0]_i_196_n_4\,
      O(3) => \delay_counter_reg[0]_i_150_n_4\,
      O(2) => \delay_counter_reg[0]_i_150_n_5\,
      O(1) => \delay_counter_reg[0]_i_150_n_6\,
      O(0) => \delay_counter_reg[0]_i_150_n_7\,
      S(3) => \delay_counter[0]_i_197_n_0\,
      S(2) => \delay_counter[0]_i_198_n_0\,
      S(1) => \delay_counter[0]_i_199_n_0\,
      S(0) => \delay_counter[0]_i_200_n_0\
    );
\delay_counter_reg[0]_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_196_n_0\,
      CO(3) => \delay_counter_reg[0]_i_155_n_0\,
      CO(2) => \delay_counter_reg[0]_i_155_n_1\,
      CO(1) => \delay_counter_reg[0]_i_155_n_2\,
      CO(0) => \delay_counter_reg[0]_i_155_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_82_n_5\,
      DI(2) => \delay_counter_reg[4]_i_82_n_6\,
      DI(1) => \delay_counter_reg[4]_i_82_n_7\,
      DI(0) => \delay_counter_reg[0]_i_201_n_4\,
      O(3) => \delay_counter_reg[0]_i_155_n_4\,
      O(2) => \delay_counter_reg[0]_i_155_n_5\,
      O(1) => \delay_counter_reg[0]_i_155_n_6\,
      O(0) => \delay_counter_reg[0]_i_155_n_7\,
      S(3) => \delay_counter[0]_i_202_n_0\,
      S(2) => \delay_counter[0]_i_203_n_0\,
      S(1) => \delay_counter[0]_i_204_n_0\,
      S(0) => \delay_counter[0]_i_205_n_0\
    );
\delay_counter_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_33_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[0]_i_16_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(2),
      CO(0) => \delay_counter_reg[0]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(3),
      DI(0) => \delay_counter_reg[0]_i_29_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[0]_i_16_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[0]_i_16_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[0]_i_34_n_0\,
      S(0) => \delay_counter[0]_i_35_n_0\
    );
\delay_counter_reg[0]_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_206_n_0\,
      CO(3) => \delay_counter_reg[0]_i_160_n_0\,
      CO(2) => \delay_counter_reg[0]_i_160_n_1\,
      CO(1) => \delay_counter_reg[0]_i_160_n_2\,
      CO(0) => \delay_counter_reg[0]_i_160_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_134_n_5\,
      DI(2) => \delay_counter_reg[0]_i_134_n_6\,
      DI(1) => \delay_counter_reg[0]_i_134_n_7\,
      DI(0) => \delay_counter_reg[0]_i_175_n_4\,
      O(3) => \delay_counter_reg[0]_i_160_n_4\,
      O(2) => \delay_counter_reg[0]_i_160_n_5\,
      O(1) => \delay_counter_reg[0]_i_160_n_6\,
      O(0) => \delay_counter_reg[0]_i_160_n_7\,
      S(3) => \delay_counter[0]_i_207_n_0\,
      S(2) => \delay_counter[0]_i_208_n_0\,
      S(1) => \delay_counter[0]_i_209_n_0\,
      S(0) => \delay_counter[0]_i_210_n_0\
    );
\delay_counter_reg[0]_i_165\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_211_n_0\,
      CO(3) => \delay_counter_reg[0]_i_165_n_0\,
      CO(2) => \delay_counter_reg[0]_i_165_n_1\,
      CO(1) => \delay_counter_reg[0]_i_165_n_2\,
      CO(0) => \delay_counter_reg[0]_i_165_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_160_n_5\,
      DI(2) => \delay_counter_reg[0]_i_160_n_6\,
      DI(1) => \delay_counter_reg[0]_i_160_n_7\,
      DI(0) => \delay_counter_reg[0]_i_206_n_4\,
      O(3) => \delay_counter_reg[0]_i_165_n_4\,
      O(2) => \delay_counter_reg[0]_i_165_n_5\,
      O(1) => \delay_counter_reg[0]_i_165_n_6\,
      O(0) => \delay_counter_reg[0]_i_165_n_7\,
      S(3) => \delay_counter[0]_i_212_n_0\,
      S(2) => \delay_counter[0]_i_213_n_0\,
      S(1) => \delay_counter[0]_i_214_n_0\,
      S(0) => \delay_counter[0]_i_215_n_0\
    );
\delay_counter_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_36_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[0]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(1),
      CO(0) => \delay_counter_reg[0]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(2),
      DI(0) => \delay_counter_reg[0]_i_33_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[0]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[0]_i_17_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[0]_i_37_n_0\,
      S(0) => \delay_counter[0]_i_38_n_0\
    );
\delay_counter_reg[0]_i_170\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_216_n_0\,
      CO(3) => \delay_counter_reg[0]_i_170_n_0\,
      CO(2) => \delay_counter_reg[0]_i_170_n_1\,
      CO(1) => \delay_counter_reg[0]_i_170_n_2\,
      CO(0) => \delay_counter_reg[0]_i_170_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_165_n_4\,
      DI(2) => \delay_counter_reg[0]_i_165_n_5\,
      DI(1) => \delay_counter_reg[0]_i_165_n_6\,
      DI(0) => \delay_counter_reg[0]_i_165_n_7\,
      O(3 downto 0) => \NLW_delay_counter_reg[0]_i_170_O_UNCONNECTED\(3 downto 0),
      S(3) => \delay_counter[0]_i_217_n_0\,
      S(2) => \delay_counter[0]_i_218_n_0\,
      S(1) => \delay_counter[0]_i_219_n_0\,
      S(0) => \delay_counter[0]_i_220_n_0\
    );
\delay_counter_reg[0]_i_175\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_221_n_0\,
      CO(3) => \delay_counter_reg[0]_i_175_n_0\,
      CO(2) => \delay_counter_reg[0]_i_175_n_1\,
      CO(1) => \delay_counter_reg[0]_i_175_n_2\,
      CO(0) => \delay_counter_reg[0]_i_175_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_176_n_5\,
      DI(2) => \delay_counter_reg[0]_i_176_n_6\,
      DI(1) => \delay_counter_reg[0]_i_176_n_7\,
      DI(0) => \delay_counter_reg[0]_i_222_n_4\,
      O(3) => \delay_counter_reg[0]_i_175_n_4\,
      O(2) => \delay_counter_reg[0]_i_175_n_5\,
      O(1) => \delay_counter_reg[0]_i_175_n_6\,
      O(0) => \delay_counter_reg[0]_i_175_n_7\,
      S(3) => \delay_counter[0]_i_223_n_0\,
      S(2) => \delay_counter[0]_i_224_n_0\,
      S(1) => \delay_counter[0]_i_225_n_0\,
      S(0) => \delay_counter[0]_i_226_n_0\
    );
\delay_counter_reg[0]_i_176\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_222_n_0\,
      CO(3) => \delay_counter_reg[0]_i_176_n_0\,
      CO(2) => \delay_counter_reg[0]_i_176_n_1\,
      CO(1) => \delay_counter_reg[0]_i_176_n_2\,
      CO(0) => \delay_counter_reg[0]_i_176_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_181_n_5\,
      DI(2) => \delay_counter_reg[0]_i_181_n_6\,
      DI(1) => \delay_counter_reg[0]_i_181_n_7\,
      DI(0) => \delay_counter_reg[0]_i_227_n_4\,
      O(3) => \delay_counter_reg[0]_i_176_n_4\,
      O(2) => \delay_counter_reg[0]_i_176_n_5\,
      O(1) => \delay_counter_reg[0]_i_176_n_6\,
      O(0) => \delay_counter_reg[0]_i_176_n_7\,
      S(3) => \delay_counter[0]_i_228_n_0\,
      S(2) => \delay_counter[0]_i_229_n_0\,
      S(1) => \delay_counter[0]_i_230_n_0\,
      S(0) => \delay_counter[0]_i_231_n_0\
    );
\delay_counter_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_39_n_0\,
      CO(3 downto 1) => \NLW_delay_counter_reg[0]_i_18_CO_UNCONNECTED\(3 downto 1),
      CO(0) => data(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => data(1),
      O(3 downto 0) => \NLW_delay_counter_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \delay_counter[0]_i_40_n_0\
    );
\delay_counter_reg[0]_i_181\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_227_n_0\,
      CO(3) => \delay_counter_reg[0]_i_181_n_0\,
      CO(2) => \delay_counter_reg[0]_i_181_n_1\,
      CO(1) => \delay_counter_reg[0]_i_181_n_2\,
      CO(0) => \delay_counter_reg[0]_i_181_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_186_n_5\,
      DI(2) => \delay_counter_reg[0]_i_186_n_6\,
      DI(1) => \delay_counter_reg[0]_i_186_n_7\,
      DI(0) => \delay_counter_reg[0]_i_232_n_4\,
      O(3) => \delay_counter_reg[0]_i_181_n_4\,
      O(2) => \delay_counter_reg[0]_i_181_n_5\,
      O(1) => \delay_counter_reg[0]_i_181_n_6\,
      O(0) => \delay_counter_reg[0]_i_181_n_7\,
      S(3) => \delay_counter[0]_i_233_n_0\,
      S(2) => \delay_counter[0]_i_234_n_0\,
      S(1) => \delay_counter[0]_i_235_n_0\,
      S(0) => \delay_counter[0]_i_236_n_0\
    );
\delay_counter_reg[0]_i_186\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_232_n_0\,
      CO(3) => \delay_counter_reg[0]_i_186_n_0\,
      CO(2) => \delay_counter_reg[0]_i_186_n_1\,
      CO(1) => \delay_counter_reg[0]_i_186_n_2\,
      CO(0) => \delay_counter_reg[0]_i_186_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_191_n_5\,
      DI(2) => \delay_counter_reg[0]_i_191_n_6\,
      DI(1) => \delay_counter_reg[0]_i_191_n_7\,
      DI(0) => \delay_counter_reg[0]_i_237_n_4\,
      O(3) => \delay_counter_reg[0]_i_186_n_4\,
      O(2) => \delay_counter_reg[0]_i_186_n_5\,
      O(1) => \delay_counter_reg[0]_i_186_n_6\,
      O(0) => \delay_counter_reg[0]_i_186_n_7\,
      S(3) => \delay_counter[0]_i_238_n_0\,
      S(2) => \delay_counter[0]_i_239_n_0\,
      S(1) => \delay_counter[0]_i_240_n_0\,
      S(0) => \delay_counter[0]_i_241_n_0\
    );
\delay_counter_reg[0]_i_191\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_237_n_0\,
      CO(3) => \delay_counter_reg[0]_i_191_n_0\,
      CO(2) => \delay_counter_reg[0]_i_191_n_1\,
      CO(1) => \delay_counter_reg[0]_i_191_n_2\,
      CO(0) => \delay_counter_reg[0]_i_191_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_196_n_5\,
      DI(2) => \delay_counter_reg[0]_i_196_n_6\,
      DI(1) => \delay_counter_reg[0]_i_196_n_7\,
      DI(0) => \delay_counter_reg[0]_i_242_n_4\,
      O(3) => \delay_counter_reg[0]_i_191_n_4\,
      O(2) => \delay_counter_reg[0]_i_191_n_5\,
      O(1) => \delay_counter_reg[0]_i_191_n_6\,
      O(0) => \delay_counter_reg[0]_i_191_n_7\,
      S(3) => \delay_counter[0]_i_243_n_0\,
      S(2) => \delay_counter[0]_i_244_n_0\,
      S(1) => \delay_counter[0]_i_245_n_0\,
      S(0) => \delay_counter[0]_i_246_n_0\
    );
\delay_counter_reg[0]_i_196\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_242_n_0\,
      CO(3) => \delay_counter_reg[0]_i_196_n_0\,
      CO(2) => \delay_counter_reg[0]_i_196_n_1\,
      CO(1) => \delay_counter_reg[0]_i_196_n_2\,
      CO(0) => \delay_counter_reg[0]_i_196_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_201_n_5\,
      DI(2) => \delay_counter_reg[0]_i_201_n_6\,
      DI(1) => \delay_counter_reg[0]_i_201_n_7\,
      DI(0) => \delay_counter_reg[0]_i_247_n_4\,
      O(3) => \delay_counter_reg[0]_i_196_n_4\,
      O(2) => \delay_counter_reg[0]_i_196_n_5\,
      O(1) => \delay_counter_reg[0]_i_196_n_6\,
      O(0) => \delay_counter_reg[0]_i_196_n_7\,
      S(3) => \delay_counter[0]_i_248_n_0\,
      S(2) => \delay_counter[0]_i_249_n_0\,
      S(1) => \delay_counter[0]_i_250_n_0\,
      S(0) => \delay_counter[0]_i_251_n_0\
    );
\delay_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[0]_i_2_n_0\,
      CO(2) => \delay_counter_reg[0]_i_2_n_1\,
      CO(1) => \delay_counter_reg[0]_i_2_n_2\,
      CO(0) => \delay_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter[0]_i_4_n_0\,
      DI(2) => \delay_counter[0]_i_4_n_0\,
      DI(1) => \delay_counter[0]_i_4_n_0\,
      DI(0) => \delay_counter[0]_i_4_n_0\,
      O(3) => \delay_counter_reg[0]_i_2_n_4\,
      O(2) => \delay_counter_reg[0]_i_2_n_5\,
      O(1) => \delay_counter_reg[0]_i_2_n_6\,
      O(0) => \delay_counter_reg[0]_i_2_n_7\,
      S(3) => \delay_counter[0]_i_6_n_0\,
      S(2) => \delay_counter[0]_i_7_n_0\,
      S(1) => \delay_counter[0]_i_8_n_0\,
      S(0) => \delay_counter[0]_i_9_n_0\
    );
\delay_counter_reg[0]_i_201\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_247_n_0\,
      CO(3) => \delay_counter_reg[0]_i_201_n_0\,
      CO(2) => \delay_counter_reg[0]_i_201_n_1\,
      CO(1) => \delay_counter_reg[0]_i_201_n_2\,
      CO(0) => \delay_counter_reg[0]_i_201_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_102_n_5\,
      DI(2) => \delay_counter_reg[4]_i_102_n_6\,
      DI(1) => \delay_counter_reg[4]_i_102_n_7\,
      DI(0) => \delay_counter_reg[0]_i_252_n_4\,
      O(3) => \delay_counter_reg[0]_i_201_n_4\,
      O(2) => \delay_counter_reg[0]_i_201_n_5\,
      O(1) => \delay_counter_reg[0]_i_201_n_6\,
      O(0) => \delay_counter_reg[0]_i_201_n_7\,
      S(3) => \delay_counter[0]_i_253_n_0\,
      S(2) => \delay_counter[0]_i_254_n_0\,
      S(1) => \delay_counter[0]_i_255_n_0\,
      S(0) => \delay_counter[0]_i_256_n_0\
    );
\delay_counter_reg[0]_i_206\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_257_n_0\,
      CO(3) => \delay_counter_reg[0]_i_206_n_0\,
      CO(2) => \delay_counter_reg[0]_i_206_n_1\,
      CO(1) => \delay_counter_reg[0]_i_206_n_2\,
      CO(0) => \delay_counter_reg[0]_i_206_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_175_n_5\,
      DI(2) => \delay_counter_reg[0]_i_175_n_6\,
      DI(1) => \delay_counter_reg[0]_i_175_n_7\,
      DI(0) => \delay_counter_reg[0]_i_221_n_4\,
      O(3) => \delay_counter_reg[0]_i_206_n_4\,
      O(2) => \delay_counter_reg[0]_i_206_n_5\,
      O(1) => \delay_counter_reg[0]_i_206_n_6\,
      O(0) => \delay_counter_reg[0]_i_206_n_7\,
      S(3) => \delay_counter[0]_i_258_n_0\,
      S(2) => \delay_counter[0]_i_259_n_0\,
      S(1) => \delay_counter[0]_i_260_n_0\,
      S(0) => \delay_counter[0]_i_261_n_0\
    );
\delay_counter_reg[0]_i_211\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_262_n_0\,
      CO(3) => \delay_counter_reg[0]_i_211_n_0\,
      CO(2) => \delay_counter_reg[0]_i_211_n_1\,
      CO(1) => \delay_counter_reg[0]_i_211_n_2\,
      CO(0) => \delay_counter_reg[0]_i_211_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_206_n_5\,
      DI(2) => \delay_counter_reg[0]_i_206_n_6\,
      DI(1) => \delay_counter_reg[0]_i_206_n_7\,
      DI(0) => \delay_counter_reg[0]_i_257_n_4\,
      O(3) => \delay_counter_reg[0]_i_211_n_4\,
      O(2) => \delay_counter_reg[0]_i_211_n_5\,
      O(1) => \delay_counter_reg[0]_i_211_n_6\,
      O(0) => \delay_counter_reg[0]_i_211_n_7\,
      S(3) => \delay_counter[0]_i_263_n_0\,
      S(2) => \delay_counter[0]_i_264_n_0\,
      S(1) => \delay_counter[0]_i_265_n_0\,
      S(0) => \delay_counter[0]_i_266_n_0\
    );
\delay_counter_reg[0]_i_216\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_267_n_0\,
      CO(3) => \delay_counter_reg[0]_i_216_n_0\,
      CO(2) => \delay_counter_reg[0]_i_216_n_1\,
      CO(1) => \delay_counter_reg[0]_i_216_n_2\,
      CO(0) => \delay_counter_reg[0]_i_216_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_211_n_4\,
      DI(2) => \delay_counter_reg[0]_i_211_n_5\,
      DI(1) => \delay_counter_reg[0]_i_211_n_6\,
      DI(0) => \delay_counter_reg[0]_i_211_n_7\,
      O(3 downto 0) => \NLW_delay_counter_reg[0]_i_216_O_UNCONNECTED\(3 downto 0),
      S(3) => \delay_counter[0]_i_268_n_0\,
      S(2) => \delay_counter[0]_i_269_n_0\,
      S(1) => \delay_counter[0]_i_270_n_0\,
      S(0) => \delay_counter[0]_i_271_n_0\
    );
\delay_counter_reg[0]_i_221\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_272_n_0\,
      CO(3) => \delay_counter_reg[0]_i_221_n_0\,
      CO(2) => \delay_counter_reg[0]_i_221_n_1\,
      CO(1) => \delay_counter_reg[0]_i_221_n_2\,
      CO(0) => \delay_counter_reg[0]_i_221_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_222_n_5\,
      DI(2) => \delay_counter_reg[0]_i_222_n_6\,
      DI(1) => \delay_counter_reg[0]_i_222_n_7\,
      DI(0) => \delay_counter_reg[0]_i_273_n_4\,
      O(3) => \delay_counter_reg[0]_i_221_n_4\,
      O(2) => \delay_counter_reg[0]_i_221_n_5\,
      O(1) => \delay_counter_reg[0]_i_221_n_6\,
      O(0) => \delay_counter_reg[0]_i_221_n_7\,
      S(3) => \delay_counter[0]_i_274_n_0\,
      S(2) => \delay_counter[0]_i_275_n_0\,
      S(1) => \delay_counter[0]_i_276_n_0\,
      S(0) => \delay_counter[0]_i_277_n_0\
    );
\delay_counter_reg[0]_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_273_n_0\,
      CO(3) => \delay_counter_reg[0]_i_222_n_0\,
      CO(2) => \delay_counter_reg[0]_i_222_n_1\,
      CO(1) => \delay_counter_reg[0]_i_222_n_2\,
      CO(0) => \delay_counter_reg[0]_i_222_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_227_n_5\,
      DI(2) => \delay_counter_reg[0]_i_227_n_6\,
      DI(1) => \delay_counter_reg[0]_i_227_n_7\,
      DI(0) => \delay_counter_reg[0]_i_278_n_4\,
      O(3) => \delay_counter_reg[0]_i_222_n_4\,
      O(2) => \delay_counter_reg[0]_i_222_n_5\,
      O(1) => \delay_counter_reg[0]_i_222_n_6\,
      O(0) => \delay_counter_reg[0]_i_222_n_7\,
      S(3) => \delay_counter[0]_i_279_n_0\,
      S(2) => \delay_counter[0]_i_280_n_0\,
      S(1) => \delay_counter[0]_i_281_n_0\,
      S(0) => \delay_counter[0]_i_282_n_0\
    );
\delay_counter_reg[0]_i_227\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_278_n_0\,
      CO(3) => \delay_counter_reg[0]_i_227_n_0\,
      CO(2) => \delay_counter_reg[0]_i_227_n_1\,
      CO(1) => \delay_counter_reg[0]_i_227_n_2\,
      CO(0) => \delay_counter_reg[0]_i_227_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_232_n_5\,
      DI(2) => \delay_counter_reg[0]_i_232_n_6\,
      DI(1) => \delay_counter_reg[0]_i_232_n_7\,
      DI(0) => \delay_counter_reg[0]_i_283_n_4\,
      O(3) => \delay_counter_reg[0]_i_227_n_4\,
      O(2) => \delay_counter_reg[0]_i_227_n_5\,
      O(1) => \delay_counter_reg[0]_i_227_n_6\,
      O(0) => \delay_counter_reg[0]_i_227_n_7\,
      S(3) => \delay_counter[0]_i_284_n_0\,
      S(2) => \delay_counter[0]_i_285_n_0\,
      S(1) => \delay_counter[0]_i_286_n_0\,
      S(0) => \delay_counter[0]_i_287_n_0\
    );
\delay_counter_reg[0]_i_232\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_283_n_0\,
      CO(3) => \delay_counter_reg[0]_i_232_n_0\,
      CO(2) => \delay_counter_reg[0]_i_232_n_1\,
      CO(1) => \delay_counter_reg[0]_i_232_n_2\,
      CO(0) => \delay_counter_reg[0]_i_232_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_237_n_5\,
      DI(2) => \delay_counter_reg[0]_i_237_n_6\,
      DI(1) => \delay_counter_reg[0]_i_237_n_7\,
      DI(0) => \delay_counter_reg[0]_i_288_n_4\,
      O(3) => \delay_counter_reg[0]_i_232_n_4\,
      O(2) => \delay_counter_reg[0]_i_232_n_5\,
      O(1) => \delay_counter_reg[0]_i_232_n_6\,
      O(0) => \delay_counter_reg[0]_i_232_n_7\,
      S(3) => \delay_counter[0]_i_289_n_0\,
      S(2) => \delay_counter[0]_i_290_n_0\,
      S(1) => \delay_counter[0]_i_291_n_0\,
      S(0) => \delay_counter[0]_i_292_n_0\
    );
\delay_counter_reg[0]_i_237\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_288_n_0\,
      CO(3) => \delay_counter_reg[0]_i_237_n_0\,
      CO(2) => \delay_counter_reg[0]_i_237_n_1\,
      CO(1) => \delay_counter_reg[0]_i_237_n_2\,
      CO(0) => \delay_counter_reg[0]_i_237_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_242_n_5\,
      DI(2) => \delay_counter_reg[0]_i_242_n_6\,
      DI(1) => \delay_counter_reg[0]_i_242_n_7\,
      DI(0) => \delay_counter_reg[0]_i_293_n_4\,
      O(3) => \delay_counter_reg[0]_i_237_n_4\,
      O(2) => \delay_counter_reg[0]_i_237_n_5\,
      O(1) => \delay_counter_reg[0]_i_237_n_6\,
      O(0) => \delay_counter_reg[0]_i_237_n_7\,
      S(3) => \delay_counter[0]_i_294_n_0\,
      S(2) => \delay_counter[0]_i_295_n_0\,
      S(1) => \delay_counter[0]_i_296_n_0\,
      S(0) => \delay_counter[0]_i_297_n_0\
    );
\delay_counter_reg[0]_i_242\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_293_n_0\,
      CO(3) => \delay_counter_reg[0]_i_242_n_0\,
      CO(2) => \delay_counter_reg[0]_i_242_n_1\,
      CO(1) => \delay_counter_reg[0]_i_242_n_2\,
      CO(0) => \delay_counter_reg[0]_i_242_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_247_n_5\,
      DI(2) => \delay_counter_reg[0]_i_247_n_6\,
      DI(1) => \delay_counter_reg[0]_i_247_n_7\,
      DI(0) => \delay_counter_reg[0]_i_298_n_4\,
      O(3) => \delay_counter_reg[0]_i_242_n_4\,
      O(2) => \delay_counter_reg[0]_i_242_n_5\,
      O(1) => \delay_counter_reg[0]_i_242_n_6\,
      O(0) => \delay_counter_reg[0]_i_242_n_7\,
      S(3) => \delay_counter[0]_i_299_n_0\,
      S(2) => \delay_counter[0]_i_300_n_0\,
      S(1) => \delay_counter[0]_i_301_n_0\,
      S(0) => \delay_counter[0]_i_302_n_0\
    );
\delay_counter_reg[0]_i_247\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_298_n_0\,
      CO(3) => \delay_counter_reg[0]_i_247_n_0\,
      CO(2) => \delay_counter_reg[0]_i_247_n_1\,
      CO(1) => \delay_counter_reg[0]_i_247_n_2\,
      CO(0) => \delay_counter_reg[0]_i_247_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_252_n_5\,
      DI(2) => \delay_counter_reg[0]_i_252_n_6\,
      DI(1) => \delay_counter_reg[0]_i_252_n_7\,
      DI(0) => \delay_counter_reg[0]_i_303_n_4\,
      O(3) => \delay_counter_reg[0]_i_247_n_4\,
      O(2) => \delay_counter_reg[0]_i_247_n_5\,
      O(1) => \delay_counter_reg[0]_i_247_n_6\,
      O(0) => \delay_counter_reg[0]_i_247_n_7\,
      S(3) => \delay_counter[0]_i_304_n_0\,
      S(2) => \delay_counter[0]_i_305_n_0\,
      S(1) => \delay_counter[0]_i_306_n_0\,
      S(0) => \delay_counter[0]_i_307_n_0\
    );
\delay_counter_reg[0]_i_252\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_303_n_0\,
      CO(3) => \delay_counter_reg[0]_i_252_n_0\,
      CO(2) => \delay_counter_reg[0]_i_252_n_1\,
      CO(1) => \delay_counter_reg[0]_i_252_n_2\,
      CO(0) => \delay_counter_reg[0]_i_252_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_122_n_5\,
      DI(2) => \delay_counter_reg[4]_i_122_n_6\,
      DI(1) => \delay_counter_reg[4]_i_122_n_7\,
      DI(0) => \delay_counter_reg[0]_i_308_n_4\,
      O(3) => \delay_counter_reg[0]_i_252_n_4\,
      O(2) => \delay_counter_reg[0]_i_252_n_5\,
      O(1) => \delay_counter_reg[0]_i_252_n_6\,
      O(0) => \delay_counter_reg[0]_i_252_n_7\,
      S(3) => \delay_counter[0]_i_309_n_0\,
      S(2) => \delay_counter[0]_i_310_n_0\,
      S(1) => \delay_counter[0]_i_311_n_0\,
      S(0) => \delay_counter[0]_i_312_n_0\
    );
\delay_counter_reg[0]_i_257\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_313_n_0\,
      CO(3) => \delay_counter_reg[0]_i_257_n_0\,
      CO(2) => \delay_counter_reg[0]_i_257_n_1\,
      CO(1) => \delay_counter_reg[0]_i_257_n_2\,
      CO(0) => \delay_counter_reg[0]_i_257_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_221_n_5\,
      DI(2) => \delay_counter_reg[0]_i_221_n_6\,
      DI(1) => \delay_counter_reg[0]_i_221_n_7\,
      DI(0) => \delay_counter_reg[0]_i_272_n_4\,
      O(3) => \delay_counter_reg[0]_i_257_n_4\,
      O(2) => \delay_counter_reg[0]_i_257_n_5\,
      O(1) => \delay_counter_reg[0]_i_257_n_6\,
      O(0) => \delay_counter_reg[0]_i_257_n_7\,
      S(3) => \delay_counter[0]_i_314_n_0\,
      S(2) => \delay_counter[0]_i_315_n_0\,
      S(1) => \delay_counter[0]_i_316_n_0\,
      S(0) => \delay_counter[0]_i_317_n_0\
    );
\delay_counter_reg[0]_i_262\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_318_n_0\,
      CO(3) => \delay_counter_reg[0]_i_262_n_0\,
      CO(2) => \delay_counter_reg[0]_i_262_n_1\,
      CO(1) => \delay_counter_reg[0]_i_262_n_2\,
      CO(0) => \delay_counter_reg[0]_i_262_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_257_n_5\,
      DI(2) => \delay_counter_reg[0]_i_257_n_6\,
      DI(1) => \delay_counter_reg[0]_i_257_n_7\,
      DI(0) => \delay_counter_reg[0]_i_313_n_4\,
      O(3) => \delay_counter_reg[0]_i_262_n_4\,
      O(2) => \delay_counter_reg[0]_i_262_n_5\,
      O(1) => \delay_counter_reg[0]_i_262_n_6\,
      O(0) => \delay_counter_reg[0]_i_262_n_7\,
      S(3) => \delay_counter[0]_i_319_n_0\,
      S(2) => \delay_counter[0]_i_320_n_0\,
      S(1) => \delay_counter[0]_i_321_n_0\,
      S(0) => \delay_counter[0]_i_322_n_0\
    );
\delay_counter_reg[0]_i_267\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_323_n_0\,
      CO(3) => \delay_counter_reg[0]_i_267_n_0\,
      CO(2) => \delay_counter_reg[0]_i_267_n_1\,
      CO(1) => \delay_counter_reg[0]_i_267_n_2\,
      CO(0) => \delay_counter_reg[0]_i_267_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_262_n_4\,
      DI(2) => \delay_counter_reg[0]_i_262_n_5\,
      DI(1) => \delay_counter_reg[0]_i_262_n_6\,
      DI(0) => \delay_counter_reg[0]_i_262_n_7\,
      O(3 downto 0) => \NLW_delay_counter_reg[0]_i_267_O_UNCONNECTED\(3 downto 0),
      S(3) => \delay_counter[0]_i_324_n_0\,
      S(2) => \delay_counter[0]_i_325_n_0\,
      S(1) => \delay_counter[0]_i_326_n_0\,
      S(0) => \delay_counter[0]_i_327_n_0\
    );
\delay_counter_reg[0]_i_272\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[0]_i_272_n_0\,
      CO(2) => \delay_counter_reg[0]_i_272_n_1\,
      CO(1) => \delay_counter_reg[0]_i_272_n_2\,
      CO(0) => \delay_counter_reg[0]_i_272_n_3\,
      CYINIT => data(4),
      DI(3) => \delay_counter_reg[0]_i_273_n_5\,
      DI(2) => \delay_counter_reg[0]_i_273_n_6\,
      DI(1) => \delay_counter[0]_i_328_n_0\,
      DI(0) => '0',
      O(3) => \delay_counter_reg[0]_i_272_n_4\,
      O(2) => \delay_counter_reg[0]_i_272_n_5\,
      O(1) => \delay_counter_reg[0]_i_272_n_6\,
      O(0) => \NLW_delay_counter_reg[0]_i_272_O_UNCONNECTED\(0),
      S(3) => \delay_counter[0]_i_329_n_0\,
      S(2) => \delay_counter[0]_i_330_n_0\,
      S(1) => \delay_counter[0]_i_331_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[0]_i_273\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[0]_i_273_n_0\,
      CO(2) => \delay_counter_reg[0]_i_273_n_1\,
      CO(1) => \delay_counter_reg[0]_i_273_n_2\,
      CO(0) => \delay_counter_reg[0]_i_273_n_3\,
      CYINIT => data(5),
      DI(3) => \delay_counter_reg[0]_i_278_n_5\,
      DI(2) => \delay_counter_reg[0]_i_278_n_6\,
      DI(1) => \delay_counter[0]_i_332_n_0\,
      DI(0) => '0',
      O(3) => \delay_counter_reg[0]_i_273_n_4\,
      O(2) => \delay_counter_reg[0]_i_273_n_5\,
      O(1) => \delay_counter_reg[0]_i_273_n_6\,
      O(0) => \NLW_delay_counter_reg[0]_i_273_O_UNCONNECTED\(0),
      S(3) => \delay_counter[0]_i_333_n_0\,
      S(2) => \delay_counter[0]_i_334_n_0\,
      S(1) => \delay_counter[0]_i_335_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[0]_i_278\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[0]_i_278_n_0\,
      CO(2) => \delay_counter_reg[0]_i_278_n_1\,
      CO(1) => \delay_counter_reg[0]_i_278_n_2\,
      CO(0) => \delay_counter_reg[0]_i_278_n_3\,
      CYINIT => data(6),
      DI(3) => \delay_counter_reg[0]_i_283_n_5\,
      DI(2) => \delay_counter_reg[0]_i_283_n_6\,
      DI(1) => \delay_counter[0]_i_336_n_0\,
      DI(0) => '0',
      O(3) => \delay_counter_reg[0]_i_278_n_4\,
      O(2) => \delay_counter_reg[0]_i_278_n_5\,
      O(1) => \delay_counter_reg[0]_i_278_n_6\,
      O(0) => \NLW_delay_counter_reg[0]_i_278_O_UNCONNECTED\(0),
      S(3) => \delay_counter[0]_i_337_n_0\,
      S(2) => \delay_counter[0]_i_338_n_0\,
      S(1) => \delay_counter[0]_i_339_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[0]_i_283\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[0]_i_283_n_0\,
      CO(2) => \delay_counter_reg[0]_i_283_n_1\,
      CO(1) => \delay_counter_reg[0]_i_283_n_2\,
      CO(0) => \delay_counter_reg[0]_i_283_n_3\,
      CYINIT => data(7),
      DI(3) => \delay_counter_reg[0]_i_288_n_5\,
      DI(2) => \delay_counter_reg[0]_i_288_n_6\,
      DI(1) => \delay_counter[0]_i_340_n_0\,
      DI(0) => '0',
      O(3) => \delay_counter_reg[0]_i_283_n_4\,
      O(2) => \delay_counter_reg[0]_i_283_n_5\,
      O(1) => \delay_counter_reg[0]_i_283_n_6\,
      O(0) => \NLW_delay_counter_reg[0]_i_283_O_UNCONNECTED\(0),
      S(3) => \delay_counter[0]_i_341_n_0\,
      S(2) => \delay_counter[0]_i_342_n_0\,
      S(1) => \delay_counter[0]_i_343_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[0]_i_288\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[0]_i_288_n_0\,
      CO(2) => \delay_counter_reg[0]_i_288_n_1\,
      CO(1) => \delay_counter_reg[0]_i_288_n_2\,
      CO(0) => \delay_counter_reg[0]_i_288_n_3\,
      CYINIT => data(8),
      DI(3) => \delay_counter_reg[0]_i_293_n_5\,
      DI(2) => \delay_counter_reg[0]_i_293_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \delay_counter_reg[0]_i_288_n_4\,
      O(2) => \delay_counter_reg[0]_i_288_n_5\,
      O(1) => \delay_counter_reg[0]_i_288_n_6\,
      O(0) => \NLW_delay_counter_reg[0]_i_288_O_UNCONNECTED\(0),
      S(3) => \delay_counter[0]_i_344_n_0\,
      S(2) => \delay_counter[0]_i_345_n_0\,
      S(1) => \delay_counter[0]_i_346_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[0]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_41_n_0\,
      CO(3) => \delay_counter_reg[0]_i_29_n_0\,
      CO(2) => \delay_counter_reg[0]_i_29_n_1\,
      CO(1) => \delay_counter_reg[0]_i_29_n_2\,
      CO(0) => \delay_counter_reg[0]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_30_n_5\,
      DI(2) => \delay_counter_reg[0]_i_30_n_6\,
      DI(1) => \delay_counter_reg[0]_i_30_n_7\,
      DI(0) => \delay_counter_reg[0]_i_42_n_4\,
      O(3) => \delay_counter_reg[0]_i_29_n_4\,
      O(2) => \delay_counter_reg[0]_i_29_n_5\,
      O(1) => \delay_counter_reg[0]_i_29_n_6\,
      O(0) => \delay_counter_reg[0]_i_29_n_7\,
      S(3) => \delay_counter[0]_i_43_n_0\,
      S(2) => \delay_counter[0]_i_44_n_0\,
      S(1) => \delay_counter[0]_i_45_n_0\,
      S(0) => \delay_counter[0]_i_46_n_0\
    );
\delay_counter_reg[0]_i_293\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[0]_i_293_n_0\,
      CO(2) => \delay_counter_reg[0]_i_293_n_1\,
      CO(1) => \delay_counter_reg[0]_i_293_n_2\,
      CO(0) => \delay_counter_reg[0]_i_293_n_3\,
      CYINIT => data(9),
      DI(3) => \delay_counter_reg[0]_i_298_n_5\,
      DI(2) => \delay_counter_reg[0]_i_298_n_6\,
      DI(1) => \delay_counter[0]_i_347_n_0\,
      DI(0) => '0',
      O(3) => \delay_counter_reg[0]_i_293_n_4\,
      O(2) => \delay_counter_reg[0]_i_293_n_5\,
      O(1) => \delay_counter_reg[0]_i_293_n_6\,
      O(0) => \NLW_delay_counter_reg[0]_i_293_O_UNCONNECTED\(0),
      S(3) => \delay_counter[0]_i_348_n_0\,
      S(2) => \delay_counter[0]_i_349_n_0\,
      S(1) => \delay_counter[0]_i_350_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[0]_i_298\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[0]_i_298_n_0\,
      CO(2) => \delay_counter_reg[0]_i_298_n_1\,
      CO(1) => \delay_counter_reg[0]_i_298_n_2\,
      CO(0) => \delay_counter_reg[0]_i_298_n_3\,
      CYINIT => data(10),
      DI(3) => \delay_counter_reg[0]_i_303_n_5\,
      DI(2) => \delay_counter_reg[0]_i_303_n_6\,
      DI(1) => \delay_counter[0]_i_351_n_0\,
      DI(0) => '0',
      O(3) => \delay_counter_reg[0]_i_298_n_4\,
      O(2) => \delay_counter_reg[0]_i_298_n_5\,
      O(1) => \delay_counter_reg[0]_i_298_n_6\,
      O(0) => \NLW_delay_counter_reg[0]_i_298_O_UNCONNECTED\(0),
      S(3) => \delay_counter[0]_i_352_n_0\,
      S(2) => \delay_counter[0]_i_353_n_0\,
      S(1) => \delay_counter[0]_i_354_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[0]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_42_n_0\,
      CO(3) => \delay_counter_reg[0]_i_30_n_0\,
      CO(2) => \delay_counter_reg[0]_i_30_n_1\,
      CO(1) => \delay_counter_reg[0]_i_30_n_2\,
      CO(0) => \delay_counter_reg[0]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_17_n_5\,
      DI(2) => \delay_counter_reg[4]_i_17_n_6\,
      DI(1) => \delay_counter_reg[4]_i_17_n_7\,
      DI(0) => \delay_counter_reg[0]_i_47_n_4\,
      O(3) => \delay_counter_reg[0]_i_30_n_4\,
      O(2) => \delay_counter_reg[0]_i_30_n_5\,
      O(1) => \delay_counter_reg[0]_i_30_n_6\,
      O(0) => \delay_counter_reg[0]_i_30_n_7\,
      S(3) => \delay_counter[0]_i_48_n_0\,
      S(2) => \delay_counter[0]_i_49_n_0\,
      S(1) => \delay_counter[0]_i_50_n_0\,
      S(0) => \delay_counter[0]_i_51_n_0\
    );
\delay_counter_reg[0]_i_303\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[0]_i_303_n_0\,
      CO(2) => \delay_counter_reg[0]_i_303_n_1\,
      CO(1) => \delay_counter_reg[0]_i_303_n_2\,
      CO(0) => \delay_counter_reg[0]_i_303_n_3\,
      CYINIT => data(11),
      DI(3) => \delay_counter_reg[0]_i_308_n_5\,
      DI(2) => \delay_counter_reg[0]_i_308_n_6\,
      DI(1) => \delay_counter[0]_i_355_n_0\,
      DI(0) => '0',
      O(3) => \delay_counter_reg[0]_i_303_n_4\,
      O(2) => \delay_counter_reg[0]_i_303_n_5\,
      O(1) => \delay_counter_reg[0]_i_303_n_6\,
      O(0) => \NLW_delay_counter_reg[0]_i_303_O_UNCONNECTED\(0),
      S(3) => \delay_counter[0]_i_356_n_0\,
      S(2) => \delay_counter[0]_i_357_n_0\,
      S(1) => \delay_counter[0]_i_358_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[0]_i_308\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[0]_i_308_n_0\,
      CO(2) => \delay_counter_reg[0]_i_308_n_1\,
      CO(1) => \delay_counter_reg[0]_i_308_n_2\,
      CO(0) => \delay_counter_reg[0]_i_308_n_3\,
      CYINIT => data(12),
      DI(3) => \delay_counter_reg[4]_i_142_n_5\,
      DI(2) => \delay_counter_reg[4]_i_142_n_6\,
      DI(1) => \delay_counter[0]_i_359_n_0\,
      DI(0) => '0',
      O(3) => \delay_counter_reg[0]_i_308_n_4\,
      O(2) => \delay_counter_reg[0]_i_308_n_5\,
      O(1) => \delay_counter_reg[0]_i_308_n_6\,
      O(0) => \NLW_delay_counter_reg[0]_i_308_O_UNCONNECTED\(0),
      S(3) => \delay_counter[0]_i_360_n_0\,
      S(2) => \delay_counter[0]_i_361_n_0\,
      S(1) => \delay_counter[0]_i_362_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[0]_i_313\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[0]_i_313_n_0\,
      CO(2) => \delay_counter_reg[0]_i_313_n_1\,
      CO(1) => \delay_counter_reg[0]_i_313_n_2\,
      CO(0) => \delay_counter_reg[0]_i_313_n_3\,
      CYINIT => data(3),
      DI(3) => \delay_counter_reg[0]_i_272_n_5\,
      DI(2) => \delay_counter_reg[0]_i_272_n_6\,
      DI(1) => \delay_counter[0]_i_363_n_0\,
      DI(0) => '0',
      O(3) => \delay_counter_reg[0]_i_313_n_4\,
      O(2) => \delay_counter_reg[0]_i_313_n_5\,
      O(1) => \delay_counter_reg[0]_i_313_n_6\,
      O(0) => \NLW_delay_counter_reg[0]_i_313_O_UNCONNECTED\(0),
      S(3) => \delay_counter[0]_i_364_n_0\,
      S(2) => \delay_counter[0]_i_365_n_0\,
      S(1) => \delay_counter[0]_i_366_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[0]_i_318\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[0]_i_318_n_0\,
      CO(2) => \delay_counter_reg[0]_i_318_n_1\,
      CO(1) => \delay_counter_reg[0]_i_318_n_2\,
      CO(0) => \delay_counter_reg[0]_i_318_n_3\,
      CYINIT => data(2),
      DI(3) => \delay_counter_reg[0]_i_313_n_5\,
      DI(2) => \delay_counter_reg[0]_i_313_n_6\,
      DI(1) => \delay_counter[0]_i_367_n_0\,
      DI(0) => '0',
      O(3) => \delay_counter_reg[0]_i_318_n_4\,
      O(2) => \delay_counter_reg[0]_i_318_n_5\,
      O(1) => \delay_counter_reg[0]_i_318_n_6\,
      O(0) => \NLW_delay_counter_reg[0]_i_318_O_UNCONNECTED\(0),
      S(3) => \delay_counter[0]_i_368_n_0\,
      S(2) => \delay_counter[0]_i_369_n_0\,
      S(1) => \delay_counter[0]_i_370_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[0]_i_323\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[0]_i_323_n_0\,
      CO(2) => \delay_counter_reg[0]_i_323_n_1\,
      CO(1) => \delay_counter_reg[0]_i_323_n_2\,
      CO(0) => \delay_counter_reg[0]_i_323_n_3\,
      CYINIT => data(1),
      DI(3) => \delay_counter_reg[0]_i_318_n_4\,
      DI(2) => \delay_counter_reg[0]_i_318_n_5\,
      DI(1) => \delay_counter_reg[0]_i_318_n_6\,
      DI(0) => \delay_counter[0]_i_371_n_0\,
      O(3 downto 0) => \NLW_delay_counter_reg[0]_i_323_O_UNCONNECTED\(3 downto 0),
      S(3) => \delay_counter[0]_i_372_n_0\,
      S(2) => \delay_counter[0]_i_373_n_0\,
      S(1) => \delay_counter[0]_i_374_n_0\,
      S(0) => \delay_counter[0]_i_375_n_0\
    );
\delay_counter_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_52_n_0\,
      CO(3) => \delay_counter_reg[0]_i_33_n_0\,
      CO(2) => \delay_counter_reg[0]_i_33_n_1\,
      CO(1) => \delay_counter_reg[0]_i_33_n_2\,
      CO(0) => \delay_counter_reg[0]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_29_n_5\,
      DI(2) => \delay_counter_reg[0]_i_29_n_6\,
      DI(1) => \delay_counter_reg[0]_i_29_n_7\,
      DI(0) => \delay_counter_reg[0]_i_41_n_4\,
      O(3) => \delay_counter_reg[0]_i_33_n_4\,
      O(2) => \delay_counter_reg[0]_i_33_n_5\,
      O(1) => \delay_counter_reg[0]_i_33_n_6\,
      O(0) => \delay_counter_reg[0]_i_33_n_7\,
      S(3) => \delay_counter[0]_i_53_n_0\,
      S(2) => \delay_counter[0]_i_54_n_0\,
      S(1) => \delay_counter[0]_i_55_n_0\,
      S(0) => \delay_counter[0]_i_56_n_0\
    );
\delay_counter_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_57_n_0\,
      CO(3) => \delay_counter_reg[0]_i_36_n_0\,
      CO(2) => \delay_counter_reg[0]_i_36_n_1\,
      CO(1) => \delay_counter_reg[0]_i_36_n_2\,
      CO(0) => \delay_counter_reg[0]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_33_n_5\,
      DI(2) => \delay_counter_reg[0]_i_33_n_6\,
      DI(1) => \delay_counter_reg[0]_i_33_n_7\,
      DI(0) => \delay_counter_reg[0]_i_52_n_4\,
      O(3) => \delay_counter_reg[0]_i_36_n_4\,
      O(2) => \delay_counter_reg[0]_i_36_n_5\,
      O(1) => \delay_counter_reg[0]_i_36_n_6\,
      O(0) => \delay_counter_reg[0]_i_36_n_7\,
      S(3) => \delay_counter[0]_i_58_n_0\,
      S(2) => \delay_counter[0]_i_59_n_0\,
      S(1) => \delay_counter[0]_i_60_n_0\,
      S(0) => \delay_counter[0]_i_61_n_0\
    );
\delay_counter_reg[0]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_62_n_0\,
      CO(3) => \delay_counter_reg[0]_i_39_n_0\,
      CO(2) => \delay_counter_reg[0]_i_39_n_1\,
      CO(1) => \delay_counter_reg[0]_i_39_n_2\,
      CO(0) => \delay_counter_reg[0]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_36_n_4\,
      DI(2) => \delay_counter_reg[0]_i_36_n_5\,
      DI(1) => \delay_counter_reg[0]_i_36_n_6\,
      DI(0) => \delay_counter_reg[0]_i_36_n_7\,
      O(3 downto 0) => \NLW_delay_counter_reg[0]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \delay_counter[0]_i_63_n_0\,
      S(2) => \delay_counter[0]_i_64_n_0\,
      S(1) => \delay_counter[0]_i_65_n_0\,
      S(0) => \delay_counter[0]_i_66_n_0\
    );
\delay_counter_reg[0]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_67_n_0\,
      CO(3) => \delay_counter_reg[0]_i_41_n_0\,
      CO(2) => \delay_counter_reg[0]_i_41_n_1\,
      CO(1) => \delay_counter_reg[0]_i_41_n_2\,
      CO(0) => \delay_counter_reg[0]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_42_n_5\,
      DI(2) => \delay_counter_reg[0]_i_42_n_6\,
      DI(1) => \delay_counter_reg[0]_i_42_n_7\,
      DI(0) => \delay_counter_reg[0]_i_68_n_4\,
      O(3) => \delay_counter_reg[0]_i_41_n_4\,
      O(2) => \delay_counter_reg[0]_i_41_n_5\,
      O(1) => \delay_counter_reg[0]_i_41_n_6\,
      O(0) => \delay_counter_reg[0]_i_41_n_7\,
      S(3) => \delay_counter[0]_i_69_n_0\,
      S(2) => \delay_counter[0]_i_70_n_0\,
      S(1) => \delay_counter[0]_i_71_n_0\,
      S(0) => \delay_counter[0]_i_72_n_0\
    );
\delay_counter_reg[0]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_68_n_0\,
      CO(3) => \delay_counter_reg[0]_i_42_n_0\,
      CO(2) => \delay_counter_reg[0]_i_42_n_1\,
      CO(1) => \delay_counter_reg[0]_i_42_n_2\,
      CO(0) => \delay_counter_reg[0]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_47_n_5\,
      DI(2) => \delay_counter_reg[0]_i_47_n_6\,
      DI(1) => \delay_counter_reg[0]_i_47_n_7\,
      DI(0) => \delay_counter_reg[0]_i_73_n_4\,
      O(3) => \delay_counter_reg[0]_i_42_n_4\,
      O(2) => \delay_counter_reg[0]_i_42_n_5\,
      O(1) => \delay_counter_reg[0]_i_42_n_6\,
      O(0) => \delay_counter_reg[0]_i_42_n_7\,
      S(3) => \delay_counter[0]_i_74_n_0\,
      S(2) => \delay_counter[0]_i_75_n_0\,
      S(1) => \delay_counter[0]_i_76_n_0\,
      S(0) => \delay_counter[0]_i_77_n_0\
    );
\delay_counter_reg[0]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_73_n_0\,
      CO(3) => \delay_counter_reg[0]_i_47_n_0\,
      CO(2) => \delay_counter_reg[0]_i_47_n_1\,
      CO(1) => \delay_counter_reg[0]_i_47_n_2\,
      CO(0) => \delay_counter_reg[0]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_33_n_5\,
      DI(2) => \delay_counter_reg[4]_i_33_n_6\,
      DI(1) => \delay_counter_reg[4]_i_33_n_7\,
      DI(0) => \delay_counter_reg[0]_i_78_n_4\,
      O(3) => \delay_counter_reg[0]_i_47_n_4\,
      O(2) => \delay_counter_reg[0]_i_47_n_5\,
      O(1) => \delay_counter_reg[0]_i_47_n_6\,
      O(0) => \delay_counter_reg[0]_i_47_n_7\,
      S(3) => \delay_counter[0]_i_79_n_0\,
      S(2) => \delay_counter[0]_i_80_n_0\,
      S(1) => \delay_counter[0]_i_81_n_0\,
      S(0) => \delay_counter[0]_i_82_n_0\
    );
\delay_counter_reg[0]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_83_n_0\,
      CO(3) => \delay_counter_reg[0]_i_52_n_0\,
      CO(2) => \delay_counter_reg[0]_i_52_n_1\,
      CO(1) => \delay_counter_reg[0]_i_52_n_2\,
      CO(0) => \delay_counter_reg[0]_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_41_n_5\,
      DI(2) => \delay_counter_reg[0]_i_41_n_6\,
      DI(1) => \delay_counter_reg[0]_i_41_n_7\,
      DI(0) => \delay_counter_reg[0]_i_67_n_4\,
      O(3) => \delay_counter_reg[0]_i_52_n_4\,
      O(2) => \delay_counter_reg[0]_i_52_n_5\,
      O(1) => \delay_counter_reg[0]_i_52_n_6\,
      O(0) => \delay_counter_reg[0]_i_52_n_7\,
      S(3) => \delay_counter[0]_i_84_n_0\,
      S(2) => \delay_counter[0]_i_85_n_0\,
      S(1) => \delay_counter[0]_i_86_n_0\,
      S(0) => \delay_counter[0]_i_87_n_0\
    );
\delay_counter_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_88_n_0\,
      CO(3) => \delay_counter_reg[0]_i_57_n_0\,
      CO(2) => \delay_counter_reg[0]_i_57_n_1\,
      CO(1) => \delay_counter_reg[0]_i_57_n_2\,
      CO(0) => \delay_counter_reg[0]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_52_n_5\,
      DI(2) => \delay_counter_reg[0]_i_52_n_6\,
      DI(1) => \delay_counter_reg[0]_i_52_n_7\,
      DI(0) => \delay_counter_reg[0]_i_83_n_4\,
      O(3) => \delay_counter_reg[0]_i_57_n_4\,
      O(2) => \delay_counter_reg[0]_i_57_n_5\,
      O(1) => \delay_counter_reg[0]_i_57_n_6\,
      O(0) => \delay_counter_reg[0]_i_57_n_7\,
      S(3) => \delay_counter[0]_i_89_n_0\,
      S(2) => \delay_counter[0]_i_90_n_0\,
      S(1) => \delay_counter[0]_i_91_n_0\,
      S(0) => \delay_counter[0]_i_92_n_0\
    );
\delay_counter_reg[0]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_93_n_0\,
      CO(3) => \delay_counter_reg[0]_i_62_n_0\,
      CO(2) => \delay_counter_reg[0]_i_62_n_1\,
      CO(1) => \delay_counter_reg[0]_i_62_n_2\,
      CO(0) => \delay_counter_reg[0]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_57_n_4\,
      DI(2) => \delay_counter_reg[0]_i_57_n_5\,
      DI(1) => \delay_counter_reg[0]_i_57_n_6\,
      DI(0) => \delay_counter_reg[0]_i_57_n_7\,
      O(3 downto 0) => \NLW_delay_counter_reg[0]_i_62_O_UNCONNECTED\(3 downto 0),
      S(3) => \delay_counter[0]_i_94_n_0\,
      S(2) => \delay_counter[0]_i_95_n_0\,
      S(1) => \delay_counter[0]_i_96_n_0\,
      S(0) => \delay_counter[0]_i_97_n_0\
    );
\delay_counter_reg[0]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_98_n_0\,
      CO(3) => \delay_counter_reg[0]_i_67_n_0\,
      CO(2) => \delay_counter_reg[0]_i_67_n_1\,
      CO(1) => \delay_counter_reg[0]_i_67_n_2\,
      CO(0) => \delay_counter_reg[0]_i_67_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_68_n_5\,
      DI(2) => \delay_counter_reg[0]_i_68_n_6\,
      DI(1) => \delay_counter_reg[0]_i_68_n_7\,
      DI(0) => \delay_counter_reg[0]_i_99_n_4\,
      O(3) => \delay_counter_reg[0]_i_67_n_4\,
      O(2) => \delay_counter_reg[0]_i_67_n_5\,
      O(1) => \delay_counter_reg[0]_i_67_n_6\,
      O(0) => \delay_counter_reg[0]_i_67_n_7\,
      S(3) => \delay_counter[0]_i_100_n_0\,
      S(2) => \delay_counter[0]_i_101_n_0\,
      S(1) => \delay_counter[0]_i_102_n_0\,
      S(0) => \delay_counter[0]_i_103_n_0\
    );
\delay_counter_reg[0]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_99_n_0\,
      CO(3) => \delay_counter_reg[0]_i_68_n_0\,
      CO(2) => \delay_counter_reg[0]_i_68_n_1\,
      CO(1) => \delay_counter_reg[0]_i_68_n_2\,
      CO(0) => \delay_counter_reg[0]_i_68_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_73_n_5\,
      DI(2) => \delay_counter_reg[0]_i_73_n_6\,
      DI(1) => \delay_counter_reg[0]_i_73_n_7\,
      DI(0) => \delay_counter_reg[0]_i_104_n_4\,
      O(3) => \delay_counter_reg[0]_i_68_n_4\,
      O(2) => \delay_counter_reg[0]_i_68_n_5\,
      O(1) => \delay_counter_reg[0]_i_68_n_6\,
      O(0) => \delay_counter_reg[0]_i_68_n_7\,
      S(3) => \delay_counter[0]_i_105_n_0\,
      S(2) => \delay_counter[0]_i_106_n_0\,
      S(1) => \delay_counter[0]_i_107_n_0\,
      S(0) => \delay_counter[0]_i_108_n_0\
    );
\delay_counter_reg[0]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_104_n_0\,
      CO(3) => \delay_counter_reg[0]_i_73_n_0\,
      CO(2) => \delay_counter_reg[0]_i_73_n_1\,
      CO(1) => \delay_counter_reg[0]_i_73_n_2\,
      CO(0) => \delay_counter_reg[0]_i_73_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_78_n_5\,
      DI(2) => \delay_counter_reg[0]_i_78_n_6\,
      DI(1) => \delay_counter_reg[0]_i_78_n_7\,
      DI(0) => \delay_counter_reg[0]_i_109_n_4\,
      O(3) => \delay_counter_reg[0]_i_73_n_4\,
      O(2) => \delay_counter_reg[0]_i_73_n_5\,
      O(1) => \delay_counter_reg[0]_i_73_n_6\,
      O(0) => \delay_counter_reg[0]_i_73_n_7\,
      S(3) => \delay_counter[0]_i_110_n_0\,
      S(2) => \delay_counter[0]_i_111_n_0\,
      S(1) => \delay_counter[0]_i_112_n_0\,
      S(0) => \delay_counter[0]_i_113_n_0\
    );
\delay_counter_reg[0]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_109_n_0\,
      CO(3) => \delay_counter_reg[0]_i_78_n_0\,
      CO(2) => \delay_counter_reg[0]_i_78_n_1\,
      CO(1) => \delay_counter_reg[0]_i_78_n_2\,
      CO(0) => \delay_counter_reg[0]_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_42_n_5\,
      DI(2) => \delay_counter_reg[4]_i_42_n_6\,
      DI(1) => \delay_counter_reg[4]_i_42_n_7\,
      DI(0) => \delay_counter_reg[0]_i_114_n_4\,
      O(3) => \delay_counter_reg[0]_i_78_n_4\,
      O(2) => \delay_counter_reg[0]_i_78_n_5\,
      O(1) => \delay_counter_reg[0]_i_78_n_6\,
      O(0) => \delay_counter_reg[0]_i_78_n_7\,
      S(3) => \delay_counter[0]_i_115_n_0\,
      S(2) => \delay_counter[0]_i_116_n_0\,
      S(1) => \delay_counter[0]_i_117_n_0\,
      S(0) => \delay_counter[0]_i_118_n_0\
    );
\delay_counter_reg[0]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_119_n_0\,
      CO(3) => \delay_counter_reg[0]_i_83_n_0\,
      CO(2) => \delay_counter_reg[0]_i_83_n_1\,
      CO(1) => \delay_counter_reg[0]_i_83_n_2\,
      CO(0) => \delay_counter_reg[0]_i_83_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_67_n_5\,
      DI(2) => \delay_counter_reg[0]_i_67_n_6\,
      DI(1) => \delay_counter_reg[0]_i_67_n_7\,
      DI(0) => \delay_counter_reg[0]_i_98_n_4\,
      O(3) => \delay_counter_reg[0]_i_83_n_4\,
      O(2) => \delay_counter_reg[0]_i_83_n_5\,
      O(1) => \delay_counter_reg[0]_i_83_n_6\,
      O(0) => \delay_counter_reg[0]_i_83_n_7\,
      S(3) => \delay_counter[0]_i_120_n_0\,
      S(2) => \delay_counter[0]_i_121_n_0\,
      S(1) => \delay_counter[0]_i_122_n_0\,
      S(0) => \delay_counter[0]_i_123_n_0\
    );
\delay_counter_reg[0]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_124_n_0\,
      CO(3) => \delay_counter_reg[0]_i_88_n_0\,
      CO(2) => \delay_counter_reg[0]_i_88_n_1\,
      CO(1) => \delay_counter_reg[0]_i_88_n_2\,
      CO(0) => \delay_counter_reg[0]_i_88_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_83_n_5\,
      DI(2) => \delay_counter_reg[0]_i_83_n_6\,
      DI(1) => \delay_counter_reg[0]_i_83_n_7\,
      DI(0) => \delay_counter_reg[0]_i_119_n_4\,
      O(3) => \delay_counter_reg[0]_i_88_n_4\,
      O(2) => \delay_counter_reg[0]_i_88_n_5\,
      O(1) => \delay_counter_reg[0]_i_88_n_6\,
      O(0) => \delay_counter_reg[0]_i_88_n_7\,
      S(3) => \delay_counter[0]_i_125_n_0\,
      S(2) => \delay_counter[0]_i_126_n_0\,
      S(1) => \delay_counter[0]_i_127_n_0\,
      S(0) => \delay_counter[0]_i_128_n_0\
    );
\delay_counter_reg[0]_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_129_n_0\,
      CO(3) => \delay_counter_reg[0]_i_93_n_0\,
      CO(2) => \delay_counter_reg[0]_i_93_n_1\,
      CO(1) => \delay_counter_reg[0]_i_93_n_2\,
      CO(0) => \delay_counter_reg[0]_i_93_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_88_n_4\,
      DI(2) => \delay_counter_reg[0]_i_88_n_5\,
      DI(1) => \delay_counter_reg[0]_i_88_n_6\,
      DI(0) => \delay_counter_reg[0]_i_88_n_7\,
      O(3 downto 0) => \NLW_delay_counter_reg[0]_i_93_O_UNCONNECTED\(3 downto 0),
      S(3) => \delay_counter[0]_i_130_n_0\,
      S(2) => \delay_counter[0]_i_131_n_0\,
      S(1) => \delay_counter[0]_i_132_n_0\,
      S(0) => \delay_counter[0]_i_133_n_0\
    );
\delay_counter_reg[0]_i_98\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_134_n_0\,
      CO(3) => \delay_counter_reg[0]_i_98_n_0\,
      CO(2) => \delay_counter_reg[0]_i_98_n_1\,
      CO(1) => \delay_counter_reg[0]_i_98_n_2\,
      CO(0) => \delay_counter_reg[0]_i_98_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_99_n_5\,
      DI(2) => \delay_counter_reg[0]_i_99_n_6\,
      DI(1) => \delay_counter_reg[0]_i_99_n_7\,
      DI(0) => \delay_counter_reg[0]_i_135_n_4\,
      O(3) => \delay_counter_reg[0]_i_98_n_4\,
      O(2) => \delay_counter_reg[0]_i_98_n_5\,
      O(1) => \delay_counter_reg[0]_i_98_n_6\,
      O(0) => \delay_counter_reg[0]_i_98_n_7\,
      S(3) => \delay_counter[0]_i_136_n_0\,
      S(2) => \delay_counter[0]_i_137_n_0\,
      S(1) => \delay_counter[0]_i_138_n_0\,
      S(0) => \delay_counter[0]_i_139_n_0\
    );
\delay_counter_reg[0]_i_99\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_135_n_0\,
      CO(3) => \delay_counter_reg[0]_i_99_n_0\,
      CO(2) => \delay_counter_reg[0]_i_99_n_1\,
      CO(1) => \delay_counter_reg[0]_i_99_n_2\,
      CO(0) => \delay_counter_reg[0]_i_99_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[0]_i_104_n_5\,
      DI(2) => \delay_counter_reg[0]_i_104_n_6\,
      DI(1) => \delay_counter_reg[0]_i_104_n_7\,
      DI(0) => \delay_counter_reg[0]_i_140_n_4\,
      O(3) => \delay_counter_reg[0]_i_99_n_4\,
      O(2) => \delay_counter_reg[0]_i_99_n_5\,
      O(1) => \delay_counter_reg[0]_i_99_n_6\,
      O(0) => \delay_counter_reg[0]_i_99_n_7\,
      S(3) => \delay_counter[0]_i_141_n_0\,
      S(2) => \delay_counter[0]_i_142_n_0\,
      S(1) => \delay_counter[0]_i_143_n_0\,
      S(0) => \delay_counter[0]_i_144_n_0\
    );
\delay_counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[8]_i_1_n_5\,
      Q => delay_counter_reg(10),
      R => clear
    );
\delay_counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[8]_i_1_n_4\,
      Q => delay_counter_reg(11),
      R => clear
    );
\delay_counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[12]_i_1_n_7\,
      Q => delay_counter_reg(12),
      R => clear
    );
\delay_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_1_n_0\,
      CO(3) => \delay_counter_reg[12]_i_1_n_0\,
      CO(2) => \delay_counter_reg[12]_i_1_n_1\,
      CO(1) => \delay_counter_reg[12]_i_1_n_2\,
      CO(0) => \delay_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter[0]_i_4_n_0\,
      DI(2) => \delay_counter[0]_i_4_n_0\,
      DI(1) => \delay_counter[0]_i_4_n_0\,
      DI(0) => \delay_counter[0]_i_4_n_0\,
      O(3) => \delay_counter_reg[12]_i_1_n_4\,
      O(2) => \delay_counter_reg[12]_i_1_n_5\,
      O(1) => \delay_counter_reg[12]_i_1_n_6\,
      O(0) => \delay_counter_reg[12]_i_1_n_7\,
      S(3) => \delay_counter[12]_i_2_n_0\,
      S(2) => \delay_counter[12]_i_3_n_0\,
      S(1) => \delay_counter[12]_i_4_n_0\,
      S(0) => \delay_counter[12]_i_5_n_0\
    );
\delay_counter_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_22_n_0\,
      CO(3) => \delay_counter_reg[12]_i_10_n_0\,
      CO(2) => \delay_counter_reg[12]_i_10_n_1\,
      CO(1) => \delay_counter_reg[12]_i_10_n_2\,
      CO(0) => \delay_counter_reg[12]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_11_n_5\,
      DI(2) => \delay_counter_reg[12]_i_11_n_6\,
      DI(1) => \delay_counter_reg[12]_i_11_n_7\,
      DI(0) => \delay_counter_reg[12]_i_23_n_4\,
      O(3) => \delay_counter_reg[12]_i_10_n_4\,
      O(2) => \delay_counter_reg[12]_i_10_n_5\,
      O(1) => \delay_counter_reg[12]_i_10_n_6\,
      O(0) => \delay_counter_reg[12]_i_10_n_7\,
      S(3) => \delay_counter[12]_i_24_n_0\,
      S(2) => \delay_counter[12]_i_25_n_0\,
      S(1) => \delay_counter[12]_i_26_n_0\,
      S(0) => \delay_counter[12]_i_27_n_0\
    );
\delay_counter_reg[12]_i_102\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_137_n_0\,
      CO(3) => \delay_counter_reg[12]_i_102_n_0\,
      CO(2) => \delay_counter_reg[12]_i_102_n_1\,
      CO(1) => \delay_counter_reg[12]_i_102_n_2\,
      CO(0) => \delay_counter_reg[12]_i_102_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_107_n_5\,
      DI(2) => \delay_counter_reg[12]_i_107_n_6\,
      DI(1) => \delay_counter_reg[12]_i_107_n_7\,
      DI(0) => \delay_counter_reg[12]_i_122_n_4\,
      O(3) => \delay_counter_reg[12]_i_102_n_4\,
      O(2) => \delay_counter_reg[12]_i_102_n_5\,
      O(1) => \delay_counter_reg[12]_i_102_n_6\,
      O(0) => \delay_counter_reg[12]_i_102_n_7\,
      S(3) => \delay_counter[12]_i_123_n_0\,
      S(2) => \delay_counter[12]_i_124_n_0\,
      S(1) => \delay_counter[12]_i_125_n_0\,
      S(0) => \delay_counter[12]_i_126_n_0\
    );
\delay_counter_reg[12]_i_107\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_122_n_0\,
      CO(3) => \delay_counter_reg[12]_i_107_n_0\,
      CO(2) => \delay_counter_reg[12]_i_107_n_1\,
      CO(1) => \delay_counter_reg[12]_i_107_n_2\,
      CO(0) => \delay_counter_reg[12]_i_107_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_112_n_5\,
      DI(2) => \delay_counter_reg[12]_i_112_n_6\,
      DI(1) => \delay_counter_reg[12]_i_112_n_7\,
      DI(0) => \delay_counter_reg[12]_i_127_n_4\,
      O(3) => \delay_counter_reg[12]_i_107_n_4\,
      O(2) => \delay_counter_reg[12]_i_107_n_5\,
      O(1) => \delay_counter_reg[12]_i_107_n_6\,
      O(0) => \delay_counter_reg[12]_i_107_n_7\,
      S(3) => \delay_counter[12]_i_128_n_0\,
      S(2) => \delay_counter[12]_i_129_n_0\,
      S(1) => \delay_counter[12]_i_130_n_0\,
      S(0) => \delay_counter[12]_i_131_n_0\
    );
\delay_counter_reg[12]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_23_n_0\,
      CO(3) => \delay_counter_reg[12]_i_11_n_0\,
      CO(2) => \delay_counter_reg[12]_i_11_n_1\,
      CO(1) => \delay_counter_reg[12]_i_11_n_2\,
      CO(0) => \delay_counter_reg[12]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_17_n_5\,
      DI(2) => \delay_counter_reg[16]_i_17_n_6\,
      DI(1) => \delay_counter_reg[16]_i_17_n_7\,
      DI(0) => \delay_counter_reg[12]_i_28_n_4\,
      O(3) => \delay_counter_reg[12]_i_11_n_4\,
      O(2) => \delay_counter_reg[12]_i_11_n_5\,
      O(1) => \delay_counter_reg[12]_i_11_n_6\,
      O(0) => \delay_counter_reg[12]_i_11_n_7\,
      S(3) => \delay_counter[12]_i_29_n_0\,
      S(2) => \delay_counter[12]_i_30_n_0\,
      S(1) => \delay_counter[12]_i_31_n_0\,
      S(0) => \delay_counter[12]_i_32_n_0\
    );
\delay_counter_reg[12]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_127_n_0\,
      CO(3) => \delay_counter_reg[12]_i_112_n_0\,
      CO(2) => \delay_counter_reg[12]_i_112_n_1\,
      CO(1) => \delay_counter_reg[12]_i_112_n_2\,
      CO(0) => \delay_counter_reg[12]_i_112_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_117_n_5\,
      DI(2) => \delay_counter_reg[12]_i_117_n_6\,
      DI(1) => \delay_counter_reg[12]_i_117_n_7\,
      DI(0) => \delay_counter_reg[12]_i_132_n_4\,
      O(3) => \delay_counter_reg[12]_i_112_n_4\,
      O(2) => \delay_counter_reg[12]_i_112_n_5\,
      O(1) => \delay_counter_reg[12]_i_112_n_6\,
      O(0) => \delay_counter_reg[12]_i_112_n_7\,
      S(3) => \delay_counter[12]_i_133_n_0\,
      S(2) => \delay_counter[12]_i_134_n_0\,
      S(1) => \delay_counter[12]_i_135_n_0\,
      S(0) => \delay_counter[12]_i_136_n_0\
    );
\delay_counter_reg[12]_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_132_n_0\,
      CO(3) => \delay_counter_reg[12]_i_117_n_0\,
      CO(2) => \delay_counter_reg[12]_i_117_n_1\,
      CO(1) => \delay_counter_reg[12]_i_117_n_2\,
      CO(0) => \delay_counter_reg[12]_i_117_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_102_n_5\,
      DI(2) => \delay_counter_reg[16]_i_102_n_6\,
      DI(1) => \delay_counter_reg[16]_i_102_n_7\,
      DI(0) => \delay_counter_reg[12]_i_137_n_4\,
      O(3) => \delay_counter_reg[12]_i_117_n_4\,
      O(2) => \delay_counter_reg[12]_i_117_n_5\,
      O(1) => \delay_counter_reg[12]_i_117_n_6\,
      O(0) => \delay_counter_reg[12]_i_117_n_7\,
      S(3) => \delay_counter[12]_i_138_n_0\,
      S(2) => \delay_counter[12]_i_139_n_0\,
      S(1) => \delay_counter[12]_i_140_n_0\,
      S(0) => \delay_counter[12]_i_141_n_0\
    );
\delay_counter_reg[12]_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_157_n_0\,
      CO(3) => \delay_counter_reg[12]_i_122_n_0\,
      CO(2) => \delay_counter_reg[12]_i_122_n_1\,
      CO(1) => \delay_counter_reg[12]_i_122_n_2\,
      CO(0) => \delay_counter_reg[12]_i_122_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_127_n_5\,
      DI(2) => \delay_counter_reg[12]_i_127_n_6\,
      DI(1) => \delay_counter_reg[12]_i_127_n_7\,
      DI(0) => \delay_counter_reg[12]_i_142_n_4\,
      O(3) => \delay_counter_reg[12]_i_122_n_4\,
      O(2) => \delay_counter_reg[12]_i_122_n_5\,
      O(1) => \delay_counter_reg[12]_i_122_n_6\,
      O(0) => \delay_counter_reg[12]_i_122_n_7\,
      S(3) => \delay_counter[12]_i_143_n_0\,
      S(2) => \delay_counter[12]_i_144_n_0\,
      S(1) => \delay_counter[12]_i_145_n_0\,
      S(0) => \delay_counter[12]_i_146_n_0\
    );
\delay_counter_reg[12]_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_142_n_0\,
      CO(3) => \delay_counter_reg[12]_i_127_n_0\,
      CO(2) => \delay_counter_reg[12]_i_127_n_1\,
      CO(1) => \delay_counter_reg[12]_i_127_n_2\,
      CO(0) => \delay_counter_reg[12]_i_127_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_132_n_5\,
      DI(2) => \delay_counter_reg[12]_i_132_n_6\,
      DI(1) => \delay_counter_reg[12]_i_132_n_7\,
      DI(0) => \delay_counter_reg[12]_i_147_n_4\,
      O(3) => \delay_counter_reg[12]_i_127_n_4\,
      O(2) => \delay_counter_reg[12]_i_127_n_5\,
      O(1) => \delay_counter_reg[12]_i_127_n_6\,
      O(0) => \delay_counter_reg[12]_i_127_n_7\,
      S(3) => \delay_counter[12]_i_148_n_0\,
      S(2) => \delay_counter[12]_i_149_n_0\,
      S(1) => \delay_counter[12]_i_150_n_0\,
      S(0) => \delay_counter[12]_i_151_n_0\
    );
\delay_counter_reg[12]_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_147_n_0\,
      CO(3) => \delay_counter_reg[12]_i_132_n_0\,
      CO(2) => \delay_counter_reg[12]_i_132_n_1\,
      CO(1) => \delay_counter_reg[12]_i_132_n_2\,
      CO(0) => \delay_counter_reg[12]_i_132_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_137_n_5\,
      DI(2) => \delay_counter_reg[12]_i_137_n_6\,
      DI(1) => \delay_counter_reg[12]_i_137_n_7\,
      DI(0) => \delay_counter_reg[12]_i_152_n_4\,
      O(3) => \delay_counter_reg[12]_i_132_n_4\,
      O(2) => \delay_counter_reg[12]_i_132_n_5\,
      O(1) => \delay_counter_reg[12]_i_132_n_6\,
      O(0) => \delay_counter_reg[12]_i_132_n_7\,
      S(3) => \delay_counter[12]_i_153_n_0\,
      S(2) => \delay_counter[12]_i_154_n_0\,
      S(1) => \delay_counter[12]_i_155_n_0\,
      S(0) => \delay_counter[12]_i_156_n_0\
    );
\delay_counter_reg[12]_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_152_n_0\,
      CO(3) => \delay_counter_reg[12]_i_137_n_0\,
      CO(2) => \delay_counter_reg[12]_i_137_n_1\,
      CO(1) => \delay_counter_reg[12]_i_137_n_2\,
      CO(0) => \delay_counter_reg[12]_i_137_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_122_n_5\,
      DI(2) => \delay_counter_reg[16]_i_122_n_6\,
      DI(1) => \delay_counter_reg[16]_i_122_n_7\,
      DI(0) => \delay_counter_reg[12]_i_157_n_4\,
      O(3) => \delay_counter_reg[12]_i_137_n_4\,
      O(2) => \delay_counter_reg[12]_i_137_n_5\,
      O(1) => \delay_counter_reg[12]_i_137_n_6\,
      O(0) => \delay_counter_reg[12]_i_137_n_7\,
      S(3) => \delay_counter[12]_i_158_n_0\,
      S(2) => \delay_counter[12]_i_159_n_0\,
      S(1) => \delay_counter[12]_i_160_n_0\,
      S(0) => \delay_counter[12]_i_161_n_0\
    );
\delay_counter_reg[12]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_33_n_0\,
      CO(3) => \delay_counter_reg[12]_i_14_n_0\,
      CO(2) => \delay_counter_reg[12]_i_14_n_1\,
      CO(1) => \delay_counter_reg[12]_i_14_n_2\,
      CO(0) => \delay_counter_reg[12]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_10_n_5\,
      DI(2) => \delay_counter_reg[12]_i_10_n_6\,
      DI(1) => \delay_counter_reg[12]_i_10_n_7\,
      DI(0) => \delay_counter_reg[12]_i_22_n_4\,
      O(3) => \delay_counter_reg[12]_i_14_n_4\,
      O(2) => \delay_counter_reg[12]_i_14_n_5\,
      O(1) => \delay_counter_reg[12]_i_14_n_6\,
      O(0) => \delay_counter_reg[12]_i_14_n_7\,
      S(3) => \delay_counter[12]_i_34_n_0\,
      S(2) => \delay_counter[12]_i_35_n_0\,
      S(1) => \delay_counter[12]_i_36_n_0\,
      S(0) => \delay_counter[12]_i_37_n_0\
    );
\delay_counter_reg[12]_i_142\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[12]_i_142_n_0\,
      CO(2) => \delay_counter_reg[12]_i_142_n_1\,
      CO(1) => \delay_counter_reg[12]_i_142_n_2\,
      CO(0) => \delay_counter_reg[12]_i_142_n_3\,
      CYINIT => data(21),
      DI(3) => \delay_counter_reg[12]_i_147_n_5\,
      DI(2) => \delay_counter_reg[12]_i_147_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \delay_counter_reg[12]_i_142_n_4\,
      O(2) => \delay_counter_reg[12]_i_142_n_5\,
      O(1) => \delay_counter_reg[12]_i_142_n_6\,
      O(0) => \NLW_delay_counter_reg[12]_i_142_O_UNCONNECTED\(0),
      S(3) => \delay_counter[12]_i_162_n_0\,
      S(2) => \delay_counter[12]_i_163_n_0\,
      S(1) => \delay_counter[12]_i_164_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[12]_i_147\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[12]_i_147_n_0\,
      CO(2) => \delay_counter_reg[12]_i_147_n_1\,
      CO(1) => \delay_counter_reg[12]_i_147_n_2\,
      CO(0) => \delay_counter_reg[12]_i_147_n_3\,
      CYINIT => data(22),
      DI(3) => \delay_counter_reg[12]_i_152_n_5\,
      DI(2) => \delay_counter_reg[12]_i_152_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \delay_counter_reg[12]_i_147_n_4\,
      O(2) => \delay_counter_reg[12]_i_147_n_5\,
      O(1) => \delay_counter_reg[12]_i_147_n_6\,
      O(0) => \NLW_delay_counter_reg[12]_i_147_O_UNCONNECTED\(0),
      S(3) => \delay_counter[12]_i_165_n_0\,
      S(2) => \delay_counter[12]_i_166_n_0\,
      S(1) => \delay_counter[12]_i_167_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[12]_i_152\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[12]_i_152_n_0\,
      CO(2) => \delay_counter_reg[12]_i_152_n_1\,
      CO(1) => \delay_counter_reg[12]_i_152_n_2\,
      CO(0) => \delay_counter_reg[12]_i_152_n_3\,
      CYINIT => data(23),
      DI(3) => \delay_counter_reg[12]_i_157_n_5\,
      DI(2) => \delay_counter_reg[12]_i_157_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \delay_counter_reg[12]_i_152_n_4\,
      O(2) => \delay_counter_reg[12]_i_152_n_5\,
      O(1) => \delay_counter_reg[12]_i_152_n_6\,
      O(0) => \NLW_delay_counter_reg[12]_i_152_O_UNCONNECTED\(0),
      S(3) => \delay_counter[12]_i_168_n_0\,
      S(2) => \delay_counter[12]_i_169_n_0\,
      S(1) => \delay_counter[12]_i_170_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[12]_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[12]_i_157_n_0\,
      CO(2) => \delay_counter_reg[12]_i_157_n_1\,
      CO(1) => \delay_counter_reg[12]_i_157_n_2\,
      CO(0) => \delay_counter_reg[12]_i_157_n_3\,
      CYINIT => data(24),
      DI(3) => \delay_counter_reg[16]_i_145_n_5\,
      DI(2) => \delay_counter_reg[16]_i_145_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \delay_counter_reg[12]_i_157_n_4\,
      O(2) => \delay_counter_reg[12]_i_157_n_5\,
      O(1) => \delay_counter_reg[12]_i_157_n_6\,
      O(0) => \NLW_delay_counter_reg[12]_i_157_O_UNCONNECTED\(0),
      S(3) => \delay_counter[12]_i_171_n_0\,
      S(2) => \delay_counter[12]_i_172_n_0\,
      S(1) => \delay_counter[12]_i_173_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[12]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_28_n_0\,
      CO(3) => \delay_counter_reg[12]_i_17_n_0\,
      CO(2) => \delay_counter_reg[12]_i_17_n_1\,
      CO(1) => \delay_counter_reg[12]_i_17_n_2\,
      CO(0) => \delay_counter_reg[12]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_14_n_5\,
      DI(2) => \delay_counter_reg[12]_i_14_n_6\,
      DI(1) => \delay_counter_reg[12]_i_14_n_7\,
      DI(0) => \delay_counter_reg[12]_i_33_n_4\,
      O(3) => \delay_counter_reg[12]_i_17_n_4\,
      O(2) => \delay_counter_reg[12]_i_17_n_5\,
      O(1) => \delay_counter_reg[12]_i_17_n_6\,
      O(0) => \delay_counter_reg[12]_i_17_n_7\,
      S(3) => \delay_counter[12]_i_38_n_0\,
      S(2) => \delay_counter[12]_i_39_n_0\,
      S(1) => \delay_counter[12]_i_40_n_0\,
      S(0) => \delay_counter[12]_i_41_n_0\
    );
\delay_counter_reg[12]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_42_n_0\,
      CO(3) => \delay_counter_reg[12]_i_22_n_0\,
      CO(2) => \delay_counter_reg[12]_i_22_n_1\,
      CO(1) => \delay_counter_reg[12]_i_22_n_2\,
      CO(0) => \delay_counter_reg[12]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_23_n_5\,
      DI(2) => \delay_counter_reg[12]_i_23_n_6\,
      DI(1) => \delay_counter_reg[12]_i_23_n_7\,
      DI(0) => \delay_counter_reg[12]_i_43_n_4\,
      O(3) => \delay_counter_reg[12]_i_22_n_4\,
      O(2) => \delay_counter_reg[12]_i_22_n_5\,
      O(1) => \delay_counter_reg[12]_i_22_n_6\,
      O(0) => \delay_counter_reg[12]_i_22_n_7\,
      S(3) => \delay_counter[12]_i_44_n_0\,
      S(2) => \delay_counter[12]_i_45_n_0\,
      S(1) => \delay_counter[12]_i_46_n_0\,
      S(0) => \delay_counter[12]_i_47_n_0\
    );
\delay_counter_reg[12]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_43_n_0\,
      CO(3) => \delay_counter_reg[12]_i_23_n_0\,
      CO(2) => \delay_counter_reg[12]_i_23_n_1\,
      CO(1) => \delay_counter_reg[12]_i_23_n_2\,
      CO(0) => \delay_counter_reg[12]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_28_n_5\,
      DI(2) => \delay_counter_reg[12]_i_28_n_6\,
      DI(1) => \delay_counter_reg[12]_i_28_n_7\,
      DI(0) => \delay_counter_reg[12]_i_48_n_4\,
      O(3) => \delay_counter_reg[12]_i_23_n_4\,
      O(2) => \delay_counter_reg[12]_i_23_n_5\,
      O(1) => \delay_counter_reg[12]_i_23_n_6\,
      O(0) => \delay_counter_reg[12]_i_23_n_7\,
      S(3) => \delay_counter[12]_i_49_n_0\,
      S(2) => \delay_counter[12]_i_50_n_0\,
      S(1) => \delay_counter[12]_i_51_n_0\,
      S(0) => \delay_counter[12]_i_52_n_0\
    );
\delay_counter_reg[12]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_48_n_0\,
      CO(3) => \delay_counter_reg[12]_i_28_n_0\,
      CO(2) => \delay_counter_reg[12]_i_28_n_1\,
      CO(1) => \delay_counter_reg[12]_i_28_n_2\,
      CO(0) => \delay_counter_reg[12]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_33_n_5\,
      DI(2) => \delay_counter_reg[16]_i_33_n_6\,
      DI(1) => \delay_counter_reg[16]_i_33_n_7\,
      DI(0) => \delay_counter_reg[12]_i_53_n_4\,
      O(3) => \delay_counter_reg[12]_i_28_n_4\,
      O(2) => \delay_counter_reg[12]_i_28_n_5\,
      O(1) => \delay_counter_reg[12]_i_28_n_6\,
      O(0) => \delay_counter_reg[12]_i_28_n_7\,
      S(3) => \delay_counter[12]_i_54_n_0\,
      S(2) => \delay_counter[12]_i_55_n_0\,
      S(1) => \delay_counter[12]_i_56_n_0\,
      S(0) => \delay_counter[12]_i_57_n_0\
    );
\delay_counter_reg[12]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_53_n_0\,
      CO(3) => \delay_counter_reg[12]_i_33_n_0\,
      CO(2) => \delay_counter_reg[12]_i_33_n_1\,
      CO(1) => \delay_counter_reg[12]_i_33_n_2\,
      CO(0) => \delay_counter_reg[12]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_22_n_5\,
      DI(2) => \delay_counter_reg[12]_i_22_n_6\,
      DI(1) => \delay_counter_reg[12]_i_22_n_7\,
      DI(0) => \delay_counter_reg[12]_i_42_n_4\,
      O(3) => \delay_counter_reg[12]_i_33_n_4\,
      O(2) => \delay_counter_reg[12]_i_33_n_5\,
      O(1) => \delay_counter_reg[12]_i_33_n_6\,
      O(0) => \delay_counter_reg[12]_i_33_n_7\,
      S(3) => \delay_counter[12]_i_58_n_0\,
      S(2) => \delay_counter[12]_i_59_n_0\,
      S(1) => \delay_counter[12]_i_60_n_0\,
      S(0) => \delay_counter[12]_i_61_n_0\
    );
\delay_counter_reg[12]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_77_n_0\,
      CO(3) => \delay_counter_reg[12]_i_42_n_0\,
      CO(2) => \delay_counter_reg[12]_i_42_n_1\,
      CO(1) => \delay_counter_reg[12]_i_42_n_2\,
      CO(0) => \delay_counter_reg[12]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_43_n_5\,
      DI(2) => \delay_counter_reg[12]_i_43_n_6\,
      DI(1) => \delay_counter_reg[12]_i_43_n_7\,
      DI(0) => \delay_counter_reg[12]_i_62_n_4\,
      O(3) => \delay_counter_reg[12]_i_42_n_4\,
      O(2) => \delay_counter_reg[12]_i_42_n_5\,
      O(1) => \delay_counter_reg[12]_i_42_n_6\,
      O(0) => \delay_counter_reg[12]_i_42_n_7\,
      S(3) => \delay_counter[12]_i_63_n_0\,
      S(2) => \delay_counter[12]_i_64_n_0\,
      S(1) => \delay_counter[12]_i_65_n_0\,
      S(0) => \delay_counter[12]_i_66_n_0\
    );
\delay_counter_reg[12]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_62_n_0\,
      CO(3) => \delay_counter_reg[12]_i_43_n_0\,
      CO(2) => \delay_counter_reg[12]_i_43_n_1\,
      CO(1) => \delay_counter_reg[12]_i_43_n_2\,
      CO(0) => \delay_counter_reg[12]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_48_n_5\,
      DI(2) => \delay_counter_reg[12]_i_48_n_6\,
      DI(1) => \delay_counter_reg[12]_i_48_n_7\,
      DI(0) => \delay_counter_reg[12]_i_67_n_4\,
      O(3) => \delay_counter_reg[12]_i_43_n_4\,
      O(2) => \delay_counter_reg[12]_i_43_n_5\,
      O(1) => \delay_counter_reg[12]_i_43_n_6\,
      O(0) => \delay_counter_reg[12]_i_43_n_7\,
      S(3) => \delay_counter[12]_i_68_n_0\,
      S(2) => \delay_counter[12]_i_69_n_0\,
      S(1) => \delay_counter[12]_i_70_n_0\,
      S(0) => \delay_counter[12]_i_71_n_0\
    );
\delay_counter_reg[12]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_67_n_0\,
      CO(3) => \delay_counter_reg[12]_i_48_n_0\,
      CO(2) => \delay_counter_reg[12]_i_48_n_1\,
      CO(1) => \delay_counter_reg[12]_i_48_n_2\,
      CO(0) => \delay_counter_reg[12]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_53_n_5\,
      DI(2) => \delay_counter_reg[12]_i_53_n_6\,
      DI(1) => \delay_counter_reg[12]_i_53_n_7\,
      DI(0) => \delay_counter_reg[12]_i_72_n_4\,
      O(3) => \delay_counter_reg[12]_i_48_n_4\,
      O(2) => \delay_counter_reg[12]_i_48_n_5\,
      O(1) => \delay_counter_reg[12]_i_48_n_6\,
      O(0) => \delay_counter_reg[12]_i_48_n_7\,
      S(3) => \delay_counter[12]_i_73_n_0\,
      S(2) => \delay_counter[12]_i_74_n_0\,
      S(1) => \delay_counter[12]_i_75_n_0\,
      S(0) => \delay_counter[12]_i_76_n_0\
    );
\delay_counter_reg[12]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_72_n_0\,
      CO(3) => \delay_counter_reg[12]_i_53_n_0\,
      CO(2) => \delay_counter_reg[12]_i_53_n_1\,
      CO(1) => \delay_counter_reg[12]_i_53_n_2\,
      CO(0) => \delay_counter_reg[12]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_42_n_5\,
      DI(2) => \delay_counter_reg[16]_i_42_n_6\,
      DI(1) => \delay_counter_reg[16]_i_42_n_7\,
      DI(0) => \delay_counter_reg[12]_i_77_n_4\,
      O(3) => \delay_counter_reg[12]_i_53_n_4\,
      O(2) => \delay_counter_reg[12]_i_53_n_5\,
      O(1) => \delay_counter_reg[12]_i_53_n_6\,
      O(0) => \delay_counter_reg[12]_i_53_n_7\,
      S(3) => \delay_counter[12]_i_78_n_0\,
      S(2) => \delay_counter[12]_i_79_n_0\,
      S(1) => \delay_counter[12]_i_80_n_0\,
      S(0) => \delay_counter[12]_i_81_n_0\
    );
\delay_counter_reg[12]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_10_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[12]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(15),
      CO(0) => \delay_counter_reg[12]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(16),
      DI(0) => \delay_counter_reg[12]_i_11_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[12]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[12]_i_6_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[12]_i_12_n_0\,
      S(0) => \delay_counter[12]_i_13_n_0\
    );
\delay_counter_reg[12]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_97_n_0\,
      CO(3) => \delay_counter_reg[12]_i_62_n_0\,
      CO(2) => \delay_counter_reg[12]_i_62_n_1\,
      CO(1) => \delay_counter_reg[12]_i_62_n_2\,
      CO(0) => \delay_counter_reg[12]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_67_n_5\,
      DI(2) => \delay_counter_reg[12]_i_67_n_6\,
      DI(1) => \delay_counter_reg[12]_i_67_n_7\,
      DI(0) => \delay_counter_reg[12]_i_82_n_4\,
      O(3) => \delay_counter_reg[12]_i_62_n_4\,
      O(2) => \delay_counter_reg[12]_i_62_n_5\,
      O(1) => \delay_counter_reg[12]_i_62_n_6\,
      O(0) => \delay_counter_reg[12]_i_62_n_7\,
      S(3) => \delay_counter[12]_i_83_n_0\,
      S(2) => \delay_counter[12]_i_84_n_0\,
      S(1) => \delay_counter[12]_i_85_n_0\,
      S(0) => \delay_counter[12]_i_86_n_0\
    );
\delay_counter_reg[12]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_82_n_0\,
      CO(3) => \delay_counter_reg[12]_i_67_n_0\,
      CO(2) => \delay_counter_reg[12]_i_67_n_1\,
      CO(1) => \delay_counter_reg[12]_i_67_n_2\,
      CO(0) => \delay_counter_reg[12]_i_67_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_72_n_5\,
      DI(2) => \delay_counter_reg[12]_i_72_n_6\,
      DI(1) => \delay_counter_reg[12]_i_72_n_7\,
      DI(0) => \delay_counter_reg[12]_i_87_n_4\,
      O(3) => \delay_counter_reg[12]_i_67_n_4\,
      O(2) => \delay_counter_reg[12]_i_67_n_5\,
      O(1) => \delay_counter_reg[12]_i_67_n_6\,
      O(0) => \delay_counter_reg[12]_i_67_n_7\,
      S(3) => \delay_counter[12]_i_88_n_0\,
      S(2) => \delay_counter[12]_i_89_n_0\,
      S(1) => \delay_counter[12]_i_90_n_0\,
      S(0) => \delay_counter[12]_i_91_n_0\
    );
\delay_counter_reg[12]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_14_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[12]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(14),
      CO(0) => \delay_counter_reg[12]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(15),
      DI(0) => \delay_counter_reg[12]_i_10_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[12]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[12]_i_7_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[12]_i_15_n_0\,
      S(0) => \delay_counter[12]_i_16_n_0\
    );
\delay_counter_reg[12]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_87_n_0\,
      CO(3) => \delay_counter_reg[12]_i_72_n_0\,
      CO(2) => \delay_counter_reg[12]_i_72_n_1\,
      CO(1) => \delay_counter_reg[12]_i_72_n_2\,
      CO(0) => \delay_counter_reg[12]_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_77_n_5\,
      DI(2) => \delay_counter_reg[12]_i_77_n_6\,
      DI(1) => \delay_counter_reg[12]_i_77_n_7\,
      DI(0) => \delay_counter_reg[12]_i_92_n_4\,
      O(3) => \delay_counter_reg[12]_i_72_n_4\,
      O(2) => \delay_counter_reg[12]_i_72_n_5\,
      O(1) => \delay_counter_reg[12]_i_72_n_6\,
      O(0) => \delay_counter_reg[12]_i_72_n_7\,
      S(3) => \delay_counter[12]_i_93_n_0\,
      S(2) => \delay_counter[12]_i_94_n_0\,
      S(1) => \delay_counter[12]_i_95_n_0\,
      S(0) => \delay_counter[12]_i_96_n_0\
    );
\delay_counter_reg[12]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_92_n_0\,
      CO(3) => \delay_counter_reg[12]_i_77_n_0\,
      CO(2) => \delay_counter_reg[12]_i_77_n_1\,
      CO(1) => \delay_counter_reg[12]_i_77_n_2\,
      CO(0) => \delay_counter_reg[12]_i_77_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_62_n_5\,
      DI(2) => \delay_counter_reg[16]_i_62_n_6\,
      DI(1) => \delay_counter_reg[16]_i_62_n_7\,
      DI(0) => \delay_counter_reg[12]_i_97_n_4\,
      O(3) => \delay_counter_reg[12]_i_77_n_4\,
      O(2) => \delay_counter_reg[12]_i_77_n_5\,
      O(1) => \delay_counter_reg[12]_i_77_n_6\,
      O(0) => \delay_counter_reg[12]_i_77_n_7\,
      S(3) => \delay_counter[12]_i_98_n_0\,
      S(2) => \delay_counter[12]_i_99_n_0\,
      S(1) => \delay_counter[12]_i_100_n_0\,
      S(0) => \delay_counter[12]_i_101_n_0\
    );
\delay_counter_reg[12]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_17_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[12]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(13),
      CO(0) => \delay_counter_reg[12]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(14),
      DI(0) => \delay_counter_reg[12]_i_14_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[12]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[12]_i_8_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[12]_i_18_n_0\,
      S(0) => \delay_counter[12]_i_19_n_0\
    );
\delay_counter_reg[12]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_117_n_0\,
      CO(3) => \delay_counter_reg[12]_i_82_n_0\,
      CO(2) => \delay_counter_reg[12]_i_82_n_1\,
      CO(1) => \delay_counter_reg[12]_i_82_n_2\,
      CO(0) => \delay_counter_reg[12]_i_82_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_87_n_5\,
      DI(2) => \delay_counter_reg[12]_i_87_n_6\,
      DI(1) => \delay_counter_reg[12]_i_87_n_7\,
      DI(0) => \delay_counter_reg[12]_i_102_n_4\,
      O(3) => \delay_counter_reg[12]_i_82_n_4\,
      O(2) => \delay_counter_reg[12]_i_82_n_5\,
      O(1) => \delay_counter_reg[12]_i_82_n_6\,
      O(0) => \delay_counter_reg[12]_i_82_n_7\,
      S(3) => \delay_counter[12]_i_103_n_0\,
      S(2) => \delay_counter[12]_i_104_n_0\,
      S(1) => \delay_counter[12]_i_105_n_0\,
      S(0) => \delay_counter[12]_i_106_n_0\
    );
\delay_counter_reg[12]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_102_n_0\,
      CO(3) => \delay_counter_reg[12]_i_87_n_0\,
      CO(2) => \delay_counter_reg[12]_i_87_n_1\,
      CO(1) => \delay_counter_reg[12]_i_87_n_2\,
      CO(0) => \delay_counter_reg[12]_i_87_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_92_n_5\,
      DI(2) => \delay_counter_reg[12]_i_92_n_6\,
      DI(1) => \delay_counter_reg[12]_i_92_n_7\,
      DI(0) => \delay_counter_reg[12]_i_107_n_4\,
      O(3) => \delay_counter_reg[12]_i_87_n_4\,
      O(2) => \delay_counter_reg[12]_i_87_n_5\,
      O(1) => \delay_counter_reg[12]_i_87_n_6\,
      O(0) => \delay_counter_reg[12]_i_87_n_7\,
      S(3) => \delay_counter[12]_i_108_n_0\,
      S(2) => \delay_counter[12]_i_109_n_0\,
      S(1) => \delay_counter[12]_i_110_n_0\,
      S(0) => \delay_counter[12]_i_111_n_0\
    );
\delay_counter_reg[12]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_11_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[12]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(12),
      CO(0) => \delay_counter_reg[12]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(13),
      DI(0) => \delay_counter_reg[12]_i_17_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[12]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[12]_i_9_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[12]_i_20_n_0\,
      S(0) => \delay_counter[12]_i_21_n_0\
    );
\delay_counter_reg[12]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_107_n_0\,
      CO(3) => \delay_counter_reg[12]_i_92_n_0\,
      CO(2) => \delay_counter_reg[12]_i_92_n_1\,
      CO(1) => \delay_counter_reg[12]_i_92_n_2\,
      CO(0) => \delay_counter_reg[12]_i_92_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_97_n_5\,
      DI(2) => \delay_counter_reg[12]_i_97_n_6\,
      DI(1) => \delay_counter_reg[12]_i_97_n_7\,
      DI(0) => \delay_counter_reg[12]_i_112_n_4\,
      O(3) => \delay_counter_reg[12]_i_92_n_4\,
      O(2) => \delay_counter_reg[12]_i_92_n_5\,
      O(1) => \delay_counter_reg[12]_i_92_n_6\,
      O(0) => \delay_counter_reg[12]_i_92_n_7\,
      S(3) => \delay_counter[12]_i_113_n_0\,
      S(2) => \delay_counter[12]_i_114_n_0\,
      S(1) => \delay_counter[12]_i_115_n_0\,
      S(0) => \delay_counter[12]_i_116_n_0\
    );
\delay_counter_reg[12]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_112_n_0\,
      CO(3) => \delay_counter_reg[12]_i_97_n_0\,
      CO(2) => \delay_counter_reg[12]_i_97_n_1\,
      CO(1) => \delay_counter_reg[12]_i_97_n_2\,
      CO(0) => \delay_counter_reg[12]_i_97_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_82_n_5\,
      DI(2) => \delay_counter_reg[16]_i_82_n_6\,
      DI(1) => \delay_counter_reg[16]_i_82_n_7\,
      DI(0) => \delay_counter_reg[12]_i_117_n_4\,
      O(3) => \delay_counter_reg[12]_i_97_n_4\,
      O(2) => \delay_counter_reg[12]_i_97_n_5\,
      O(1) => \delay_counter_reg[12]_i_97_n_6\,
      O(0) => \delay_counter_reg[12]_i_97_n_7\,
      S(3) => \delay_counter[12]_i_118_n_0\,
      S(2) => \delay_counter[12]_i_119_n_0\,
      S(1) => \delay_counter[12]_i_120_n_0\,
      S(0) => \delay_counter[12]_i_121_n_0\
    );
\delay_counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[12]_i_1_n_6\,
      Q => delay_counter_reg(13),
      R => clear
    );
\delay_counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[12]_i_1_n_5\,
      Q => delay_counter_reg(14),
      R => clear
    );
\delay_counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[12]_i_1_n_4\,
      Q => delay_counter_reg(15),
      R => clear
    );
\delay_counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[16]_i_1_n_7\,
      Q => delay_counter_reg(16),
      R => clear
    );
\delay_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_1_n_0\,
      CO(3) => \delay_counter_reg[16]_i_1_n_0\,
      CO(2) => \delay_counter_reg[16]_i_1_n_1\,
      CO(1) => \delay_counter_reg[16]_i_1_n_2\,
      CO(0) => \delay_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter[0]_i_4_n_0\,
      DI(2) => \delay_counter[0]_i_4_n_0\,
      DI(1) => \delay_counter[0]_i_4_n_0\,
      DI(0) => \delay_counter[0]_i_4_n_0\,
      O(3) => \delay_counter_reg[16]_i_1_n_4\,
      O(2) => \delay_counter_reg[16]_i_1_n_5\,
      O(1) => \delay_counter_reg[16]_i_1_n_6\,
      O(0) => \delay_counter_reg[16]_i_1_n_7\,
      S(3) => \delay_counter[16]_i_2_n_0\,
      S(2) => \delay_counter[16]_i_3_n_0\,
      S(1) => \delay_counter[16]_i_4_n_0\,
      S(0) => \delay_counter[16]_i_5_n_0\
    );
\delay_counter_reg[16]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_22_n_0\,
      CO(3) => \delay_counter_reg[16]_i_10_n_0\,
      CO(2) => \delay_counter_reg[16]_i_10_n_1\,
      CO(1) => \delay_counter_reg[16]_i_10_n_2\,
      CO(0) => \delay_counter_reg[16]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_11_n_5\,
      DI(2) => \delay_counter_reg[16]_i_11_n_6\,
      DI(1) => \delay_counter_reg[16]_i_11_n_7\,
      DI(0) => \delay_counter_reg[16]_i_23_n_4\,
      O(3) => \delay_counter_reg[16]_i_10_n_4\,
      O(2) => \delay_counter_reg[16]_i_10_n_5\,
      O(1) => \delay_counter_reg[16]_i_10_n_6\,
      O(0) => \delay_counter_reg[16]_i_10_n_7\,
      S(3) => \delay_counter[16]_i_24_n_0\,
      S(2) => \delay_counter[16]_i_25_n_0\,
      S(1) => \delay_counter[16]_i_26_n_0\,
      S(0) => \delay_counter[16]_i_27_n_0\
    );
\delay_counter_reg[16]_i_102\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_137_n_0\,
      CO(3) => \delay_counter_reg[16]_i_102_n_0\,
      CO(2) => \delay_counter_reg[16]_i_102_n_1\,
      CO(1) => \delay_counter_reg[16]_i_102_n_2\,
      CO(0) => \delay_counter_reg[16]_i_102_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_107_n_5\,
      DI(2) => \delay_counter_reg[16]_i_107_n_6\,
      DI(1) => \delay_counter_reg[16]_i_107_n_7\,
      DI(0) => \delay_counter_reg[16]_i_122_n_4\,
      O(3) => \delay_counter_reg[16]_i_102_n_4\,
      O(2) => \delay_counter_reg[16]_i_102_n_5\,
      O(1) => \delay_counter_reg[16]_i_102_n_6\,
      O(0) => \delay_counter_reg[16]_i_102_n_7\,
      S(3) => \delay_counter[16]_i_123_n_0\,
      S(2) => \delay_counter[16]_i_124_n_0\,
      S(1) => \delay_counter[16]_i_125_n_0\,
      S(0) => \delay_counter[16]_i_126_n_0\
    );
\delay_counter_reg[16]_i_107\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_122_n_0\,
      CO(3) => \delay_counter_reg[16]_i_107_n_0\,
      CO(2) => \delay_counter_reg[16]_i_107_n_1\,
      CO(1) => \delay_counter_reg[16]_i_107_n_2\,
      CO(0) => \delay_counter_reg[16]_i_107_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_112_n_5\,
      DI(2) => \delay_counter_reg[16]_i_112_n_6\,
      DI(1) => \delay_counter_reg[16]_i_112_n_7\,
      DI(0) => \delay_counter_reg[16]_i_127_n_4\,
      O(3) => \delay_counter_reg[16]_i_107_n_4\,
      O(2) => \delay_counter_reg[16]_i_107_n_5\,
      O(1) => \delay_counter_reg[16]_i_107_n_6\,
      O(0) => \delay_counter_reg[16]_i_107_n_7\,
      S(3) => \delay_counter[16]_i_128_n_0\,
      S(2) => \delay_counter[16]_i_129_n_0\,
      S(1) => \delay_counter[16]_i_130_n_0\,
      S(0) => \delay_counter[16]_i_131_n_0\
    );
\delay_counter_reg[16]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_23_n_0\,
      CO(3) => \delay_counter_reg[16]_i_11_n_0\,
      CO(2) => \delay_counter_reg[16]_i_11_n_1\,
      CO(1) => \delay_counter_reg[16]_i_11_n_2\,
      CO(0) => \delay_counter_reg[16]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[20]_i_17_n_5\,
      DI(2) => \delay_counter_reg[20]_i_17_n_6\,
      DI(1) => \delay_counter_reg[20]_i_17_n_7\,
      DI(0) => \delay_counter_reg[16]_i_28_n_4\,
      O(3) => \delay_counter_reg[16]_i_11_n_4\,
      O(2) => \delay_counter_reg[16]_i_11_n_5\,
      O(1) => \delay_counter_reg[16]_i_11_n_6\,
      O(0) => \delay_counter_reg[16]_i_11_n_7\,
      S(3) => \delay_counter[16]_i_29_n_0\,
      S(2) => \delay_counter[16]_i_30_n_0\,
      S(1) => \delay_counter[16]_i_31_n_0\,
      S(0) => \delay_counter[16]_i_32_n_0\
    );
\delay_counter_reg[16]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_127_n_0\,
      CO(3) => \delay_counter_reg[16]_i_112_n_0\,
      CO(2) => \delay_counter_reg[16]_i_112_n_1\,
      CO(1) => \delay_counter_reg[16]_i_112_n_2\,
      CO(0) => \delay_counter_reg[16]_i_112_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_117_n_6\,
      DI(2) => \delay_counter_reg[16]_i_117_n_7\,
      DI(1) => \delay_counter_reg[16]_i_132_n_4\,
      DI(0) => \delay_counter_reg[16]_i_132_n_5\,
      O(3) => \delay_counter_reg[16]_i_112_n_4\,
      O(2) => \delay_counter_reg[16]_i_112_n_5\,
      O(1) => \delay_counter_reg[16]_i_112_n_6\,
      O(0) => \delay_counter_reg[16]_i_112_n_7\,
      S(3) => \delay_counter[16]_i_133_n_0\,
      S(2) => \delay_counter[16]_i_134_n_0\,
      S(1) => \delay_counter[16]_i_135_n_0\,
      S(0) => \delay_counter[16]_i_136_n_0\
    );
\delay_counter_reg[16]_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_132_n_0\,
      CO(3) => \delay_counter_reg[16]_i_117_n_0\,
      CO(2) => \delay_counter_reg[16]_i_117_n_1\,
      CO(1) => \delay_counter_reg[16]_i_117_n_2\,
      CO(0) => \delay_counter_reg[16]_i_117_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter[16]_i_137_n_0\,
      DI(2) => \delay_counter[16]_i_138_n_0\,
      DI(1) => \delay_counter[16]_i_139_n_0\,
      DI(0) => \delay_counter[16]_i_140_n_0\,
      O(3) => \delay_counter_reg[16]_i_117_n_4\,
      O(2) => \delay_counter_reg[16]_i_117_n_5\,
      O(1) => \delay_counter_reg[16]_i_117_n_6\,
      O(0) => \delay_counter_reg[16]_i_117_n_7\,
      S(3) => \delay_counter[16]_i_141_n_0\,
      S(2) => \delay_counter[16]_i_142_n_0\,
      S(1) => \delay_counter[16]_i_143_n_0\,
      S(0) => \delay_counter[16]_i_144_n_0\
    );
\delay_counter_reg[16]_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_157_n_0\,
      CO(3) => \delay_counter_reg[16]_i_122_n_0\,
      CO(2) => \delay_counter_reg[16]_i_122_n_1\,
      CO(1) => \delay_counter_reg[16]_i_122_n_2\,
      CO(0) => \delay_counter_reg[16]_i_122_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_127_n_5\,
      DI(2) => \delay_counter_reg[16]_i_127_n_6\,
      DI(1) => \delay_counter_reg[16]_i_127_n_7\,
      DI(0) => \delay_counter_reg[16]_i_145_n_4\,
      O(3) => \delay_counter_reg[16]_i_122_n_4\,
      O(2) => \delay_counter_reg[16]_i_122_n_5\,
      O(1) => \delay_counter_reg[16]_i_122_n_6\,
      O(0) => \delay_counter_reg[16]_i_122_n_7\,
      S(3) => \delay_counter[16]_i_146_n_0\,
      S(2) => \delay_counter[16]_i_147_n_0\,
      S(1) => \delay_counter[16]_i_148_n_0\,
      S(0) => \delay_counter[16]_i_149_n_0\
    );
\delay_counter_reg[16]_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_145_n_0\,
      CO(3) => \delay_counter_reg[16]_i_127_n_0\,
      CO(2) => \delay_counter_reg[16]_i_127_n_1\,
      CO(1) => \delay_counter_reg[16]_i_127_n_2\,
      CO(0) => \delay_counter_reg[16]_i_127_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_132_n_6\,
      DI(2) => \delay_counter_reg[16]_i_132_n_7\,
      DI(1) => \delay_counter_reg[16]_i_150_n_4\,
      DI(0) => \delay_counter_reg[16]_i_150_n_5\,
      O(3) => \delay_counter_reg[16]_i_127_n_4\,
      O(2) => \delay_counter_reg[16]_i_127_n_5\,
      O(1) => \delay_counter_reg[16]_i_127_n_6\,
      O(0) => \delay_counter_reg[16]_i_127_n_7\,
      S(3) => \delay_counter[16]_i_151_n_0\,
      S(2) => \delay_counter[16]_i_152_n_0\,
      S(1) => \delay_counter[16]_i_153_n_0\,
      S(0) => \delay_counter[16]_i_154_n_0\
    );
\delay_counter_reg[16]_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_150_n_0\,
      CO(3) => \delay_counter_reg[16]_i_132_n_0\,
      CO(2) => \delay_counter_reg[16]_i_132_n_1\,
      CO(1) => \delay_counter_reg[16]_i_132_n_2\,
      CO(0) => \delay_counter_reg[16]_i_132_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter[16]_i_155_n_0\,
      DI(2) => \delay_counter[16]_i_156_n_0\,
      DI(1) => \delay_counter[16]_i_157_n_0\,
      DI(0) => \delay_counter[16]_i_158_n_0\,
      O(3) => \delay_counter_reg[16]_i_132_n_4\,
      O(2) => \delay_counter_reg[16]_i_132_n_5\,
      O(1) => \delay_counter_reg[16]_i_132_n_6\,
      O(0) => \delay_counter_reg[16]_i_132_n_7\,
      S(3) => \delay_counter[16]_i_159_n_0\,
      S(2) => \delay_counter[16]_i_160_n_0\,
      S(1) => \delay_counter[16]_i_161_n_0\,
      S(0) => \delay_counter[16]_i_162_n_0\
    );
\delay_counter_reg[16]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_33_n_0\,
      CO(3) => \delay_counter_reg[16]_i_14_n_0\,
      CO(2) => \delay_counter_reg[16]_i_14_n_1\,
      CO(1) => \delay_counter_reg[16]_i_14_n_2\,
      CO(0) => \delay_counter_reg[16]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_10_n_5\,
      DI(2) => \delay_counter_reg[16]_i_10_n_6\,
      DI(1) => \delay_counter_reg[16]_i_10_n_7\,
      DI(0) => \delay_counter_reg[16]_i_22_n_4\,
      O(3) => \delay_counter_reg[16]_i_14_n_4\,
      O(2) => \delay_counter_reg[16]_i_14_n_5\,
      O(1) => \delay_counter_reg[16]_i_14_n_6\,
      O(0) => \delay_counter_reg[16]_i_14_n_7\,
      S(3) => \delay_counter[16]_i_34_n_0\,
      S(2) => \delay_counter[16]_i_35_n_0\,
      S(1) => \delay_counter[16]_i_36_n_0\,
      S(0) => \delay_counter[16]_i_37_n_0\
    );
\delay_counter_reg[16]_i_145\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[16]_i_145_n_0\,
      CO(2) => \delay_counter_reg[16]_i_145_n_1\,
      CO(1) => \delay_counter_reg[16]_i_145_n_2\,
      CO(0) => \delay_counter_reg[16]_i_145_n_3\,
      CYINIT => data(25),
      DI(3) => \delay_counter_reg[16]_i_150_n_6\,
      DI(2) => \delay_counter_reg[16]_i_150_n_7\,
      DI(1) => \delay_counter[16]_i_163_n_0\,
      DI(0) => '0',
      O(3) => \delay_counter_reg[16]_i_145_n_4\,
      O(2) => \delay_counter_reg[16]_i_145_n_5\,
      O(1) => \delay_counter_reg[16]_i_145_n_6\,
      O(0) => \NLW_delay_counter_reg[16]_i_145_O_UNCONNECTED\(0),
      S(3) => \delay_counter[16]_i_164_n_0\,
      S(2) => \delay_counter[16]_i_165_n_0\,
      S(1) => \delay_counter[16]_i_166_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[16]_i_150\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[16]_i_150_n_0\,
      CO(2) => \delay_counter_reg[16]_i_150_n_1\,
      CO(1) => \delay_counter_reg[16]_i_150_n_2\,
      CO(0) => \delay_counter_reg[16]_i_150_n_3\,
      CYINIT => '1',
      DI(3) => \delay_counter[16]_i_167_n_0\,
      DI(2) => \delay_counter[16]_i_168_n_0\,
      DI(1) => \delay_counter[16]_i_169_n_0\,
      DI(0) => \delay_counter[16]_i_170_n_0\,
      O(3) => \delay_counter_reg[16]_i_150_n_4\,
      O(2) => \delay_counter_reg[16]_i_150_n_5\,
      O(1) => \delay_counter_reg[16]_i_150_n_6\,
      O(0) => \delay_counter_reg[16]_i_150_n_7\,
      S(3) => \delay_counter[16]_i_171_n_0\,
      S(2) => \delay_counter[16]_i_172_n_0\,
      S(1) => \delay_counter[16]_i_173_n_0\,
      S(0) => \update_frequency_reg_n_0_[0]\
    );
\delay_counter_reg[16]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_28_n_0\,
      CO(3) => \delay_counter_reg[16]_i_17_n_0\,
      CO(2) => \delay_counter_reg[16]_i_17_n_1\,
      CO(1) => \delay_counter_reg[16]_i_17_n_2\,
      CO(0) => \delay_counter_reg[16]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_14_n_5\,
      DI(2) => \delay_counter_reg[16]_i_14_n_6\,
      DI(1) => \delay_counter_reg[16]_i_14_n_7\,
      DI(0) => \delay_counter_reg[16]_i_33_n_4\,
      O(3) => \delay_counter_reg[16]_i_17_n_4\,
      O(2) => \delay_counter_reg[16]_i_17_n_5\,
      O(1) => \delay_counter_reg[16]_i_17_n_6\,
      O(0) => \delay_counter_reg[16]_i_17_n_7\,
      S(3) => \delay_counter[16]_i_38_n_0\,
      S(2) => \delay_counter[16]_i_39_n_0\,
      S(1) => \delay_counter[16]_i_40_n_0\,
      S(0) => \delay_counter[16]_i_41_n_0\
    );
\delay_counter_reg[16]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_42_n_0\,
      CO(3) => \delay_counter_reg[16]_i_22_n_0\,
      CO(2) => \delay_counter_reg[16]_i_22_n_1\,
      CO(1) => \delay_counter_reg[16]_i_22_n_2\,
      CO(0) => \delay_counter_reg[16]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_23_n_5\,
      DI(2) => \delay_counter_reg[16]_i_23_n_6\,
      DI(1) => \delay_counter_reg[16]_i_23_n_7\,
      DI(0) => \delay_counter_reg[16]_i_43_n_4\,
      O(3) => \delay_counter_reg[16]_i_22_n_4\,
      O(2) => \delay_counter_reg[16]_i_22_n_5\,
      O(1) => \delay_counter_reg[16]_i_22_n_6\,
      O(0) => \delay_counter_reg[16]_i_22_n_7\,
      S(3) => \delay_counter[16]_i_44_n_0\,
      S(2) => \delay_counter[16]_i_45_n_0\,
      S(1) => \delay_counter[16]_i_46_n_0\,
      S(0) => \delay_counter[16]_i_47_n_0\
    );
\delay_counter_reg[16]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_43_n_0\,
      CO(3) => \delay_counter_reg[16]_i_23_n_0\,
      CO(2) => \delay_counter_reg[16]_i_23_n_1\,
      CO(1) => \delay_counter_reg[16]_i_23_n_2\,
      CO(0) => \delay_counter_reg[16]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_28_n_5\,
      DI(2) => \delay_counter_reg[16]_i_28_n_6\,
      DI(1) => \delay_counter_reg[16]_i_28_n_7\,
      DI(0) => \delay_counter_reg[16]_i_48_n_4\,
      O(3) => \delay_counter_reg[16]_i_23_n_4\,
      O(2) => \delay_counter_reg[16]_i_23_n_5\,
      O(1) => \delay_counter_reg[16]_i_23_n_6\,
      O(0) => \delay_counter_reg[16]_i_23_n_7\,
      S(3) => \delay_counter[16]_i_49_n_0\,
      S(2) => \delay_counter[16]_i_50_n_0\,
      S(1) => \delay_counter[16]_i_51_n_0\,
      S(0) => \delay_counter[16]_i_52_n_0\
    );
\delay_counter_reg[16]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_48_n_0\,
      CO(3) => \delay_counter_reg[16]_i_28_n_0\,
      CO(2) => \delay_counter_reg[16]_i_28_n_1\,
      CO(1) => \delay_counter_reg[16]_i_28_n_2\,
      CO(0) => \delay_counter_reg[16]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[20]_i_33_n_5\,
      DI(2) => \delay_counter_reg[20]_i_33_n_6\,
      DI(1) => \delay_counter_reg[20]_i_33_n_7\,
      DI(0) => \delay_counter_reg[16]_i_53_n_4\,
      O(3) => \delay_counter_reg[16]_i_28_n_4\,
      O(2) => \delay_counter_reg[16]_i_28_n_5\,
      O(1) => \delay_counter_reg[16]_i_28_n_6\,
      O(0) => \delay_counter_reg[16]_i_28_n_7\,
      S(3) => \delay_counter[16]_i_54_n_0\,
      S(2) => \delay_counter[16]_i_55_n_0\,
      S(1) => \delay_counter[16]_i_56_n_0\,
      S(0) => \delay_counter[16]_i_57_n_0\
    );
\delay_counter_reg[16]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_53_n_0\,
      CO(3) => \delay_counter_reg[16]_i_33_n_0\,
      CO(2) => \delay_counter_reg[16]_i_33_n_1\,
      CO(1) => \delay_counter_reg[16]_i_33_n_2\,
      CO(0) => \delay_counter_reg[16]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_22_n_5\,
      DI(2) => \delay_counter_reg[16]_i_22_n_6\,
      DI(1) => \delay_counter_reg[16]_i_22_n_7\,
      DI(0) => \delay_counter_reg[16]_i_42_n_4\,
      O(3) => \delay_counter_reg[16]_i_33_n_4\,
      O(2) => \delay_counter_reg[16]_i_33_n_5\,
      O(1) => \delay_counter_reg[16]_i_33_n_6\,
      O(0) => \delay_counter_reg[16]_i_33_n_7\,
      S(3) => \delay_counter[16]_i_58_n_0\,
      S(2) => \delay_counter[16]_i_59_n_0\,
      S(1) => \delay_counter[16]_i_60_n_0\,
      S(0) => \delay_counter[16]_i_61_n_0\
    );
\delay_counter_reg[16]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_77_n_0\,
      CO(3) => \delay_counter_reg[16]_i_42_n_0\,
      CO(2) => \delay_counter_reg[16]_i_42_n_1\,
      CO(1) => \delay_counter_reg[16]_i_42_n_2\,
      CO(0) => \delay_counter_reg[16]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_43_n_5\,
      DI(2) => \delay_counter_reg[16]_i_43_n_6\,
      DI(1) => \delay_counter_reg[16]_i_43_n_7\,
      DI(0) => \delay_counter_reg[16]_i_62_n_4\,
      O(3) => \delay_counter_reg[16]_i_42_n_4\,
      O(2) => \delay_counter_reg[16]_i_42_n_5\,
      O(1) => \delay_counter_reg[16]_i_42_n_6\,
      O(0) => \delay_counter_reg[16]_i_42_n_7\,
      S(3) => \delay_counter[16]_i_63_n_0\,
      S(2) => \delay_counter[16]_i_64_n_0\,
      S(1) => \delay_counter[16]_i_65_n_0\,
      S(0) => \delay_counter[16]_i_66_n_0\
    );
\delay_counter_reg[16]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_62_n_0\,
      CO(3) => \delay_counter_reg[16]_i_43_n_0\,
      CO(2) => \delay_counter_reg[16]_i_43_n_1\,
      CO(1) => \delay_counter_reg[16]_i_43_n_2\,
      CO(0) => \delay_counter_reg[16]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_48_n_5\,
      DI(2) => \delay_counter_reg[16]_i_48_n_6\,
      DI(1) => \delay_counter_reg[16]_i_48_n_7\,
      DI(0) => \delay_counter_reg[16]_i_67_n_4\,
      O(3) => \delay_counter_reg[16]_i_43_n_4\,
      O(2) => \delay_counter_reg[16]_i_43_n_5\,
      O(1) => \delay_counter_reg[16]_i_43_n_6\,
      O(0) => \delay_counter_reg[16]_i_43_n_7\,
      S(3) => \delay_counter[16]_i_68_n_0\,
      S(2) => \delay_counter[16]_i_69_n_0\,
      S(1) => \delay_counter[16]_i_70_n_0\,
      S(0) => \delay_counter[16]_i_71_n_0\
    );
\delay_counter_reg[16]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_67_n_0\,
      CO(3) => \delay_counter_reg[16]_i_48_n_0\,
      CO(2) => \delay_counter_reg[16]_i_48_n_1\,
      CO(1) => \delay_counter_reg[16]_i_48_n_2\,
      CO(0) => \delay_counter_reg[16]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_53_n_5\,
      DI(2) => \delay_counter_reg[16]_i_53_n_6\,
      DI(1) => \delay_counter_reg[16]_i_53_n_7\,
      DI(0) => \delay_counter_reg[16]_i_72_n_4\,
      O(3) => \delay_counter_reg[16]_i_48_n_4\,
      O(2) => \delay_counter_reg[16]_i_48_n_5\,
      O(1) => \delay_counter_reg[16]_i_48_n_6\,
      O(0) => \delay_counter_reg[16]_i_48_n_7\,
      S(3) => \delay_counter[16]_i_73_n_0\,
      S(2) => \delay_counter[16]_i_74_n_0\,
      S(1) => \delay_counter[16]_i_75_n_0\,
      S(0) => \delay_counter[16]_i_76_n_0\
    );
\delay_counter_reg[16]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_72_n_0\,
      CO(3) => \delay_counter_reg[16]_i_53_n_0\,
      CO(2) => \delay_counter_reg[16]_i_53_n_1\,
      CO(1) => \delay_counter_reg[16]_i_53_n_2\,
      CO(0) => \delay_counter_reg[16]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[20]_i_42_n_5\,
      DI(2) => \delay_counter_reg[20]_i_42_n_6\,
      DI(1) => \delay_counter_reg[20]_i_42_n_7\,
      DI(0) => \delay_counter_reg[16]_i_77_n_4\,
      O(3) => \delay_counter_reg[16]_i_53_n_4\,
      O(2) => \delay_counter_reg[16]_i_53_n_5\,
      O(1) => \delay_counter_reg[16]_i_53_n_6\,
      O(0) => \delay_counter_reg[16]_i_53_n_7\,
      S(3) => \delay_counter[16]_i_78_n_0\,
      S(2) => \delay_counter[16]_i_79_n_0\,
      S(1) => \delay_counter[16]_i_80_n_0\,
      S(0) => \delay_counter[16]_i_81_n_0\
    );
\delay_counter_reg[16]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_10_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[16]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(19),
      CO(0) => \delay_counter_reg[16]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(20),
      DI(0) => \delay_counter_reg[16]_i_11_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[16]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[16]_i_6_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[16]_i_12_n_0\,
      S(0) => \delay_counter[16]_i_13_n_0\
    );
\delay_counter_reg[16]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_97_n_0\,
      CO(3) => \delay_counter_reg[16]_i_62_n_0\,
      CO(2) => \delay_counter_reg[16]_i_62_n_1\,
      CO(1) => \delay_counter_reg[16]_i_62_n_2\,
      CO(0) => \delay_counter_reg[16]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_67_n_5\,
      DI(2) => \delay_counter_reg[16]_i_67_n_6\,
      DI(1) => \delay_counter_reg[16]_i_67_n_7\,
      DI(0) => \delay_counter_reg[16]_i_82_n_4\,
      O(3) => \delay_counter_reg[16]_i_62_n_4\,
      O(2) => \delay_counter_reg[16]_i_62_n_5\,
      O(1) => \delay_counter_reg[16]_i_62_n_6\,
      O(0) => \delay_counter_reg[16]_i_62_n_7\,
      S(3) => \delay_counter[16]_i_83_n_0\,
      S(2) => \delay_counter[16]_i_84_n_0\,
      S(1) => \delay_counter[16]_i_85_n_0\,
      S(0) => \delay_counter[16]_i_86_n_0\
    );
\delay_counter_reg[16]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_82_n_0\,
      CO(3) => \delay_counter_reg[16]_i_67_n_0\,
      CO(2) => \delay_counter_reg[16]_i_67_n_1\,
      CO(1) => \delay_counter_reg[16]_i_67_n_2\,
      CO(0) => \delay_counter_reg[16]_i_67_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_72_n_5\,
      DI(2) => \delay_counter_reg[16]_i_72_n_6\,
      DI(1) => \delay_counter_reg[16]_i_72_n_7\,
      DI(0) => \delay_counter_reg[16]_i_87_n_4\,
      O(3) => \delay_counter_reg[16]_i_67_n_4\,
      O(2) => \delay_counter_reg[16]_i_67_n_5\,
      O(1) => \delay_counter_reg[16]_i_67_n_6\,
      O(0) => \delay_counter_reg[16]_i_67_n_7\,
      S(3) => \delay_counter[16]_i_88_n_0\,
      S(2) => \delay_counter[16]_i_89_n_0\,
      S(1) => \delay_counter[16]_i_90_n_0\,
      S(0) => \delay_counter[16]_i_91_n_0\
    );
\delay_counter_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_14_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[16]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(18),
      CO(0) => \delay_counter_reg[16]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(19),
      DI(0) => \delay_counter_reg[16]_i_10_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[16]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[16]_i_7_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[16]_i_15_n_0\,
      S(0) => \delay_counter[16]_i_16_n_0\
    );
\delay_counter_reg[16]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_87_n_0\,
      CO(3) => \delay_counter_reg[16]_i_72_n_0\,
      CO(2) => \delay_counter_reg[16]_i_72_n_1\,
      CO(1) => \delay_counter_reg[16]_i_72_n_2\,
      CO(0) => \delay_counter_reg[16]_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_77_n_5\,
      DI(2) => \delay_counter_reg[16]_i_77_n_6\,
      DI(1) => \delay_counter_reg[16]_i_77_n_7\,
      DI(0) => \delay_counter_reg[16]_i_92_n_4\,
      O(3) => \delay_counter_reg[16]_i_72_n_4\,
      O(2) => \delay_counter_reg[16]_i_72_n_5\,
      O(1) => \delay_counter_reg[16]_i_72_n_6\,
      O(0) => \delay_counter_reg[16]_i_72_n_7\,
      S(3) => \delay_counter[16]_i_93_n_0\,
      S(2) => \delay_counter[16]_i_94_n_0\,
      S(1) => \delay_counter[16]_i_95_n_0\,
      S(0) => \delay_counter[16]_i_96_n_0\
    );
\delay_counter_reg[16]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_92_n_0\,
      CO(3) => \delay_counter_reg[16]_i_77_n_0\,
      CO(2) => \delay_counter_reg[16]_i_77_n_1\,
      CO(1) => \delay_counter_reg[16]_i_77_n_2\,
      CO(0) => \delay_counter_reg[16]_i_77_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[20]_i_65_n_5\,
      DI(2) => \delay_counter_reg[20]_i_65_n_6\,
      DI(1) => \delay_counter_reg[20]_i_65_n_7\,
      DI(0) => \delay_counter_reg[16]_i_97_n_4\,
      O(3) => \delay_counter_reg[16]_i_77_n_4\,
      O(2) => \delay_counter_reg[16]_i_77_n_5\,
      O(1) => \delay_counter_reg[16]_i_77_n_6\,
      O(0) => \delay_counter_reg[16]_i_77_n_7\,
      S(3) => \delay_counter[16]_i_98_n_0\,
      S(2) => \delay_counter[16]_i_99_n_0\,
      S(1) => \delay_counter[16]_i_100_n_0\,
      S(0) => \delay_counter[16]_i_101_n_0\
    );
\delay_counter_reg[16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_17_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[16]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(17),
      CO(0) => \delay_counter_reg[16]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(18),
      DI(0) => \delay_counter_reg[16]_i_14_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[16]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[16]_i_8_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[16]_i_18_n_0\,
      S(0) => \delay_counter[16]_i_19_n_0\
    );
\delay_counter_reg[16]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_117_n_0\,
      CO(3) => \delay_counter_reg[16]_i_82_n_0\,
      CO(2) => \delay_counter_reg[16]_i_82_n_1\,
      CO(1) => \delay_counter_reg[16]_i_82_n_2\,
      CO(0) => \delay_counter_reg[16]_i_82_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_87_n_5\,
      DI(2) => \delay_counter_reg[16]_i_87_n_6\,
      DI(1) => \delay_counter_reg[16]_i_87_n_7\,
      DI(0) => \delay_counter_reg[16]_i_102_n_4\,
      O(3) => \delay_counter_reg[16]_i_82_n_4\,
      O(2) => \delay_counter_reg[16]_i_82_n_5\,
      O(1) => \delay_counter_reg[16]_i_82_n_6\,
      O(0) => \delay_counter_reg[16]_i_82_n_7\,
      S(3) => \delay_counter[16]_i_103_n_0\,
      S(2) => \delay_counter[16]_i_104_n_0\,
      S(1) => \delay_counter[16]_i_105_n_0\,
      S(0) => \delay_counter[16]_i_106_n_0\
    );
\delay_counter_reg[16]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_102_n_0\,
      CO(3) => \delay_counter_reg[16]_i_87_n_0\,
      CO(2) => \delay_counter_reg[16]_i_87_n_1\,
      CO(1) => \delay_counter_reg[16]_i_87_n_2\,
      CO(0) => \delay_counter_reg[16]_i_87_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_92_n_5\,
      DI(2) => \delay_counter_reg[16]_i_92_n_6\,
      DI(1) => \delay_counter_reg[16]_i_92_n_7\,
      DI(0) => \delay_counter_reg[16]_i_107_n_4\,
      O(3) => \delay_counter_reg[16]_i_87_n_4\,
      O(2) => \delay_counter_reg[16]_i_87_n_5\,
      O(1) => \delay_counter_reg[16]_i_87_n_6\,
      O(0) => \delay_counter_reg[16]_i_87_n_7\,
      S(3) => \delay_counter[16]_i_108_n_0\,
      S(2) => \delay_counter[16]_i_109_n_0\,
      S(1) => \delay_counter[16]_i_110_n_0\,
      S(0) => \delay_counter[16]_i_111_n_0\
    );
\delay_counter_reg[16]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[12]_i_11_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[16]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(16),
      CO(0) => \delay_counter_reg[16]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(17),
      DI(0) => \delay_counter_reg[16]_i_17_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[16]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[16]_i_9_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[16]_i_20_n_0\,
      S(0) => \delay_counter[16]_i_21_n_0\
    );
\delay_counter_reg[16]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_107_n_0\,
      CO(3) => \delay_counter_reg[16]_i_92_n_0\,
      CO(2) => \delay_counter_reg[16]_i_92_n_1\,
      CO(1) => \delay_counter_reg[16]_i_92_n_2\,
      CO(0) => \delay_counter_reg[16]_i_92_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[16]_i_97_n_5\,
      DI(2) => \delay_counter_reg[16]_i_97_n_6\,
      DI(1) => \delay_counter_reg[16]_i_97_n_7\,
      DI(0) => \delay_counter_reg[16]_i_112_n_4\,
      O(3) => \delay_counter_reg[16]_i_92_n_4\,
      O(2) => \delay_counter_reg[16]_i_92_n_5\,
      O(1) => \delay_counter_reg[16]_i_92_n_6\,
      O(0) => \delay_counter_reg[16]_i_92_n_7\,
      S(3) => \delay_counter[16]_i_113_n_0\,
      S(2) => \delay_counter[16]_i_114_n_0\,
      S(1) => \delay_counter[16]_i_115_n_0\,
      S(0) => \delay_counter[16]_i_116_n_0\
    );
\delay_counter_reg[16]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_112_n_0\,
      CO(3) => \delay_counter_reg[16]_i_97_n_0\,
      CO(2) => \delay_counter_reg[16]_i_97_n_1\,
      CO(1) => \delay_counter_reg[16]_i_97_n_2\,
      CO(0) => \delay_counter_reg[16]_i_97_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[20]_i_83_n_6\,
      DI(2) => \delay_counter_reg[20]_i_83_n_7\,
      DI(1) => \delay_counter_reg[16]_i_117_n_4\,
      DI(0) => \delay_counter_reg[16]_i_117_n_5\,
      O(3) => \delay_counter_reg[16]_i_97_n_4\,
      O(2) => \delay_counter_reg[16]_i_97_n_5\,
      O(1) => \delay_counter_reg[16]_i_97_n_6\,
      O(0) => \delay_counter_reg[16]_i_97_n_7\,
      S(3) => \delay_counter[16]_i_118_n_0\,
      S(2) => \delay_counter[16]_i_119_n_0\,
      S(1) => \delay_counter[16]_i_120_n_0\,
      S(0) => \delay_counter[16]_i_121_n_0\
    );
\delay_counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[16]_i_1_n_6\,
      Q => delay_counter_reg(17),
      R => clear
    );
\delay_counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[16]_i_1_n_5\,
      Q => delay_counter_reg(18),
      R => clear
    );
\delay_counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[16]_i_1_n_4\,
      Q => delay_counter_reg(19),
      R => clear
    );
\delay_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[0]_i_2_n_6\,
      Q => delay_counter_reg(1),
      R => clear
    );
\delay_counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[20]_i_1_n_7\,
      Q => delay_counter_reg(20),
      R => clear
    );
\delay_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_1_n_0\,
      CO(3) => \delay_counter_reg[20]_i_1_n_0\,
      CO(2) => \delay_counter_reg[20]_i_1_n_1\,
      CO(1) => \delay_counter_reg[20]_i_1_n_2\,
      CO(0) => \delay_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter[0]_i_4_n_0\,
      DI(2) => \delay_counter[0]_i_4_n_0\,
      DI(1) => \delay_counter[0]_i_4_n_0\,
      DI(0) => \delay_counter[0]_i_4_n_0\,
      O(3) => \delay_counter_reg[20]_i_1_n_4\,
      O(2) => \delay_counter_reg[20]_i_1_n_5\,
      O(1) => \delay_counter_reg[20]_i_1_n_6\,
      O(0) => \delay_counter_reg[20]_i_1_n_7\,
      S(3) => \delay_counter[20]_i_2_n_0\,
      S(2) => \delay_counter[20]_i_3_n_0\,
      S(1) => \delay_counter[20]_i_4_n_0\,
      S(0) => \delay_counter[20]_i_5_n_0\
    );
\delay_counter_reg[20]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[20]_i_22_n_0\,
      CO(3) => \delay_counter_reg[20]_i_10_n_0\,
      CO(2) => \delay_counter_reg[20]_i_10_n_1\,
      CO(1) => \delay_counter_reg[20]_i_10_n_2\,
      CO(0) => \delay_counter_reg[20]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[20]_i_11_n_5\,
      DI(2) => \delay_counter_reg[20]_i_11_n_6\,
      DI(1) => \delay_counter_reg[20]_i_11_n_7\,
      DI(0) => \delay_counter_reg[20]_i_23_n_4\,
      O(3) => \delay_counter_reg[20]_i_10_n_4\,
      O(2) => \delay_counter_reg[20]_i_10_n_5\,
      O(1) => \delay_counter_reg[20]_i_10_n_6\,
      O(0) => \delay_counter_reg[20]_i_10_n_7\,
      S(3) => \delay_counter[20]_i_24_n_0\,
      S(2) => \delay_counter[20]_i_25_n_0\,
      S(1) => \delay_counter[20]_i_26_n_0\,
      S(0) => \delay_counter[20]_i_27_n_0\
    );
\delay_counter_reg[20]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[20]_i_23_n_0\,
      CO(3) => \delay_counter_reg[20]_i_11_n_0\,
      CO(2) => \delay_counter_reg[20]_i_11_n_1\,
      CO(1) => \delay_counter_reg[20]_i_11_n_2\,
      CO(0) => \delay_counter_reg[20]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[24]_i_8_n_6\,
      DI(2) => \delay_counter_reg[24]_i_8_n_7\,
      DI(1) => \delay_counter_reg[20]_i_28_n_4\,
      DI(0) => \delay_counter_reg[20]_i_28_n_5\,
      O(3) => \delay_counter_reg[20]_i_11_n_4\,
      O(2) => \delay_counter_reg[20]_i_11_n_5\,
      O(1) => \delay_counter_reg[20]_i_11_n_6\,
      O(0) => \delay_counter_reg[20]_i_11_n_7\,
      S(3) => \delay_counter[20]_i_29_n_0\,
      S(2) => \delay_counter[20]_i_30_n_0\,
      S(1) => \delay_counter[20]_i_31_n_0\,
      S(0) => \delay_counter[20]_i_32_n_0\
    );
\delay_counter_reg[20]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[20]_i_33_n_0\,
      CO(3) => \delay_counter_reg[20]_i_14_n_0\,
      CO(2) => \delay_counter_reg[20]_i_14_n_1\,
      CO(1) => \delay_counter_reg[20]_i_14_n_2\,
      CO(0) => \delay_counter_reg[20]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[20]_i_10_n_5\,
      DI(2) => \delay_counter_reg[20]_i_10_n_6\,
      DI(1) => \delay_counter_reg[20]_i_10_n_7\,
      DI(0) => \delay_counter_reg[20]_i_22_n_4\,
      O(3) => \delay_counter_reg[20]_i_14_n_4\,
      O(2) => \delay_counter_reg[20]_i_14_n_5\,
      O(1) => \delay_counter_reg[20]_i_14_n_6\,
      O(0) => \delay_counter_reg[20]_i_14_n_7\,
      S(3) => \delay_counter[20]_i_34_n_0\,
      S(2) => \delay_counter[20]_i_35_n_0\,
      S(1) => \delay_counter[20]_i_36_n_0\,
      S(0) => \delay_counter[20]_i_37_n_0\
    );
\delay_counter_reg[20]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_28_n_0\,
      CO(3) => \delay_counter_reg[20]_i_17_n_0\,
      CO(2) => \delay_counter_reg[20]_i_17_n_1\,
      CO(1) => \delay_counter_reg[20]_i_17_n_2\,
      CO(0) => \delay_counter_reg[20]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[20]_i_14_n_5\,
      DI(2) => \delay_counter_reg[20]_i_14_n_6\,
      DI(1) => \delay_counter_reg[20]_i_14_n_7\,
      DI(0) => \delay_counter_reg[20]_i_33_n_4\,
      O(3) => \delay_counter_reg[20]_i_17_n_4\,
      O(2) => \delay_counter_reg[20]_i_17_n_5\,
      O(1) => \delay_counter_reg[20]_i_17_n_6\,
      O(0) => \delay_counter_reg[20]_i_17_n_7\,
      S(3) => \delay_counter[20]_i_38_n_0\,
      S(2) => \delay_counter[20]_i_39_n_0\,
      S(1) => \delay_counter[20]_i_40_n_0\,
      S(0) => \delay_counter[20]_i_41_n_0\
    );
\delay_counter_reg[20]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[20]_i_42_n_0\,
      CO(3) => \delay_counter_reg[20]_i_22_n_0\,
      CO(2) => \delay_counter_reg[20]_i_22_n_1\,
      CO(1) => \delay_counter_reg[20]_i_22_n_2\,
      CO(0) => \delay_counter_reg[20]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[20]_i_23_n_5\,
      DI(2) => \delay_counter_reg[20]_i_23_n_6\,
      DI(1) => \delay_counter_reg[20]_i_23_n_7\,
      DI(0) => \delay_counter_reg[20]_i_43_n_4\,
      O(3) => \delay_counter_reg[20]_i_22_n_4\,
      O(2) => \delay_counter_reg[20]_i_22_n_5\,
      O(1) => \delay_counter_reg[20]_i_22_n_6\,
      O(0) => \delay_counter_reg[20]_i_22_n_7\,
      S(3) => \delay_counter[20]_i_44_n_0\,
      S(2) => \delay_counter[20]_i_45_n_0\,
      S(1) => \delay_counter[20]_i_46_n_0\,
      S(0) => \delay_counter[20]_i_47_n_0\
    );
\delay_counter_reg[20]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[20]_i_43_n_0\,
      CO(3) => \delay_counter_reg[20]_i_23_n_0\,
      CO(2) => \delay_counter_reg[20]_i_23_n_1\,
      CO(1) => \delay_counter_reg[20]_i_23_n_2\,
      CO(0) => \delay_counter_reg[20]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[20]_i_28_n_6\,
      DI(2) => \delay_counter_reg[20]_i_28_n_7\,
      DI(1) => \delay_counter_reg[20]_i_48_n_4\,
      DI(0) => \delay_counter_reg[20]_i_48_n_5\,
      O(3) => \delay_counter_reg[20]_i_23_n_4\,
      O(2) => \delay_counter_reg[20]_i_23_n_5\,
      O(1) => \delay_counter_reg[20]_i_23_n_6\,
      O(0) => \delay_counter_reg[20]_i_23_n_7\,
      S(3) => \delay_counter[20]_i_49_n_0\,
      S(2) => \delay_counter[20]_i_50_n_0\,
      S(1) => \delay_counter[20]_i_51_n_0\,
      S(0) => \delay_counter[20]_i_52_n_0\
    );
\delay_counter_reg[20]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[20]_i_48_n_0\,
      CO(3) => \delay_counter_reg[20]_i_28_n_0\,
      CO(2) => \delay_counter_reg[20]_i_28_n_1\,
      CO(1) => \delay_counter_reg[20]_i_28_n_2\,
      CO(0) => \delay_counter_reg[20]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter[20]_i_53_n_0\,
      DI(2) => \delay_counter[20]_i_54_n_0\,
      DI(1) => \delay_counter[20]_i_55_n_0\,
      DI(0) => \delay_counter[20]_i_56_n_0\,
      O(3) => \delay_counter_reg[20]_i_28_n_4\,
      O(2) => \delay_counter_reg[20]_i_28_n_5\,
      O(1) => \delay_counter_reg[20]_i_28_n_6\,
      O(0) => \delay_counter_reg[20]_i_28_n_7\,
      S(3) => \delay_counter[20]_i_57_n_0\,
      S(2) => \delay_counter[20]_i_58_n_0\,
      S(1) => \delay_counter[20]_i_59_n_0\,
      S(0) => \delay_counter[20]_i_60_n_0\
    );
\delay_counter_reg[20]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_53_n_0\,
      CO(3) => \delay_counter_reg[20]_i_33_n_0\,
      CO(2) => \delay_counter_reg[20]_i_33_n_1\,
      CO(1) => \delay_counter_reg[20]_i_33_n_2\,
      CO(0) => \delay_counter_reg[20]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[20]_i_22_n_5\,
      DI(2) => \delay_counter_reg[20]_i_22_n_6\,
      DI(1) => \delay_counter_reg[20]_i_22_n_7\,
      DI(0) => \delay_counter_reg[20]_i_42_n_4\,
      O(3) => \delay_counter_reg[20]_i_33_n_4\,
      O(2) => \delay_counter_reg[20]_i_33_n_5\,
      O(1) => \delay_counter_reg[20]_i_33_n_6\,
      O(0) => \delay_counter_reg[20]_i_33_n_7\,
      S(3) => \delay_counter[20]_i_61_n_0\,
      S(2) => \delay_counter[20]_i_62_n_0\,
      S(1) => \delay_counter[20]_i_63_n_0\,
      S(0) => \delay_counter[20]_i_64_n_0\
    );
\delay_counter_reg[20]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_77_n_0\,
      CO(3) => \delay_counter_reg[20]_i_42_n_0\,
      CO(2) => \delay_counter_reg[20]_i_42_n_1\,
      CO(1) => \delay_counter_reg[20]_i_42_n_2\,
      CO(0) => \delay_counter_reg[20]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[20]_i_43_n_5\,
      DI(2) => \delay_counter_reg[20]_i_43_n_6\,
      DI(1) => \delay_counter_reg[20]_i_43_n_7\,
      DI(0) => \delay_counter_reg[20]_i_65_n_4\,
      O(3) => \delay_counter_reg[20]_i_42_n_4\,
      O(2) => \delay_counter_reg[20]_i_42_n_5\,
      O(1) => \delay_counter_reg[20]_i_42_n_6\,
      O(0) => \delay_counter_reg[20]_i_42_n_7\,
      S(3) => \delay_counter[20]_i_66_n_0\,
      S(2) => \delay_counter[20]_i_67_n_0\,
      S(1) => \delay_counter[20]_i_68_n_0\,
      S(0) => \delay_counter[20]_i_69_n_0\
    );
\delay_counter_reg[20]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[20]_i_65_n_0\,
      CO(3) => \delay_counter_reg[20]_i_43_n_0\,
      CO(2) => \delay_counter_reg[20]_i_43_n_1\,
      CO(1) => \delay_counter_reg[20]_i_43_n_2\,
      CO(0) => \delay_counter_reg[20]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[20]_i_48_n_6\,
      DI(2) => \delay_counter_reg[20]_i_48_n_7\,
      DI(1) => \delay_counter_reg[20]_i_70_n_4\,
      DI(0) => \delay_counter_reg[20]_i_70_n_5\,
      O(3) => \delay_counter_reg[20]_i_43_n_4\,
      O(2) => \delay_counter_reg[20]_i_43_n_5\,
      O(1) => \delay_counter_reg[20]_i_43_n_6\,
      O(0) => \delay_counter_reg[20]_i_43_n_7\,
      S(3) => \delay_counter[20]_i_71_n_0\,
      S(2) => \delay_counter[20]_i_72_n_0\,
      S(1) => \delay_counter[20]_i_73_n_0\,
      S(0) => \delay_counter[20]_i_74_n_0\
    );
\delay_counter_reg[20]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[20]_i_70_n_0\,
      CO(3) => \delay_counter_reg[20]_i_48_n_0\,
      CO(2) => \delay_counter_reg[20]_i_48_n_1\,
      CO(1) => \delay_counter_reg[20]_i_48_n_2\,
      CO(0) => \delay_counter_reg[20]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter[20]_i_75_n_0\,
      DI(2) => \delay_counter[20]_i_76_n_0\,
      DI(1) => \delay_counter[20]_i_77_n_0\,
      DI(0) => \delay_counter[20]_i_78_n_0\,
      O(3) => \delay_counter_reg[20]_i_48_n_4\,
      O(2) => \delay_counter_reg[20]_i_48_n_5\,
      O(1) => \delay_counter_reg[20]_i_48_n_6\,
      O(0) => \delay_counter_reg[20]_i_48_n_7\,
      S(3) => \delay_counter[20]_i_79_n_0\,
      S(2) => \delay_counter[20]_i_80_n_0\,
      S(1) => \delay_counter[20]_i_81_n_0\,
      S(0) => \delay_counter[20]_i_82_n_0\
    );
\delay_counter_reg[20]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[20]_i_10_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[20]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(23),
      CO(0) => \delay_counter_reg[20]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(24),
      DI(0) => \delay_counter_reg[20]_i_11_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[20]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[20]_i_6_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[20]_i_12_n_0\,
      S(0) => \delay_counter[20]_i_13_n_0\
    );
\delay_counter_reg[20]_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_97_n_0\,
      CO(3) => \delay_counter_reg[20]_i_65_n_0\,
      CO(2) => \delay_counter_reg[20]_i_65_n_1\,
      CO(1) => \delay_counter_reg[20]_i_65_n_2\,
      CO(0) => \delay_counter_reg[20]_i_65_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[20]_i_70_n_6\,
      DI(2) => \delay_counter_reg[20]_i_70_n_7\,
      DI(1) => \delay_counter_reg[20]_i_83_n_4\,
      DI(0) => \delay_counter_reg[20]_i_83_n_5\,
      O(3) => \delay_counter_reg[20]_i_65_n_4\,
      O(2) => \delay_counter_reg[20]_i_65_n_5\,
      O(1) => \delay_counter_reg[20]_i_65_n_6\,
      O(0) => \delay_counter_reg[20]_i_65_n_7\,
      S(3) => \delay_counter[20]_i_84_n_0\,
      S(2) => \delay_counter[20]_i_85_n_0\,
      S(1) => \delay_counter[20]_i_86_n_0\,
      S(0) => \delay_counter[20]_i_87_n_0\
    );
\delay_counter_reg[20]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[20]_i_14_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[20]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(22),
      CO(0) => \delay_counter_reg[20]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(23),
      DI(0) => \delay_counter_reg[20]_i_10_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[20]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[20]_i_7_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[20]_i_15_n_0\,
      S(0) => \delay_counter[20]_i_16_n_0\
    );
\delay_counter_reg[20]_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[20]_i_83_n_0\,
      CO(3) => \delay_counter_reg[20]_i_70_n_0\,
      CO(2) => \delay_counter_reg[20]_i_70_n_1\,
      CO(1) => \delay_counter_reg[20]_i_70_n_2\,
      CO(0) => \delay_counter_reg[20]_i_70_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter[20]_i_88_n_0\,
      DI(2) => \delay_counter[20]_i_89_n_0\,
      DI(1) => \delay_counter[20]_i_90_n_0\,
      DI(0) => \delay_counter[20]_i_91_n_0\,
      O(3) => \delay_counter_reg[20]_i_70_n_4\,
      O(2) => \delay_counter_reg[20]_i_70_n_5\,
      O(1) => \delay_counter_reg[20]_i_70_n_6\,
      O(0) => \delay_counter_reg[20]_i_70_n_7\,
      S(3) => \delay_counter[20]_i_92_n_0\,
      S(2) => \delay_counter[20]_i_93_n_0\,
      S(1) => \delay_counter[20]_i_94_n_0\,
      S(0) => \delay_counter[20]_i_95_n_0\
    );
\delay_counter_reg[20]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[20]_i_17_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[20]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(21),
      CO(0) => \delay_counter_reg[20]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(22),
      DI(0) => \delay_counter_reg[20]_i_14_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[20]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[20]_i_8_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[20]_i_18_n_0\,
      S(0) => \delay_counter[20]_i_19_n_0\
    );
\delay_counter_reg[20]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_117_n_0\,
      CO(3) => \delay_counter_reg[20]_i_83_n_0\,
      CO(2) => \delay_counter_reg[20]_i_83_n_1\,
      CO(1) => \delay_counter_reg[20]_i_83_n_2\,
      CO(0) => \delay_counter_reg[20]_i_83_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter[20]_i_96_n_0\,
      DI(2) => \delay_counter[20]_i_97_n_0\,
      DI(1) => \delay_counter[20]_i_98_n_0\,
      DI(0) => \delay_counter[20]_i_99_n_0\,
      O(3) => \delay_counter_reg[20]_i_83_n_4\,
      O(2) => \delay_counter_reg[20]_i_83_n_5\,
      O(1) => \delay_counter_reg[20]_i_83_n_6\,
      O(0) => \delay_counter_reg[20]_i_83_n_7\,
      S(3) => \delay_counter[20]_i_100_n_0\,
      S(2) => \delay_counter[20]_i_101_n_0\,
      S(1) => \delay_counter[20]_i_102_n_0\,
      S(0) => \delay_counter[20]_i_103_n_0\
    );
\delay_counter_reg[20]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[16]_i_11_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[20]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(20),
      CO(0) => \delay_counter_reg[20]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(21),
      DI(0) => \delay_counter_reg[20]_i_17_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[20]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[20]_i_9_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[20]_i_20_n_0\,
      S(0) => \delay_counter[20]_i_21_n_0\
    );
\delay_counter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[20]_i_1_n_6\,
      Q => delay_counter_reg(21),
      R => clear
    );
\delay_counter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[20]_i_1_n_5\,
      Q => delay_counter_reg(22),
      R => clear
    );
\delay_counter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[20]_i_1_n_4\,
      Q => delay_counter_reg(23),
      R => clear
    );
\delay_counter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[24]_i_1_n_7\,
      Q => delay_counter_reg(24),
      R => clear
    );
\delay_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[20]_i_1_n_0\,
      CO(3) => \delay_counter_reg[24]_i_1_n_0\,
      CO(2) => \delay_counter_reg[24]_i_1_n_1\,
      CO(1) => \delay_counter_reg[24]_i_1_n_2\,
      CO(0) => \delay_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter[0]_i_4_n_0\,
      DI(2) => \delay_counter[0]_i_4_n_0\,
      DI(1) => \delay_counter[0]_i_4_n_0\,
      DI(0) => \delay_counter[0]_i_4_n_0\,
      O(3) => \delay_counter_reg[24]_i_1_n_4\,
      O(2) => \delay_counter_reg[24]_i_1_n_5\,
      O(1) => \delay_counter_reg[24]_i_1_n_6\,
      O(0) => \delay_counter_reg[24]_i_1_n_7\,
      S(3) => \delay_counter[24]_i_2_n_0\,
      S(2) => \delay_counter[24]_i_3_n_0\,
      S(1) => \delay_counter[24]_i_4_n_0\,
      S(0) => \delay_counter[24]_i_5_n_0\
    );
\delay_counter_reg[24]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[24]_i_8_n_0\,
      CO(3 downto 1) => \NLW_delay_counter_reg[24]_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => data(25),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_delay_counter_reg[24]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\delay_counter_reg[24]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[20]_i_11_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[24]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(24),
      CO(0) => \delay_counter_reg[24]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(25),
      DI(0) => \delay_counter_reg[24]_i_8_n_5\,
      O(3 downto 1) => \NLW_delay_counter_reg[24]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[24]_i_7_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[24]_i_9_n_0\,
      S(0) => \delay_counter[24]_i_10_n_0\
    );
\delay_counter_reg[24]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[20]_i_28_n_0\,
      CO(3) => \delay_counter_reg[24]_i_8_n_0\,
      CO(2) => \delay_counter_reg[24]_i_8_n_1\,
      CO(1) => \delay_counter_reg[24]_i_8_n_2\,
      CO(0) => \delay_counter_reg[24]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter[24]_i_11_n_0\,
      DI(2) => \delay_counter[24]_i_12_n_0\,
      DI(1) => \delay_counter[24]_i_13_n_0\,
      DI(0) => \delay_counter[24]_i_14_n_0\,
      O(3) => \delay_counter_reg[24]_i_8_n_4\,
      O(2) => \delay_counter_reg[24]_i_8_n_5\,
      O(1) => \delay_counter_reg[24]_i_8_n_6\,
      O(0) => \delay_counter_reg[24]_i_8_n_7\,
      S(3) => \delay_counter[24]_i_15_n_0\,
      S(2) => \delay_counter[24]_i_16_n_0\,
      S(1) => \delay_counter[24]_i_17_n_0\,
      S(0) => \delay_counter[24]_i_18_n_0\
    );
\delay_counter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[24]_i_1_n_6\,
      Q => delay_counter_reg(25),
      R => clear
    );
\delay_counter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[24]_i_1_n_5\,
      Q => delay_counter_reg(26),
      R => clear
    );
\delay_counter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[24]_i_1_n_4\,
      Q => delay_counter_reg(27),
      R => clear
    );
\delay_counter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[28]_i_1_n_7\,
      Q => delay_counter_reg(28),
      R => clear
    );
\delay_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_delay_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \delay_counter_reg[28]_i_1_n_1\,
      CO(1) => \delay_counter_reg[28]_i_1_n_2\,
      CO(0) => \delay_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \delay_counter[0]_i_4_n_0\,
      DI(1) => \delay_counter[0]_i_4_n_0\,
      DI(0) => \delay_counter[0]_i_4_n_0\,
      O(3) => \delay_counter_reg[28]_i_1_n_4\,
      O(2) => \delay_counter_reg[28]_i_1_n_5\,
      O(1) => \delay_counter_reg[28]_i_1_n_6\,
      O(0) => \delay_counter_reg[28]_i_1_n_7\,
      S(3) => \delay_counter[28]_i_2_n_0\,
      S(2) => \delay_counter[28]_i_3_n_0\,
      S(1) => \delay_counter[28]_i_4_n_0\,
      S(0) => \delay_counter[28]_i_5_n_0\
    );
\delay_counter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[28]_i_1_n_6\,
      Q => delay_counter_reg(29),
      R => clear
    );
\delay_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[0]_i_2_n_5\,
      Q => delay_counter_reg(2),
      R => clear
    );
\delay_counter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[28]_i_1_n_5\,
      Q => delay_counter_reg(30),
      R => clear
    );
\delay_counter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[28]_i_1_n_4\,
      Q => delay_counter_reg(31),
      R => clear
    );
\delay_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[0]_i_2_n_4\,
      Q => delay_counter_reg(3),
      R => clear
    );
\delay_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[4]_i_1_n_7\,
      Q => delay_counter_reg(4),
      R => clear
    );
\delay_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_2_n_0\,
      CO(3) => \delay_counter_reg[4]_i_1_n_0\,
      CO(2) => \delay_counter_reg[4]_i_1_n_1\,
      CO(1) => \delay_counter_reg[4]_i_1_n_2\,
      CO(0) => \delay_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter[0]_i_4_n_0\,
      DI(2) => \delay_counter[0]_i_4_n_0\,
      DI(1) => \delay_counter[0]_i_4_n_0\,
      DI(0) => \delay_counter[0]_i_4_n_0\,
      O(3) => \delay_counter_reg[4]_i_1_n_4\,
      O(2) => \delay_counter_reg[4]_i_1_n_5\,
      O(1) => \delay_counter_reg[4]_i_1_n_6\,
      O(0) => \delay_counter_reg[4]_i_1_n_7\,
      S(3) => \delay_counter[4]_i_2_n_0\,
      S(2) => \delay_counter[4]_i_3_n_0\,
      S(1) => \delay_counter[4]_i_4_n_0\,
      S(0) => \delay_counter[4]_i_5_n_0\
    );
\delay_counter_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_22_n_0\,
      CO(3) => \delay_counter_reg[4]_i_10_n_0\,
      CO(2) => \delay_counter_reg[4]_i_10_n_1\,
      CO(1) => \delay_counter_reg[4]_i_10_n_2\,
      CO(0) => \delay_counter_reg[4]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_11_n_5\,
      DI(2) => \delay_counter_reg[4]_i_11_n_6\,
      DI(1) => \delay_counter_reg[4]_i_11_n_7\,
      DI(0) => \delay_counter_reg[4]_i_23_n_4\,
      O(3) => \delay_counter_reg[4]_i_10_n_4\,
      O(2) => \delay_counter_reg[4]_i_10_n_5\,
      O(1) => \delay_counter_reg[4]_i_10_n_6\,
      O(0) => \delay_counter_reg[4]_i_10_n_7\,
      S(3) => \delay_counter[4]_i_24_n_0\,
      S(2) => \delay_counter[4]_i_25_n_0\,
      S(1) => \delay_counter[4]_i_26_n_0\,
      S(0) => \delay_counter[4]_i_27_n_0\
    );
\delay_counter_reg[4]_i_102\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_252_n_0\,
      CO(3) => \delay_counter_reg[4]_i_102_n_0\,
      CO(2) => \delay_counter_reg[4]_i_102_n_1\,
      CO(1) => \delay_counter_reg[4]_i_102_n_2\,
      CO(0) => \delay_counter_reg[4]_i_102_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_107_n_5\,
      DI(2) => \delay_counter_reg[4]_i_107_n_6\,
      DI(1) => \delay_counter_reg[4]_i_107_n_7\,
      DI(0) => \delay_counter_reg[4]_i_122_n_4\,
      O(3) => \delay_counter_reg[4]_i_102_n_4\,
      O(2) => \delay_counter_reg[4]_i_102_n_5\,
      O(1) => \delay_counter_reg[4]_i_102_n_6\,
      O(0) => \delay_counter_reg[4]_i_102_n_7\,
      S(3) => \delay_counter[4]_i_123_n_0\,
      S(2) => \delay_counter[4]_i_124_n_0\,
      S(1) => \delay_counter[4]_i_125_n_0\,
      S(0) => \delay_counter[4]_i_126_n_0\
    );
\delay_counter_reg[4]_i_107\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_122_n_0\,
      CO(3) => \delay_counter_reg[4]_i_107_n_0\,
      CO(2) => \delay_counter_reg[4]_i_107_n_1\,
      CO(1) => \delay_counter_reg[4]_i_107_n_2\,
      CO(0) => \delay_counter_reg[4]_i_107_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_112_n_5\,
      DI(2) => \delay_counter_reg[4]_i_112_n_6\,
      DI(1) => \delay_counter_reg[4]_i_112_n_7\,
      DI(0) => \delay_counter_reg[4]_i_127_n_4\,
      O(3) => \delay_counter_reg[4]_i_107_n_4\,
      O(2) => \delay_counter_reg[4]_i_107_n_5\,
      O(1) => \delay_counter_reg[4]_i_107_n_6\,
      O(0) => \delay_counter_reg[4]_i_107_n_7\,
      S(3) => \delay_counter[4]_i_128_n_0\,
      S(2) => \delay_counter[4]_i_129_n_0\,
      S(1) => \delay_counter[4]_i_130_n_0\,
      S(0) => \delay_counter[4]_i_131_n_0\
    );
\delay_counter_reg[4]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_23_n_0\,
      CO(3) => \delay_counter_reg[4]_i_11_n_0\,
      CO(2) => \delay_counter_reg[4]_i_11_n_1\,
      CO(1) => \delay_counter_reg[4]_i_11_n_2\,
      CO(0) => \delay_counter_reg[4]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_17_n_5\,
      DI(2) => \delay_counter_reg[8]_i_17_n_6\,
      DI(1) => \delay_counter_reg[8]_i_17_n_7\,
      DI(0) => \delay_counter_reg[4]_i_28_n_4\,
      O(3) => \delay_counter_reg[4]_i_11_n_4\,
      O(2) => \delay_counter_reg[4]_i_11_n_5\,
      O(1) => \delay_counter_reg[4]_i_11_n_6\,
      O(0) => \delay_counter_reg[4]_i_11_n_7\,
      S(3) => \delay_counter[4]_i_29_n_0\,
      S(2) => \delay_counter[4]_i_30_n_0\,
      S(1) => \delay_counter[4]_i_31_n_0\,
      S(0) => \delay_counter[4]_i_32_n_0\
    );
\delay_counter_reg[4]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_127_n_0\,
      CO(3) => \delay_counter_reg[4]_i_112_n_0\,
      CO(2) => \delay_counter_reg[4]_i_112_n_1\,
      CO(1) => \delay_counter_reg[4]_i_112_n_2\,
      CO(0) => \delay_counter_reg[4]_i_112_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_117_n_5\,
      DI(2) => \delay_counter_reg[4]_i_117_n_6\,
      DI(1) => \delay_counter_reg[4]_i_117_n_7\,
      DI(0) => \delay_counter_reg[4]_i_132_n_4\,
      O(3) => \delay_counter_reg[4]_i_112_n_4\,
      O(2) => \delay_counter_reg[4]_i_112_n_5\,
      O(1) => \delay_counter_reg[4]_i_112_n_6\,
      O(0) => \delay_counter_reg[4]_i_112_n_7\,
      S(3) => \delay_counter[4]_i_133_n_0\,
      S(2) => \delay_counter[4]_i_134_n_0\,
      S(1) => \delay_counter[4]_i_135_n_0\,
      S(0) => \delay_counter[4]_i_136_n_0\
    );
\delay_counter_reg[4]_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_132_n_0\,
      CO(3) => \delay_counter_reg[4]_i_117_n_0\,
      CO(2) => \delay_counter_reg[4]_i_117_n_1\,
      CO(1) => \delay_counter_reg[4]_i_117_n_2\,
      CO(0) => \delay_counter_reg[4]_i_117_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_102_n_5\,
      DI(2) => \delay_counter_reg[8]_i_102_n_6\,
      DI(1) => \delay_counter_reg[8]_i_102_n_7\,
      DI(0) => \delay_counter_reg[4]_i_137_n_4\,
      O(3) => \delay_counter_reg[4]_i_117_n_4\,
      O(2) => \delay_counter_reg[4]_i_117_n_5\,
      O(1) => \delay_counter_reg[4]_i_117_n_6\,
      O(0) => \delay_counter_reg[4]_i_117_n_7\,
      S(3) => \delay_counter[4]_i_138_n_0\,
      S(2) => \delay_counter[4]_i_139_n_0\,
      S(1) => \delay_counter[4]_i_140_n_0\,
      S(0) => \delay_counter[4]_i_141_n_0\
    );
\delay_counter_reg[4]_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_308_n_0\,
      CO(3) => \delay_counter_reg[4]_i_122_n_0\,
      CO(2) => \delay_counter_reg[4]_i_122_n_1\,
      CO(1) => \delay_counter_reg[4]_i_122_n_2\,
      CO(0) => \delay_counter_reg[4]_i_122_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_127_n_5\,
      DI(2) => \delay_counter_reg[4]_i_127_n_6\,
      DI(1) => \delay_counter_reg[4]_i_127_n_7\,
      DI(0) => \delay_counter_reg[4]_i_142_n_4\,
      O(3) => \delay_counter_reg[4]_i_122_n_4\,
      O(2) => \delay_counter_reg[4]_i_122_n_5\,
      O(1) => \delay_counter_reg[4]_i_122_n_6\,
      O(0) => \delay_counter_reg[4]_i_122_n_7\,
      S(3) => \delay_counter[4]_i_143_n_0\,
      S(2) => \delay_counter[4]_i_144_n_0\,
      S(1) => \delay_counter[4]_i_145_n_0\,
      S(0) => \delay_counter[4]_i_146_n_0\
    );
\delay_counter_reg[4]_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_142_n_0\,
      CO(3) => \delay_counter_reg[4]_i_127_n_0\,
      CO(2) => \delay_counter_reg[4]_i_127_n_1\,
      CO(1) => \delay_counter_reg[4]_i_127_n_2\,
      CO(0) => \delay_counter_reg[4]_i_127_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_132_n_5\,
      DI(2) => \delay_counter_reg[4]_i_132_n_6\,
      DI(1) => \delay_counter_reg[4]_i_132_n_7\,
      DI(0) => \delay_counter_reg[4]_i_147_n_4\,
      O(3) => \delay_counter_reg[4]_i_127_n_4\,
      O(2) => \delay_counter_reg[4]_i_127_n_5\,
      O(1) => \delay_counter_reg[4]_i_127_n_6\,
      O(0) => \delay_counter_reg[4]_i_127_n_7\,
      S(3) => \delay_counter[4]_i_148_n_0\,
      S(2) => \delay_counter[4]_i_149_n_0\,
      S(1) => \delay_counter[4]_i_150_n_0\,
      S(0) => \delay_counter[4]_i_151_n_0\
    );
\delay_counter_reg[4]_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_147_n_0\,
      CO(3) => \delay_counter_reg[4]_i_132_n_0\,
      CO(2) => \delay_counter_reg[4]_i_132_n_1\,
      CO(1) => \delay_counter_reg[4]_i_132_n_2\,
      CO(0) => \delay_counter_reg[4]_i_132_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_137_n_5\,
      DI(2) => \delay_counter_reg[4]_i_137_n_6\,
      DI(1) => \delay_counter_reg[4]_i_137_n_7\,
      DI(0) => \delay_counter_reg[4]_i_152_n_4\,
      O(3) => \delay_counter_reg[4]_i_132_n_4\,
      O(2) => \delay_counter_reg[4]_i_132_n_5\,
      O(1) => \delay_counter_reg[4]_i_132_n_6\,
      O(0) => \delay_counter_reg[4]_i_132_n_7\,
      S(3) => \delay_counter[4]_i_153_n_0\,
      S(2) => \delay_counter[4]_i_154_n_0\,
      S(1) => \delay_counter[4]_i_155_n_0\,
      S(0) => \delay_counter[4]_i_156_n_0\
    );
\delay_counter_reg[4]_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_152_n_0\,
      CO(3) => \delay_counter_reg[4]_i_137_n_0\,
      CO(2) => \delay_counter_reg[4]_i_137_n_1\,
      CO(1) => \delay_counter_reg[4]_i_137_n_2\,
      CO(0) => \delay_counter_reg[4]_i_137_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_122_n_5\,
      DI(2) => \delay_counter_reg[8]_i_122_n_6\,
      DI(1) => \delay_counter_reg[8]_i_122_n_7\,
      DI(0) => \delay_counter_reg[4]_i_157_n_4\,
      O(3) => \delay_counter_reg[4]_i_137_n_4\,
      O(2) => \delay_counter_reg[4]_i_137_n_5\,
      O(1) => \delay_counter_reg[4]_i_137_n_6\,
      O(0) => \delay_counter_reg[4]_i_137_n_7\,
      S(3) => \delay_counter[4]_i_158_n_0\,
      S(2) => \delay_counter[4]_i_159_n_0\,
      S(1) => \delay_counter[4]_i_160_n_0\,
      S(0) => \delay_counter[4]_i_161_n_0\
    );
\delay_counter_reg[4]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_33_n_0\,
      CO(3) => \delay_counter_reg[4]_i_14_n_0\,
      CO(2) => \delay_counter_reg[4]_i_14_n_1\,
      CO(1) => \delay_counter_reg[4]_i_14_n_2\,
      CO(0) => \delay_counter_reg[4]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_10_n_5\,
      DI(2) => \delay_counter_reg[4]_i_10_n_6\,
      DI(1) => \delay_counter_reg[4]_i_10_n_7\,
      DI(0) => \delay_counter_reg[4]_i_22_n_4\,
      O(3) => \delay_counter_reg[4]_i_14_n_4\,
      O(2) => \delay_counter_reg[4]_i_14_n_5\,
      O(1) => \delay_counter_reg[4]_i_14_n_6\,
      O(0) => \delay_counter_reg[4]_i_14_n_7\,
      S(3) => \delay_counter[4]_i_34_n_0\,
      S(2) => \delay_counter[4]_i_35_n_0\,
      S(1) => \delay_counter[4]_i_36_n_0\,
      S(0) => \delay_counter[4]_i_37_n_0\
    );
\delay_counter_reg[4]_i_142\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[4]_i_142_n_0\,
      CO(2) => \delay_counter_reg[4]_i_142_n_1\,
      CO(1) => \delay_counter_reg[4]_i_142_n_2\,
      CO(0) => \delay_counter_reg[4]_i_142_n_3\,
      CYINIT => data(13),
      DI(3) => \delay_counter_reg[4]_i_147_n_5\,
      DI(2) => \delay_counter_reg[4]_i_147_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \delay_counter_reg[4]_i_142_n_4\,
      O(2) => \delay_counter_reg[4]_i_142_n_5\,
      O(1) => \delay_counter_reg[4]_i_142_n_6\,
      O(0) => \NLW_delay_counter_reg[4]_i_142_O_UNCONNECTED\(0),
      S(3) => \delay_counter[4]_i_162_n_0\,
      S(2) => \delay_counter[4]_i_163_n_0\,
      S(1) => \delay_counter[4]_i_164_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[4]_i_147\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[4]_i_147_n_0\,
      CO(2) => \delay_counter_reg[4]_i_147_n_1\,
      CO(1) => \delay_counter_reg[4]_i_147_n_2\,
      CO(0) => \delay_counter_reg[4]_i_147_n_3\,
      CYINIT => data(14),
      DI(3) => \delay_counter_reg[4]_i_152_n_5\,
      DI(2) => \delay_counter_reg[4]_i_152_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \delay_counter_reg[4]_i_147_n_4\,
      O(2) => \delay_counter_reg[4]_i_147_n_5\,
      O(1) => \delay_counter_reg[4]_i_147_n_6\,
      O(0) => \NLW_delay_counter_reg[4]_i_147_O_UNCONNECTED\(0),
      S(3) => \delay_counter[4]_i_165_n_0\,
      S(2) => \delay_counter[4]_i_166_n_0\,
      S(1) => \delay_counter[4]_i_167_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[4]_i_152\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[4]_i_152_n_0\,
      CO(2) => \delay_counter_reg[4]_i_152_n_1\,
      CO(1) => \delay_counter_reg[4]_i_152_n_2\,
      CO(0) => \delay_counter_reg[4]_i_152_n_3\,
      CYINIT => data(15),
      DI(3) => \delay_counter_reg[4]_i_157_n_5\,
      DI(2) => \delay_counter_reg[4]_i_157_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \delay_counter_reg[4]_i_152_n_4\,
      O(2) => \delay_counter_reg[4]_i_152_n_5\,
      O(1) => \delay_counter_reg[4]_i_152_n_6\,
      O(0) => \NLW_delay_counter_reg[4]_i_152_O_UNCONNECTED\(0),
      S(3) => \delay_counter[4]_i_168_n_0\,
      S(2) => \delay_counter[4]_i_169_n_0\,
      S(1) => \delay_counter[4]_i_170_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[4]_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[4]_i_157_n_0\,
      CO(2) => \delay_counter_reg[4]_i_157_n_1\,
      CO(1) => \delay_counter_reg[4]_i_157_n_2\,
      CO(0) => \delay_counter_reg[4]_i_157_n_3\,
      CYINIT => data(16),
      DI(3) => \delay_counter_reg[8]_i_142_n_5\,
      DI(2) => \delay_counter_reg[8]_i_142_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \delay_counter_reg[4]_i_157_n_4\,
      O(2) => \delay_counter_reg[4]_i_157_n_5\,
      O(1) => \delay_counter_reg[4]_i_157_n_6\,
      O(0) => \NLW_delay_counter_reg[4]_i_157_O_UNCONNECTED\(0),
      S(3) => \delay_counter[4]_i_171_n_0\,
      S(2) => \delay_counter[4]_i_172_n_0\,
      S(1) => \delay_counter[4]_i_173_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[4]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_47_n_0\,
      CO(3) => \delay_counter_reg[4]_i_17_n_0\,
      CO(2) => \delay_counter_reg[4]_i_17_n_1\,
      CO(1) => \delay_counter_reg[4]_i_17_n_2\,
      CO(0) => \delay_counter_reg[4]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_14_n_5\,
      DI(2) => \delay_counter_reg[4]_i_14_n_6\,
      DI(1) => \delay_counter_reg[4]_i_14_n_7\,
      DI(0) => \delay_counter_reg[4]_i_33_n_4\,
      O(3) => \delay_counter_reg[4]_i_17_n_4\,
      O(2) => \delay_counter_reg[4]_i_17_n_5\,
      O(1) => \delay_counter_reg[4]_i_17_n_6\,
      O(0) => \delay_counter_reg[4]_i_17_n_7\,
      S(3) => \delay_counter[4]_i_38_n_0\,
      S(2) => \delay_counter[4]_i_39_n_0\,
      S(1) => \delay_counter[4]_i_40_n_0\,
      S(0) => \delay_counter[4]_i_41_n_0\
    );
\delay_counter_reg[4]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_42_n_0\,
      CO(3) => \delay_counter_reg[4]_i_22_n_0\,
      CO(2) => \delay_counter_reg[4]_i_22_n_1\,
      CO(1) => \delay_counter_reg[4]_i_22_n_2\,
      CO(0) => \delay_counter_reg[4]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_23_n_5\,
      DI(2) => \delay_counter_reg[4]_i_23_n_6\,
      DI(1) => \delay_counter_reg[4]_i_23_n_7\,
      DI(0) => \delay_counter_reg[4]_i_43_n_4\,
      O(3) => \delay_counter_reg[4]_i_22_n_4\,
      O(2) => \delay_counter_reg[4]_i_22_n_5\,
      O(1) => \delay_counter_reg[4]_i_22_n_6\,
      O(0) => \delay_counter_reg[4]_i_22_n_7\,
      S(3) => \delay_counter[4]_i_44_n_0\,
      S(2) => \delay_counter[4]_i_45_n_0\,
      S(1) => \delay_counter[4]_i_46_n_0\,
      S(0) => \delay_counter[4]_i_47_n_0\
    );
\delay_counter_reg[4]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_43_n_0\,
      CO(3) => \delay_counter_reg[4]_i_23_n_0\,
      CO(2) => \delay_counter_reg[4]_i_23_n_1\,
      CO(1) => \delay_counter_reg[4]_i_23_n_2\,
      CO(0) => \delay_counter_reg[4]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_28_n_5\,
      DI(2) => \delay_counter_reg[4]_i_28_n_6\,
      DI(1) => \delay_counter_reg[4]_i_28_n_7\,
      DI(0) => \delay_counter_reg[4]_i_48_n_4\,
      O(3) => \delay_counter_reg[4]_i_23_n_4\,
      O(2) => \delay_counter_reg[4]_i_23_n_5\,
      O(1) => \delay_counter_reg[4]_i_23_n_6\,
      O(0) => \delay_counter_reg[4]_i_23_n_7\,
      S(3) => \delay_counter[4]_i_49_n_0\,
      S(2) => \delay_counter[4]_i_50_n_0\,
      S(1) => \delay_counter[4]_i_51_n_0\,
      S(0) => \delay_counter[4]_i_52_n_0\
    );
\delay_counter_reg[4]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_48_n_0\,
      CO(3) => \delay_counter_reg[4]_i_28_n_0\,
      CO(2) => \delay_counter_reg[4]_i_28_n_1\,
      CO(1) => \delay_counter_reg[4]_i_28_n_2\,
      CO(0) => \delay_counter_reg[4]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_33_n_5\,
      DI(2) => \delay_counter_reg[8]_i_33_n_6\,
      DI(1) => \delay_counter_reg[8]_i_33_n_7\,
      DI(0) => \delay_counter_reg[4]_i_53_n_4\,
      O(3) => \delay_counter_reg[4]_i_28_n_4\,
      O(2) => \delay_counter_reg[4]_i_28_n_5\,
      O(1) => \delay_counter_reg[4]_i_28_n_6\,
      O(0) => \delay_counter_reg[4]_i_28_n_7\,
      S(3) => \delay_counter[4]_i_54_n_0\,
      S(2) => \delay_counter[4]_i_55_n_0\,
      S(1) => \delay_counter[4]_i_56_n_0\,
      S(0) => \delay_counter[4]_i_57_n_0\
    );
\delay_counter_reg[4]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_78_n_0\,
      CO(3) => \delay_counter_reg[4]_i_33_n_0\,
      CO(2) => \delay_counter_reg[4]_i_33_n_1\,
      CO(1) => \delay_counter_reg[4]_i_33_n_2\,
      CO(0) => \delay_counter_reg[4]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_22_n_5\,
      DI(2) => \delay_counter_reg[4]_i_22_n_6\,
      DI(1) => \delay_counter_reg[4]_i_22_n_7\,
      DI(0) => \delay_counter_reg[4]_i_42_n_4\,
      O(3) => \delay_counter_reg[4]_i_33_n_4\,
      O(2) => \delay_counter_reg[4]_i_33_n_5\,
      O(1) => \delay_counter_reg[4]_i_33_n_6\,
      O(0) => \delay_counter_reg[4]_i_33_n_7\,
      S(3) => \delay_counter[4]_i_58_n_0\,
      S(2) => \delay_counter[4]_i_59_n_0\,
      S(1) => \delay_counter[4]_i_60_n_0\,
      S(0) => \delay_counter[4]_i_61_n_0\
    );
\delay_counter_reg[4]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_114_n_0\,
      CO(3) => \delay_counter_reg[4]_i_42_n_0\,
      CO(2) => \delay_counter_reg[4]_i_42_n_1\,
      CO(1) => \delay_counter_reg[4]_i_42_n_2\,
      CO(0) => \delay_counter_reg[4]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_43_n_5\,
      DI(2) => \delay_counter_reg[4]_i_43_n_6\,
      DI(1) => \delay_counter_reg[4]_i_43_n_7\,
      DI(0) => \delay_counter_reg[4]_i_62_n_4\,
      O(3) => \delay_counter_reg[4]_i_42_n_4\,
      O(2) => \delay_counter_reg[4]_i_42_n_5\,
      O(1) => \delay_counter_reg[4]_i_42_n_6\,
      O(0) => \delay_counter_reg[4]_i_42_n_7\,
      S(3) => \delay_counter[4]_i_63_n_0\,
      S(2) => \delay_counter[4]_i_64_n_0\,
      S(1) => \delay_counter[4]_i_65_n_0\,
      S(0) => \delay_counter[4]_i_66_n_0\
    );
\delay_counter_reg[4]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_62_n_0\,
      CO(3) => \delay_counter_reg[4]_i_43_n_0\,
      CO(2) => \delay_counter_reg[4]_i_43_n_1\,
      CO(1) => \delay_counter_reg[4]_i_43_n_2\,
      CO(0) => \delay_counter_reg[4]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_48_n_5\,
      DI(2) => \delay_counter_reg[4]_i_48_n_6\,
      DI(1) => \delay_counter_reg[4]_i_48_n_7\,
      DI(0) => \delay_counter_reg[4]_i_67_n_4\,
      O(3) => \delay_counter_reg[4]_i_43_n_4\,
      O(2) => \delay_counter_reg[4]_i_43_n_5\,
      O(1) => \delay_counter_reg[4]_i_43_n_6\,
      O(0) => \delay_counter_reg[4]_i_43_n_7\,
      S(3) => \delay_counter[4]_i_68_n_0\,
      S(2) => \delay_counter[4]_i_69_n_0\,
      S(1) => \delay_counter[4]_i_70_n_0\,
      S(0) => \delay_counter[4]_i_71_n_0\
    );
\delay_counter_reg[4]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_67_n_0\,
      CO(3) => \delay_counter_reg[4]_i_48_n_0\,
      CO(2) => \delay_counter_reg[4]_i_48_n_1\,
      CO(1) => \delay_counter_reg[4]_i_48_n_2\,
      CO(0) => \delay_counter_reg[4]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_53_n_5\,
      DI(2) => \delay_counter_reg[4]_i_53_n_6\,
      DI(1) => \delay_counter_reg[4]_i_53_n_7\,
      DI(0) => \delay_counter_reg[4]_i_72_n_4\,
      O(3) => \delay_counter_reg[4]_i_48_n_4\,
      O(2) => \delay_counter_reg[4]_i_48_n_5\,
      O(1) => \delay_counter_reg[4]_i_48_n_6\,
      O(0) => \delay_counter_reg[4]_i_48_n_7\,
      S(3) => \delay_counter[4]_i_73_n_0\,
      S(2) => \delay_counter[4]_i_74_n_0\,
      S(1) => \delay_counter[4]_i_75_n_0\,
      S(0) => \delay_counter[4]_i_76_n_0\
    );
\delay_counter_reg[4]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_72_n_0\,
      CO(3) => \delay_counter_reg[4]_i_53_n_0\,
      CO(2) => \delay_counter_reg[4]_i_53_n_1\,
      CO(1) => \delay_counter_reg[4]_i_53_n_2\,
      CO(0) => \delay_counter_reg[4]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_42_n_5\,
      DI(2) => \delay_counter_reg[8]_i_42_n_6\,
      DI(1) => \delay_counter_reg[8]_i_42_n_7\,
      DI(0) => \delay_counter_reg[4]_i_77_n_4\,
      O(3) => \delay_counter_reg[4]_i_53_n_4\,
      O(2) => \delay_counter_reg[4]_i_53_n_5\,
      O(1) => \delay_counter_reg[4]_i_53_n_6\,
      O(0) => \delay_counter_reg[4]_i_53_n_7\,
      S(3) => \delay_counter[4]_i_78_n_0\,
      S(2) => \delay_counter[4]_i_79_n_0\,
      S(1) => \delay_counter[4]_i_80_n_0\,
      S(0) => \delay_counter[4]_i_81_n_0\
    );
\delay_counter_reg[4]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_10_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[4]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(7),
      CO(0) => \delay_counter_reg[4]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(8),
      DI(0) => \delay_counter_reg[4]_i_11_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[4]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[4]_i_6_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[4]_i_12_n_0\,
      S(0) => \delay_counter[4]_i_13_n_0\
    );
\delay_counter_reg[4]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_155_n_0\,
      CO(3) => \delay_counter_reg[4]_i_62_n_0\,
      CO(2) => \delay_counter_reg[4]_i_62_n_1\,
      CO(1) => \delay_counter_reg[4]_i_62_n_2\,
      CO(0) => \delay_counter_reg[4]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_67_n_5\,
      DI(2) => \delay_counter_reg[4]_i_67_n_6\,
      DI(1) => \delay_counter_reg[4]_i_67_n_7\,
      DI(0) => \delay_counter_reg[4]_i_82_n_4\,
      O(3) => \delay_counter_reg[4]_i_62_n_4\,
      O(2) => \delay_counter_reg[4]_i_62_n_5\,
      O(1) => \delay_counter_reg[4]_i_62_n_6\,
      O(0) => \delay_counter_reg[4]_i_62_n_7\,
      S(3) => \delay_counter[4]_i_83_n_0\,
      S(2) => \delay_counter[4]_i_84_n_0\,
      S(1) => \delay_counter[4]_i_85_n_0\,
      S(0) => \delay_counter[4]_i_86_n_0\
    );
\delay_counter_reg[4]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_82_n_0\,
      CO(3) => \delay_counter_reg[4]_i_67_n_0\,
      CO(2) => \delay_counter_reg[4]_i_67_n_1\,
      CO(1) => \delay_counter_reg[4]_i_67_n_2\,
      CO(0) => \delay_counter_reg[4]_i_67_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_72_n_5\,
      DI(2) => \delay_counter_reg[4]_i_72_n_6\,
      DI(1) => \delay_counter_reg[4]_i_72_n_7\,
      DI(0) => \delay_counter_reg[4]_i_87_n_4\,
      O(3) => \delay_counter_reg[4]_i_67_n_4\,
      O(2) => \delay_counter_reg[4]_i_67_n_5\,
      O(1) => \delay_counter_reg[4]_i_67_n_6\,
      O(0) => \delay_counter_reg[4]_i_67_n_7\,
      S(3) => \delay_counter[4]_i_88_n_0\,
      S(2) => \delay_counter[4]_i_89_n_0\,
      S(1) => \delay_counter[4]_i_90_n_0\,
      S(0) => \delay_counter[4]_i_91_n_0\
    );
\delay_counter_reg[4]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_14_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[4]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(6),
      CO(0) => \delay_counter_reg[4]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(7),
      DI(0) => \delay_counter_reg[4]_i_10_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[4]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[4]_i_7_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[4]_i_15_n_0\,
      S(0) => \delay_counter[4]_i_16_n_0\
    );
\delay_counter_reg[4]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_87_n_0\,
      CO(3) => \delay_counter_reg[4]_i_72_n_0\,
      CO(2) => \delay_counter_reg[4]_i_72_n_1\,
      CO(1) => \delay_counter_reg[4]_i_72_n_2\,
      CO(0) => \delay_counter_reg[4]_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_77_n_5\,
      DI(2) => \delay_counter_reg[4]_i_77_n_6\,
      DI(1) => \delay_counter_reg[4]_i_77_n_7\,
      DI(0) => \delay_counter_reg[4]_i_92_n_4\,
      O(3) => \delay_counter_reg[4]_i_72_n_4\,
      O(2) => \delay_counter_reg[4]_i_72_n_5\,
      O(1) => \delay_counter_reg[4]_i_72_n_6\,
      O(0) => \delay_counter_reg[4]_i_72_n_7\,
      S(3) => \delay_counter[4]_i_93_n_0\,
      S(2) => \delay_counter[4]_i_94_n_0\,
      S(1) => \delay_counter[4]_i_95_n_0\,
      S(0) => \delay_counter[4]_i_96_n_0\
    );
\delay_counter_reg[4]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_92_n_0\,
      CO(3) => \delay_counter_reg[4]_i_77_n_0\,
      CO(2) => \delay_counter_reg[4]_i_77_n_1\,
      CO(1) => \delay_counter_reg[4]_i_77_n_2\,
      CO(0) => \delay_counter_reg[4]_i_77_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_62_n_5\,
      DI(2) => \delay_counter_reg[8]_i_62_n_6\,
      DI(1) => \delay_counter_reg[8]_i_62_n_7\,
      DI(0) => \delay_counter_reg[4]_i_97_n_4\,
      O(3) => \delay_counter_reg[4]_i_77_n_4\,
      O(2) => \delay_counter_reg[4]_i_77_n_5\,
      O(1) => \delay_counter_reg[4]_i_77_n_6\,
      O(0) => \delay_counter_reg[4]_i_77_n_7\,
      S(3) => \delay_counter[4]_i_98_n_0\,
      S(2) => \delay_counter[4]_i_99_n_0\,
      S(1) => \delay_counter[4]_i_100_n_0\,
      S(0) => \delay_counter[4]_i_101_n_0\
    );
\delay_counter_reg[4]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_17_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[4]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(5),
      CO(0) => \delay_counter_reg[4]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(6),
      DI(0) => \delay_counter_reg[4]_i_14_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[4]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[4]_i_8_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[4]_i_18_n_0\,
      S(0) => \delay_counter[4]_i_19_n_0\
    );
\delay_counter_reg[4]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_201_n_0\,
      CO(3) => \delay_counter_reg[4]_i_82_n_0\,
      CO(2) => \delay_counter_reg[4]_i_82_n_1\,
      CO(1) => \delay_counter_reg[4]_i_82_n_2\,
      CO(0) => \delay_counter_reg[4]_i_82_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_87_n_5\,
      DI(2) => \delay_counter_reg[4]_i_87_n_6\,
      DI(1) => \delay_counter_reg[4]_i_87_n_7\,
      DI(0) => \delay_counter_reg[4]_i_102_n_4\,
      O(3) => \delay_counter_reg[4]_i_82_n_4\,
      O(2) => \delay_counter_reg[4]_i_82_n_5\,
      O(1) => \delay_counter_reg[4]_i_82_n_6\,
      O(0) => \delay_counter_reg[4]_i_82_n_7\,
      S(3) => \delay_counter[4]_i_103_n_0\,
      S(2) => \delay_counter[4]_i_104_n_0\,
      S(1) => \delay_counter[4]_i_105_n_0\,
      S(0) => \delay_counter[4]_i_106_n_0\
    );
\delay_counter_reg[4]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_102_n_0\,
      CO(3) => \delay_counter_reg[4]_i_87_n_0\,
      CO(2) => \delay_counter_reg[4]_i_87_n_1\,
      CO(1) => \delay_counter_reg[4]_i_87_n_2\,
      CO(0) => \delay_counter_reg[4]_i_87_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_92_n_5\,
      DI(2) => \delay_counter_reg[4]_i_92_n_6\,
      DI(1) => \delay_counter_reg[4]_i_92_n_7\,
      DI(0) => \delay_counter_reg[4]_i_107_n_4\,
      O(3) => \delay_counter_reg[4]_i_87_n_4\,
      O(2) => \delay_counter_reg[4]_i_87_n_5\,
      O(1) => \delay_counter_reg[4]_i_87_n_6\,
      O(0) => \delay_counter_reg[4]_i_87_n_7\,
      S(3) => \delay_counter[4]_i_108_n_0\,
      S(2) => \delay_counter[4]_i_109_n_0\,
      S(1) => \delay_counter[4]_i_110_n_0\,
      S(0) => \delay_counter[4]_i_111_n_0\
    );
\delay_counter_reg[4]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[0]_i_30_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[4]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(4),
      CO(0) => \delay_counter_reg[4]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(5),
      DI(0) => \delay_counter_reg[4]_i_17_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[4]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[4]_i_9_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[4]_i_20_n_0\,
      S(0) => \delay_counter[4]_i_21_n_0\
    );
\delay_counter_reg[4]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_107_n_0\,
      CO(3) => \delay_counter_reg[4]_i_92_n_0\,
      CO(2) => \delay_counter_reg[4]_i_92_n_1\,
      CO(1) => \delay_counter_reg[4]_i_92_n_2\,
      CO(0) => \delay_counter_reg[4]_i_92_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[4]_i_97_n_5\,
      DI(2) => \delay_counter_reg[4]_i_97_n_6\,
      DI(1) => \delay_counter_reg[4]_i_97_n_7\,
      DI(0) => \delay_counter_reg[4]_i_112_n_4\,
      O(3) => \delay_counter_reg[4]_i_92_n_4\,
      O(2) => \delay_counter_reg[4]_i_92_n_5\,
      O(1) => \delay_counter_reg[4]_i_92_n_6\,
      O(0) => \delay_counter_reg[4]_i_92_n_7\,
      S(3) => \delay_counter[4]_i_113_n_0\,
      S(2) => \delay_counter[4]_i_114_n_0\,
      S(1) => \delay_counter[4]_i_115_n_0\,
      S(0) => \delay_counter[4]_i_116_n_0\
    );
\delay_counter_reg[4]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_112_n_0\,
      CO(3) => \delay_counter_reg[4]_i_97_n_0\,
      CO(2) => \delay_counter_reg[4]_i_97_n_1\,
      CO(1) => \delay_counter_reg[4]_i_97_n_2\,
      CO(0) => \delay_counter_reg[4]_i_97_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_82_n_5\,
      DI(2) => \delay_counter_reg[8]_i_82_n_6\,
      DI(1) => \delay_counter_reg[8]_i_82_n_7\,
      DI(0) => \delay_counter_reg[4]_i_117_n_4\,
      O(3) => \delay_counter_reg[4]_i_97_n_4\,
      O(2) => \delay_counter_reg[4]_i_97_n_5\,
      O(1) => \delay_counter_reg[4]_i_97_n_6\,
      O(0) => \delay_counter_reg[4]_i_97_n_7\,
      S(3) => \delay_counter[4]_i_118_n_0\,
      S(2) => \delay_counter[4]_i_119_n_0\,
      S(1) => \delay_counter[4]_i_120_n_0\,
      S(0) => \delay_counter[4]_i_121_n_0\
    );
\delay_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[4]_i_1_n_6\,
      Q => delay_counter_reg(5),
      R => clear
    );
\delay_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[4]_i_1_n_5\,
      Q => delay_counter_reg(6),
      R => clear
    );
\delay_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[4]_i_1_n_4\,
      Q => delay_counter_reg(7),
      R => clear
    );
\delay_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[8]_i_1_n_7\,
      Q => delay_counter_reg(8),
      R => clear
    );
\delay_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_1_n_0\,
      CO(3) => \delay_counter_reg[8]_i_1_n_0\,
      CO(2) => \delay_counter_reg[8]_i_1_n_1\,
      CO(1) => \delay_counter_reg[8]_i_1_n_2\,
      CO(0) => \delay_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter[0]_i_4_n_0\,
      DI(2) => \delay_counter[0]_i_4_n_0\,
      DI(1) => \delay_counter[0]_i_4_n_0\,
      DI(0) => \delay_counter[0]_i_4_n_0\,
      O(3) => \delay_counter_reg[8]_i_1_n_4\,
      O(2) => \delay_counter_reg[8]_i_1_n_5\,
      O(1) => \delay_counter_reg[8]_i_1_n_6\,
      O(0) => \delay_counter_reg[8]_i_1_n_7\,
      S(3) => \delay_counter[8]_i_2_n_0\,
      S(2) => \delay_counter[8]_i_3_n_0\,
      S(1) => \delay_counter[8]_i_4_n_0\,
      S(0) => \delay_counter[8]_i_5_n_0\
    );
\delay_counter_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_22_n_0\,
      CO(3) => \delay_counter_reg[8]_i_10_n_0\,
      CO(2) => \delay_counter_reg[8]_i_10_n_1\,
      CO(1) => \delay_counter_reg[8]_i_10_n_2\,
      CO(0) => \delay_counter_reg[8]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_11_n_5\,
      DI(2) => \delay_counter_reg[8]_i_11_n_6\,
      DI(1) => \delay_counter_reg[8]_i_11_n_7\,
      DI(0) => \delay_counter_reg[8]_i_23_n_4\,
      O(3) => \delay_counter_reg[8]_i_10_n_4\,
      O(2) => \delay_counter_reg[8]_i_10_n_5\,
      O(1) => \delay_counter_reg[8]_i_10_n_6\,
      O(0) => \delay_counter_reg[8]_i_10_n_7\,
      S(3) => \delay_counter[8]_i_24_n_0\,
      S(2) => \delay_counter[8]_i_25_n_0\,
      S(1) => \delay_counter[8]_i_26_n_0\,
      S(0) => \delay_counter[8]_i_27_n_0\
    );
\delay_counter_reg[8]_i_102\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_137_n_0\,
      CO(3) => \delay_counter_reg[8]_i_102_n_0\,
      CO(2) => \delay_counter_reg[8]_i_102_n_1\,
      CO(1) => \delay_counter_reg[8]_i_102_n_2\,
      CO(0) => \delay_counter_reg[8]_i_102_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_107_n_5\,
      DI(2) => \delay_counter_reg[8]_i_107_n_6\,
      DI(1) => \delay_counter_reg[8]_i_107_n_7\,
      DI(0) => \delay_counter_reg[8]_i_122_n_4\,
      O(3) => \delay_counter_reg[8]_i_102_n_4\,
      O(2) => \delay_counter_reg[8]_i_102_n_5\,
      O(1) => \delay_counter_reg[8]_i_102_n_6\,
      O(0) => \delay_counter_reg[8]_i_102_n_7\,
      S(3) => \delay_counter[8]_i_123_n_0\,
      S(2) => \delay_counter[8]_i_124_n_0\,
      S(1) => \delay_counter[8]_i_125_n_0\,
      S(0) => \delay_counter[8]_i_126_n_0\
    );
\delay_counter_reg[8]_i_107\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_122_n_0\,
      CO(3) => \delay_counter_reg[8]_i_107_n_0\,
      CO(2) => \delay_counter_reg[8]_i_107_n_1\,
      CO(1) => \delay_counter_reg[8]_i_107_n_2\,
      CO(0) => \delay_counter_reg[8]_i_107_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_112_n_5\,
      DI(2) => \delay_counter_reg[8]_i_112_n_6\,
      DI(1) => \delay_counter_reg[8]_i_112_n_7\,
      DI(0) => \delay_counter_reg[8]_i_127_n_4\,
      O(3) => \delay_counter_reg[8]_i_107_n_4\,
      O(2) => \delay_counter_reg[8]_i_107_n_5\,
      O(1) => \delay_counter_reg[8]_i_107_n_6\,
      O(0) => \delay_counter_reg[8]_i_107_n_7\,
      S(3) => \delay_counter[8]_i_128_n_0\,
      S(2) => \delay_counter[8]_i_129_n_0\,
      S(1) => \delay_counter[8]_i_130_n_0\,
      S(0) => \delay_counter[8]_i_131_n_0\
    );
\delay_counter_reg[8]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_23_n_0\,
      CO(3) => \delay_counter_reg[8]_i_11_n_0\,
      CO(2) => \delay_counter_reg[8]_i_11_n_1\,
      CO(1) => \delay_counter_reg[8]_i_11_n_2\,
      CO(0) => \delay_counter_reg[8]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_17_n_5\,
      DI(2) => \delay_counter_reg[12]_i_17_n_6\,
      DI(1) => \delay_counter_reg[12]_i_17_n_7\,
      DI(0) => \delay_counter_reg[8]_i_28_n_4\,
      O(3) => \delay_counter_reg[8]_i_11_n_4\,
      O(2) => \delay_counter_reg[8]_i_11_n_5\,
      O(1) => \delay_counter_reg[8]_i_11_n_6\,
      O(0) => \delay_counter_reg[8]_i_11_n_7\,
      S(3) => \delay_counter[8]_i_29_n_0\,
      S(2) => \delay_counter[8]_i_30_n_0\,
      S(1) => \delay_counter[8]_i_31_n_0\,
      S(0) => \delay_counter[8]_i_32_n_0\
    );
\delay_counter_reg[8]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_127_n_0\,
      CO(3) => \delay_counter_reg[8]_i_112_n_0\,
      CO(2) => \delay_counter_reg[8]_i_112_n_1\,
      CO(1) => \delay_counter_reg[8]_i_112_n_2\,
      CO(0) => \delay_counter_reg[8]_i_112_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_117_n_5\,
      DI(2) => \delay_counter_reg[8]_i_117_n_6\,
      DI(1) => \delay_counter_reg[8]_i_117_n_7\,
      DI(0) => \delay_counter_reg[8]_i_132_n_4\,
      O(3) => \delay_counter_reg[8]_i_112_n_4\,
      O(2) => \delay_counter_reg[8]_i_112_n_5\,
      O(1) => \delay_counter_reg[8]_i_112_n_6\,
      O(0) => \delay_counter_reg[8]_i_112_n_7\,
      S(3) => \delay_counter[8]_i_133_n_0\,
      S(2) => \delay_counter[8]_i_134_n_0\,
      S(1) => \delay_counter[8]_i_135_n_0\,
      S(0) => \delay_counter[8]_i_136_n_0\
    );
\delay_counter_reg[8]_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_132_n_0\,
      CO(3) => \delay_counter_reg[8]_i_117_n_0\,
      CO(2) => \delay_counter_reg[8]_i_117_n_1\,
      CO(1) => \delay_counter_reg[8]_i_117_n_2\,
      CO(0) => \delay_counter_reg[8]_i_117_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_102_n_5\,
      DI(2) => \delay_counter_reg[12]_i_102_n_6\,
      DI(1) => \delay_counter_reg[12]_i_102_n_7\,
      DI(0) => \delay_counter_reg[8]_i_137_n_4\,
      O(3) => \delay_counter_reg[8]_i_117_n_4\,
      O(2) => \delay_counter_reg[8]_i_117_n_5\,
      O(1) => \delay_counter_reg[8]_i_117_n_6\,
      O(0) => \delay_counter_reg[8]_i_117_n_7\,
      S(3) => \delay_counter[8]_i_138_n_0\,
      S(2) => \delay_counter[8]_i_139_n_0\,
      S(1) => \delay_counter[8]_i_140_n_0\,
      S(0) => \delay_counter[8]_i_141_n_0\
    );
\delay_counter_reg[8]_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_157_n_0\,
      CO(3) => \delay_counter_reg[8]_i_122_n_0\,
      CO(2) => \delay_counter_reg[8]_i_122_n_1\,
      CO(1) => \delay_counter_reg[8]_i_122_n_2\,
      CO(0) => \delay_counter_reg[8]_i_122_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_127_n_5\,
      DI(2) => \delay_counter_reg[8]_i_127_n_6\,
      DI(1) => \delay_counter_reg[8]_i_127_n_7\,
      DI(0) => \delay_counter_reg[8]_i_142_n_4\,
      O(3) => \delay_counter_reg[8]_i_122_n_4\,
      O(2) => \delay_counter_reg[8]_i_122_n_5\,
      O(1) => \delay_counter_reg[8]_i_122_n_6\,
      O(0) => \delay_counter_reg[8]_i_122_n_7\,
      S(3) => \delay_counter[8]_i_143_n_0\,
      S(2) => \delay_counter[8]_i_144_n_0\,
      S(1) => \delay_counter[8]_i_145_n_0\,
      S(0) => \delay_counter[8]_i_146_n_0\
    );
\delay_counter_reg[8]_i_127\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_142_n_0\,
      CO(3) => \delay_counter_reg[8]_i_127_n_0\,
      CO(2) => \delay_counter_reg[8]_i_127_n_1\,
      CO(1) => \delay_counter_reg[8]_i_127_n_2\,
      CO(0) => \delay_counter_reg[8]_i_127_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_132_n_5\,
      DI(2) => \delay_counter_reg[8]_i_132_n_6\,
      DI(1) => \delay_counter_reg[8]_i_132_n_7\,
      DI(0) => \delay_counter_reg[8]_i_147_n_4\,
      O(3) => \delay_counter_reg[8]_i_127_n_4\,
      O(2) => \delay_counter_reg[8]_i_127_n_5\,
      O(1) => \delay_counter_reg[8]_i_127_n_6\,
      O(0) => \delay_counter_reg[8]_i_127_n_7\,
      S(3) => \delay_counter[8]_i_148_n_0\,
      S(2) => \delay_counter[8]_i_149_n_0\,
      S(1) => \delay_counter[8]_i_150_n_0\,
      S(0) => \delay_counter[8]_i_151_n_0\
    );
\delay_counter_reg[8]_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_147_n_0\,
      CO(3) => \delay_counter_reg[8]_i_132_n_0\,
      CO(2) => \delay_counter_reg[8]_i_132_n_1\,
      CO(1) => \delay_counter_reg[8]_i_132_n_2\,
      CO(0) => \delay_counter_reg[8]_i_132_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_137_n_5\,
      DI(2) => \delay_counter_reg[8]_i_137_n_6\,
      DI(1) => \delay_counter_reg[8]_i_137_n_7\,
      DI(0) => \delay_counter_reg[8]_i_152_n_4\,
      O(3) => \delay_counter_reg[8]_i_132_n_4\,
      O(2) => \delay_counter_reg[8]_i_132_n_5\,
      O(1) => \delay_counter_reg[8]_i_132_n_6\,
      O(0) => \delay_counter_reg[8]_i_132_n_7\,
      S(3) => \delay_counter[8]_i_153_n_0\,
      S(2) => \delay_counter[8]_i_154_n_0\,
      S(1) => \delay_counter[8]_i_155_n_0\,
      S(0) => \delay_counter[8]_i_156_n_0\
    );
\delay_counter_reg[8]_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_152_n_0\,
      CO(3) => \delay_counter_reg[8]_i_137_n_0\,
      CO(2) => \delay_counter_reg[8]_i_137_n_1\,
      CO(1) => \delay_counter_reg[8]_i_137_n_2\,
      CO(0) => \delay_counter_reg[8]_i_137_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_122_n_5\,
      DI(2) => \delay_counter_reg[12]_i_122_n_6\,
      DI(1) => \delay_counter_reg[12]_i_122_n_7\,
      DI(0) => \delay_counter_reg[8]_i_157_n_4\,
      O(3) => \delay_counter_reg[8]_i_137_n_4\,
      O(2) => \delay_counter_reg[8]_i_137_n_5\,
      O(1) => \delay_counter_reg[8]_i_137_n_6\,
      O(0) => \delay_counter_reg[8]_i_137_n_7\,
      S(3) => \delay_counter[8]_i_158_n_0\,
      S(2) => \delay_counter[8]_i_159_n_0\,
      S(1) => \delay_counter[8]_i_160_n_0\,
      S(0) => \delay_counter[8]_i_161_n_0\
    );
\delay_counter_reg[8]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_33_n_0\,
      CO(3) => \delay_counter_reg[8]_i_14_n_0\,
      CO(2) => \delay_counter_reg[8]_i_14_n_1\,
      CO(1) => \delay_counter_reg[8]_i_14_n_2\,
      CO(0) => \delay_counter_reg[8]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_10_n_5\,
      DI(2) => \delay_counter_reg[8]_i_10_n_6\,
      DI(1) => \delay_counter_reg[8]_i_10_n_7\,
      DI(0) => \delay_counter_reg[8]_i_22_n_4\,
      O(3) => \delay_counter_reg[8]_i_14_n_4\,
      O(2) => \delay_counter_reg[8]_i_14_n_5\,
      O(1) => \delay_counter_reg[8]_i_14_n_6\,
      O(0) => \delay_counter_reg[8]_i_14_n_7\,
      S(3) => \delay_counter[8]_i_34_n_0\,
      S(2) => \delay_counter[8]_i_35_n_0\,
      S(1) => \delay_counter[8]_i_36_n_0\,
      S(0) => \delay_counter[8]_i_37_n_0\
    );
\delay_counter_reg[8]_i_142\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[8]_i_142_n_0\,
      CO(2) => \delay_counter_reg[8]_i_142_n_1\,
      CO(1) => \delay_counter_reg[8]_i_142_n_2\,
      CO(0) => \delay_counter_reg[8]_i_142_n_3\,
      CYINIT => data(17),
      DI(3) => \delay_counter_reg[8]_i_147_n_5\,
      DI(2) => \delay_counter_reg[8]_i_147_n_6\,
      DI(1) => \delay_counter[8]_i_162_n_0\,
      DI(0) => '0',
      O(3) => \delay_counter_reg[8]_i_142_n_4\,
      O(2) => \delay_counter_reg[8]_i_142_n_5\,
      O(1) => \delay_counter_reg[8]_i_142_n_6\,
      O(0) => \NLW_delay_counter_reg[8]_i_142_O_UNCONNECTED\(0),
      S(3) => \delay_counter[8]_i_163_n_0\,
      S(2) => \delay_counter[8]_i_164_n_0\,
      S(1) => \delay_counter[8]_i_165_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[8]_i_147\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[8]_i_147_n_0\,
      CO(2) => \delay_counter_reg[8]_i_147_n_1\,
      CO(1) => \delay_counter_reg[8]_i_147_n_2\,
      CO(0) => \delay_counter_reg[8]_i_147_n_3\,
      CYINIT => data(18),
      DI(3) => \delay_counter_reg[8]_i_152_n_5\,
      DI(2) => \delay_counter_reg[8]_i_152_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \delay_counter_reg[8]_i_147_n_4\,
      O(2) => \delay_counter_reg[8]_i_147_n_5\,
      O(1) => \delay_counter_reg[8]_i_147_n_6\,
      O(0) => \NLW_delay_counter_reg[8]_i_147_O_UNCONNECTED\(0),
      S(3) => \delay_counter[8]_i_166_n_0\,
      S(2) => \delay_counter[8]_i_167_n_0\,
      S(1) => \delay_counter[8]_i_168_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[8]_i_152\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[8]_i_152_n_0\,
      CO(2) => \delay_counter_reg[8]_i_152_n_1\,
      CO(1) => \delay_counter_reg[8]_i_152_n_2\,
      CO(0) => \delay_counter_reg[8]_i_152_n_3\,
      CYINIT => data(19),
      DI(3) => \delay_counter_reg[8]_i_157_n_5\,
      DI(2) => \delay_counter_reg[8]_i_157_n_6\,
      DI(1) => \delay_counter[8]_i_169_n_0\,
      DI(0) => '0',
      O(3) => \delay_counter_reg[8]_i_152_n_4\,
      O(2) => \delay_counter_reg[8]_i_152_n_5\,
      O(1) => \delay_counter_reg[8]_i_152_n_6\,
      O(0) => \NLW_delay_counter_reg[8]_i_152_O_UNCONNECTED\(0),
      S(3) => \delay_counter[8]_i_170_n_0\,
      S(2) => \delay_counter[8]_i_171_n_0\,
      S(1) => \delay_counter[8]_i_172_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[8]_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delay_counter_reg[8]_i_157_n_0\,
      CO(2) => \delay_counter_reg[8]_i_157_n_1\,
      CO(1) => \delay_counter_reg[8]_i_157_n_2\,
      CO(0) => \delay_counter_reg[8]_i_157_n_3\,
      CYINIT => data(20),
      DI(3) => \delay_counter_reg[12]_i_142_n_5\,
      DI(2) => \delay_counter_reg[12]_i_142_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \delay_counter_reg[8]_i_157_n_4\,
      O(2) => \delay_counter_reg[8]_i_157_n_5\,
      O(1) => \delay_counter_reg[8]_i_157_n_6\,
      O(0) => \NLW_delay_counter_reg[8]_i_157_O_UNCONNECTED\(0),
      S(3) => \delay_counter[8]_i_173_n_0\,
      S(2) => \delay_counter[8]_i_174_n_0\,
      S(1) => \delay_counter[8]_i_175_n_0\,
      S(0) => '1'
    );
\delay_counter_reg[8]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_28_n_0\,
      CO(3) => \delay_counter_reg[8]_i_17_n_0\,
      CO(2) => \delay_counter_reg[8]_i_17_n_1\,
      CO(1) => \delay_counter_reg[8]_i_17_n_2\,
      CO(0) => \delay_counter_reg[8]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_14_n_5\,
      DI(2) => \delay_counter_reg[8]_i_14_n_6\,
      DI(1) => \delay_counter_reg[8]_i_14_n_7\,
      DI(0) => \delay_counter_reg[8]_i_33_n_4\,
      O(3) => \delay_counter_reg[8]_i_17_n_4\,
      O(2) => \delay_counter_reg[8]_i_17_n_5\,
      O(1) => \delay_counter_reg[8]_i_17_n_6\,
      O(0) => \delay_counter_reg[8]_i_17_n_7\,
      S(3) => \delay_counter[8]_i_38_n_0\,
      S(2) => \delay_counter[8]_i_39_n_0\,
      S(1) => \delay_counter[8]_i_40_n_0\,
      S(0) => \delay_counter[8]_i_41_n_0\
    );
\delay_counter_reg[8]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_42_n_0\,
      CO(3) => \delay_counter_reg[8]_i_22_n_0\,
      CO(2) => \delay_counter_reg[8]_i_22_n_1\,
      CO(1) => \delay_counter_reg[8]_i_22_n_2\,
      CO(0) => \delay_counter_reg[8]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_23_n_5\,
      DI(2) => \delay_counter_reg[8]_i_23_n_6\,
      DI(1) => \delay_counter_reg[8]_i_23_n_7\,
      DI(0) => \delay_counter_reg[8]_i_43_n_4\,
      O(3) => \delay_counter_reg[8]_i_22_n_4\,
      O(2) => \delay_counter_reg[8]_i_22_n_5\,
      O(1) => \delay_counter_reg[8]_i_22_n_6\,
      O(0) => \delay_counter_reg[8]_i_22_n_7\,
      S(3) => \delay_counter[8]_i_44_n_0\,
      S(2) => \delay_counter[8]_i_45_n_0\,
      S(1) => \delay_counter[8]_i_46_n_0\,
      S(0) => \delay_counter[8]_i_47_n_0\
    );
\delay_counter_reg[8]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_43_n_0\,
      CO(3) => \delay_counter_reg[8]_i_23_n_0\,
      CO(2) => \delay_counter_reg[8]_i_23_n_1\,
      CO(1) => \delay_counter_reg[8]_i_23_n_2\,
      CO(0) => \delay_counter_reg[8]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_28_n_5\,
      DI(2) => \delay_counter_reg[8]_i_28_n_6\,
      DI(1) => \delay_counter_reg[8]_i_28_n_7\,
      DI(0) => \delay_counter_reg[8]_i_48_n_4\,
      O(3) => \delay_counter_reg[8]_i_23_n_4\,
      O(2) => \delay_counter_reg[8]_i_23_n_5\,
      O(1) => \delay_counter_reg[8]_i_23_n_6\,
      O(0) => \delay_counter_reg[8]_i_23_n_7\,
      S(3) => \delay_counter[8]_i_49_n_0\,
      S(2) => \delay_counter[8]_i_50_n_0\,
      S(1) => \delay_counter[8]_i_51_n_0\,
      S(0) => \delay_counter[8]_i_52_n_0\
    );
\delay_counter_reg[8]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_48_n_0\,
      CO(3) => \delay_counter_reg[8]_i_28_n_0\,
      CO(2) => \delay_counter_reg[8]_i_28_n_1\,
      CO(1) => \delay_counter_reg[8]_i_28_n_2\,
      CO(0) => \delay_counter_reg[8]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_33_n_5\,
      DI(2) => \delay_counter_reg[12]_i_33_n_6\,
      DI(1) => \delay_counter_reg[12]_i_33_n_7\,
      DI(0) => \delay_counter_reg[8]_i_53_n_4\,
      O(3) => \delay_counter_reg[8]_i_28_n_4\,
      O(2) => \delay_counter_reg[8]_i_28_n_5\,
      O(1) => \delay_counter_reg[8]_i_28_n_6\,
      O(0) => \delay_counter_reg[8]_i_28_n_7\,
      S(3) => \delay_counter[8]_i_54_n_0\,
      S(2) => \delay_counter[8]_i_55_n_0\,
      S(1) => \delay_counter[8]_i_56_n_0\,
      S(0) => \delay_counter[8]_i_57_n_0\
    );
\delay_counter_reg[8]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_53_n_0\,
      CO(3) => \delay_counter_reg[8]_i_33_n_0\,
      CO(2) => \delay_counter_reg[8]_i_33_n_1\,
      CO(1) => \delay_counter_reg[8]_i_33_n_2\,
      CO(0) => \delay_counter_reg[8]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_22_n_5\,
      DI(2) => \delay_counter_reg[8]_i_22_n_6\,
      DI(1) => \delay_counter_reg[8]_i_22_n_7\,
      DI(0) => \delay_counter_reg[8]_i_42_n_4\,
      O(3) => \delay_counter_reg[8]_i_33_n_4\,
      O(2) => \delay_counter_reg[8]_i_33_n_5\,
      O(1) => \delay_counter_reg[8]_i_33_n_6\,
      O(0) => \delay_counter_reg[8]_i_33_n_7\,
      S(3) => \delay_counter[8]_i_58_n_0\,
      S(2) => \delay_counter[8]_i_59_n_0\,
      S(1) => \delay_counter[8]_i_60_n_0\,
      S(0) => \delay_counter[8]_i_61_n_0\
    );
\delay_counter_reg[8]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_77_n_0\,
      CO(3) => \delay_counter_reg[8]_i_42_n_0\,
      CO(2) => \delay_counter_reg[8]_i_42_n_1\,
      CO(1) => \delay_counter_reg[8]_i_42_n_2\,
      CO(0) => \delay_counter_reg[8]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_43_n_5\,
      DI(2) => \delay_counter_reg[8]_i_43_n_6\,
      DI(1) => \delay_counter_reg[8]_i_43_n_7\,
      DI(0) => \delay_counter_reg[8]_i_62_n_4\,
      O(3) => \delay_counter_reg[8]_i_42_n_4\,
      O(2) => \delay_counter_reg[8]_i_42_n_5\,
      O(1) => \delay_counter_reg[8]_i_42_n_6\,
      O(0) => \delay_counter_reg[8]_i_42_n_7\,
      S(3) => \delay_counter[8]_i_63_n_0\,
      S(2) => \delay_counter[8]_i_64_n_0\,
      S(1) => \delay_counter[8]_i_65_n_0\,
      S(0) => \delay_counter[8]_i_66_n_0\
    );
\delay_counter_reg[8]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_62_n_0\,
      CO(3) => \delay_counter_reg[8]_i_43_n_0\,
      CO(2) => \delay_counter_reg[8]_i_43_n_1\,
      CO(1) => \delay_counter_reg[8]_i_43_n_2\,
      CO(0) => \delay_counter_reg[8]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_48_n_5\,
      DI(2) => \delay_counter_reg[8]_i_48_n_6\,
      DI(1) => \delay_counter_reg[8]_i_48_n_7\,
      DI(0) => \delay_counter_reg[8]_i_67_n_4\,
      O(3) => \delay_counter_reg[8]_i_43_n_4\,
      O(2) => \delay_counter_reg[8]_i_43_n_5\,
      O(1) => \delay_counter_reg[8]_i_43_n_6\,
      O(0) => \delay_counter_reg[8]_i_43_n_7\,
      S(3) => \delay_counter[8]_i_68_n_0\,
      S(2) => \delay_counter[8]_i_69_n_0\,
      S(1) => \delay_counter[8]_i_70_n_0\,
      S(0) => \delay_counter[8]_i_71_n_0\
    );
\delay_counter_reg[8]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_67_n_0\,
      CO(3) => \delay_counter_reg[8]_i_48_n_0\,
      CO(2) => \delay_counter_reg[8]_i_48_n_1\,
      CO(1) => \delay_counter_reg[8]_i_48_n_2\,
      CO(0) => \delay_counter_reg[8]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_53_n_5\,
      DI(2) => \delay_counter_reg[8]_i_53_n_6\,
      DI(1) => \delay_counter_reg[8]_i_53_n_7\,
      DI(0) => \delay_counter_reg[8]_i_72_n_4\,
      O(3) => \delay_counter_reg[8]_i_48_n_4\,
      O(2) => \delay_counter_reg[8]_i_48_n_5\,
      O(1) => \delay_counter_reg[8]_i_48_n_6\,
      O(0) => \delay_counter_reg[8]_i_48_n_7\,
      S(3) => \delay_counter[8]_i_73_n_0\,
      S(2) => \delay_counter[8]_i_74_n_0\,
      S(1) => \delay_counter[8]_i_75_n_0\,
      S(0) => \delay_counter[8]_i_76_n_0\
    );
\delay_counter_reg[8]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_72_n_0\,
      CO(3) => \delay_counter_reg[8]_i_53_n_0\,
      CO(2) => \delay_counter_reg[8]_i_53_n_1\,
      CO(1) => \delay_counter_reg[8]_i_53_n_2\,
      CO(0) => \delay_counter_reg[8]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_42_n_5\,
      DI(2) => \delay_counter_reg[12]_i_42_n_6\,
      DI(1) => \delay_counter_reg[12]_i_42_n_7\,
      DI(0) => \delay_counter_reg[8]_i_77_n_4\,
      O(3) => \delay_counter_reg[8]_i_53_n_4\,
      O(2) => \delay_counter_reg[8]_i_53_n_5\,
      O(1) => \delay_counter_reg[8]_i_53_n_6\,
      O(0) => \delay_counter_reg[8]_i_53_n_7\,
      S(3) => \delay_counter[8]_i_78_n_0\,
      S(2) => \delay_counter[8]_i_79_n_0\,
      S(1) => \delay_counter[8]_i_80_n_0\,
      S(0) => \delay_counter[8]_i_81_n_0\
    );
\delay_counter_reg[8]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_10_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[8]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(11),
      CO(0) => \delay_counter_reg[8]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(12),
      DI(0) => \delay_counter_reg[8]_i_11_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[8]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[8]_i_6_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[8]_i_12_n_0\,
      S(0) => \delay_counter[8]_i_13_n_0\
    );
\delay_counter_reg[8]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_97_n_0\,
      CO(3) => \delay_counter_reg[8]_i_62_n_0\,
      CO(2) => \delay_counter_reg[8]_i_62_n_1\,
      CO(1) => \delay_counter_reg[8]_i_62_n_2\,
      CO(0) => \delay_counter_reg[8]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_67_n_5\,
      DI(2) => \delay_counter_reg[8]_i_67_n_6\,
      DI(1) => \delay_counter_reg[8]_i_67_n_7\,
      DI(0) => \delay_counter_reg[8]_i_82_n_4\,
      O(3) => \delay_counter_reg[8]_i_62_n_4\,
      O(2) => \delay_counter_reg[8]_i_62_n_5\,
      O(1) => \delay_counter_reg[8]_i_62_n_6\,
      O(0) => \delay_counter_reg[8]_i_62_n_7\,
      S(3) => \delay_counter[8]_i_83_n_0\,
      S(2) => \delay_counter[8]_i_84_n_0\,
      S(1) => \delay_counter[8]_i_85_n_0\,
      S(0) => \delay_counter[8]_i_86_n_0\
    );
\delay_counter_reg[8]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_82_n_0\,
      CO(3) => \delay_counter_reg[8]_i_67_n_0\,
      CO(2) => \delay_counter_reg[8]_i_67_n_1\,
      CO(1) => \delay_counter_reg[8]_i_67_n_2\,
      CO(0) => \delay_counter_reg[8]_i_67_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_72_n_5\,
      DI(2) => \delay_counter_reg[8]_i_72_n_6\,
      DI(1) => \delay_counter_reg[8]_i_72_n_7\,
      DI(0) => \delay_counter_reg[8]_i_87_n_4\,
      O(3) => \delay_counter_reg[8]_i_67_n_4\,
      O(2) => \delay_counter_reg[8]_i_67_n_5\,
      O(1) => \delay_counter_reg[8]_i_67_n_6\,
      O(0) => \delay_counter_reg[8]_i_67_n_7\,
      S(3) => \delay_counter[8]_i_88_n_0\,
      S(2) => \delay_counter[8]_i_89_n_0\,
      S(1) => \delay_counter[8]_i_90_n_0\,
      S(0) => \delay_counter[8]_i_91_n_0\
    );
\delay_counter_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_14_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[8]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(10),
      CO(0) => \delay_counter_reg[8]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(11),
      DI(0) => \delay_counter_reg[8]_i_10_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[8]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[8]_i_7_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[8]_i_15_n_0\,
      S(0) => \delay_counter[8]_i_16_n_0\
    );
\delay_counter_reg[8]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_87_n_0\,
      CO(3) => \delay_counter_reg[8]_i_72_n_0\,
      CO(2) => \delay_counter_reg[8]_i_72_n_1\,
      CO(1) => \delay_counter_reg[8]_i_72_n_2\,
      CO(0) => \delay_counter_reg[8]_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_77_n_5\,
      DI(2) => \delay_counter_reg[8]_i_77_n_6\,
      DI(1) => \delay_counter_reg[8]_i_77_n_7\,
      DI(0) => \delay_counter_reg[8]_i_92_n_4\,
      O(3) => \delay_counter_reg[8]_i_72_n_4\,
      O(2) => \delay_counter_reg[8]_i_72_n_5\,
      O(1) => \delay_counter_reg[8]_i_72_n_6\,
      O(0) => \delay_counter_reg[8]_i_72_n_7\,
      S(3) => \delay_counter[8]_i_93_n_0\,
      S(2) => \delay_counter[8]_i_94_n_0\,
      S(1) => \delay_counter[8]_i_95_n_0\,
      S(0) => \delay_counter[8]_i_96_n_0\
    );
\delay_counter_reg[8]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_92_n_0\,
      CO(3) => \delay_counter_reg[8]_i_77_n_0\,
      CO(2) => \delay_counter_reg[8]_i_77_n_1\,
      CO(1) => \delay_counter_reg[8]_i_77_n_2\,
      CO(0) => \delay_counter_reg[8]_i_77_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_62_n_5\,
      DI(2) => \delay_counter_reg[12]_i_62_n_6\,
      DI(1) => \delay_counter_reg[12]_i_62_n_7\,
      DI(0) => \delay_counter_reg[8]_i_97_n_4\,
      O(3) => \delay_counter_reg[8]_i_77_n_4\,
      O(2) => \delay_counter_reg[8]_i_77_n_5\,
      O(1) => \delay_counter_reg[8]_i_77_n_6\,
      O(0) => \delay_counter_reg[8]_i_77_n_7\,
      S(3) => \delay_counter[8]_i_98_n_0\,
      S(2) => \delay_counter[8]_i_99_n_0\,
      S(1) => \delay_counter[8]_i_100_n_0\,
      S(0) => \delay_counter[8]_i_101_n_0\
    );
\delay_counter_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_17_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[8]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(9),
      CO(0) => \delay_counter_reg[8]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(10),
      DI(0) => \delay_counter_reg[8]_i_14_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[8]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[8]_i_8_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[8]_i_18_n_0\,
      S(0) => \delay_counter[8]_i_19_n_0\
    );
\delay_counter_reg[8]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_117_n_0\,
      CO(3) => \delay_counter_reg[8]_i_82_n_0\,
      CO(2) => \delay_counter_reg[8]_i_82_n_1\,
      CO(1) => \delay_counter_reg[8]_i_82_n_2\,
      CO(0) => \delay_counter_reg[8]_i_82_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_87_n_5\,
      DI(2) => \delay_counter_reg[8]_i_87_n_6\,
      DI(1) => \delay_counter_reg[8]_i_87_n_7\,
      DI(0) => \delay_counter_reg[8]_i_102_n_4\,
      O(3) => \delay_counter_reg[8]_i_82_n_4\,
      O(2) => \delay_counter_reg[8]_i_82_n_5\,
      O(1) => \delay_counter_reg[8]_i_82_n_6\,
      O(0) => \delay_counter_reg[8]_i_82_n_7\,
      S(3) => \delay_counter[8]_i_103_n_0\,
      S(2) => \delay_counter[8]_i_104_n_0\,
      S(1) => \delay_counter[8]_i_105_n_0\,
      S(0) => \delay_counter[8]_i_106_n_0\
    );
\delay_counter_reg[8]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_102_n_0\,
      CO(3) => \delay_counter_reg[8]_i_87_n_0\,
      CO(2) => \delay_counter_reg[8]_i_87_n_1\,
      CO(1) => \delay_counter_reg[8]_i_87_n_2\,
      CO(0) => \delay_counter_reg[8]_i_87_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_92_n_5\,
      DI(2) => \delay_counter_reg[8]_i_92_n_6\,
      DI(1) => \delay_counter_reg[8]_i_92_n_7\,
      DI(0) => \delay_counter_reg[8]_i_107_n_4\,
      O(3) => \delay_counter_reg[8]_i_87_n_4\,
      O(2) => \delay_counter_reg[8]_i_87_n_5\,
      O(1) => \delay_counter_reg[8]_i_87_n_6\,
      O(0) => \delay_counter_reg[8]_i_87_n_7\,
      S(3) => \delay_counter[8]_i_108_n_0\,
      S(2) => \delay_counter[8]_i_109_n_0\,
      S(1) => \delay_counter[8]_i_110_n_0\,
      S(0) => \delay_counter[8]_i_111_n_0\
    );
\delay_counter_reg[8]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[4]_i_11_n_0\,
      CO(3 downto 2) => \NLW_delay_counter_reg[8]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data(8),
      CO(0) => \delay_counter_reg[8]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => data(9),
      DI(0) => \delay_counter_reg[8]_i_17_n_4\,
      O(3 downto 1) => \NLW_delay_counter_reg[8]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \delay_counter_reg[8]_i_9_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \delay_counter[8]_i_20_n_0\,
      S(0) => \delay_counter[8]_i_21_n_0\
    );
\delay_counter_reg[8]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_107_n_0\,
      CO(3) => \delay_counter_reg[8]_i_92_n_0\,
      CO(2) => \delay_counter_reg[8]_i_92_n_1\,
      CO(1) => \delay_counter_reg[8]_i_92_n_2\,
      CO(0) => \delay_counter_reg[8]_i_92_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[8]_i_97_n_5\,
      DI(2) => \delay_counter_reg[8]_i_97_n_6\,
      DI(1) => \delay_counter_reg[8]_i_97_n_7\,
      DI(0) => \delay_counter_reg[8]_i_112_n_4\,
      O(3) => \delay_counter_reg[8]_i_92_n_4\,
      O(2) => \delay_counter_reg[8]_i_92_n_5\,
      O(1) => \delay_counter_reg[8]_i_92_n_6\,
      O(0) => \delay_counter_reg[8]_i_92_n_7\,
      S(3) => \delay_counter[8]_i_113_n_0\,
      S(2) => \delay_counter[8]_i_114_n_0\,
      S(1) => \delay_counter[8]_i_115_n_0\,
      S(0) => \delay_counter[8]_i_116_n_0\
    );
\delay_counter_reg[8]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay_counter_reg[8]_i_112_n_0\,
      CO(3) => \delay_counter_reg[8]_i_97_n_0\,
      CO(2) => \delay_counter_reg[8]_i_97_n_1\,
      CO(1) => \delay_counter_reg[8]_i_97_n_2\,
      CO(0) => \delay_counter_reg[8]_i_97_n_3\,
      CYINIT => '0',
      DI(3) => \delay_counter_reg[12]_i_82_n_5\,
      DI(2) => \delay_counter_reg[12]_i_82_n_6\,
      DI(1) => \delay_counter_reg[12]_i_82_n_7\,
      DI(0) => \delay_counter_reg[8]_i_117_n_4\,
      O(3) => \delay_counter_reg[8]_i_97_n_4\,
      O(2) => \delay_counter_reg[8]_i_97_n_5\,
      O(1) => \delay_counter_reg[8]_i_97_n_6\,
      O(0) => \delay_counter_reg[8]_i_97_n_7\,
      S(3) => \delay_counter[8]_i_118_n_0\,
      S(2) => \delay_counter[8]_i_119_n_0\,
      S(1) => \delay_counter[8]_i_120_n_0\,
      S(0) => \delay_counter[8]_i_121_n_0\
    );
\delay_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => delay_counter,
      D => \delay_counter_reg[8]_i_1_n_6\,
      Q => delay_counter_reg(9),
      R => clear
    );
\displacements[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3050305F3F503F5F"
    )
        port map (
      I0 => \myo_brick_reg_n_0_[1]\,
      I1 => \myo_brick_reg_n_0_[3]\,
      I2 => motor(0),
      I3 => motor(1),
      I4 => \myo_brick_reg_n_0_[0]\,
      I5 => \myo_brick_reg_n_0_[2]\,
      O => \displacements[0][31]_i_2_n_0\
    );
\displacements_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => displacement(1),
      Q => \displacements_reg_n_0_[0][0]\,
      R => spi_control_n_8
    );
\displacements_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => displacement(11),
      Q => \displacements_reg_n_0_[0][10]\,
      R => spi_control_n_8
    );
\displacements_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => displacement(12),
      Q => \displacements_reg_n_0_[0][11]\,
      R => spi_control_n_8
    );
\displacements_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => displacement(13),
      Q => \displacements_reg_n_0_[0][12]\,
      R => spi_control_n_8
    );
\displacements_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => displacement(14),
      Q => \displacements_reg_n_0_[0][13]\,
      R => spi_control_n_8
    );
\displacements_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => displacement(2),
      Q => \displacements_reg_n_0_[0][1]\,
      R => spi_control_n_8
    );
\displacements_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => displacement(3),
      Q => \displacements_reg_n_0_[0][2]\,
      R => spi_control_n_8
    );
\displacements_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => displacement(15),
      Q => \displacements_reg_n_0_[0][31]\,
      R => spi_control_n_8
    );
\displacements_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => displacement(4),
      Q => \displacements_reg_n_0_[0][3]\,
      R => spi_control_n_8
    );
\displacements_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => displacement(5),
      Q => \displacements_reg_n_0_[0][4]\,
      R => spi_control_n_8
    );
\displacements_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => displacement(6),
      Q => \displacements_reg_n_0_[0][5]\,
      R => spi_control_n_8
    );
\displacements_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => displacement(7),
      Q => \displacements_reg_n_0_[0][6]\,
      R => spi_control_n_8
    );
\displacements_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => displacement(8),
      Q => \displacements_reg_n_0_[0][7]\,
      R => spi_control_n_8
    );
\displacements_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => displacement(9),
      Q => \displacements_reg_n_0_[0][8]\,
      R => spi_control_n_8
    );
\displacements_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => displacement(10),
      Q => \displacements_reg_n_0_[0][9]\,
      R => spi_control_n_8
    );
\displacements_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => displacement(1),
      Q => \displacements_reg_n_0_[1][0]\,
      R => spi_control_n_7
    );
\displacements_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => displacement(11),
      Q => \displacements_reg_n_0_[1][10]\,
      R => spi_control_n_7
    );
\displacements_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => displacement(12),
      Q => \displacements_reg_n_0_[1][11]\,
      R => spi_control_n_7
    );
\displacements_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => displacement(13),
      Q => \displacements_reg_n_0_[1][12]\,
      R => spi_control_n_7
    );
\displacements_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => displacement(14),
      Q => \displacements_reg_n_0_[1][13]\,
      R => spi_control_n_7
    );
\displacements_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => displacement(2),
      Q => \displacements_reg_n_0_[1][1]\,
      R => spi_control_n_7
    );
\displacements_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => displacement(3),
      Q => \displacements_reg_n_0_[1][2]\,
      R => spi_control_n_7
    );
\displacements_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => displacement(15),
      Q => \displacements_reg_n_0_[1][31]\,
      R => spi_control_n_7
    );
\displacements_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => displacement(4),
      Q => \displacements_reg_n_0_[1][3]\,
      R => spi_control_n_7
    );
\displacements_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => displacement(5),
      Q => \displacements_reg_n_0_[1][4]\,
      R => spi_control_n_7
    );
\displacements_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => displacement(6),
      Q => \displacements_reg_n_0_[1][5]\,
      R => spi_control_n_7
    );
\displacements_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => displacement(7),
      Q => \displacements_reg_n_0_[1][6]\,
      R => spi_control_n_7
    );
\displacements_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => displacement(8),
      Q => \displacements_reg_n_0_[1][7]\,
      R => spi_control_n_7
    );
\displacements_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => displacement(9),
      Q => \displacements_reg_n_0_[1][8]\,
      R => spi_control_n_7
    );
\displacements_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => displacement(10),
      Q => \displacements_reg_n_0_[1][9]\,
      R => spi_control_n_7
    );
\displacements_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => displacement(1),
      Q => \displacements_reg_n_0_[2][0]\,
      R => spi_control_n_6
    );
\displacements_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => displacement(11),
      Q => \displacements_reg_n_0_[2][10]\,
      R => spi_control_n_6
    );
\displacements_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => displacement(12),
      Q => \displacements_reg_n_0_[2][11]\,
      R => spi_control_n_6
    );
\displacements_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => displacement(13),
      Q => \displacements_reg_n_0_[2][12]\,
      R => spi_control_n_6
    );
\displacements_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => displacement(14),
      Q => \displacements_reg_n_0_[2][13]\,
      R => spi_control_n_6
    );
\displacements_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => displacement(2),
      Q => \displacements_reg_n_0_[2][1]\,
      R => spi_control_n_6
    );
\displacements_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => displacement(3),
      Q => \displacements_reg_n_0_[2][2]\,
      R => spi_control_n_6
    );
\displacements_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => displacement(15),
      Q => \displacements_reg_n_0_[2][31]\,
      R => spi_control_n_6
    );
\displacements_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => displacement(4),
      Q => \displacements_reg_n_0_[2][3]\,
      R => spi_control_n_6
    );
\displacements_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => displacement(5),
      Q => \displacements_reg_n_0_[2][4]\,
      R => spi_control_n_6
    );
\displacements_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => displacement(6),
      Q => \displacements_reg_n_0_[2][5]\,
      R => spi_control_n_6
    );
\displacements_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => displacement(7),
      Q => \displacements_reg_n_0_[2][6]\,
      R => spi_control_n_6
    );
\displacements_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => displacement(8),
      Q => \displacements_reg_n_0_[2][7]\,
      R => spi_control_n_6
    );
\displacements_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => displacement(9),
      Q => \displacements_reg_n_0_[2][8]\,
      R => spi_control_n_6
    );
\displacements_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => displacement(10),
      Q => \displacements_reg_n_0_[2][9]\,
      R => spi_control_n_6
    );
\displacements_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => displacement(1),
      Q => \displacements_reg_n_0_[3][0]\,
      R => spi_control_n_5
    );
\displacements_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => displacement(11),
      Q => \displacements_reg_n_0_[3][10]\,
      R => spi_control_n_5
    );
\displacements_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => displacement(12),
      Q => \displacements_reg_n_0_[3][11]\,
      R => spi_control_n_5
    );
\displacements_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => displacement(13),
      Q => \displacements_reg_n_0_[3][12]\,
      R => spi_control_n_5
    );
\displacements_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => displacement(14),
      Q => \displacements_reg_n_0_[3][13]\,
      R => spi_control_n_5
    );
\displacements_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => displacement(2),
      Q => \displacements_reg_n_0_[3][1]\,
      R => spi_control_n_5
    );
\displacements_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => displacement(3),
      Q => \displacements_reg_n_0_[3][2]\,
      R => spi_control_n_5
    );
\displacements_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => displacement(15),
      Q => \displacements_reg_n_0_[3][31]\,
      R => spi_control_n_5
    );
\displacements_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => displacement(4),
      Q => \displacements_reg_n_0_[3][3]\,
      R => spi_control_n_5
    );
\displacements_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => displacement(5),
      Q => \displacements_reg_n_0_[3][4]\,
      R => spi_control_n_5
    );
\displacements_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => displacement(6),
      Q => \displacements_reg_n_0_[3][5]\,
      R => spi_control_n_5
    );
\displacements_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => displacement(7),
      Q => \displacements_reg_n_0_[3][6]\,
      R => spi_control_n_5
    );
\displacements_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => displacement(8),
      Q => \displacements_reg_n_0_[3][7]\,
      R => spi_control_n_5
    );
\displacements_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => displacement(9),
      Q => \displacements_reg_n_0_[3][8]\,
      R => spi_control_n_5
    );
\displacements_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => displacement(10),
      Q => \displacements_reg_n_0_[3][9]\,
      R => spi_control_n_5
    );
\instantiate_pid_controllers[0].pid_controller\: entity work.roboy_plexus_myoControl_3_1_PIDController
     port map (
      CO(0) => err1,
      O(1) => \lastError_reg[31]_i_29_n_6\,
      O(0) => \lastError_reg[31]_i_29_n_7\,
      Q(3) => \pid_update_reg_n_0_[7]\,
      Q(2) => \pid_update_reg_n_0_[2]\,
      Q(1) => \pid_update_reg_n_0_[1]\,
      Q(0) => \pid_update_reg_n_0_[0]\,
      \axi_awaddr_reg[10]\ => \instantiate_pid_controllers[0].pid_controller_n_9\,
      \axi_awaddr_reg[2]\ => \instantiate_pid_controllers[0].pid_controller_n_6\,
      \axi_awaddr_reg[4]\ => \instantiate_pid_controllers[0].pid_controller_n_0\,
      \axi_awaddr_reg[4]_0\ => \instantiate_pid_controllers[0].pid_controller_n_1\,
      \axi_awaddr_reg[7]\ => \instantiate_pid_controllers[0].pid_controller_n_7\,
      \axi_awaddr_reg[8]\ => \instantiate_pid_controllers[0].pid_controller_n_5\,
      \axi_awaddr_reg[8]_0\ => \instantiate_pid_controllers[0].pid_controller_n_8\,
      \axi_awaddr_reg[8]_1\ => \instantiate_pid_controllers[0].pid_controller_n_10\,
      axi_awready_reg => \^slv_reg_wren\,
      \counter_reg[0]\ => \^axi_awready_reg_0\,
      \counter_reg[0]_0\ => \^axi_wready_reg_0\,
      \deadBand_reg[0][27]\(0) => \instantiate_pid_controllers[0].pid_controller_n_2\,
      \lastError_reg[0]_0\ => \control_mode_reg_n_0_[0][0]\,
      \lastError_reg[0]_1\ => \control_mode_reg_n_0_[0][2]\,
      \lastError_reg[0]_2\ => \control_mode_reg_n_0_[0][1]\,
      \lastError_reg[11]_i_3_0\(3) => \lastError_reg[11]_i_17_n_4\,
      \lastError_reg[11]_i_3_0\(2) => \lastError_reg[11]_i_17_n_5\,
      \lastError_reg[11]_i_3_0\(1) => \lastError_reg[11]_i_17_n_6\,
      \lastError_reg[11]_i_3_0\(0) => \lastError_reg[11]_i_17_n_7\,
      \lastError_reg[11]_i_4_0\ => \displacements_reg_n_0_[0][11]\,
      \lastError_reg[11]_i_4_1\ => \displacements_reg_n_0_[0][10]\,
      \lastError_reg[11]_i_4_2\ => \displacements_reg_n_0_[0][9]\,
      \lastError_reg[11]_i_4_3\ => \displacements_reg_n_0_[0][8]\,
      \lastError_reg[15]_i_4_0\ => \displacements_reg_n_0_[0][31]\,
      \lastError_reg[15]_i_4_1\ => \displacements_reg_n_0_[0][13]\,
      \lastError_reg[15]_i_4_2\ => \displacements_reg_n_0_[0][12]\,
      \lastError_reg[27]_i_3_0\(0) => \lastError_reg[31]_i_29_n_1\,
      \lastError_reg[3]_i_3_0\(3) => \lastError_reg[3]_i_17_n_4\,
      \lastError_reg[3]_i_3_0\(2) => \lastError_reg[3]_i_17_n_5\,
      \lastError_reg[3]_i_3_0\(1) => \lastError_reg[3]_i_17_n_6\,
      \lastError_reg[3]_i_3_0\(0) => \lastError_reg[3]_i_17_n_7\,
      \lastError_reg[3]_i_4_0\ => \displacements_reg_n_0_[0][3]\,
      \lastError_reg[3]_i_4_1\ => \displacements_reg_n_0_[0][2]\,
      \lastError_reg[3]_i_4_2\ => \displacements_reg_n_0_[0][1]\,
      \lastError_reg[3]_i_4_3\ => \displacements_reg_n_0_[0][0]\,
      \lastError_reg[7]_i_3_0\(3) => \lastError_reg[7]_i_17_n_4\,
      \lastError_reg[7]_i_3_0\(2) => \lastError_reg[7]_i_17_n_5\,
      \lastError_reg[7]_i_3_0\(1) => \lastError_reg[7]_i_17_n_6\,
      \lastError_reg[7]_i_3_0\(0) => \lastError_reg[7]_i_17_n_7\,
      \lastError_reg[7]_i_4_0\ => \displacements_reg_n_0_[0][7]\,
      \lastError_reg[7]_i_4_1\ => \displacements_reg_n_0_[0][6]\,
      \lastError_reg[7]_i_4_2\ => \displacements_reg_n_0_[0][5]\,
      \lastError_reg[7]_i_4_3\ => \displacements_reg_n_0_[0][4]\,
      myocontrol_aclk => myocontrol_aclk,
      myocontrol_aresetn => myocontrol_aresetn,
      myocontrol_awvalid => myocontrol_awvalid,
      myocontrol_wdata(31 downto 0) => myocontrol_wdata(31 downto 0),
      myocontrol_wvalid => myocontrol_wvalid,
      p_1_in(31 downto 0) => p_1_in(31 downto 0),
      \pwmRef[15]_i_27_0\(31) => \sp_reg_n_0_[0][31]\,
      \pwmRef[15]_i_27_0\(30) => \sp_reg_n_0_[0][30]\,
      \pwmRef[15]_i_27_0\(29) => \sp_reg_n_0_[0][29]\,
      \pwmRef[15]_i_27_0\(28) => \sp_reg_n_0_[0][28]\,
      \pwmRef[15]_i_27_0\(27) => \sp_reg_n_0_[0][27]\,
      \pwmRef[15]_i_27_0\(26) => \sp_reg_n_0_[0][26]\,
      \pwmRef[15]_i_27_0\(25) => \sp_reg_n_0_[0][25]\,
      \pwmRef[15]_i_27_0\(24) => \sp_reg_n_0_[0][24]\,
      \pwmRef[15]_i_27_0\(23) => \sp_reg_n_0_[0][23]\,
      \pwmRef[15]_i_27_0\(22) => \sp_reg_n_0_[0][22]\,
      \pwmRef[15]_i_27_0\(21) => \sp_reg_n_0_[0][21]\,
      \pwmRef[15]_i_27_0\(20) => \sp_reg_n_0_[0][20]\,
      \pwmRef[15]_i_27_0\(19) => \sp_reg_n_0_[0][19]\,
      \pwmRef[15]_i_27_0\(18) => \sp_reg_n_0_[0][18]\,
      \pwmRef[15]_i_27_0\(17) => \sp_reg_n_0_[0][17]\,
      \pwmRef[15]_i_27_0\(16) => \sp_reg_n_0_[0][16]\,
      \pwmRef[15]_i_27_0\(15) => \sp_reg_n_0_[0][15]\,
      \pwmRef[15]_i_27_0\(14) => \sp_reg_n_0_[0][14]\,
      \pwmRef[15]_i_27_0\(13) => \sp_reg_n_0_[0][13]\,
      \pwmRef[15]_i_27_0\(12) => \sp_reg_n_0_[0][12]\,
      \pwmRef[15]_i_27_0\(11) => \sp_reg_n_0_[0][11]\,
      \pwmRef[15]_i_27_0\(10) => \sp_reg_n_0_[0][10]\,
      \pwmRef[15]_i_27_0\(9) => \sp_reg_n_0_[0][9]\,
      \pwmRef[15]_i_27_0\(8) => \sp_reg_n_0_[0][8]\,
      \pwmRef[15]_i_27_0\(7) => \sp_reg_n_0_[0][7]\,
      \pwmRef[15]_i_27_0\(6) => \sp_reg_n_0_[0][6]\,
      \pwmRef[15]_i_27_0\(5) => \sp_reg_n_0_[0][5]\,
      \pwmRef[15]_i_27_0\(4) => \sp_reg_n_0_[0][4]\,
      \pwmRef[15]_i_27_0\(3) => \sp_reg_n_0_[0][3]\,
      \pwmRef[15]_i_27_0\(2) => \sp_reg_n_0_[0][2]\,
      \pwmRef[15]_i_27_0\(1) => \sp_reg_n_0_[0][1]\,
      \pwmRef[15]_i_27_0\(0) => \sp_reg_n_0_[0][0]\,
      \pwmRef[15]_i_50_0\(31) => \outputShifter_reg_n_0_[0][31]\,
      \pwmRef[15]_i_50_0\(30) => \outputShifter_reg_n_0_[0][30]\,
      \pwmRef[15]_i_50_0\(29) => \outputShifter_reg_n_0_[0][29]\,
      \pwmRef[15]_i_50_0\(28) => \outputShifter_reg_n_0_[0][28]\,
      \pwmRef[15]_i_50_0\(27) => \outputShifter_reg_n_0_[0][27]\,
      \pwmRef[15]_i_50_0\(26) => \outputShifter_reg_n_0_[0][26]\,
      \pwmRef[15]_i_50_0\(25) => \outputShifter_reg_n_0_[0][25]\,
      \pwmRef[15]_i_50_0\(24) => \outputShifter_reg_n_0_[0][24]\,
      \pwmRef[15]_i_50_0\(23) => \outputShifter_reg_n_0_[0][23]\,
      \pwmRef[15]_i_50_0\(22) => \outputShifter_reg_n_0_[0][22]\,
      \pwmRef[15]_i_50_0\(21) => \outputShifter_reg_n_0_[0][21]\,
      \pwmRef[15]_i_50_0\(20) => \outputShifter_reg_n_0_[0][20]\,
      \pwmRef[15]_i_50_0\(19) => \outputShifter_reg_n_0_[0][19]\,
      \pwmRef[15]_i_50_0\(18) => \outputShifter_reg_n_0_[0][18]\,
      \pwmRef[15]_i_50_0\(17) => \outputShifter_reg_n_0_[0][17]\,
      \pwmRef[15]_i_50_0\(16) => \outputShifter_reg_n_0_[0][16]\,
      \pwmRef[15]_i_50_0\(15) => \outputShifter_reg_n_0_[0][15]\,
      \pwmRef[15]_i_50_0\(14) => \outputShifter_reg_n_0_[0][14]\,
      \pwmRef[15]_i_50_0\(13) => \outputShifter_reg_n_0_[0][13]\,
      \pwmRef[15]_i_50_0\(12) => \outputShifter_reg_n_0_[0][12]\,
      \pwmRef[15]_i_50_0\(11) => \outputShifter_reg_n_0_[0][11]\,
      \pwmRef[15]_i_50_0\(10) => \outputShifter_reg_n_0_[0][10]\,
      \pwmRef[15]_i_50_0\(9) => \outputShifter_reg_n_0_[0][9]\,
      \pwmRef[15]_i_50_0\(8) => \outputShifter_reg_n_0_[0][8]\,
      \pwmRef[15]_i_50_0\(7) => \outputShifter_reg_n_0_[0][7]\,
      \pwmRef[15]_i_50_0\(6) => \outputShifter_reg_n_0_[0][6]\,
      \pwmRef[15]_i_50_0\(5) => \outputShifter_reg_n_0_[0][5]\,
      \pwmRef[15]_i_50_0\(4) => \outputShifter_reg_n_0_[0][4]\,
      \pwmRef[15]_i_50_0\(3) => \outputShifter_reg_n_0_[0][3]\,
      \pwmRef[15]_i_50_0\(2) => \outputShifter_reg_n_0_[0][2]\,
      \pwmRef[15]_i_50_0\(1) => \outputShifter_reg_n_0_[0][1]\,
      \pwmRef[15]_i_50_0\(0) => \outputShifter_reg_n_0_[0][0]\,
      \pwmRef_reg[15]_0\(15) => \pwmRefs[0]_0\(0),
      \pwmRef_reg[15]_0\(14) => \pwmRefs[0]_0\(1),
      \pwmRef_reg[15]_0\(13) => \pwmRefs[0]_0\(2),
      \pwmRef_reg[15]_0\(12) => \pwmRefs[0]_0\(3),
      \pwmRef_reg[15]_0\(11) => \pwmRefs[0]_0\(4),
      \pwmRef_reg[15]_0\(10) => \pwmRefs[0]_0\(5),
      \pwmRef_reg[15]_0\(9) => \pwmRefs[0]_0\(6),
      \pwmRef_reg[15]_0\(8) => \pwmRefs[0]_0\(7),
      \pwmRef_reg[15]_0\(7) => \pwmRefs[0]_0\(8),
      \pwmRef_reg[15]_0\(6) => \pwmRefs[0]_0\(9),
      \pwmRef_reg[15]_0\(5) => \pwmRefs[0]_0\(10),
      \pwmRef_reg[15]_0\(4) => \pwmRefs[0]_0\(11),
      \pwmRef_reg[15]_0\(3) => \pwmRefs[0]_0\(12),
      \pwmRef_reg[15]_0\(2) => \pwmRefs[0]_0\(13),
      \pwmRef_reg[15]_0\(1) => \pwmRefs[0]_0\(14),
      \pwmRef_reg[15]_0\(0) => \pwmRefs[0]_0\(15),
      \pwmRef_reg[15]_i_3_0\(31) => \outputPosMax_reg_n_0_[0][31]\,
      \pwmRef_reg[15]_i_3_0\(30) => \outputPosMax_reg_n_0_[0][30]\,
      \pwmRef_reg[15]_i_3_0\(29) => \outputPosMax_reg_n_0_[0][29]\,
      \pwmRef_reg[15]_i_3_0\(28) => \outputPosMax_reg_n_0_[0][28]\,
      \pwmRef_reg[15]_i_3_0\(27) => \outputPosMax_reg_n_0_[0][27]\,
      \pwmRef_reg[15]_i_3_0\(26) => \outputPosMax_reg_n_0_[0][26]\,
      \pwmRef_reg[15]_i_3_0\(25) => \outputPosMax_reg_n_0_[0][25]\,
      \pwmRef_reg[15]_i_3_0\(24) => \outputPosMax_reg_n_0_[0][24]\,
      \pwmRef_reg[15]_i_3_0\(23) => \outputPosMax_reg_n_0_[0][23]\,
      \pwmRef_reg[15]_i_3_0\(22) => \outputPosMax_reg_n_0_[0][22]\,
      \pwmRef_reg[15]_i_3_0\(21) => \outputPosMax_reg_n_0_[0][21]\,
      \pwmRef_reg[15]_i_3_0\(20) => \outputPosMax_reg_n_0_[0][20]\,
      \pwmRef_reg[15]_i_3_0\(19) => \outputPosMax_reg_n_0_[0][19]\,
      \pwmRef_reg[15]_i_3_0\(18) => \outputPosMax_reg_n_0_[0][18]\,
      \pwmRef_reg[15]_i_3_0\(17) => \outputPosMax_reg_n_0_[0][17]\,
      \pwmRef_reg[15]_i_3_0\(16) => \outputPosMax_reg_n_0_[0][16]\,
      \pwmRef_reg[15]_i_3_0\(15) => \outputPosMax_reg_n_0_[0][15]\,
      \pwmRef_reg[15]_i_3_0\(14) => \outputPosMax_reg_n_0_[0][14]\,
      \pwmRef_reg[15]_i_3_0\(13) => \outputPosMax_reg_n_0_[0][13]\,
      \pwmRef_reg[15]_i_3_0\(12) => \outputPosMax_reg_n_0_[0][12]\,
      \pwmRef_reg[15]_i_3_0\(11) => \outputPosMax_reg_n_0_[0][11]\,
      \pwmRef_reg[15]_i_3_0\(10) => \outputPosMax_reg_n_0_[0][10]\,
      \pwmRef_reg[15]_i_3_0\(9) => \outputPosMax_reg_n_0_[0][9]\,
      \pwmRef_reg[15]_i_3_0\(8) => \outputPosMax_reg_n_0_[0][8]\,
      \pwmRef_reg[15]_i_3_0\(7) => \outputPosMax_reg_n_0_[0][7]\,
      \pwmRef_reg[15]_i_3_0\(6) => \outputPosMax_reg_n_0_[0][6]\,
      \pwmRef_reg[15]_i_3_0\(5) => \outputPosMax_reg_n_0_[0][5]\,
      \pwmRef_reg[15]_i_3_0\(4) => \outputPosMax_reg_n_0_[0][4]\,
      \pwmRef_reg[15]_i_3_0\(3) => \outputPosMax_reg_n_0_[0][3]\,
      \pwmRef_reg[15]_i_3_0\(2) => \outputPosMax_reg_n_0_[0][2]\,
      \pwmRef_reg[15]_i_3_0\(1) => \outputPosMax_reg_n_0_[0][1]\,
      \pwmRef_reg[15]_i_3_0\(0) => \outputPosMax_reg_n_0_[0][0]\,
      \pwmRef_reg[15]_i_48_0\(3 downto 0) => result3(31 downto 28),
      \pwmRef_reg[15]_i_49_0\(31) => \deadBand_reg_n_0_[0][31]\,
      \pwmRef_reg[15]_i_49_0\(30) => \deadBand_reg_n_0_[0][30]\,
      \pwmRef_reg[15]_i_49_0\(29) => \deadBand_reg_n_0_[0][29]\,
      \pwmRef_reg[15]_i_49_0\(28) => \deadBand_reg_n_0_[0][28]\,
      \pwmRef_reg[15]_i_49_0\(27) => \deadBand_reg_n_0_[0][27]\,
      \pwmRef_reg[15]_i_49_0\(26) => \deadBand_reg_n_0_[0][26]\,
      \pwmRef_reg[15]_i_49_0\(25) => \deadBand_reg_n_0_[0][25]\,
      \pwmRef_reg[15]_i_49_0\(24) => \deadBand_reg_n_0_[0][24]\,
      \pwmRef_reg[15]_i_49_0\(23) => \deadBand_reg_n_0_[0][23]\,
      \pwmRef_reg[15]_i_49_0\(22) => \deadBand_reg_n_0_[0][22]\,
      \pwmRef_reg[15]_i_49_0\(21) => \deadBand_reg_n_0_[0][21]\,
      \pwmRef_reg[15]_i_49_0\(20) => \deadBand_reg_n_0_[0][20]\,
      \pwmRef_reg[15]_i_49_0\(19) => \deadBand_reg_n_0_[0][19]\,
      \pwmRef_reg[15]_i_49_0\(18) => \deadBand_reg_n_0_[0][18]\,
      \pwmRef_reg[15]_i_49_0\(17) => \deadBand_reg_n_0_[0][17]\,
      \pwmRef_reg[15]_i_49_0\(16) => \deadBand_reg_n_0_[0][16]\,
      \pwmRef_reg[15]_i_49_0\(15) => \deadBand_reg_n_0_[0][15]\,
      \pwmRef_reg[15]_i_49_0\(14) => \deadBand_reg_n_0_[0][14]\,
      \pwmRef_reg[15]_i_49_0\(13) => \deadBand_reg_n_0_[0][13]\,
      \pwmRef_reg[15]_i_49_0\(12) => \deadBand_reg_n_0_[0][12]\,
      \pwmRef_reg[15]_i_49_0\(11) => \deadBand_reg_n_0_[0][11]\,
      \pwmRef_reg[15]_i_49_0\(10) => \deadBand_reg_n_0_[0][10]\,
      \pwmRef_reg[15]_i_49_0\(9) => \deadBand_reg_n_0_[0][9]\,
      \pwmRef_reg[15]_i_49_0\(8) => \deadBand_reg_n_0_[0][8]\,
      \pwmRef_reg[15]_i_49_0\(7) => \deadBand_reg_n_0_[0][7]\,
      \pwmRef_reg[15]_i_49_0\(6) => \deadBand_reg_n_0_[0][6]\,
      \pwmRef_reg[15]_i_49_0\(5) => \deadBand_reg_n_0_[0][5]\,
      \pwmRef_reg[15]_i_49_0\(4) => \deadBand_reg_n_0_[0][4]\,
      \pwmRef_reg[15]_i_49_0\(3) => \deadBand_reg_n_0_[0][3]\,
      \pwmRef_reg[15]_i_49_0\(2) => \deadBand_reg_n_0_[0][2]\,
      \pwmRef_reg[15]_i_49_0\(1) => \deadBand_reg_n_0_[0][1]\,
      \pwmRef_reg[15]_i_49_0\(0) => \deadBand_reg_n_0_[0][0]\,
      \pwmRef_reg[15]_i_6_0\(31) => \outputNegMax_reg_n_0_[0][31]\,
      \pwmRef_reg[15]_i_6_0\(30) => \outputNegMax_reg_n_0_[0][30]\,
      \pwmRef_reg[15]_i_6_0\(29) => \outputNegMax_reg_n_0_[0][29]\,
      \pwmRef_reg[15]_i_6_0\(28) => \outputNegMax_reg_n_0_[0][28]\,
      \pwmRef_reg[15]_i_6_0\(27) => \outputNegMax_reg_n_0_[0][27]\,
      \pwmRef_reg[15]_i_6_0\(26) => \outputNegMax_reg_n_0_[0][26]\,
      \pwmRef_reg[15]_i_6_0\(25) => \outputNegMax_reg_n_0_[0][25]\,
      \pwmRef_reg[15]_i_6_0\(24) => \outputNegMax_reg_n_0_[0][24]\,
      \pwmRef_reg[15]_i_6_0\(23) => \outputNegMax_reg_n_0_[0][23]\,
      \pwmRef_reg[15]_i_6_0\(22) => \outputNegMax_reg_n_0_[0][22]\,
      \pwmRef_reg[15]_i_6_0\(21) => \outputNegMax_reg_n_0_[0][21]\,
      \pwmRef_reg[15]_i_6_0\(20) => \outputNegMax_reg_n_0_[0][20]\,
      \pwmRef_reg[15]_i_6_0\(19) => \outputNegMax_reg_n_0_[0][19]\,
      \pwmRef_reg[15]_i_6_0\(18) => \outputNegMax_reg_n_0_[0][18]\,
      \pwmRef_reg[15]_i_6_0\(17) => \outputNegMax_reg_n_0_[0][17]\,
      \pwmRef_reg[15]_i_6_0\(16) => \outputNegMax_reg_n_0_[0][16]\,
      \pwmRef_reg[15]_i_6_0\(15) => \outputNegMax_reg_n_0_[0][15]\,
      \pwmRef_reg[15]_i_6_0\(14) => \outputNegMax_reg_n_0_[0][14]\,
      \pwmRef_reg[15]_i_6_0\(13) => \outputNegMax_reg_n_0_[0][13]\,
      \pwmRef_reg[15]_i_6_0\(12) => \outputNegMax_reg_n_0_[0][12]\,
      \pwmRef_reg[15]_i_6_0\(11) => \outputNegMax_reg_n_0_[0][11]\,
      \pwmRef_reg[15]_i_6_0\(10) => \outputNegMax_reg_n_0_[0][10]\,
      \pwmRef_reg[15]_i_6_0\(9) => \outputNegMax_reg_n_0_[0][9]\,
      \pwmRef_reg[15]_i_6_0\(8) => \outputNegMax_reg_n_0_[0][8]\,
      \pwmRef_reg[15]_i_6_0\(7) => \outputNegMax_reg_n_0_[0][7]\,
      \pwmRef_reg[15]_i_6_0\(6) => \outputNegMax_reg_n_0_[0][6]\,
      \pwmRef_reg[15]_i_6_0\(5) => \outputNegMax_reg_n_0_[0][5]\,
      \pwmRef_reg[15]_i_6_0\(4) => \outputNegMax_reg_n_0_[0][4]\,
      \pwmRef_reg[15]_i_6_0\(3) => \outputNegMax_reg_n_0_[0][3]\,
      \pwmRef_reg[15]_i_6_0\(2) => \outputNegMax_reg_n_0_[0][2]\,
      \pwmRef_reg[15]_i_6_0\(1) => \outputNegMax_reg_n_0_[0][1]\,
      \pwmRef_reg[15]_i_6_0\(0) => \outputNegMax_reg_n_0_[0][0]\,
      result3_0(8 downto 0) => axi_awaddr(10 downto 2),
      \result3__3_0\(0) => \myo_brick_reg_n_0_[0]\,
      \result3__4_0\(3 downto 0) => err00_in(31 downto 28),
      \result3__4_1\(3 downto 0) => err0(31 downto 28),
      \sp_reg[0][27]\(0) => \instantiate_pid_controllers[0].pid_controller_n_3\,
      \sp_reg[0][27]_0\(0) => \instantiate_pid_controllers[0].pid_controller_n_4\,
      update_controller_prev_reg_0 => \^update_controller_reg_0\,
      update_controller_prev_reg_1 => update_controller_prev_i_2_n_0
    );
\instantiate_pid_controllers[1].pid_controller\: entity work.roboy_plexus_myoControl_3_1_PIDController_0
     port map (
      CO(0) => err1_1,
      D(12) => \instantiate_pid_controllers[1].pid_controller_n_2\,
      D(11) => \instantiate_pid_controllers[1].pid_controller_n_3\,
      D(10) => \instantiate_pid_controllers[1].pid_controller_n_4\,
      D(9) => \instantiate_pid_controllers[1].pid_controller_n_5\,
      D(8) => \instantiate_pid_controllers[1].pid_controller_n_6\,
      D(7) => \instantiate_pid_controllers[1].pid_controller_n_7\,
      D(6) => \instantiate_pid_controllers[1].pid_controller_n_8\,
      D(5) => \instantiate_pid_controllers[1].pid_controller_n_9\,
      D(4) => \instantiate_pid_controllers[1].pid_controller_n_10\,
      D(3) => \instantiate_pid_controllers[1].pid_controller_n_11\,
      D(2) => \instantiate_pid_controllers[1].pid_controller_n_12\,
      D(1) => \instantiate_pid_controllers[1].pid_controller_n_13\,
      D(0) => \instantiate_pid_controllers[1].pid_controller_n_14\,
      O(1) => \lastError_reg[31]_i_29__0_n_6\,
      O(0) => \lastError_reg[31]_i_29__0_n_7\,
      Q(31) => \sp_reg_n_0_[1][31]\,
      Q(30) => \sp_reg_n_0_[1][30]\,
      Q(29) => \sp_reg_n_0_[1][29]\,
      Q(28) => \sp_reg_n_0_[1][28]\,
      Q(27) => \sp_reg_n_0_[1][27]\,
      Q(26) => \sp_reg_n_0_[1][26]\,
      Q(25) => \sp_reg_n_0_[1][25]\,
      Q(24) => \sp_reg_n_0_[1][24]\,
      Q(23) => \sp_reg_n_0_[1][23]\,
      Q(22) => \sp_reg_n_0_[1][22]\,
      Q(21) => \sp_reg_n_0_[1][21]\,
      Q(20) => \sp_reg_n_0_[1][20]\,
      Q(19) => \sp_reg_n_0_[1][19]\,
      Q(18) => \sp_reg_n_0_[1][18]\,
      Q(17) => \sp_reg_n_0_[1][17]\,
      Q(16) => \sp_reg_n_0_[1][16]\,
      Q(15) => \sp_reg_n_0_[1][15]\,
      Q(14) => \sp_reg_n_0_[1][14]\,
      Q(13) => \sp_reg_n_0_[1][13]\,
      Q(12) => \sp_reg_n_0_[1][12]\,
      Q(11) => \sp_reg_n_0_[1][11]\,
      Q(10) => \sp_reg_n_0_[1][10]\,
      Q(9) => \sp_reg_n_0_[1][9]\,
      Q(8) => \sp_reg_n_0_[1][8]\,
      Q(7) => \sp_reg_n_0_[1][7]\,
      Q(6) => \sp_reg_n_0_[1][6]\,
      Q(5) => \sp_reg_n_0_[1][5]\,
      Q(4) => \sp_reg_n_0_[1][4]\,
      Q(3) => \sp_reg_n_0_[1][3]\,
      Q(2) => \sp_reg_n_0_[1][2]\,
      Q(1) => \sp_reg_n_0_[1][1]\,
      Q(0) => \sp_reg_n_0_[1][0]\,
      \Word_reg[1]\(14) => \pwmRefs[3]_3\(1),
      \Word_reg[1]\(13) => \pwmRefs[3]_3\(2),
      \Word_reg[1]\(12) => \pwmRefs[3]_3\(3),
      \Word_reg[1]\(11) => \pwmRefs[3]_3\(4),
      \Word_reg[1]\(10) => \pwmRefs[3]_3\(5),
      \Word_reg[1]\(9) => \pwmRefs[3]_3\(6),
      \Word_reg[1]\(8) => \pwmRefs[3]_3\(7),
      \Word_reg[1]\(7) => \pwmRefs[3]_3\(8),
      \Word_reg[1]\(6) => \pwmRefs[3]_3\(9),
      \Word_reg[1]\(5) => \pwmRefs[3]_3\(10),
      \Word_reg[1]\(4) => \pwmRefs[3]_3\(11),
      \Word_reg[1]\(3) => \pwmRefs[3]_3\(12),
      \Word_reg[1]\(2) => \pwmRefs[3]_3\(13),
      \Word_reg[1]\(1) => \pwmRefs[3]_3\(14),
      \Word_reg[1]\(0) => \pwmRefs[3]_3\(15),
      \Word_reg[1]_0\(14) => \pwmRefs[2]_2\(1),
      \Word_reg[1]_0\(13) => \pwmRefs[2]_2\(2),
      \Word_reg[1]_0\(12) => \pwmRefs[2]_2\(3),
      \Word_reg[1]_0\(11) => \pwmRefs[2]_2\(4),
      \Word_reg[1]_0\(10) => \pwmRefs[2]_2\(5),
      \Word_reg[1]_0\(9) => \pwmRefs[2]_2\(6),
      \Word_reg[1]_0\(8) => \pwmRefs[2]_2\(7),
      \Word_reg[1]_0\(7) => \pwmRefs[2]_2\(8),
      \Word_reg[1]_0\(6) => \pwmRefs[2]_2\(9),
      \Word_reg[1]_0\(5) => \pwmRefs[2]_2\(10),
      \Word_reg[1]_0\(4) => \pwmRefs[2]_2\(11),
      \Word_reg[1]_0\(3) => \pwmRefs[2]_2\(12),
      \Word_reg[1]_0\(2) => \pwmRefs[2]_2\(13),
      \Word_reg[1]_0\(1) => \pwmRefs[2]_2\(14),
      \Word_reg[1]_0\(0) => \pwmRefs[2]_2\(15),
      \axi_awaddr_reg[2]\ => \instantiate_pid_controllers[1].pid_controller_n_18\,
      \axi_awaddr_reg[4]\ => \instantiate_pid_controllers[1].pid_controller_n_0\,
      \axi_awaddr_reg[4]_0\ => \instantiate_pid_controllers[1].pid_controller_n_1\,
      \axi_rdata[0]_i_11_0\ => \instantiate_pid_controllers[2].pid_controller_n_9\,
      \axi_rdata[10]_i_4_0\ => \instantiate_pid_controllers[2].pid_controller_n_31\,
      \axi_rdata[11]_i_4_0\ => \instantiate_pid_controllers[2].pid_controller_n_32\,
      \axi_rdata[12]_i_4_0\ => \instantiate_pid_controllers[2].pid_controller_n_33\,
      \axi_rdata[13]_i_4_0\ => \instantiate_pid_controllers[2].pid_controller_n_34\,
      \axi_rdata[14]_i_3_0\ => \instantiate_pid_controllers[2].pid_controller_n_35\,
      \axi_rdata[15]_i_5_0\(15) => \pwmRefs[0]_0\(0),
      \axi_rdata[15]_i_5_0\(14) => \pwmRefs[0]_0\(1),
      \axi_rdata[15]_i_5_0\(13) => \pwmRefs[0]_0\(2),
      \axi_rdata[15]_i_5_0\(12) => \pwmRefs[0]_0\(3),
      \axi_rdata[15]_i_5_0\(11) => \pwmRefs[0]_0\(4),
      \axi_rdata[15]_i_5_0\(10) => \pwmRefs[0]_0\(5),
      \axi_rdata[15]_i_5_0\(9) => \pwmRefs[0]_0\(6),
      \axi_rdata[15]_i_5_0\(8) => \pwmRefs[0]_0\(7),
      \axi_rdata[15]_i_5_0\(7) => \pwmRefs[0]_0\(8),
      \axi_rdata[15]_i_5_0\(6) => \pwmRefs[0]_0\(9),
      \axi_rdata[15]_i_5_0\(5) => \pwmRefs[0]_0\(10),
      \axi_rdata[15]_i_5_0\(4) => \pwmRefs[0]_0\(11),
      \axi_rdata[15]_i_5_0\(3) => \pwmRefs[0]_0\(12),
      \axi_rdata[15]_i_5_0\(2) => \pwmRefs[0]_0\(13),
      \axi_rdata[15]_i_5_0\(1) => \pwmRefs[0]_0\(14),
      \axi_rdata[15]_i_5_0\(0) => \pwmRefs[0]_0\(15),
      \axi_rdata[15]_i_5_1\ => \instantiate_pid_controllers[0].pid_controller_n_6\,
      \axi_rdata[15]_i_5_2\ => \instantiate_pid_controllers[2].pid_controller_n_36\,
      \axi_rdata[4]_i_3_0\ => \instantiate_pid_controllers[2].pid_controller_n_25\,
      \axi_rdata[5]_i_4_0\ => \instantiate_pid_controllers[2].pid_controller_n_26\,
      \axi_rdata[6]_i_4_0\ => \instantiate_pid_controllers[2].pid_controller_n_27\,
      \axi_rdata[7]_i_4_0\ => \instantiate_pid_controllers[2].pid_controller_n_28\,
      \axi_rdata[8]_i_3_0\ => \instantiate_pid_controllers[2].pid_controller_n_29\,
      \axi_rdata[9]_i_4_0\ => \instantiate_pid_controllers[2].pid_controller_n_30\,
      \axi_rdata_reg[0]\ => \axi_rdata[3]_i_2_n_0\,
      \axi_rdata_reg[0]_0\ => \axi_rdata[0]_i_2_n_0\,
      \axi_rdata_reg[0]_1\ => \axi_rdata[0]_i_3_n_0\,
      \axi_rdata_reg[0]_2\ => \axi_rdata[29]_i_3_n_0\,
      \axi_rdata_reg[0]_3\ => \axi_rdata[0]_i_8_n_0\,
      \axi_rdata_reg[0]_4\ => \axi_rdata[0]_i_9_n_0\,
      \axi_rdata_reg[0]_5\ => \axi_rdata[0]_i_10_n_0\,
      \axi_rdata_reg[10]\ => \axi_rdata[10]_i_2_n_0\,
      \axi_rdata_reg[10]_0\ => \axi_rdata[10]_i_3_n_0\,
      \axi_rdata_reg[10]_1\ => \axi_rdata[10]_i_5_n_0\,
      \axi_rdata_reg[11]\ => \axi_rdata[11]_i_2_n_0\,
      \axi_rdata_reg[11]_0\ => \axi_rdata[11]_i_3_n_0\,
      \axi_rdata_reg[11]_1\ => \axi_rdata[11]_i_5_n_0\,
      \axi_rdata_reg[12]\ => \axi_rdata[12]_i_2_n_0\,
      \axi_rdata_reg[12]_0\ => \axi_rdata[12]_i_3_n_0\,
      \axi_rdata_reg[12]_1\ => \axi_rdata[12]_i_5_n_0\,
      \axi_rdata_reg[13]\ => \axi_rdata[13]_i_2_n_0\,
      \axi_rdata_reg[13]_0\ => \axi_rdata[13]_i_3_n_0\,
      \axi_rdata_reg[13]_1\ => \axi_rdata[13]_i_5_n_0\,
      \axi_rdata_reg[14]\ => \axi_rdata[14]_i_2_n_0\,
      \axi_rdata_reg[14]_0\ => \axi_rdata[14]_i_4_n_0\,
      \axi_rdata_reg[14]_1\ => \axi_rdata[14]_i_5_n_0\,
      \axi_rdata_reg[15]\(8 downto 0) => axi_awaddr(10 downto 2),
      \axi_rdata_reg[15]_0\(12 downto 1) => actual_update_frequency(15 downto 4),
      \axi_rdata_reg[15]_0\(0) => actual_update_frequency(0),
      \axi_rdata_reg[15]_1\ => \axi_rdata[15]_i_2_n_0\,
      \axi_rdata_reg[15]_2\ => \axi_rdata[15]_i_3_n_0\,
      \axi_rdata_reg[15]_3\ => \axi_rdata[15]_i_4_n_0\,
      \axi_rdata_reg[15]_4\ => \axi_rdata[15]_i_6_n_0\,
      \axi_rdata_reg[4]\ => \axi_rdata[4]_i_2_n_0\,
      \axi_rdata_reg[4]_0\ => \axi_rdata[4]_i_4_n_0\,
      \axi_rdata_reg[4]_1\ => \axi_rdata[4]_i_5_n_0\,
      \axi_rdata_reg[5]\ => \axi_rdata[5]_i_2_n_0\,
      \axi_rdata_reg[5]_0\ => \axi_rdata[5]_i_3_n_0\,
      \axi_rdata_reg[5]_1\ => \axi_rdata[5]_i_5_n_0\,
      \axi_rdata_reg[6]\ => \axi_rdata[6]_i_2_n_0\,
      \axi_rdata_reg[6]_0\ => \axi_rdata[6]_i_3_n_0\,
      \axi_rdata_reg[6]_1\ => \axi_rdata[6]_i_5_n_0\,
      \axi_rdata_reg[7]\ => \axi_rdata[7]_i_2_n_0\,
      \axi_rdata_reg[7]_0\ => \axi_rdata[7]_i_3_n_0\,
      \axi_rdata_reg[7]_1\ => \axi_rdata[7]_i_5_n_0\,
      \axi_rdata_reg[8]\ => \axi_rdata[8]_i_2_n_0\,
      \axi_rdata_reg[8]_0\ => \axi_rdata[8]_i_4_n_0\,
      \axi_rdata_reg[8]_1\ => \axi_rdata[8]_i_5_n_0\,
      \axi_rdata_reg[9]\ => \axi_rdata[9]_i_2_n_0\,
      \axi_rdata_reg[9]_0\ => \axi_rdata[9]_i_3_n_0\,
      \axi_rdata_reg[9]_1\ => \axi_rdata[9]_i_5_n_0\,
      data12(11 downto 0) => data12(15 downto 4),
      data13(11) => data13(31),
      data13(10 downto 1) => data13(13 downto 4),
      data13(0) => data13(0),
      \deadBand_reg[1][27]\(0) => \instantiate_pid_controllers[1].pid_controller_n_15\,
      \lastError_reg[0]_0\ => \control_mode_reg_n_0_[1][0]\,
      \lastError_reg[0]_1\ => \control_mode_reg_n_0_[1][2]\,
      \lastError_reg[0]_2\ => \control_mode_reg_n_0_[1][1]\,
      \lastError_reg[11]_i_3__0_0\(3) => \lastError_reg[11]_i_17__0_n_4\,
      \lastError_reg[11]_i_3__0_0\(2) => \lastError_reg[11]_i_17__0_n_5\,
      \lastError_reg[11]_i_3__0_0\(1) => \lastError_reg[11]_i_17__0_n_6\,
      \lastError_reg[11]_i_3__0_0\(0) => \lastError_reg[11]_i_17__0_n_7\,
      \lastError_reg[11]_i_4__0_0\ => \displacements_reg_n_0_[1][11]\,
      \lastError_reg[11]_i_4__0_1\ => \displacements_reg_n_0_[1][10]\,
      \lastError_reg[11]_i_4__0_2\ => \displacements_reg_n_0_[1][9]\,
      \lastError_reg[11]_i_4__0_3\ => \displacements_reg_n_0_[1][8]\,
      \lastError_reg[15]_i_4__0_0\ => \displacements_reg_n_0_[1][31]\,
      \lastError_reg[15]_i_4__0_1\ => \displacements_reg_n_0_[1][13]\,
      \lastError_reg[15]_i_4__0_2\ => \displacements_reg_n_0_[1][12]\,
      \lastError_reg[27]_i_3__0_0\(0) => \lastError_reg[31]_i_29__0_n_1\,
      \lastError_reg[3]_i_3__0_0\(3) => \lastError_reg[3]_i_17__0_n_4\,
      \lastError_reg[3]_i_3__0_0\(2) => \lastError_reg[3]_i_17__0_n_5\,
      \lastError_reg[3]_i_3__0_0\(1) => \lastError_reg[3]_i_17__0_n_6\,
      \lastError_reg[3]_i_3__0_0\(0) => \lastError_reg[3]_i_17__0_n_7\,
      \lastError_reg[3]_i_4__0_0\ => \displacements_reg_n_0_[1][3]\,
      \lastError_reg[3]_i_4__0_1\ => \displacements_reg_n_0_[1][2]\,
      \lastError_reg[3]_i_4__0_2\ => \displacements_reg_n_0_[1][1]\,
      \lastError_reg[3]_i_4__0_3\ => \displacements_reg_n_0_[1][0]\,
      \lastError_reg[7]_i_3__0_0\(3) => \lastError_reg[7]_i_17__0_n_4\,
      \lastError_reg[7]_i_3__0_0\(2) => \lastError_reg[7]_i_17__0_n_5\,
      \lastError_reg[7]_i_3__0_0\(1) => \lastError_reg[7]_i_17__0_n_6\,
      \lastError_reg[7]_i_3__0_0\(0) => \lastError_reg[7]_i_17__0_n_7\,
      \lastError_reg[7]_i_4__0_0\ => \displacements_reg_n_0_[1][7]\,
      \lastError_reg[7]_i_4__0_1\ => \displacements_reg_n_0_[1][6]\,
      \lastError_reg[7]_i_4__0_2\ => \displacements_reg_n_0_[1][5]\,
      \lastError_reg[7]_i_4__0_3\ => \displacements_reg_n_0_[1][4]\,
      motor(1 downto 0) => motor(1 downto 0),
      myocontrol_aclk => myocontrol_aclk,
      myocontrol_wdata(31 downto 0) => myocontrol_wdata(31 downto 0),
      p_1_in(31 downto 0) => p_1_in_4(31 downto 0),
      p_5_in => p_5_in,
      pwmRef(14) => pwmRef(1),
      pwmRef(13) => pwmRef(2),
      pwmRef(12) => pwmRef(3),
      pwmRef(11) => pwmRef(4),
      pwmRef(10) => pwmRef(5),
      pwmRef(9) => pwmRef(6),
      pwmRef(8) => pwmRef(7),
      pwmRef(7) => pwmRef(8),
      pwmRef(6) => pwmRef(9),
      pwmRef(5) => pwmRef(10),
      pwmRef(4) => pwmRef(11),
      pwmRef(3) => pwmRef(12),
      pwmRef(2) => pwmRef(13),
      pwmRef(1) => pwmRef(14),
      pwmRef(0) => pwmRef(15),
      \pwmRef[15]_i_50__0_0\(31) => \outputShifter_reg_n_0_[1][31]\,
      \pwmRef[15]_i_50__0_0\(30) => \outputShifter_reg_n_0_[1][30]\,
      \pwmRef[15]_i_50__0_0\(29) => \outputShifter_reg_n_0_[1][29]\,
      \pwmRef[15]_i_50__0_0\(28) => \outputShifter_reg_n_0_[1][28]\,
      \pwmRef[15]_i_50__0_0\(27) => \outputShifter_reg_n_0_[1][27]\,
      \pwmRef[15]_i_50__0_0\(26) => \outputShifter_reg_n_0_[1][26]\,
      \pwmRef[15]_i_50__0_0\(25) => \outputShifter_reg_n_0_[1][25]\,
      \pwmRef[15]_i_50__0_0\(24) => \outputShifter_reg_n_0_[1][24]\,
      \pwmRef[15]_i_50__0_0\(23) => \outputShifter_reg_n_0_[1][23]\,
      \pwmRef[15]_i_50__0_0\(22) => \outputShifter_reg_n_0_[1][22]\,
      \pwmRef[15]_i_50__0_0\(21) => \outputShifter_reg_n_0_[1][21]\,
      \pwmRef[15]_i_50__0_0\(20) => \outputShifter_reg_n_0_[1][20]\,
      \pwmRef[15]_i_50__0_0\(19) => \outputShifter_reg_n_0_[1][19]\,
      \pwmRef[15]_i_50__0_0\(18) => \outputShifter_reg_n_0_[1][18]\,
      \pwmRef[15]_i_50__0_0\(17) => \outputShifter_reg_n_0_[1][17]\,
      \pwmRef[15]_i_50__0_0\(16) => \outputShifter_reg_n_0_[1][16]\,
      \pwmRef[15]_i_50__0_0\(15) => \outputShifter_reg_n_0_[1][15]\,
      \pwmRef[15]_i_50__0_0\(14) => \outputShifter_reg_n_0_[1][14]\,
      \pwmRef[15]_i_50__0_0\(13) => \outputShifter_reg_n_0_[1][13]\,
      \pwmRef[15]_i_50__0_0\(12) => \outputShifter_reg_n_0_[1][12]\,
      \pwmRef[15]_i_50__0_0\(11) => \outputShifter_reg_n_0_[1][11]\,
      \pwmRef[15]_i_50__0_0\(10) => \outputShifter_reg_n_0_[1][10]\,
      \pwmRef[15]_i_50__0_0\(9) => \outputShifter_reg_n_0_[1][9]\,
      \pwmRef[15]_i_50__0_0\(8) => \outputShifter_reg_n_0_[1][8]\,
      \pwmRef[15]_i_50__0_0\(7) => \outputShifter_reg_n_0_[1][7]\,
      \pwmRef[15]_i_50__0_0\(6) => \outputShifter_reg_n_0_[1][6]\,
      \pwmRef[15]_i_50__0_0\(5) => \outputShifter_reg_n_0_[1][5]\,
      \pwmRef[15]_i_50__0_0\(4) => \outputShifter_reg_n_0_[1][4]\,
      \pwmRef[15]_i_50__0_0\(3) => \outputShifter_reg_n_0_[1][3]\,
      \pwmRef[15]_i_50__0_0\(2) => \outputShifter_reg_n_0_[1][2]\,
      \pwmRef[15]_i_50__0_0\(1) => \outputShifter_reg_n_0_[1][1]\,
      \pwmRef[15]_i_50__0_0\(0) => \outputShifter_reg_n_0_[1][0]\,
      \pwmRef_reg[15]_i_3__0_0\(31) => \outputPosMax_reg_n_0_[1][31]\,
      \pwmRef_reg[15]_i_3__0_0\(30) => \outputPosMax_reg_n_0_[1][30]\,
      \pwmRef_reg[15]_i_3__0_0\(29) => \outputPosMax_reg_n_0_[1][29]\,
      \pwmRef_reg[15]_i_3__0_0\(28) => \outputPosMax_reg_n_0_[1][28]\,
      \pwmRef_reg[15]_i_3__0_0\(27) => \outputPosMax_reg_n_0_[1][27]\,
      \pwmRef_reg[15]_i_3__0_0\(26) => \outputPosMax_reg_n_0_[1][26]\,
      \pwmRef_reg[15]_i_3__0_0\(25) => \outputPosMax_reg_n_0_[1][25]\,
      \pwmRef_reg[15]_i_3__0_0\(24) => \outputPosMax_reg_n_0_[1][24]\,
      \pwmRef_reg[15]_i_3__0_0\(23) => \outputPosMax_reg_n_0_[1][23]\,
      \pwmRef_reg[15]_i_3__0_0\(22) => \outputPosMax_reg_n_0_[1][22]\,
      \pwmRef_reg[15]_i_3__0_0\(21) => \outputPosMax_reg_n_0_[1][21]\,
      \pwmRef_reg[15]_i_3__0_0\(20) => \outputPosMax_reg_n_0_[1][20]\,
      \pwmRef_reg[15]_i_3__0_0\(19) => \outputPosMax_reg_n_0_[1][19]\,
      \pwmRef_reg[15]_i_3__0_0\(18) => \outputPosMax_reg_n_0_[1][18]\,
      \pwmRef_reg[15]_i_3__0_0\(17) => \outputPosMax_reg_n_0_[1][17]\,
      \pwmRef_reg[15]_i_3__0_0\(16) => \outputPosMax_reg_n_0_[1][16]\,
      \pwmRef_reg[15]_i_3__0_0\(15) => \outputPosMax_reg_n_0_[1][15]\,
      \pwmRef_reg[15]_i_3__0_0\(14) => \outputPosMax_reg_n_0_[1][14]\,
      \pwmRef_reg[15]_i_3__0_0\(13) => \outputPosMax_reg_n_0_[1][13]\,
      \pwmRef_reg[15]_i_3__0_0\(12) => \outputPosMax_reg_n_0_[1][12]\,
      \pwmRef_reg[15]_i_3__0_0\(11) => \outputPosMax_reg_n_0_[1][11]\,
      \pwmRef_reg[15]_i_3__0_0\(10) => \outputPosMax_reg_n_0_[1][10]\,
      \pwmRef_reg[15]_i_3__0_0\(9) => \outputPosMax_reg_n_0_[1][9]\,
      \pwmRef_reg[15]_i_3__0_0\(8) => \outputPosMax_reg_n_0_[1][8]\,
      \pwmRef_reg[15]_i_3__0_0\(7) => \outputPosMax_reg_n_0_[1][7]\,
      \pwmRef_reg[15]_i_3__0_0\(6) => \outputPosMax_reg_n_0_[1][6]\,
      \pwmRef_reg[15]_i_3__0_0\(5) => \outputPosMax_reg_n_0_[1][5]\,
      \pwmRef_reg[15]_i_3__0_0\(4) => \outputPosMax_reg_n_0_[1][4]\,
      \pwmRef_reg[15]_i_3__0_0\(3) => \outputPosMax_reg_n_0_[1][3]\,
      \pwmRef_reg[15]_i_3__0_0\(2) => \outputPosMax_reg_n_0_[1][2]\,
      \pwmRef_reg[15]_i_3__0_0\(1) => \outputPosMax_reg_n_0_[1][1]\,
      \pwmRef_reg[15]_i_3__0_0\(0) => \outputPosMax_reg_n_0_[1][0]\,
      \pwmRef_reg[15]_i_48__0_0\(3 downto 0) => result3_0(31 downto 28),
      \pwmRef_reg[15]_i_49__0_0\(31) => \deadBand_reg_n_0_[1][31]\,
      \pwmRef_reg[15]_i_49__0_0\(30) => \deadBand_reg_n_0_[1][30]\,
      \pwmRef_reg[15]_i_49__0_0\(29) => \deadBand_reg_n_0_[1][29]\,
      \pwmRef_reg[15]_i_49__0_0\(28) => \deadBand_reg_n_0_[1][28]\,
      \pwmRef_reg[15]_i_49__0_0\(27) => \deadBand_reg_n_0_[1][27]\,
      \pwmRef_reg[15]_i_49__0_0\(26) => \deadBand_reg_n_0_[1][26]\,
      \pwmRef_reg[15]_i_49__0_0\(25) => \deadBand_reg_n_0_[1][25]\,
      \pwmRef_reg[15]_i_49__0_0\(24) => \deadBand_reg_n_0_[1][24]\,
      \pwmRef_reg[15]_i_49__0_0\(23) => \deadBand_reg_n_0_[1][23]\,
      \pwmRef_reg[15]_i_49__0_0\(22) => \deadBand_reg_n_0_[1][22]\,
      \pwmRef_reg[15]_i_49__0_0\(21) => \deadBand_reg_n_0_[1][21]\,
      \pwmRef_reg[15]_i_49__0_0\(20) => \deadBand_reg_n_0_[1][20]\,
      \pwmRef_reg[15]_i_49__0_0\(19) => \deadBand_reg_n_0_[1][19]\,
      \pwmRef_reg[15]_i_49__0_0\(18) => \deadBand_reg_n_0_[1][18]\,
      \pwmRef_reg[15]_i_49__0_0\(17) => \deadBand_reg_n_0_[1][17]\,
      \pwmRef_reg[15]_i_49__0_0\(16) => \deadBand_reg_n_0_[1][16]\,
      \pwmRef_reg[15]_i_49__0_0\(15) => \deadBand_reg_n_0_[1][15]\,
      \pwmRef_reg[15]_i_49__0_0\(14) => \deadBand_reg_n_0_[1][14]\,
      \pwmRef_reg[15]_i_49__0_0\(13) => \deadBand_reg_n_0_[1][13]\,
      \pwmRef_reg[15]_i_49__0_0\(12) => \deadBand_reg_n_0_[1][12]\,
      \pwmRef_reg[15]_i_49__0_0\(11) => \deadBand_reg_n_0_[1][11]\,
      \pwmRef_reg[15]_i_49__0_0\(10) => \deadBand_reg_n_0_[1][10]\,
      \pwmRef_reg[15]_i_49__0_0\(9) => \deadBand_reg_n_0_[1][9]\,
      \pwmRef_reg[15]_i_49__0_0\(8) => \deadBand_reg_n_0_[1][8]\,
      \pwmRef_reg[15]_i_49__0_0\(7) => \deadBand_reg_n_0_[1][7]\,
      \pwmRef_reg[15]_i_49__0_0\(6) => \deadBand_reg_n_0_[1][6]\,
      \pwmRef_reg[15]_i_49__0_0\(5) => \deadBand_reg_n_0_[1][5]\,
      \pwmRef_reg[15]_i_49__0_0\(4) => \deadBand_reg_n_0_[1][4]\,
      \pwmRef_reg[15]_i_49__0_0\(3) => \deadBand_reg_n_0_[1][3]\,
      \pwmRef_reg[15]_i_49__0_0\(2) => \deadBand_reg_n_0_[1][2]\,
      \pwmRef_reg[15]_i_49__0_0\(1) => \deadBand_reg_n_0_[1][1]\,
      \pwmRef_reg[15]_i_49__0_0\(0) => \deadBand_reg_n_0_[1][0]\,
      \pwmRef_reg[15]_i_6__0_0\(31) => \outputNegMax_reg_n_0_[1][31]\,
      \pwmRef_reg[15]_i_6__0_0\(30) => \outputNegMax_reg_n_0_[1][30]\,
      \pwmRef_reg[15]_i_6__0_0\(29) => \outputNegMax_reg_n_0_[1][29]\,
      \pwmRef_reg[15]_i_6__0_0\(28) => \outputNegMax_reg_n_0_[1][28]\,
      \pwmRef_reg[15]_i_6__0_0\(27) => \outputNegMax_reg_n_0_[1][27]\,
      \pwmRef_reg[15]_i_6__0_0\(26) => \outputNegMax_reg_n_0_[1][26]\,
      \pwmRef_reg[15]_i_6__0_0\(25) => \outputNegMax_reg_n_0_[1][25]\,
      \pwmRef_reg[15]_i_6__0_0\(24) => \outputNegMax_reg_n_0_[1][24]\,
      \pwmRef_reg[15]_i_6__0_0\(23) => \outputNegMax_reg_n_0_[1][23]\,
      \pwmRef_reg[15]_i_6__0_0\(22) => \outputNegMax_reg_n_0_[1][22]\,
      \pwmRef_reg[15]_i_6__0_0\(21) => \outputNegMax_reg_n_0_[1][21]\,
      \pwmRef_reg[15]_i_6__0_0\(20) => \outputNegMax_reg_n_0_[1][20]\,
      \pwmRef_reg[15]_i_6__0_0\(19) => \outputNegMax_reg_n_0_[1][19]\,
      \pwmRef_reg[15]_i_6__0_0\(18) => \outputNegMax_reg_n_0_[1][18]\,
      \pwmRef_reg[15]_i_6__0_0\(17) => \outputNegMax_reg_n_0_[1][17]\,
      \pwmRef_reg[15]_i_6__0_0\(16) => \outputNegMax_reg_n_0_[1][16]\,
      \pwmRef_reg[15]_i_6__0_0\(15) => \outputNegMax_reg_n_0_[1][15]\,
      \pwmRef_reg[15]_i_6__0_0\(14) => \outputNegMax_reg_n_0_[1][14]\,
      \pwmRef_reg[15]_i_6__0_0\(13) => \outputNegMax_reg_n_0_[1][13]\,
      \pwmRef_reg[15]_i_6__0_0\(12) => \outputNegMax_reg_n_0_[1][12]\,
      \pwmRef_reg[15]_i_6__0_0\(11) => \outputNegMax_reg_n_0_[1][11]\,
      \pwmRef_reg[15]_i_6__0_0\(10) => \outputNegMax_reg_n_0_[1][10]\,
      \pwmRef_reg[15]_i_6__0_0\(9) => \outputNegMax_reg_n_0_[1][9]\,
      \pwmRef_reg[15]_i_6__0_0\(8) => \outputNegMax_reg_n_0_[1][8]\,
      \pwmRef_reg[15]_i_6__0_0\(7) => \outputNegMax_reg_n_0_[1][7]\,
      \pwmRef_reg[15]_i_6__0_0\(6) => \outputNegMax_reg_n_0_[1][6]\,
      \pwmRef_reg[15]_i_6__0_0\(5) => \outputNegMax_reg_n_0_[1][5]\,
      \pwmRef_reg[15]_i_6__0_0\(4) => \outputNegMax_reg_n_0_[1][4]\,
      \pwmRef_reg[15]_i_6__0_0\(3) => \outputNegMax_reg_n_0_[1][3]\,
      \pwmRef_reg[15]_i_6__0_0\(2) => \outputNegMax_reg_n_0_[1][2]\,
      \pwmRef_reg[15]_i_6__0_0\(1) => \outputNegMax_reg_n_0_[1][1]\,
      \pwmRef_reg[15]_i_6__0_0\(0) => \outputNegMax_reg_n_0_[1][0]\,
      \pwmRef_reg[3]_0\(2) => \pwmRefs[1]_1\(12),
      \pwmRef_reg[3]_0\(1) => \pwmRefs[1]_1\(13),
      \pwmRef_reg[3]_0\(0) => \pwmRefs[1]_1\(14),
      result3_0 => \instantiate_pid_controllers[0].pid_controller_n_5\,
      result3_1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      result3_2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      \result3__2_0\ => \instantiate_pid_controllers[0].pid_controller_n_10\,
      \result3__3_0\(0) => \myo_brick_reg_n_0_[1]\,
      \result3__4_0\(3 downto 0) => err00_in_3(31 downto 28),
      \result3__4_1\(3 downto 0) => err0_2(31 downto 28),
      \sp_reg[1][27]\(0) => \instantiate_pid_controllers[1].pid_controller_n_16\,
      \sp_reg[1][27]_0\(0) => \instantiate_pid_controllers[1].pid_controller_n_17\
    );
\instantiate_pid_controllers[2].pid_controller\: entity work.roboy_plexus_myoControl_3_1_PIDController_1
     port map (
      CO(0) => err1_6,
      D(2) => \instantiate_pid_controllers[2].pid_controller_n_2\,
      D(1) => \instantiate_pid_controllers[2].pid_controller_n_3\,
      D(0) => \instantiate_pid_controllers[2].pid_controller_n_4\,
      O(1) => \lastError_reg[31]_i_29__1_n_6\,
      O(0) => \lastError_reg[31]_i_29__1_n_7\,
      Q(3) => \pid_update_reg_n_0_[7]\,
      Q(2) => \pid_update_reg_n_0_[2]\,
      Q(1) => \pid_update_reg_n_0_[1]\,
      Q(0) => \pid_update_reg_n_0_[0]\,
      \axi_awaddr_reg[3]\ => \instantiate_pid_controllers[2].pid_controller_n_8\,
      \axi_awaddr_reg[4]\ => \instantiate_pid_controllers[2].pid_controller_n_0\,
      \axi_awaddr_reg[4]_0\ => \instantiate_pid_controllers[2].pid_controller_n_1\,
      \axi_rdata[0]_i_25\ => \outputShifter[2][31]_i_2_n_0\,
      \axi_rdata[0]_i_25_0\ => \outputShifter[3][31]_i_2_n_0\,
      \axi_rdata[13]_i_15\ => \axi_rdata[13]_i_37_n_0\,
      \axi_rdata[13]_i_15_0\ => \axi_rdata[13]_i_38_n_0\,
      \axi_rdata[15]_i_16\(15) => \pwmRefs[3]_3\(0),
      \axi_rdata[15]_i_16\(14) => \pwmRefs[3]_3\(1),
      \axi_rdata[15]_i_16\(13) => \pwmRefs[3]_3\(2),
      \axi_rdata[15]_i_16\(12) => \pwmRefs[3]_3\(3),
      \axi_rdata[15]_i_16\(11) => \pwmRefs[3]_3\(4),
      \axi_rdata[15]_i_16\(10) => \pwmRefs[3]_3\(5),
      \axi_rdata[15]_i_16\(9) => \pwmRefs[3]_3\(6),
      \axi_rdata[15]_i_16\(8) => \pwmRefs[3]_3\(7),
      \axi_rdata[15]_i_16\(7) => \pwmRefs[3]_3\(8),
      \axi_rdata[15]_i_16\(6) => \pwmRefs[3]_3\(9),
      \axi_rdata[15]_i_16\(5) => \pwmRefs[3]_3\(10),
      \axi_rdata[15]_i_16\(4) => \pwmRefs[3]_3\(11),
      \axi_rdata[15]_i_16\(3) => \pwmRefs[3]_3\(12),
      \axi_rdata[15]_i_16\(2) => \pwmRefs[3]_3\(13),
      \axi_rdata[15]_i_16\(1) => \pwmRefs[3]_3\(14),
      \axi_rdata[15]_i_16\(0) => \pwmRefs[3]_3\(15),
      \axi_rdata[15]_i_16_0\ => \deadBand[2][31]_i_2_n_0\,
      \axi_rdata[15]_i_16_1\ => \deadBand[3][31]_i_2_n_0\,
      \axi_rdata[1]_i_3_0\ => \axi_rdata[1]_i_22_n_0\,
      \axi_rdata[1]_i_3_1\ => \axi_rdata[1]_i_23_n_0\,
      \axi_rdata[2]_i_3_0\ => \axi_rdata[2]_i_22_n_0\,
      \axi_rdata[2]_i_3_1\ => \axi_rdata[2]_i_23_n_0\,
      \axi_rdata[3]_i_11_0\ => \axi_rdata[3]_i_9_n_0\,
      \axi_rdata[3]_i_11_1\ => \instantiate_pid_controllers[0].pid_controller_n_6\,
      \axi_rdata[3]_i_11_2\(2) => \pwmRefs[0]_0\(12),
      \axi_rdata[3]_i_11_2\(1) => \pwmRefs[0]_0\(13),
      \axi_rdata[3]_i_11_2\(0) => \pwmRefs[0]_0\(14),
      \axi_rdata[3]_i_11_3\ => \instantiate_pid_controllers[1].pid_controller_n_18\,
      \axi_rdata[3]_i_11_4\(2) => \pwmRefs[1]_1\(12),
      \axi_rdata[3]_i_11_4\(1) => \pwmRefs[1]_1\(13),
      \axi_rdata[3]_i_11_4\(0) => \pwmRefs[1]_1\(14),
      \axi_rdata[3]_i_24_0\ => \IntegralPosMax[2][31]_i_2_n_0\,
      \axi_rdata[3]_i_24_1\ => \IntegralPosMax[3][31]_i_2_n_0\,
      \axi_rdata[3]_i_4_0\ => \axi_rdata[15]_i_4_n_0\,
      \axi_rdata[3]_i_4_1\ => \sp[0][31]_i_2_n_0\,
      \axi_rdata[3]_i_4_2\(2 downto 0) => actual_update_frequency(3 downto 1),
      \axi_rdata[3]_i_4_3\ => \axi_rdata[3]_i_25_n_0\,
      \axi_rdata[3]_i_4_4\ => \axi_rdata[3]_i_26_n_0\,
      \axi_rdata_reg[1]\ => \axi_rdata[1]_i_2_n_0\,
      \axi_rdata_reg[1]_0\ => \axi_rdata[1]_i_4_n_0\,
      \axi_rdata_reg[1]_1\ => \axi_rdata[1]_i_9_n_0\,
      \axi_rdata_reg[1]_2\ => \axi_rdata[1]_i_10_n_0\,
      \axi_rdata_reg[1]_3\ => \axi_rdata[1]_i_11_n_0\,
      \axi_rdata_reg[1]_4\ => \axi_rdata[1]_i_12_n_0\,
      \axi_rdata_reg[1]_5\ => \axi_rdata[3]_i_16_n_0\,
      \axi_rdata_reg[2]\ => \axi_rdata[2]_i_2_n_0\,
      \axi_rdata_reg[2]_0\ => \axi_rdata[2]_i_4_n_0\,
      \axi_rdata_reg[2]_1\ => \axi_rdata[2]_i_9_n_0\,
      \axi_rdata_reg[2]_2\ => \axi_rdata[2]_i_10_n_0\,
      \axi_rdata_reg[2]_3\ => \axi_rdata[2]_i_11_n_0\,
      \axi_rdata_reg[2]_4\ => \axi_rdata[2]_i_12_n_0\,
      \axi_rdata_reg[3]\(4) => axi_awaddr(10),
      \axi_rdata_reg[3]\(3 downto 0) => axi_awaddr(5 downto 2),
      \axi_rdata_reg[3]_0\ => \axi_rdata[3]_i_2_n_0\,
      \axi_rdata_reg[3]_1\ => \axi_rdata[3]_i_3_n_0\,
      \axi_rdata_reg[3]_2\ => \axi_rdata[29]_i_3_n_0\,
      \axi_rdata_reg[3]_3\ => \axi_rdata[3]_i_5_n_0\,
      \axi_rdata_reg[3]_4\ => \axi_rdata[3]_i_12_n_0\,
      \axi_rdata_reg[3]_5\ => \axi_rdata[3]_i_13_n_0\,
      \axi_rdata_reg[3]_6\ => \axi_rdata[3]_i_14_n_0\,
      \axi_rdata_reg[3]_7\ => \axi_rdata[3]_i_15_n_0\,
      \deadBand_reg[2][27]\(0) => \instantiate_pid_controllers[2].pid_controller_n_5\,
      \lastError_reg[0]_0\ => \control_mode_reg_n_0_[2][0]\,
      \lastError_reg[0]_1\ => \control_mode_reg_n_0_[2][2]\,
      \lastError_reg[0]_2\ => \control_mode_reg_n_0_[2][1]\,
      \lastError_reg[11]_i_3__1_0\(3) => \lastError_reg[11]_i_17__1_n_4\,
      \lastError_reg[11]_i_3__1_0\(2) => \lastError_reg[11]_i_17__1_n_5\,
      \lastError_reg[11]_i_3__1_0\(1) => \lastError_reg[11]_i_17__1_n_6\,
      \lastError_reg[11]_i_3__1_0\(0) => \lastError_reg[11]_i_17__1_n_7\,
      \lastError_reg[11]_i_4__1_0\ => \displacements_reg_n_0_[2][11]\,
      \lastError_reg[11]_i_4__1_1\ => \displacements_reg_n_0_[2][10]\,
      \lastError_reg[11]_i_4__1_2\ => \displacements_reg_n_0_[2][9]\,
      \lastError_reg[11]_i_4__1_3\ => \displacements_reg_n_0_[2][8]\,
      \lastError_reg[15]_i_4__1_0\ => \displacements_reg_n_0_[2][31]\,
      \lastError_reg[15]_i_4__1_1\ => \displacements_reg_n_0_[2][13]\,
      \lastError_reg[15]_i_4__1_2\ => \displacements_reg_n_0_[2][12]\,
      \lastError_reg[27]_i_3__1_0\(0) => \lastError_reg[31]_i_29__1_n_1\,
      \lastError_reg[3]_i_3__1_0\(3) => \lastError_reg[3]_i_17__1_n_4\,
      \lastError_reg[3]_i_3__1_0\(2) => \lastError_reg[3]_i_17__1_n_5\,
      \lastError_reg[3]_i_3__1_0\(1) => \lastError_reg[3]_i_17__1_n_6\,
      \lastError_reg[3]_i_3__1_0\(0) => \lastError_reg[3]_i_17__1_n_7\,
      \lastError_reg[3]_i_4__1_0\ => \displacements_reg_n_0_[2][3]\,
      \lastError_reg[3]_i_4__1_1\ => \displacements_reg_n_0_[2][2]\,
      \lastError_reg[3]_i_4__1_2\ => \displacements_reg_n_0_[2][1]\,
      \lastError_reg[3]_i_4__1_3\ => \displacements_reg_n_0_[2][0]\,
      \lastError_reg[7]_i_3__1_0\(3) => \lastError_reg[7]_i_17__1_n_4\,
      \lastError_reg[7]_i_3__1_0\(2) => \lastError_reg[7]_i_17__1_n_5\,
      \lastError_reg[7]_i_3__1_0\(1) => \lastError_reg[7]_i_17__1_n_6\,
      \lastError_reg[7]_i_3__1_0\(0) => \lastError_reg[7]_i_17__1_n_7\,
      \lastError_reg[7]_i_4__1_0\ => \displacements_reg_n_0_[2][7]\,
      \lastError_reg[7]_i_4__1_1\ => \displacements_reg_n_0_[2][6]\,
      \lastError_reg[7]_i_4__1_2\ => \displacements_reg_n_0_[2][5]\,
      \lastError_reg[7]_i_4__1_3\ => \displacements_reg_n_0_[2][4]\,
      myocontrol_aclk => myocontrol_aclk,
      myocontrol_wdata(31 downto 0) => myocontrol_wdata(31 downto 0),
      p_1_in(31 downto 0) => p_1_in_9(31 downto 0),
      \pwmRef[15]_i_27__1_0\(31) => \sp_reg_n_0_[2][31]\,
      \pwmRef[15]_i_27__1_0\(30) => \sp_reg_n_0_[2][30]\,
      \pwmRef[15]_i_27__1_0\(29) => \sp_reg_n_0_[2][29]\,
      \pwmRef[15]_i_27__1_0\(28) => \sp_reg_n_0_[2][28]\,
      \pwmRef[15]_i_27__1_0\(27) => \sp_reg_n_0_[2][27]\,
      \pwmRef[15]_i_27__1_0\(26) => \sp_reg_n_0_[2][26]\,
      \pwmRef[15]_i_27__1_0\(25) => \sp_reg_n_0_[2][25]\,
      \pwmRef[15]_i_27__1_0\(24) => \sp_reg_n_0_[2][24]\,
      \pwmRef[15]_i_27__1_0\(23) => \sp_reg_n_0_[2][23]\,
      \pwmRef[15]_i_27__1_0\(22) => \sp_reg_n_0_[2][22]\,
      \pwmRef[15]_i_27__1_0\(21) => \sp_reg_n_0_[2][21]\,
      \pwmRef[15]_i_27__1_0\(20) => \sp_reg_n_0_[2][20]\,
      \pwmRef[15]_i_27__1_0\(19) => \sp_reg_n_0_[2][19]\,
      \pwmRef[15]_i_27__1_0\(18) => \sp_reg_n_0_[2][18]\,
      \pwmRef[15]_i_27__1_0\(17) => \sp_reg_n_0_[2][17]\,
      \pwmRef[15]_i_27__1_0\(16) => \sp_reg_n_0_[2][16]\,
      \pwmRef[15]_i_27__1_0\(15) => \sp_reg_n_0_[2][15]\,
      \pwmRef[15]_i_27__1_0\(14) => \sp_reg_n_0_[2][14]\,
      \pwmRef[15]_i_27__1_0\(13) => \sp_reg_n_0_[2][13]\,
      \pwmRef[15]_i_27__1_0\(12) => \sp_reg_n_0_[2][12]\,
      \pwmRef[15]_i_27__1_0\(11) => \sp_reg_n_0_[2][11]\,
      \pwmRef[15]_i_27__1_0\(10) => \sp_reg_n_0_[2][10]\,
      \pwmRef[15]_i_27__1_0\(9) => \sp_reg_n_0_[2][9]\,
      \pwmRef[15]_i_27__1_0\(8) => \sp_reg_n_0_[2][8]\,
      \pwmRef[15]_i_27__1_0\(7) => \sp_reg_n_0_[2][7]\,
      \pwmRef[15]_i_27__1_0\(6) => \sp_reg_n_0_[2][6]\,
      \pwmRef[15]_i_27__1_0\(5) => \sp_reg_n_0_[2][5]\,
      \pwmRef[15]_i_27__1_0\(4) => \sp_reg_n_0_[2][4]\,
      \pwmRef[15]_i_27__1_0\(3) => \sp_reg_n_0_[2][3]\,
      \pwmRef[15]_i_27__1_0\(2) => \sp_reg_n_0_[2][2]\,
      \pwmRef[15]_i_27__1_0\(1) => \sp_reg_n_0_[2][1]\,
      \pwmRef[15]_i_27__1_0\(0) => \sp_reg_n_0_[2][0]\,
      \pwmRef[15]_i_50__1_0\(31) => \outputShifter_reg_n_0_[2][31]\,
      \pwmRef[15]_i_50__1_0\(30) => \outputShifter_reg_n_0_[2][30]\,
      \pwmRef[15]_i_50__1_0\(29) => \outputShifter_reg_n_0_[2][29]\,
      \pwmRef[15]_i_50__1_0\(28) => \outputShifter_reg_n_0_[2][28]\,
      \pwmRef[15]_i_50__1_0\(27) => \outputShifter_reg_n_0_[2][27]\,
      \pwmRef[15]_i_50__1_0\(26) => \outputShifter_reg_n_0_[2][26]\,
      \pwmRef[15]_i_50__1_0\(25) => \outputShifter_reg_n_0_[2][25]\,
      \pwmRef[15]_i_50__1_0\(24) => \outputShifter_reg_n_0_[2][24]\,
      \pwmRef[15]_i_50__1_0\(23) => \outputShifter_reg_n_0_[2][23]\,
      \pwmRef[15]_i_50__1_0\(22) => \outputShifter_reg_n_0_[2][22]\,
      \pwmRef[15]_i_50__1_0\(21) => \outputShifter_reg_n_0_[2][21]\,
      \pwmRef[15]_i_50__1_0\(20) => \outputShifter_reg_n_0_[2][20]\,
      \pwmRef[15]_i_50__1_0\(19) => \outputShifter_reg_n_0_[2][19]\,
      \pwmRef[15]_i_50__1_0\(18) => \outputShifter_reg_n_0_[2][18]\,
      \pwmRef[15]_i_50__1_0\(17) => \outputShifter_reg_n_0_[2][17]\,
      \pwmRef[15]_i_50__1_0\(16) => \outputShifter_reg_n_0_[2][16]\,
      \pwmRef[15]_i_50__1_0\(15) => \outputShifter_reg_n_0_[2][15]\,
      \pwmRef[15]_i_50__1_0\(14) => \outputShifter_reg_n_0_[2][14]\,
      \pwmRef[15]_i_50__1_0\(13) => \outputShifter_reg_n_0_[2][13]\,
      \pwmRef[15]_i_50__1_0\(12) => \outputShifter_reg_n_0_[2][12]\,
      \pwmRef[15]_i_50__1_0\(11) => \outputShifter_reg_n_0_[2][11]\,
      \pwmRef[15]_i_50__1_0\(10) => \outputShifter_reg_n_0_[2][10]\,
      \pwmRef[15]_i_50__1_0\(9) => \outputShifter_reg_n_0_[2][9]\,
      \pwmRef[15]_i_50__1_0\(8) => \outputShifter_reg_n_0_[2][8]\,
      \pwmRef[15]_i_50__1_0\(7) => \outputShifter_reg_n_0_[2][7]\,
      \pwmRef[15]_i_50__1_0\(6) => \outputShifter_reg_n_0_[2][6]\,
      \pwmRef[15]_i_50__1_0\(5) => \outputShifter_reg_n_0_[2][5]\,
      \pwmRef[15]_i_50__1_0\(4) => \outputShifter_reg_n_0_[2][4]\,
      \pwmRef[15]_i_50__1_0\(3) => \outputShifter_reg_n_0_[2][3]\,
      \pwmRef[15]_i_50__1_0\(2) => \outputShifter_reg_n_0_[2][2]\,
      \pwmRef[15]_i_50__1_0\(1) => \outputShifter_reg_n_0_[2][1]\,
      \pwmRef[15]_i_50__1_0\(0) => \outputShifter_reg_n_0_[2][0]\,
      \pwmRef_reg[0]_0\ => \instantiate_pid_controllers[2].pid_controller_n_9\,
      \pwmRef_reg[10]_0\ => \instantiate_pid_controllers[2].pid_controller_n_31\,
      \pwmRef_reg[11]_0\ => \instantiate_pid_controllers[2].pid_controller_n_32\,
      \pwmRef_reg[12]_0\ => \instantiate_pid_controllers[2].pid_controller_n_33\,
      \pwmRef_reg[13]_0\ => \instantiate_pid_controllers[2].pid_controller_n_34\,
      \pwmRef_reg[14]_0\(14) => \pwmRefs[2]_2\(1),
      \pwmRef_reg[14]_0\(13) => \pwmRefs[2]_2\(2),
      \pwmRef_reg[14]_0\(12) => \pwmRefs[2]_2\(3),
      \pwmRef_reg[14]_0\(11) => \pwmRefs[2]_2\(4),
      \pwmRef_reg[14]_0\(10) => \pwmRefs[2]_2\(5),
      \pwmRef_reg[14]_0\(9) => \pwmRefs[2]_2\(6),
      \pwmRef_reg[14]_0\(8) => \pwmRefs[2]_2\(7),
      \pwmRef_reg[14]_0\(7) => \pwmRefs[2]_2\(8),
      \pwmRef_reg[14]_0\(6) => \pwmRefs[2]_2\(9),
      \pwmRef_reg[14]_0\(5) => \pwmRefs[2]_2\(10),
      \pwmRef_reg[14]_0\(4) => \pwmRefs[2]_2\(11),
      \pwmRef_reg[14]_0\(3) => \pwmRefs[2]_2\(12),
      \pwmRef_reg[14]_0\(2) => \pwmRefs[2]_2\(13),
      \pwmRef_reg[14]_0\(1) => \pwmRefs[2]_2\(14),
      \pwmRef_reg[14]_0\(0) => \pwmRefs[2]_2\(15),
      \pwmRef_reg[14]_1\ => \instantiate_pid_controllers[2].pid_controller_n_35\,
      \pwmRef_reg[15]_0\ => \instantiate_pid_controllers[2].pid_controller_n_36\,
      \pwmRef_reg[15]_i_3__1_0\(31) => \outputPosMax_reg_n_0_[2][31]\,
      \pwmRef_reg[15]_i_3__1_0\(30) => \outputPosMax_reg_n_0_[2][30]\,
      \pwmRef_reg[15]_i_3__1_0\(29) => \outputPosMax_reg_n_0_[2][29]\,
      \pwmRef_reg[15]_i_3__1_0\(28) => \outputPosMax_reg_n_0_[2][28]\,
      \pwmRef_reg[15]_i_3__1_0\(27) => \outputPosMax_reg_n_0_[2][27]\,
      \pwmRef_reg[15]_i_3__1_0\(26) => \outputPosMax_reg_n_0_[2][26]\,
      \pwmRef_reg[15]_i_3__1_0\(25) => \outputPosMax_reg_n_0_[2][25]\,
      \pwmRef_reg[15]_i_3__1_0\(24) => \outputPosMax_reg_n_0_[2][24]\,
      \pwmRef_reg[15]_i_3__1_0\(23) => \outputPosMax_reg_n_0_[2][23]\,
      \pwmRef_reg[15]_i_3__1_0\(22) => \outputPosMax_reg_n_0_[2][22]\,
      \pwmRef_reg[15]_i_3__1_0\(21) => \outputPosMax_reg_n_0_[2][21]\,
      \pwmRef_reg[15]_i_3__1_0\(20) => \outputPosMax_reg_n_0_[2][20]\,
      \pwmRef_reg[15]_i_3__1_0\(19) => \outputPosMax_reg_n_0_[2][19]\,
      \pwmRef_reg[15]_i_3__1_0\(18) => \outputPosMax_reg_n_0_[2][18]\,
      \pwmRef_reg[15]_i_3__1_0\(17) => \outputPosMax_reg_n_0_[2][17]\,
      \pwmRef_reg[15]_i_3__1_0\(16) => \outputPosMax_reg_n_0_[2][16]\,
      \pwmRef_reg[15]_i_3__1_0\(15) => \outputPosMax_reg_n_0_[2][15]\,
      \pwmRef_reg[15]_i_3__1_0\(14) => \outputPosMax_reg_n_0_[2][14]\,
      \pwmRef_reg[15]_i_3__1_0\(13) => \outputPosMax_reg_n_0_[2][13]\,
      \pwmRef_reg[15]_i_3__1_0\(12) => \outputPosMax_reg_n_0_[2][12]\,
      \pwmRef_reg[15]_i_3__1_0\(11) => \outputPosMax_reg_n_0_[2][11]\,
      \pwmRef_reg[15]_i_3__1_0\(10) => \outputPosMax_reg_n_0_[2][10]\,
      \pwmRef_reg[15]_i_3__1_0\(9) => \outputPosMax_reg_n_0_[2][9]\,
      \pwmRef_reg[15]_i_3__1_0\(8) => \outputPosMax_reg_n_0_[2][8]\,
      \pwmRef_reg[15]_i_3__1_0\(7) => \outputPosMax_reg_n_0_[2][7]\,
      \pwmRef_reg[15]_i_3__1_0\(6) => \outputPosMax_reg_n_0_[2][6]\,
      \pwmRef_reg[15]_i_3__1_0\(5) => \outputPosMax_reg_n_0_[2][5]\,
      \pwmRef_reg[15]_i_3__1_0\(4) => \outputPosMax_reg_n_0_[2][4]\,
      \pwmRef_reg[15]_i_3__1_0\(3) => \outputPosMax_reg_n_0_[2][3]\,
      \pwmRef_reg[15]_i_3__1_0\(2) => \outputPosMax_reg_n_0_[2][2]\,
      \pwmRef_reg[15]_i_3__1_0\(1) => \outputPosMax_reg_n_0_[2][1]\,
      \pwmRef_reg[15]_i_3__1_0\(0) => \outputPosMax_reg_n_0_[2][0]\,
      \pwmRef_reg[15]_i_48__1_0\(3 downto 0) => result3_5(31 downto 28),
      \pwmRef_reg[15]_i_49__1_0\(31) => \deadBand_reg_n_0_[2][31]\,
      \pwmRef_reg[15]_i_49__1_0\(30) => \deadBand_reg_n_0_[2][30]\,
      \pwmRef_reg[15]_i_49__1_0\(29) => \deadBand_reg_n_0_[2][29]\,
      \pwmRef_reg[15]_i_49__1_0\(28) => \deadBand_reg_n_0_[2][28]\,
      \pwmRef_reg[15]_i_49__1_0\(27) => \deadBand_reg_n_0_[2][27]\,
      \pwmRef_reg[15]_i_49__1_0\(26) => \deadBand_reg_n_0_[2][26]\,
      \pwmRef_reg[15]_i_49__1_0\(25) => \deadBand_reg_n_0_[2][25]\,
      \pwmRef_reg[15]_i_49__1_0\(24) => \deadBand_reg_n_0_[2][24]\,
      \pwmRef_reg[15]_i_49__1_0\(23) => \deadBand_reg_n_0_[2][23]\,
      \pwmRef_reg[15]_i_49__1_0\(22) => \deadBand_reg_n_0_[2][22]\,
      \pwmRef_reg[15]_i_49__1_0\(21) => \deadBand_reg_n_0_[2][21]\,
      \pwmRef_reg[15]_i_49__1_0\(20) => \deadBand_reg_n_0_[2][20]\,
      \pwmRef_reg[15]_i_49__1_0\(19) => \deadBand_reg_n_0_[2][19]\,
      \pwmRef_reg[15]_i_49__1_0\(18) => \deadBand_reg_n_0_[2][18]\,
      \pwmRef_reg[15]_i_49__1_0\(17) => \deadBand_reg_n_0_[2][17]\,
      \pwmRef_reg[15]_i_49__1_0\(16) => \deadBand_reg_n_0_[2][16]\,
      \pwmRef_reg[15]_i_49__1_0\(15) => \deadBand_reg_n_0_[2][15]\,
      \pwmRef_reg[15]_i_49__1_0\(14) => \deadBand_reg_n_0_[2][14]\,
      \pwmRef_reg[15]_i_49__1_0\(13) => \deadBand_reg_n_0_[2][13]\,
      \pwmRef_reg[15]_i_49__1_0\(12) => \deadBand_reg_n_0_[2][12]\,
      \pwmRef_reg[15]_i_49__1_0\(11) => \deadBand_reg_n_0_[2][11]\,
      \pwmRef_reg[15]_i_49__1_0\(10) => \deadBand_reg_n_0_[2][10]\,
      \pwmRef_reg[15]_i_49__1_0\(9) => \deadBand_reg_n_0_[2][9]\,
      \pwmRef_reg[15]_i_49__1_0\(8) => \deadBand_reg_n_0_[2][8]\,
      \pwmRef_reg[15]_i_49__1_0\(7) => \deadBand_reg_n_0_[2][7]\,
      \pwmRef_reg[15]_i_49__1_0\(6) => \deadBand_reg_n_0_[2][6]\,
      \pwmRef_reg[15]_i_49__1_0\(5) => \deadBand_reg_n_0_[2][5]\,
      \pwmRef_reg[15]_i_49__1_0\(4) => \deadBand_reg_n_0_[2][4]\,
      \pwmRef_reg[15]_i_49__1_0\(3) => \deadBand_reg_n_0_[2][3]\,
      \pwmRef_reg[15]_i_49__1_0\(2) => \deadBand_reg_n_0_[2][2]\,
      \pwmRef_reg[15]_i_49__1_0\(1) => \deadBand_reg_n_0_[2][1]\,
      \pwmRef_reg[15]_i_49__1_0\(0) => \deadBand_reg_n_0_[2][0]\,
      \pwmRef_reg[15]_i_6__1_0\(31) => \outputNegMax_reg_n_0_[2][31]\,
      \pwmRef_reg[15]_i_6__1_0\(30) => \outputNegMax_reg_n_0_[2][30]\,
      \pwmRef_reg[15]_i_6__1_0\(29) => \outputNegMax_reg_n_0_[2][29]\,
      \pwmRef_reg[15]_i_6__1_0\(28) => \outputNegMax_reg_n_0_[2][28]\,
      \pwmRef_reg[15]_i_6__1_0\(27) => \outputNegMax_reg_n_0_[2][27]\,
      \pwmRef_reg[15]_i_6__1_0\(26) => \outputNegMax_reg_n_0_[2][26]\,
      \pwmRef_reg[15]_i_6__1_0\(25) => \outputNegMax_reg_n_0_[2][25]\,
      \pwmRef_reg[15]_i_6__1_0\(24) => \outputNegMax_reg_n_0_[2][24]\,
      \pwmRef_reg[15]_i_6__1_0\(23) => \outputNegMax_reg_n_0_[2][23]\,
      \pwmRef_reg[15]_i_6__1_0\(22) => \outputNegMax_reg_n_0_[2][22]\,
      \pwmRef_reg[15]_i_6__1_0\(21) => \outputNegMax_reg_n_0_[2][21]\,
      \pwmRef_reg[15]_i_6__1_0\(20) => \outputNegMax_reg_n_0_[2][20]\,
      \pwmRef_reg[15]_i_6__1_0\(19) => \outputNegMax_reg_n_0_[2][19]\,
      \pwmRef_reg[15]_i_6__1_0\(18) => \outputNegMax_reg_n_0_[2][18]\,
      \pwmRef_reg[15]_i_6__1_0\(17) => \outputNegMax_reg_n_0_[2][17]\,
      \pwmRef_reg[15]_i_6__1_0\(16) => \outputNegMax_reg_n_0_[2][16]\,
      \pwmRef_reg[15]_i_6__1_0\(15) => \outputNegMax_reg_n_0_[2][15]\,
      \pwmRef_reg[15]_i_6__1_0\(14) => \outputNegMax_reg_n_0_[2][14]\,
      \pwmRef_reg[15]_i_6__1_0\(13) => \outputNegMax_reg_n_0_[2][13]\,
      \pwmRef_reg[15]_i_6__1_0\(12) => \outputNegMax_reg_n_0_[2][12]\,
      \pwmRef_reg[15]_i_6__1_0\(11) => \outputNegMax_reg_n_0_[2][11]\,
      \pwmRef_reg[15]_i_6__1_0\(10) => \outputNegMax_reg_n_0_[2][10]\,
      \pwmRef_reg[15]_i_6__1_0\(9) => \outputNegMax_reg_n_0_[2][9]\,
      \pwmRef_reg[15]_i_6__1_0\(8) => \outputNegMax_reg_n_0_[2][8]\,
      \pwmRef_reg[15]_i_6__1_0\(7) => \outputNegMax_reg_n_0_[2][7]\,
      \pwmRef_reg[15]_i_6__1_0\(6) => \outputNegMax_reg_n_0_[2][6]\,
      \pwmRef_reg[15]_i_6__1_0\(5) => \outputNegMax_reg_n_0_[2][5]\,
      \pwmRef_reg[15]_i_6__1_0\(4) => \outputNegMax_reg_n_0_[2][4]\,
      \pwmRef_reg[15]_i_6__1_0\(3) => \outputNegMax_reg_n_0_[2][3]\,
      \pwmRef_reg[15]_i_6__1_0\(2) => \outputNegMax_reg_n_0_[2][2]\,
      \pwmRef_reg[15]_i_6__1_0\(1) => \outputNegMax_reg_n_0_[2][1]\,
      \pwmRef_reg[15]_i_6__1_0\(0) => \outputNegMax_reg_n_0_[2][0]\,
      \pwmRef_reg[4]_0\ => \instantiate_pid_controllers[2].pid_controller_n_25\,
      \pwmRef_reg[5]_0\ => \instantiate_pid_controllers[2].pid_controller_n_26\,
      \pwmRef_reg[6]_0\ => \instantiate_pid_controllers[2].pid_controller_n_27\,
      \pwmRef_reg[7]_0\ => \instantiate_pid_controllers[2].pid_controller_n_28\,
      \pwmRef_reg[8]_0\ => \instantiate_pid_controllers[2].pid_controller_n_29\,
      \pwmRef_reg[9]_0\ => \instantiate_pid_controllers[2].pid_controller_n_30\,
      result3_0 => \instantiate_pid_controllers[0].pid_controller_n_5\,
      result3_1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      result3_2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      \result3__2_0\ => \instantiate_pid_controllers[0].pid_controller_n_10\,
      \result3__3_0\(0) => \myo_brick_reg_n_0_[2]\,
      \result3__4_0\(3 downto 0) => err00_in_8(31 downto 28),
      \result3__4_1\(3 downto 0) => err0_7(31 downto 28),
      \sp_reg[2][27]\(0) => \instantiate_pid_controllers[2].pid_controller_n_6\,
      \sp_reg[2][27]_0\(0) => \instantiate_pid_controllers[2].pid_controller_n_7\,
      update_controller_prev_reg_0 => \^update_controller_reg_0\,
      update_controller_prev_reg_1 => update_controller_prev_i_2_n_0
    );
\instantiate_pid_controllers[3].pid_controller\: entity work.roboy_plexus_myoControl_3_1_PIDController_2
     port map (
      CO(0) => err1_11,
      Kd => Kd,
      Kp => Kp,
      O(1) => \lastError_reg[31]_i_29__2_n_6\,
      O(0) => \lastError_reg[31]_i_29__2_n_7\,
      Q(31) => \sp_reg_n_0_[3][31]\,
      Q(30) => \sp_reg_n_0_[3][30]\,
      Q(29) => \sp_reg_n_0_[3][29]\,
      Q(28) => \sp_reg_n_0_[3][28]\,
      Q(27) => \sp_reg_n_0_[3][27]\,
      Q(26) => \sp_reg_n_0_[3][26]\,
      Q(25) => \sp_reg_n_0_[3][25]\,
      Q(24) => \sp_reg_n_0_[3][24]\,
      Q(23) => \sp_reg_n_0_[3][23]\,
      Q(22) => \sp_reg_n_0_[3][22]\,
      Q(21) => \sp_reg_n_0_[3][21]\,
      Q(20) => \sp_reg_n_0_[3][20]\,
      Q(19) => \sp_reg_n_0_[3][19]\,
      Q(18) => \sp_reg_n_0_[3][18]\,
      Q(17) => \sp_reg_n_0_[3][17]\,
      Q(16) => \sp_reg_n_0_[3][16]\,
      Q(15) => \sp_reg_n_0_[3][15]\,
      Q(14) => \sp_reg_n_0_[3][14]\,
      Q(13) => \sp_reg_n_0_[3][13]\,
      Q(12) => \sp_reg_n_0_[3][12]\,
      Q(11) => \sp_reg_n_0_[3][11]\,
      Q(10) => \sp_reg_n_0_[3][10]\,
      Q(9) => \sp_reg_n_0_[3][9]\,
      Q(8) => \sp_reg_n_0_[3][8]\,
      Q(7) => \sp_reg_n_0_[3][7]\,
      Q(6) => \sp_reg_n_0_[3][6]\,
      Q(5) => \sp_reg_n_0_[3][5]\,
      Q(4) => \sp_reg_n_0_[3][4]\,
      Q(3) => \sp_reg_n_0_[3][3]\,
      Q(2) => \sp_reg_n_0_[3][2]\,
      Q(1) => \sp_reg_n_0_[3][1]\,
      Q(0) => \sp_reg_n_0_[3][0]\,
      \axi_awaddr_reg[2]\ => \instantiate_pid_controllers[3].pid_controller_n_5\,
      \deadBand_reg[3][27]\(0) => \instantiate_pid_controllers[3].pid_controller_n_2\,
      \lastError_reg[0]_0\ => \control_mode_reg_n_0_[3][0]\,
      \lastError_reg[0]_1\ => \control_mode_reg_n_0_[3][2]\,
      \lastError_reg[0]_2\ => \control_mode_reg_n_0_[3][1]\,
      \lastError_reg[11]_i_3__2_0\(3) => \lastError_reg[11]_i_17__2_n_4\,
      \lastError_reg[11]_i_3__2_0\(2) => \lastError_reg[11]_i_17__2_n_5\,
      \lastError_reg[11]_i_3__2_0\(1) => \lastError_reg[11]_i_17__2_n_6\,
      \lastError_reg[11]_i_3__2_0\(0) => \lastError_reg[11]_i_17__2_n_7\,
      \lastError_reg[11]_i_4__2_0\ => \displacements_reg_n_0_[3][11]\,
      \lastError_reg[11]_i_4__2_1\ => \displacements_reg_n_0_[3][10]\,
      \lastError_reg[11]_i_4__2_2\ => \displacements_reg_n_0_[3][9]\,
      \lastError_reg[11]_i_4__2_3\ => \displacements_reg_n_0_[3][8]\,
      \lastError_reg[15]_i_4__2_0\ => \displacements_reg_n_0_[3][31]\,
      \lastError_reg[15]_i_4__2_1\ => \displacements_reg_n_0_[3][13]\,
      \lastError_reg[15]_i_4__2_2\ => \displacements_reg_n_0_[3][12]\,
      \lastError_reg[27]_i_3__2_0\(0) => \lastError_reg[31]_i_29__2_n_1\,
      \lastError_reg[3]_i_3__2_0\(3) => \lastError_reg[3]_i_17__2_n_4\,
      \lastError_reg[3]_i_3__2_0\(2) => \lastError_reg[3]_i_17__2_n_5\,
      \lastError_reg[3]_i_3__2_0\(1) => \lastError_reg[3]_i_17__2_n_6\,
      \lastError_reg[3]_i_3__2_0\(0) => \lastError_reg[3]_i_17__2_n_7\,
      \lastError_reg[3]_i_4__2_0\ => \displacements_reg_n_0_[3][3]\,
      \lastError_reg[3]_i_4__2_1\ => \displacements_reg_n_0_[3][2]\,
      \lastError_reg[3]_i_4__2_2\ => \displacements_reg_n_0_[3][1]\,
      \lastError_reg[3]_i_4__2_3\ => \displacements_reg_n_0_[3][0]\,
      \lastError_reg[7]_i_3__2_0\(3) => \lastError_reg[7]_i_17__2_n_4\,
      \lastError_reg[7]_i_3__2_0\(2) => \lastError_reg[7]_i_17__2_n_5\,
      \lastError_reg[7]_i_3__2_0\(1) => \lastError_reg[7]_i_17__2_n_6\,
      \lastError_reg[7]_i_3__2_0\(0) => \lastError_reg[7]_i_17__2_n_7\,
      \lastError_reg[7]_i_4__2_0\ => \displacements_reg_n_0_[3][7]\,
      \lastError_reg[7]_i_4__2_1\ => \displacements_reg_n_0_[3][6]\,
      \lastError_reg[7]_i_4__2_2\ => \displacements_reg_n_0_[3][5]\,
      \lastError_reg[7]_i_4__2_3\ => \displacements_reg_n_0_[3][4]\,
      myocontrol_aclk => myocontrol_aclk,
      myocontrol_wdata(31 downto 0) => myocontrol_wdata(31 downto 0),
      p_1_in(31 downto 0) => p_1_in_14(31 downto 0),
      \p_1_in__0\ => \p_1_in__0\,
      \pwmRef[15]_i_50__2_0\(31) => \outputShifter_reg_n_0_[3][31]\,
      \pwmRef[15]_i_50__2_0\(30) => \outputShifter_reg_n_0_[3][30]\,
      \pwmRef[15]_i_50__2_0\(29) => \outputShifter_reg_n_0_[3][29]\,
      \pwmRef[15]_i_50__2_0\(28) => \outputShifter_reg_n_0_[3][28]\,
      \pwmRef[15]_i_50__2_0\(27) => \outputShifter_reg_n_0_[3][27]\,
      \pwmRef[15]_i_50__2_0\(26) => \outputShifter_reg_n_0_[3][26]\,
      \pwmRef[15]_i_50__2_0\(25) => \outputShifter_reg_n_0_[3][25]\,
      \pwmRef[15]_i_50__2_0\(24) => \outputShifter_reg_n_0_[3][24]\,
      \pwmRef[15]_i_50__2_0\(23) => \outputShifter_reg_n_0_[3][23]\,
      \pwmRef[15]_i_50__2_0\(22) => \outputShifter_reg_n_0_[3][22]\,
      \pwmRef[15]_i_50__2_0\(21) => \outputShifter_reg_n_0_[3][21]\,
      \pwmRef[15]_i_50__2_0\(20) => \outputShifter_reg_n_0_[3][20]\,
      \pwmRef[15]_i_50__2_0\(19) => \outputShifter_reg_n_0_[3][19]\,
      \pwmRef[15]_i_50__2_0\(18) => \outputShifter_reg_n_0_[3][18]\,
      \pwmRef[15]_i_50__2_0\(17) => \outputShifter_reg_n_0_[3][17]\,
      \pwmRef[15]_i_50__2_0\(16) => \outputShifter_reg_n_0_[3][16]\,
      \pwmRef[15]_i_50__2_0\(15) => \outputShifter_reg_n_0_[3][15]\,
      \pwmRef[15]_i_50__2_0\(14) => \outputShifter_reg_n_0_[3][14]\,
      \pwmRef[15]_i_50__2_0\(13) => \outputShifter_reg_n_0_[3][13]\,
      \pwmRef[15]_i_50__2_0\(12) => \outputShifter_reg_n_0_[3][12]\,
      \pwmRef[15]_i_50__2_0\(11) => \outputShifter_reg_n_0_[3][11]\,
      \pwmRef[15]_i_50__2_0\(10) => \outputShifter_reg_n_0_[3][10]\,
      \pwmRef[15]_i_50__2_0\(9) => \outputShifter_reg_n_0_[3][9]\,
      \pwmRef[15]_i_50__2_0\(8) => \outputShifter_reg_n_0_[3][8]\,
      \pwmRef[15]_i_50__2_0\(7) => \outputShifter_reg_n_0_[3][7]\,
      \pwmRef[15]_i_50__2_0\(6) => \outputShifter_reg_n_0_[3][6]\,
      \pwmRef[15]_i_50__2_0\(5) => \outputShifter_reg_n_0_[3][5]\,
      \pwmRef[15]_i_50__2_0\(4) => \outputShifter_reg_n_0_[3][4]\,
      \pwmRef[15]_i_50__2_0\(3) => \outputShifter_reg_n_0_[3][3]\,
      \pwmRef[15]_i_50__2_0\(2) => \outputShifter_reg_n_0_[3][2]\,
      \pwmRef[15]_i_50__2_0\(1) => \outputShifter_reg_n_0_[3][1]\,
      \pwmRef[15]_i_50__2_0\(0) => \outputShifter_reg_n_0_[3][0]\,
      \pwmRef_reg[15]_0\(15) => \pwmRefs[3]_3\(0),
      \pwmRef_reg[15]_0\(14) => \pwmRefs[3]_3\(1),
      \pwmRef_reg[15]_0\(13) => \pwmRefs[3]_3\(2),
      \pwmRef_reg[15]_0\(12) => \pwmRefs[3]_3\(3),
      \pwmRef_reg[15]_0\(11) => \pwmRefs[3]_3\(4),
      \pwmRef_reg[15]_0\(10) => \pwmRefs[3]_3\(5),
      \pwmRef_reg[15]_0\(9) => \pwmRefs[3]_3\(6),
      \pwmRef_reg[15]_0\(8) => \pwmRefs[3]_3\(7),
      \pwmRef_reg[15]_0\(7) => \pwmRefs[3]_3\(8),
      \pwmRef_reg[15]_0\(6) => \pwmRefs[3]_3\(9),
      \pwmRef_reg[15]_0\(5) => \pwmRefs[3]_3\(10),
      \pwmRef_reg[15]_0\(4) => \pwmRefs[3]_3\(11),
      \pwmRef_reg[15]_0\(3) => \pwmRefs[3]_3\(12),
      \pwmRef_reg[15]_0\(2) => \pwmRefs[3]_3\(13),
      \pwmRef_reg[15]_0\(1) => \pwmRefs[3]_3\(14),
      \pwmRef_reg[15]_0\(0) => \pwmRefs[3]_3\(15),
      \pwmRef_reg[15]_i_3__2_0\(31) => \outputPosMax_reg_n_0_[3][31]\,
      \pwmRef_reg[15]_i_3__2_0\(30) => \outputPosMax_reg_n_0_[3][30]\,
      \pwmRef_reg[15]_i_3__2_0\(29) => \outputPosMax_reg_n_0_[3][29]\,
      \pwmRef_reg[15]_i_3__2_0\(28) => \outputPosMax_reg_n_0_[3][28]\,
      \pwmRef_reg[15]_i_3__2_0\(27) => \outputPosMax_reg_n_0_[3][27]\,
      \pwmRef_reg[15]_i_3__2_0\(26) => \outputPosMax_reg_n_0_[3][26]\,
      \pwmRef_reg[15]_i_3__2_0\(25) => \outputPosMax_reg_n_0_[3][25]\,
      \pwmRef_reg[15]_i_3__2_0\(24) => \outputPosMax_reg_n_0_[3][24]\,
      \pwmRef_reg[15]_i_3__2_0\(23) => \outputPosMax_reg_n_0_[3][23]\,
      \pwmRef_reg[15]_i_3__2_0\(22) => \outputPosMax_reg_n_0_[3][22]\,
      \pwmRef_reg[15]_i_3__2_0\(21) => \outputPosMax_reg_n_0_[3][21]\,
      \pwmRef_reg[15]_i_3__2_0\(20) => \outputPosMax_reg_n_0_[3][20]\,
      \pwmRef_reg[15]_i_3__2_0\(19) => \outputPosMax_reg_n_0_[3][19]\,
      \pwmRef_reg[15]_i_3__2_0\(18) => \outputPosMax_reg_n_0_[3][18]\,
      \pwmRef_reg[15]_i_3__2_0\(17) => \outputPosMax_reg_n_0_[3][17]\,
      \pwmRef_reg[15]_i_3__2_0\(16) => \outputPosMax_reg_n_0_[3][16]\,
      \pwmRef_reg[15]_i_3__2_0\(15) => \outputPosMax_reg_n_0_[3][15]\,
      \pwmRef_reg[15]_i_3__2_0\(14) => \outputPosMax_reg_n_0_[3][14]\,
      \pwmRef_reg[15]_i_3__2_0\(13) => \outputPosMax_reg_n_0_[3][13]\,
      \pwmRef_reg[15]_i_3__2_0\(12) => \outputPosMax_reg_n_0_[3][12]\,
      \pwmRef_reg[15]_i_3__2_0\(11) => \outputPosMax_reg_n_0_[3][11]\,
      \pwmRef_reg[15]_i_3__2_0\(10) => \outputPosMax_reg_n_0_[3][10]\,
      \pwmRef_reg[15]_i_3__2_0\(9) => \outputPosMax_reg_n_0_[3][9]\,
      \pwmRef_reg[15]_i_3__2_0\(8) => \outputPosMax_reg_n_0_[3][8]\,
      \pwmRef_reg[15]_i_3__2_0\(7) => \outputPosMax_reg_n_0_[3][7]\,
      \pwmRef_reg[15]_i_3__2_0\(6) => \outputPosMax_reg_n_0_[3][6]\,
      \pwmRef_reg[15]_i_3__2_0\(5) => \outputPosMax_reg_n_0_[3][5]\,
      \pwmRef_reg[15]_i_3__2_0\(4) => \outputPosMax_reg_n_0_[3][4]\,
      \pwmRef_reg[15]_i_3__2_0\(3) => \outputPosMax_reg_n_0_[3][3]\,
      \pwmRef_reg[15]_i_3__2_0\(2) => \outputPosMax_reg_n_0_[3][2]\,
      \pwmRef_reg[15]_i_3__2_0\(1) => \outputPosMax_reg_n_0_[3][1]\,
      \pwmRef_reg[15]_i_3__2_0\(0) => \outputPosMax_reg_n_0_[3][0]\,
      \pwmRef_reg[15]_i_48__2_0\(3 downto 0) => result3_10(31 downto 28),
      \pwmRef_reg[15]_i_49__2_0\(31) => \deadBand_reg_n_0_[3][31]\,
      \pwmRef_reg[15]_i_49__2_0\(30) => \deadBand_reg_n_0_[3][30]\,
      \pwmRef_reg[15]_i_49__2_0\(29) => \deadBand_reg_n_0_[3][29]\,
      \pwmRef_reg[15]_i_49__2_0\(28) => \deadBand_reg_n_0_[3][28]\,
      \pwmRef_reg[15]_i_49__2_0\(27) => \deadBand_reg_n_0_[3][27]\,
      \pwmRef_reg[15]_i_49__2_0\(26) => \deadBand_reg_n_0_[3][26]\,
      \pwmRef_reg[15]_i_49__2_0\(25) => \deadBand_reg_n_0_[3][25]\,
      \pwmRef_reg[15]_i_49__2_0\(24) => \deadBand_reg_n_0_[3][24]\,
      \pwmRef_reg[15]_i_49__2_0\(23) => \deadBand_reg_n_0_[3][23]\,
      \pwmRef_reg[15]_i_49__2_0\(22) => \deadBand_reg_n_0_[3][22]\,
      \pwmRef_reg[15]_i_49__2_0\(21) => \deadBand_reg_n_0_[3][21]\,
      \pwmRef_reg[15]_i_49__2_0\(20) => \deadBand_reg_n_0_[3][20]\,
      \pwmRef_reg[15]_i_49__2_0\(19) => \deadBand_reg_n_0_[3][19]\,
      \pwmRef_reg[15]_i_49__2_0\(18) => \deadBand_reg_n_0_[3][18]\,
      \pwmRef_reg[15]_i_49__2_0\(17) => \deadBand_reg_n_0_[3][17]\,
      \pwmRef_reg[15]_i_49__2_0\(16) => \deadBand_reg_n_0_[3][16]\,
      \pwmRef_reg[15]_i_49__2_0\(15) => \deadBand_reg_n_0_[3][15]\,
      \pwmRef_reg[15]_i_49__2_0\(14) => \deadBand_reg_n_0_[3][14]\,
      \pwmRef_reg[15]_i_49__2_0\(13) => \deadBand_reg_n_0_[3][13]\,
      \pwmRef_reg[15]_i_49__2_0\(12) => \deadBand_reg_n_0_[3][12]\,
      \pwmRef_reg[15]_i_49__2_0\(11) => \deadBand_reg_n_0_[3][11]\,
      \pwmRef_reg[15]_i_49__2_0\(10) => \deadBand_reg_n_0_[3][10]\,
      \pwmRef_reg[15]_i_49__2_0\(9) => \deadBand_reg_n_0_[3][9]\,
      \pwmRef_reg[15]_i_49__2_0\(8) => \deadBand_reg_n_0_[3][8]\,
      \pwmRef_reg[15]_i_49__2_0\(7) => \deadBand_reg_n_0_[3][7]\,
      \pwmRef_reg[15]_i_49__2_0\(6) => \deadBand_reg_n_0_[3][6]\,
      \pwmRef_reg[15]_i_49__2_0\(5) => \deadBand_reg_n_0_[3][5]\,
      \pwmRef_reg[15]_i_49__2_0\(4) => \deadBand_reg_n_0_[3][4]\,
      \pwmRef_reg[15]_i_49__2_0\(3) => \deadBand_reg_n_0_[3][3]\,
      \pwmRef_reg[15]_i_49__2_0\(2) => \deadBand_reg_n_0_[3][2]\,
      \pwmRef_reg[15]_i_49__2_0\(1) => \deadBand_reg_n_0_[3][1]\,
      \pwmRef_reg[15]_i_49__2_0\(0) => \deadBand_reg_n_0_[3][0]\,
      \pwmRef_reg[15]_i_6__2_0\(31) => \outputNegMax_reg_n_0_[3][31]\,
      \pwmRef_reg[15]_i_6__2_0\(30) => \outputNegMax_reg_n_0_[3][30]\,
      \pwmRef_reg[15]_i_6__2_0\(29) => \outputNegMax_reg_n_0_[3][29]\,
      \pwmRef_reg[15]_i_6__2_0\(28) => \outputNegMax_reg_n_0_[3][28]\,
      \pwmRef_reg[15]_i_6__2_0\(27) => \outputNegMax_reg_n_0_[3][27]\,
      \pwmRef_reg[15]_i_6__2_0\(26) => \outputNegMax_reg_n_0_[3][26]\,
      \pwmRef_reg[15]_i_6__2_0\(25) => \outputNegMax_reg_n_0_[3][25]\,
      \pwmRef_reg[15]_i_6__2_0\(24) => \outputNegMax_reg_n_0_[3][24]\,
      \pwmRef_reg[15]_i_6__2_0\(23) => \outputNegMax_reg_n_0_[3][23]\,
      \pwmRef_reg[15]_i_6__2_0\(22) => \outputNegMax_reg_n_0_[3][22]\,
      \pwmRef_reg[15]_i_6__2_0\(21) => \outputNegMax_reg_n_0_[3][21]\,
      \pwmRef_reg[15]_i_6__2_0\(20) => \outputNegMax_reg_n_0_[3][20]\,
      \pwmRef_reg[15]_i_6__2_0\(19) => \outputNegMax_reg_n_0_[3][19]\,
      \pwmRef_reg[15]_i_6__2_0\(18) => \outputNegMax_reg_n_0_[3][18]\,
      \pwmRef_reg[15]_i_6__2_0\(17) => \outputNegMax_reg_n_0_[3][17]\,
      \pwmRef_reg[15]_i_6__2_0\(16) => \outputNegMax_reg_n_0_[3][16]\,
      \pwmRef_reg[15]_i_6__2_0\(15) => \outputNegMax_reg_n_0_[3][15]\,
      \pwmRef_reg[15]_i_6__2_0\(14) => \outputNegMax_reg_n_0_[3][14]\,
      \pwmRef_reg[15]_i_6__2_0\(13) => \outputNegMax_reg_n_0_[3][13]\,
      \pwmRef_reg[15]_i_6__2_0\(12) => \outputNegMax_reg_n_0_[3][12]\,
      \pwmRef_reg[15]_i_6__2_0\(11) => \outputNegMax_reg_n_0_[3][11]\,
      \pwmRef_reg[15]_i_6__2_0\(10) => \outputNegMax_reg_n_0_[3][10]\,
      \pwmRef_reg[15]_i_6__2_0\(9) => \outputNegMax_reg_n_0_[3][9]\,
      \pwmRef_reg[15]_i_6__2_0\(8) => \outputNegMax_reg_n_0_[3][8]\,
      \pwmRef_reg[15]_i_6__2_0\(7) => \outputNegMax_reg_n_0_[3][7]\,
      \pwmRef_reg[15]_i_6__2_0\(6) => \outputNegMax_reg_n_0_[3][6]\,
      \pwmRef_reg[15]_i_6__2_0\(5) => \outputNegMax_reg_n_0_[3][5]\,
      \pwmRef_reg[15]_i_6__2_0\(4) => \outputNegMax_reg_n_0_[3][4]\,
      \pwmRef_reg[15]_i_6__2_0\(3) => \outputNegMax_reg_n_0_[3][3]\,
      \pwmRef_reg[15]_i_6__2_0\(2) => \outputNegMax_reg_n_0_[3][2]\,
      \pwmRef_reg[15]_i_6__2_0\(1) => \outputNegMax_reg_n_0_[3][1]\,
      \pwmRef_reg[15]_i_6__2_0\(0) => \outputNegMax_reg_n_0_[3][0]\,
      result3_0 => \instantiate_pid_controllers[0].pid_controller_n_5\,
      result3_1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      result3_2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      result3_3(3 downto 0) => axi_awaddr(5 downto 2),
      \result3__2_0\ => \instantiate_pid_controllers[0].pid_controller_n_10\,
      \result3__3_0\(0) => \myo_brick_reg_n_0_[3]\,
      \result3__4_0\(3 downto 0) => err00_in_13(31 downto 28),
      \result3__4_1\(3 downto 0) => err0_12(31 downto 28),
      \sp_reg[3][27]\(0) => \instantiate_pid_controllers[3].pid_controller_n_3\,
      \sp_reg[3][27]_0\(0) => \instantiate_pid_controllers[3].pid_controller_n_4\
    );
\lastError[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[0][11]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[11]_i_18_n_0\
    );
\lastError[11]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][11]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[11]_i_18__0_n_0\
    );
\lastError[11]_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[2][11]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[11]_i_18__1_n_0\
    );
\lastError[11]_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[3][11]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[11]_i_18__2_n_0\
    );
\lastError[11]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[0][10]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[11]_i_19_n_0\
    );
\lastError[11]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][10]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[11]_i_19__0_n_0\
    );
\lastError[11]_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[2][10]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[11]_i_19__1_n_0\
    );
\lastError[11]_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[3][10]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[11]_i_19__2_n_0\
    );
\lastError[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[0][9]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[11]_i_20_n_0\
    );
\lastError[11]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][9]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[11]_i_20__0_n_0\
    );
\lastError[11]_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[2][9]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[11]_i_20__1_n_0\
    );
\lastError[11]_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[3][9]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[11]_i_20__2_n_0\
    );
\lastError[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[0][8]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[11]_i_21_n_0\
    );
\lastError[11]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][8]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[11]_i_21__0_n_0\
    );
\lastError[11]_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[2][8]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[11]_i_21__1_n_0\
    );
\lastError[11]_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[3][8]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[11]_i_21__2_n_0\
    );
\lastError[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[0][2]\,
      I1 => \currents_reg_n_0_[0][11]\,
      I2 => \velocitys_reg_n_0_[0][11]\,
      I3 => \positions_reg_n_0_[0][11]\,
      I4 => \control_mode_reg_n_0_[0][0]\,
      I5 => \sp_reg_n_0_[0][11]\,
      O => \lastError[11]_i_5_n_0\
    );
\lastError[11]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[1][2]\,
      I1 => \currents_reg_n_0_[1][11]\,
      I2 => \velocitys_reg_n_0_[1][11]\,
      I3 => \positions_reg_n_0_[1][11]\,
      I4 => \control_mode_reg_n_0_[1][0]\,
      I5 => \sp_reg_n_0_[1][11]\,
      O => \lastError[11]_i_5__0_n_0\
    );
\lastError[11]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[2][2]\,
      I1 => \currents_reg_n_0_[2][11]\,
      I2 => \velocitys_reg_n_0_[2][11]\,
      I3 => \positions_reg_n_0_[2][11]\,
      I4 => \control_mode_reg_n_0_[2][0]\,
      I5 => \sp_reg_n_0_[2][11]\,
      O => \lastError[11]_i_5__1_n_0\
    );
\lastError[11]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[3][2]\,
      I1 => \currents_reg_n_0_[3][11]\,
      I2 => \velocitys_reg_n_0_[3][11]\,
      I3 => \positions_reg_n_0_[3][11]\,
      I4 => \control_mode_reg_n_0_[3][0]\,
      I5 => \sp_reg_n_0_[3][11]\,
      O => \lastError[11]_i_5__2_n_0\
    );
\lastError[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[0][2]\,
      I1 => \currents_reg_n_0_[0][10]\,
      I2 => \velocitys_reg_n_0_[0][10]\,
      I3 => \positions_reg_n_0_[0][10]\,
      I4 => \control_mode_reg_n_0_[0][0]\,
      I5 => \sp_reg_n_0_[0][10]\,
      O => \lastError[11]_i_6_n_0\
    );
\lastError[11]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[1][2]\,
      I1 => \currents_reg_n_0_[1][10]\,
      I2 => \velocitys_reg_n_0_[1][10]\,
      I3 => \positions_reg_n_0_[1][10]\,
      I4 => \control_mode_reg_n_0_[1][0]\,
      I5 => \sp_reg_n_0_[1][10]\,
      O => \lastError[11]_i_6__0_n_0\
    );
\lastError[11]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[2][2]\,
      I1 => \currents_reg_n_0_[2][10]\,
      I2 => \velocitys_reg_n_0_[2][10]\,
      I3 => \positions_reg_n_0_[2][10]\,
      I4 => \control_mode_reg_n_0_[2][0]\,
      I5 => \sp_reg_n_0_[2][10]\,
      O => \lastError[11]_i_6__1_n_0\
    );
\lastError[11]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[3][2]\,
      I1 => \currents_reg_n_0_[3][10]\,
      I2 => \velocitys_reg_n_0_[3][10]\,
      I3 => \positions_reg_n_0_[3][10]\,
      I4 => \control_mode_reg_n_0_[3][0]\,
      I5 => \sp_reg_n_0_[3][10]\,
      O => \lastError[11]_i_6__2_n_0\
    );
\lastError[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[0][2]\,
      I1 => \currents_reg_n_0_[0][9]\,
      I2 => \velocitys_reg_n_0_[0][9]\,
      I3 => \positions_reg_n_0_[0][9]\,
      I4 => \control_mode_reg_n_0_[0][0]\,
      I5 => \sp_reg_n_0_[0][9]\,
      O => \lastError[11]_i_7_n_0\
    );
\lastError[11]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[1][2]\,
      I1 => \currents_reg_n_0_[1][9]\,
      I2 => \velocitys_reg_n_0_[1][9]\,
      I3 => \positions_reg_n_0_[1][9]\,
      I4 => \control_mode_reg_n_0_[1][0]\,
      I5 => \sp_reg_n_0_[1][9]\,
      O => \lastError[11]_i_7__0_n_0\
    );
\lastError[11]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[2][2]\,
      I1 => \currents_reg_n_0_[2][9]\,
      I2 => \velocitys_reg_n_0_[2][9]\,
      I3 => \positions_reg_n_0_[2][9]\,
      I4 => \control_mode_reg_n_0_[2][0]\,
      I5 => \sp_reg_n_0_[2][9]\,
      O => \lastError[11]_i_7__1_n_0\
    );
\lastError[11]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[3][2]\,
      I1 => \currents_reg_n_0_[3][9]\,
      I2 => \velocitys_reg_n_0_[3][9]\,
      I3 => \positions_reg_n_0_[3][9]\,
      I4 => \control_mode_reg_n_0_[3][0]\,
      I5 => \sp_reg_n_0_[3][9]\,
      O => \lastError[11]_i_7__2_n_0\
    );
\lastError[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[0][2]\,
      I1 => \currents_reg_n_0_[0][8]\,
      I2 => \velocitys_reg_n_0_[0][8]\,
      I3 => \positions_reg_n_0_[0][8]\,
      I4 => \control_mode_reg_n_0_[0][0]\,
      I5 => \sp_reg_n_0_[0][8]\,
      O => \lastError[11]_i_8_n_0\
    );
\lastError[11]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[1][2]\,
      I1 => \currents_reg_n_0_[1][8]\,
      I2 => \velocitys_reg_n_0_[1][8]\,
      I3 => \positions_reg_n_0_[1][8]\,
      I4 => \control_mode_reg_n_0_[1][0]\,
      I5 => \sp_reg_n_0_[1][8]\,
      O => \lastError[11]_i_8__0_n_0\
    );
\lastError[11]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[2][2]\,
      I1 => \currents_reg_n_0_[2][8]\,
      I2 => \velocitys_reg_n_0_[2][8]\,
      I3 => \positions_reg_n_0_[2][8]\,
      I4 => \control_mode_reg_n_0_[2][0]\,
      I5 => \sp_reg_n_0_[2][8]\,
      O => \lastError[11]_i_8__1_n_0\
    );
\lastError[11]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[3][2]\,
      I1 => \currents_reg_n_0_[3][8]\,
      I2 => \velocitys_reg_n_0_[3][8]\,
      I3 => \positions_reg_n_0_[3][8]\,
      I4 => \control_mode_reg_n_0_[3][0]\,
      I5 => \sp_reg_n_0_[3][8]\,
      O => \lastError[11]_i_8__2_n_0\
    );
\lastError[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][15]\,
      I5 => \sp_reg_n_0_[0][15]\,
      O => \lastError[15]_i_5_n_0\
    );
\lastError[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][15]\,
      I5 => \sp_reg_n_0_[1][15]\,
      O => \lastError[15]_i_5__0_n_0\
    );
\lastError[15]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][15]\,
      I5 => \sp_reg_n_0_[2][15]\,
      O => \lastError[15]_i_5__1_n_0\
    );
\lastError[15]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][15]\,
      I5 => \sp_reg_n_0_[3][15]\,
      O => \lastError[15]_i_5__2_n_0\
    );
\lastError[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[0][2]\,
      I1 => \currents_reg_n_0_[0][14]\,
      I2 => \velocitys_reg_n_0_[0][14]\,
      I3 => \positions_reg_n_0_[0][14]\,
      I4 => \control_mode_reg_n_0_[0][0]\,
      I5 => \sp_reg_n_0_[0][14]\,
      O => \lastError[15]_i_6_n_0\
    );
\lastError[15]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[1][2]\,
      I1 => \currents_reg_n_0_[1][14]\,
      I2 => \velocitys_reg_n_0_[1][14]\,
      I3 => \positions_reg_n_0_[1][14]\,
      I4 => \control_mode_reg_n_0_[1][0]\,
      I5 => \sp_reg_n_0_[1][14]\,
      O => \lastError[15]_i_6__0_n_0\
    );
\lastError[15]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[2][2]\,
      I1 => \currents_reg_n_0_[2][14]\,
      I2 => \velocitys_reg_n_0_[2][14]\,
      I3 => \positions_reg_n_0_[2][14]\,
      I4 => \control_mode_reg_n_0_[2][0]\,
      I5 => \sp_reg_n_0_[2][14]\,
      O => \lastError[15]_i_6__1_n_0\
    );
\lastError[15]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[3][2]\,
      I1 => \currents_reg_n_0_[3][14]\,
      I2 => \velocitys_reg_n_0_[3][14]\,
      I3 => \positions_reg_n_0_[3][14]\,
      I4 => \control_mode_reg_n_0_[3][0]\,
      I5 => \sp_reg_n_0_[3][14]\,
      O => \lastError[15]_i_6__2_n_0\
    );
\lastError[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[0][2]\,
      I1 => \currents_reg_n_0_[0][13]\,
      I2 => \velocitys_reg_n_0_[0][13]\,
      I3 => \positions_reg_n_0_[0][13]\,
      I4 => \control_mode_reg_n_0_[0][0]\,
      I5 => \sp_reg_n_0_[0][13]\,
      O => \lastError[15]_i_7_n_0\
    );
\lastError[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[1][2]\,
      I1 => \currents_reg_n_0_[1][13]\,
      I2 => \velocitys_reg_n_0_[1][13]\,
      I3 => \positions_reg_n_0_[1][13]\,
      I4 => \control_mode_reg_n_0_[1][0]\,
      I5 => \sp_reg_n_0_[1][13]\,
      O => \lastError[15]_i_7__0_n_0\
    );
\lastError[15]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[2][2]\,
      I1 => \currents_reg_n_0_[2][13]\,
      I2 => \velocitys_reg_n_0_[2][13]\,
      I3 => \positions_reg_n_0_[2][13]\,
      I4 => \control_mode_reg_n_0_[2][0]\,
      I5 => \sp_reg_n_0_[2][13]\,
      O => \lastError[15]_i_7__1_n_0\
    );
\lastError[15]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[3][2]\,
      I1 => \currents_reg_n_0_[3][13]\,
      I2 => \velocitys_reg_n_0_[3][13]\,
      I3 => \positions_reg_n_0_[3][13]\,
      I4 => \control_mode_reg_n_0_[3][0]\,
      I5 => \sp_reg_n_0_[3][13]\,
      O => \lastError[15]_i_7__2_n_0\
    );
\lastError[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[0][2]\,
      I1 => \currents_reg_n_0_[0][12]\,
      I2 => \velocitys_reg_n_0_[0][12]\,
      I3 => \positions_reg_n_0_[0][12]\,
      I4 => \control_mode_reg_n_0_[0][0]\,
      I5 => \sp_reg_n_0_[0][12]\,
      O => \lastError[15]_i_8_n_0\
    );
\lastError[15]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[1][2]\,
      I1 => \currents_reg_n_0_[1][12]\,
      I2 => \velocitys_reg_n_0_[1][12]\,
      I3 => \positions_reg_n_0_[1][12]\,
      I4 => \control_mode_reg_n_0_[1][0]\,
      I5 => \sp_reg_n_0_[1][12]\,
      O => \lastError[15]_i_8__0_n_0\
    );
\lastError[15]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[2][2]\,
      I1 => \currents_reg_n_0_[2][12]\,
      I2 => \velocitys_reg_n_0_[2][12]\,
      I3 => \positions_reg_n_0_[2][12]\,
      I4 => \control_mode_reg_n_0_[2][0]\,
      I5 => \sp_reg_n_0_[2][12]\,
      O => \lastError[15]_i_8__1_n_0\
    );
\lastError[15]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[3][2]\,
      I1 => \currents_reg_n_0_[3][12]\,
      I2 => \velocitys_reg_n_0_[3][12]\,
      I3 => \positions_reg_n_0_[3][12]\,
      I4 => \control_mode_reg_n_0_[3][0]\,
      I5 => \sp_reg_n_0_[3][12]\,
      O => \lastError[15]_i_8__2_n_0\
    );
\lastError[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][19]\,
      I5 => \sp_reg_n_0_[0][19]\,
      O => \lastError[19]_i_5_n_0\
    );
\lastError[19]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][19]\,
      I5 => \sp_reg_n_0_[1][19]\,
      O => \lastError[19]_i_5__0_n_0\
    );
\lastError[19]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][19]\,
      I5 => \sp_reg_n_0_[2][19]\,
      O => \lastError[19]_i_5__1_n_0\
    );
\lastError[19]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][19]\,
      I5 => \sp_reg_n_0_[3][19]\,
      O => \lastError[19]_i_5__2_n_0\
    );
\lastError[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][18]\,
      I5 => \sp_reg_n_0_[0][18]\,
      O => \lastError[19]_i_6_n_0\
    );
\lastError[19]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][18]\,
      I5 => \sp_reg_n_0_[1][18]\,
      O => \lastError[19]_i_6__0_n_0\
    );
\lastError[19]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][18]\,
      I5 => \sp_reg_n_0_[2][18]\,
      O => \lastError[19]_i_6__1_n_0\
    );
\lastError[19]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][18]\,
      I5 => \sp_reg_n_0_[3][18]\,
      O => \lastError[19]_i_6__2_n_0\
    );
\lastError[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][17]\,
      I5 => \sp_reg_n_0_[0][17]\,
      O => \lastError[19]_i_7_n_0\
    );
\lastError[19]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][17]\,
      I5 => \sp_reg_n_0_[1][17]\,
      O => \lastError[19]_i_7__0_n_0\
    );
\lastError[19]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][17]\,
      I5 => \sp_reg_n_0_[2][17]\,
      O => \lastError[19]_i_7__1_n_0\
    );
\lastError[19]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][17]\,
      I5 => \sp_reg_n_0_[3][17]\,
      O => \lastError[19]_i_7__2_n_0\
    );
\lastError[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EC2013DF"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][2]\,
      I2 => \control_mode_reg_n_0_[0][0]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \sp_reg_n_0_[0][16]\,
      O => \lastError[19]_i_8_n_0\
    );
\lastError[19]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EC2013DF"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][2]\,
      I2 => \control_mode_reg_n_0_[1][0]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \sp_reg_n_0_[1][16]\,
      O => \lastError[19]_i_8__0_n_0\
    );
\lastError[19]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EC2013DF"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][2]\,
      I2 => \control_mode_reg_n_0_[2][0]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \sp_reg_n_0_[2][16]\,
      O => \lastError[19]_i_8__1_n_0\
    );
\lastError[19]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EC2013DF"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][2]\,
      I2 => \control_mode_reg_n_0_[3][0]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \sp_reg_n_0_[3][16]\,
      O => \lastError[19]_i_8__2_n_0\
    );
\lastError[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][23]\,
      I5 => \sp_reg_n_0_[0][23]\,
      O => \lastError[23]_i_5_n_0\
    );
\lastError[23]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][23]\,
      I5 => \sp_reg_n_0_[1][23]\,
      O => \lastError[23]_i_5__0_n_0\
    );
\lastError[23]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][23]\,
      I5 => \sp_reg_n_0_[2][23]\,
      O => \lastError[23]_i_5__1_n_0\
    );
\lastError[23]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][23]\,
      I5 => \sp_reg_n_0_[3][23]\,
      O => \lastError[23]_i_5__2_n_0\
    );
\lastError[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][22]\,
      I5 => \sp_reg_n_0_[0][22]\,
      O => \lastError[23]_i_6_n_0\
    );
\lastError[23]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][22]\,
      I5 => \sp_reg_n_0_[1][22]\,
      O => \lastError[23]_i_6__0_n_0\
    );
\lastError[23]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][22]\,
      I5 => \sp_reg_n_0_[2][22]\,
      O => \lastError[23]_i_6__1_n_0\
    );
\lastError[23]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][22]\,
      I5 => \sp_reg_n_0_[3][22]\,
      O => \lastError[23]_i_6__2_n_0\
    );
\lastError[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][21]\,
      I5 => \sp_reg_n_0_[0][21]\,
      O => \lastError[23]_i_7_n_0\
    );
\lastError[23]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][21]\,
      I5 => \sp_reg_n_0_[1][21]\,
      O => \lastError[23]_i_7__0_n_0\
    );
\lastError[23]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][21]\,
      I5 => \sp_reg_n_0_[2][21]\,
      O => \lastError[23]_i_7__1_n_0\
    );
\lastError[23]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][21]\,
      I5 => \sp_reg_n_0_[3][21]\,
      O => \lastError[23]_i_7__2_n_0\
    );
\lastError[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][20]\,
      I5 => \sp_reg_n_0_[0][20]\,
      O => \lastError[23]_i_8_n_0\
    );
\lastError[23]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][20]\,
      I5 => \sp_reg_n_0_[1][20]\,
      O => \lastError[23]_i_8__0_n_0\
    );
\lastError[23]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][20]\,
      I5 => \sp_reg_n_0_[2][20]\,
      O => \lastError[23]_i_8__1_n_0\
    );
\lastError[23]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][20]\,
      I5 => \sp_reg_n_0_[3][20]\,
      O => \lastError[23]_i_8__2_n_0\
    );
\lastError[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][27]\,
      I5 => \sp_reg_n_0_[0][27]\,
      O => \lastError[27]_i_5_n_0\
    );
\lastError[27]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][27]\,
      I5 => \sp_reg_n_0_[1][27]\,
      O => \lastError[27]_i_5__0_n_0\
    );
\lastError[27]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][27]\,
      I5 => \sp_reg_n_0_[2][27]\,
      O => \lastError[27]_i_5__1_n_0\
    );
\lastError[27]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][27]\,
      I5 => \sp_reg_n_0_[3][27]\,
      O => \lastError[27]_i_5__2_n_0\
    );
\lastError[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][26]\,
      I5 => \sp_reg_n_0_[0][26]\,
      O => \lastError[27]_i_6_n_0\
    );
\lastError[27]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][26]\,
      I5 => \sp_reg_n_0_[1][26]\,
      O => \lastError[27]_i_6__0_n_0\
    );
\lastError[27]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][26]\,
      I5 => \sp_reg_n_0_[2][26]\,
      O => \lastError[27]_i_6__1_n_0\
    );
\lastError[27]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][26]\,
      I5 => \sp_reg_n_0_[3][26]\,
      O => \lastError[27]_i_6__2_n_0\
    );
\lastError[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][25]\,
      I5 => \sp_reg_n_0_[0][25]\,
      O => \lastError[27]_i_7_n_0\
    );
\lastError[27]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][25]\,
      I5 => \sp_reg_n_0_[1][25]\,
      O => \lastError[27]_i_7__0_n_0\
    );
\lastError[27]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][25]\,
      I5 => \sp_reg_n_0_[2][25]\,
      O => \lastError[27]_i_7__1_n_0\
    );
\lastError[27]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][25]\,
      I5 => \sp_reg_n_0_[3][25]\,
      O => \lastError[27]_i_7__2_n_0\
    );
\lastError[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][24]\,
      I5 => \sp_reg_n_0_[0][24]\,
      O => \lastError[27]_i_8_n_0\
    );
\lastError[27]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][24]\,
      I5 => \sp_reg_n_0_[1][24]\,
      O => \lastError[27]_i_8__0_n_0\
    );
\lastError[27]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][24]\,
      I5 => \sp_reg_n_0_[2][24]\,
      O => \lastError[27]_i_8__1_n_0\
    );
\lastError[27]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][24]\,
      I5 => \sp_reg_n_0_[3][24]\,
      O => \lastError[27]_i_8__2_n_0\
    );
\lastError[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][30]\,
      I5 => \sp_reg_n_0_[0][30]\,
      O => \lastError[31]_i_10_n_0\
    );
\lastError[31]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][30]\,
      I5 => \sp_reg_n_0_[1][30]\,
      O => \lastError[31]_i_10__0_n_0\
    );
\lastError[31]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][30]\,
      I5 => \sp_reg_n_0_[2][30]\,
      O => \lastError[31]_i_10__1_n_0\
    );
\lastError[31]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][30]\,
      I5 => \sp_reg_n_0_[3][30]\,
      O => \lastError[31]_i_10__2_n_0\
    );
\lastError[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][29]\,
      I5 => \sp_reg_n_0_[0][29]\,
      O => \lastError[31]_i_11_n_0\
    );
\lastError[31]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][29]\,
      I5 => \sp_reg_n_0_[1][29]\,
      O => \lastError[31]_i_11__0_n_0\
    );
\lastError[31]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][29]\,
      I5 => \sp_reg_n_0_[2][29]\,
      O => \lastError[31]_i_11__1_n_0\
    );
\lastError[31]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][29]\,
      I5 => \sp_reg_n_0_[3][29]\,
      O => \lastError[31]_i_11__2_n_0\
    );
\lastError[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][28]\,
      I5 => \sp_reg_n_0_[0][28]\,
      O => \lastError[31]_i_12_n_0\
    );
\lastError[31]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][28]\,
      I5 => \sp_reg_n_0_[1][28]\,
      O => \lastError[31]_i_12__0_n_0\
    );
\lastError[31]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][28]\,
      I5 => \sp_reg_n_0_[2][28]\,
      O => \lastError[31]_i_12__1_n_0\
    );
\lastError[31]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][28]\,
      I5 => \sp_reg_n_0_[3][28]\,
      O => \lastError[31]_i_12__2_n_0\
    );
\lastError[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[0][31]\,
      I1 => \lastError_reg[31]_i_29_n_1\,
      O => \lastError[31]_i_14_n_0\
    );
\lastError[31]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[1][31]\,
      I1 => \lastError_reg[31]_i_29__0_n_1\,
      O => \lastError[31]_i_14__0_n_0\
    );
\lastError[31]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[2][31]\,
      I1 => \lastError_reg[31]_i_29__1_n_1\,
      O => \lastError[31]_i_14__1_n_0\
    );
\lastError[31]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[3][31]\,
      I1 => \lastError_reg[31]_i_29__2_n_1\,
      O => \lastError[31]_i_14__2_n_0\
    );
\lastError[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[0][30]\,
      I1 => \lastError_reg[31]_i_29_n_1\,
      O => \lastError[31]_i_15_n_0\
    );
\lastError[31]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[1][30]\,
      I1 => \lastError_reg[31]_i_29__0_n_1\,
      O => \lastError[31]_i_15__0_n_0\
    );
\lastError[31]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[2][30]\,
      I1 => \lastError_reg[31]_i_29__1_n_1\,
      O => \lastError[31]_i_15__1_n_0\
    );
\lastError[31]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[3][30]\,
      I1 => \lastError_reg[31]_i_29__2_n_1\,
      O => \lastError[31]_i_15__2_n_0\
    );
\lastError[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[0][29]\,
      I1 => \lastError_reg[31]_i_29_n_1\,
      O => \lastError[31]_i_16_n_0\
    );
\lastError[31]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[1][29]\,
      I1 => \lastError_reg[31]_i_29__0_n_1\,
      O => \lastError[31]_i_16__0_n_0\
    );
\lastError[31]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[2][29]\,
      I1 => \lastError_reg[31]_i_29__1_n_1\,
      O => \lastError[31]_i_16__1_n_0\
    );
\lastError[31]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[3][29]\,
      I1 => \lastError_reg[31]_i_29__2_n_1\,
      O => \lastError[31]_i_16__2_n_0\
    );
\lastError[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[0][28]\,
      I1 => \lastError_reg[31]_i_29_n_1\,
      O => \lastError[31]_i_17_n_0\
    );
\lastError[31]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[1][28]\,
      I1 => \lastError_reg[31]_i_29__0_n_1\,
      O => \lastError[31]_i_17__0_n_0\
    );
\lastError[31]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[2][28]\,
      I1 => \lastError_reg[31]_i_29__1_n_1\,
      O => \lastError[31]_i_17__1_n_0\
    );
\lastError[31]_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sp_reg_n_0_[3][28]\,
      I1 => \lastError_reg[31]_i_29__2_n_1\,
      O => \lastError[31]_i_17__2_n_0\
    );
\lastError[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[0][31]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[31]_i_18_n_0\
    );
\lastError[31]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[1][31]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[31]_i_18__0_n_0\
    );
\lastError[31]_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[2][31]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[31]_i_18__1_n_0\
    );
\lastError[31]_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[3][31]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[31]_i_18__2_n_0\
    );
\lastError[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[0][30]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[31]_i_19_n_0\
    );
\lastError[31]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[1][30]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[31]_i_19__0_n_0\
    );
\lastError[31]_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[2][30]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[31]_i_19__1_n_0\
    );
\lastError[31]_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[3][30]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[31]_i_19__2_n_0\
    );
\lastError[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[0][29]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[31]_i_20_n_0\
    );
\lastError[31]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[1][29]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[31]_i_20__0_n_0\
    );
\lastError[31]_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[2][29]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[31]_i_20__1_n_0\
    );
\lastError[31]_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[3][29]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[31]_i_20__2_n_0\
    );
\lastError[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[0][28]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[31]_i_21_n_0\
    );
\lastError[31]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[1][28]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[31]_i_21__0_n_0\
    );
\lastError[31]_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[2][28]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[31]_i_21__1_n_0\
    );
\lastError[31]_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sp_reg_n_0_[3][28]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[31]_i_21__2_n_0\
    );
\lastError[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sp_reg_n_0_[0][30]\,
      I1 => \sp_reg_n_0_[0][31]\,
      O => \lastError[31]_i_23_n_0\
    );
\lastError[31]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sp_reg_n_0_[1][30]\,
      I1 => \sp_reg_n_0_[1][31]\,
      O => \lastError[31]_i_23__0_n_0\
    );
\lastError[31]_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sp_reg_n_0_[2][30]\,
      I1 => \sp_reg_n_0_[2][31]\,
      O => \lastError[31]_i_23__1_n_0\
    );
\lastError[31]_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sp_reg_n_0_[3][30]\,
      I1 => \sp_reg_n_0_[3][31]\,
      O => \lastError[31]_i_23__2_n_0\
    );
\lastError[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[0][28]\,
      I1 => \sp_reg_n_0_[0][29]\,
      O => \lastError[31]_i_24_n_0\
    );
\lastError[31]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[1][28]\,
      I1 => \sp_reg_n_0_[1][29]\,
      O => \lastError[31]_i_24__0_n_0\
    );
\lastError[31]_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[2][28]\,
      I1 => \sp_reg_n_0_[2][29]\,
      O => \lastError[31]_i_24__1_n_0\
    );
\lastError[31]_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[3][28]\,
      I1 => \sp_reg_n_0_[3][29]\,
      O => \lastError[31]_i_24__2_n_0\
    );
\lastError[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[0][26]\,
      I1 => \sp_reg_n_0_[0][27]\,
      O => \lastError[31]_i_25_n_0\
    );
\lastError[31]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[1][26]\,
      I1 => \sp_reg_n_0_[1][27]\,
      O => \lastError[31]_i_25__0_n_0\
    );
\lastError[31]_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[2][26]\,
      I1 => \sp_reg_n_0_[2][27]\,
      O => \lastError[31]_i_25__1_n_0\
    );
\lastError[31]_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[3][26]\,
      I1 => \sp_reg_n_0_[3][27]\,
      O => \lastError[31]_i_25__2_n_0\
    );
\lastError[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][31]\,
      I1 => \sp_reg_n_0_[0][30]\,
      O => \lastError[31]_i_26_n_0\
    );
\lastError[31]_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][31]\,
      I1 => \sp_reg_n_0_[1][30]\,
      O => \lastError[31]_i_26__0_n_0\
    );
\lastError[31]_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][31]\,
      I1 => \sp_reg_n_0_[2][30]\,
      O => \lastError[31]_i_26__1_n_0\
    );
\lastError[31]_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][31]\,
      I1 => \sp_reg_n_0_[3][30]\,
      O => \lastError[31]_i_26__2_n_0\
    );
\lastError[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][29]\,
      I1 => \sp_reg_n_0_[0][28]\,
      O => \lastError[31]_i_27_n_0\
    );
\lastError[31]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][29]\,
      I1 => \sp_reg_n_0_[1][28]\,
      O => \lastError[31]_i_27__0_n_0\
    );
\lastError[31]_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][29]\,
      I1 => \sp_reg_n_0_[2][28]\,
      O => \lastError[31]_i_27__1_n_0\
    );
\lastError[31]_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][29]\,
      I1 => \sp_reg_n_0_[3][28]\,
      O => \lastError[31]_i_27__2_n_0\
    );
\lastError[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][27]\,
      I1 => \sp_reg_n_0_[0][26]\,
      O => \lastError[31]_i_28_n_0\
    );
\lastError[31]_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][27]\,
      I1 => \sp_reg_n_0_[1][26]\,
      O => \lastError[31]_i_28__0_n_0\
    );
\lastError[31]_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][27]\,
      I1 => \sp_reg_n_0_[2][26]\,
      O => \lastError[31]_i_28__1_n_0\
    );
\lastError[31]_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][27]\,
      I1 => \sp_reg_n_0_[3][26]\,
      O => \lastError[31]_i_28__2_n_0\
    );
\lastError[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[0][24]\,
      I1 => \sp_reg_n_0_[0][25]\,
      O => \lastError[31]_i_31_n_0\
    );
\lastError[31]_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[1][24]\,
      I1 => \sp_reg_n_0_[1][25]\,
      O => \lastError[31]_i_31__0_n_0\
    );
\lastError[31]_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[2][24]\,
      I1 => \sp_reg_n_0_[2][25]\,
      O => \lastError[31]_i_31__1_n_0\
    );
\lastError[31]_i_31__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[3][24]\,
      I1 => \sp_reg_n_0_[3][25]\,
      O => \lastError[31]_i_31__2_n_0\
    );
\lastError[31]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[0][22]\,
      I1 => \sp_reg_n_0_[0][23]\,
      O => \lastError[31]_i_32_n_0\
    );
\lastError[31]_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[1][22]\,
      I1 => \sp_reg_n_0_[1][23]\,
      O => \lastError[31]_i_32__0_n_0\
    );
\lastError[31]_i_32__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[2][22]\,
      I1 => \sp_reg_n_0_[2][23]\,
      O => \lastError[31]_i_32__1_n_0\
    );
\lastError[31]_i_32__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[3][22]\,
      I1 => \sp_reg_n_0_[3][23]\,
      O => \lastError[31]_i_32__2_n_0\
    );
\lastError[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[0][20]\,
      I1 => \sp_reg_n_0_[0][21]\,
      O => \lastError[31]_i_33_n_0\
    );
\lastError[31]_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[1][20]\,
      I1 => \sp_reg_n_0_[1][21]\,
      O => \lastError[31]_i_33__0_n_0\
    );
\lastError[31]_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[2][20]\,
      I1 => \sp_reg_n_0_[2][21]\,
      O => \lastError[31]_i_33__1_n_0\
    );
\lastError[31]_i_33__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[3][20]\,
      I1 => \sp_reg_n_0_[3][21]\,
      O => \lastError[31]_i_33__2_n_0\
    );
\lastError[31]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[0][18]\,
      I1 => \sp_reg_n_0_[0][19]\,
      O => \lastError[31]_i_34_n_0\
    );
\lastError[31]_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[1][18]\,
      I1 => \sp_reg_n_0_[1][19]\,
      O => \lastError[31]_i_34__0_n_0\
    );
\lastError[31]_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[2][18]\,
      I1 => \sp_reg_n_0_[2][19]\,
      O => \lastError[31]_i_34__1_n_0\
    );
\lastError[31]_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[3][18]\,
      I1 => \sp_reg_n_0_[3][19]\,
      O => \lastError[31]_i_34__2_n_0\
    );
\lastError[31]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][25]\,
      I1 => \sp_reg_n_0_[0][24]\,
      O => \lastError[31]_i_35_n_0\
    );
\lastError[31]_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][25]\,
      I1 => \sp_reg_n_0_[1][24]\,
      O => \lastError[31]_i_35__0_n_0\
    );
\lastError[31]_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][25]\,
      I1 => \sp_reg_n_0_[2][24]\,
      O => \lastError[31]_i_35__1_n_0\
    );
\lastError[31]_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][25]\,
      I1 => \sp_reg_n_0_[3][24]\,
      O => \lastError[31]_i_35__2_n_0\
    );
\lastError[31]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][23]\,
      I1 => \sp_reg_n_0_[0][22]\,
      O => \lastError[31]_i_36_n_0\
    );
\lastError[31]_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][23]\,
      I1 => \sp_reg_n_0_[1][22]\,
      O => \lastError[31]_i_36__0_n_0\
    );
\lastError[31]_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][23]\,
      I1 => \sp_reg_n_0_[2][22]\,
      O => \lastError[31]_i_36__1_n_0\
    );
\lastError[31]_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][23]\,
      I1 => \sp_reg_n_0_[3][22]\,
      O => \lastError[31]_i_36__2_n_0\
    );
\lastError[31]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][21]\,
      I1 => \sp_reg_n_0_[0][20]\,
      O => \lastError[31]_i_37_n_0\
    );
\lastError[31]_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][21]\,
      I1 => \sp_reg_n_0_[1][20]\,
      O => \lastError[31]_i_37__0_n_0\
    );
\lastError[31]_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][21]\,
      I1 => \sp_reg_n_0_[2][20]\,
      O => \lastError[31]_i_37__1_n_0\
    );
\lastError[31]_i_37__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][21]\,
      I1 => \sp_reg_n_0_[3][20]\,
      O => \lastError[31]_i_37__2_n_0\
    );
\lastError[31]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][19]\,
      I1 => \sp_reg_n_0_[0][18]\,
      O => \lastError[31]_i_38_n_0\
    );
\lastError[31]_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][19]\,
      I1 => \sp_reg_n_0_[1][18]\,
      O => \lastError[31]_i_38__0_n_0\
    );
\lastError[31]_i_38__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][19]\,
      I1 => \sp_reg_n_0_[2][18]\,
      O => \lastError[31]_i_38__1_n_0\
    );
\lastError[31]_i_38__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][19]\,
      I1 => \sp_reg_n_0_[3][18]\,
      O => \lastError[31]_i_38__2_n_0\
    );
\lastError[31]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[0][13]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[31]_i_39_n_0\
    );
\lastError[31]_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][13]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[31]_i_39__0_n_0\
    );
\lastError[31]_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[2][13]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[31]_i_39__1_n_0\
    );
\lastError[31]_i_39__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[3][13]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[31]_i_39__2_n_0\
    );
\lastError[31]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[0][12]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[31]_i_40_n_0\
    );
\lastError[31]_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][12]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[31]_i_40__0_n_0\
    );
\lastError[31]_i_40__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[2][12]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[31]_i_40__1_n_0\
    );
\lastError[31]_i_40__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[3][12]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[31]_i_40__2_n_0\
    );
\lastError[31]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[0][16]\,
      I1 => \sp_reg_n_0_[0][17]\,
      O => \lastError[31]_i_42_n_0\
    );
\lastError[31]_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[1][16]\,
      I1 => \sp_reg_n_0_[1][17]\,
      O => \lastError[31]_i_42__0_n_0\
    );
\lastError[31]_i_42__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[2][16]\,
      I1 => \sp_reg_n_0_[2][17]\,
      O => \lastError[31]_i_42__1_n_0\
    );
\lastError[31]_i_42__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[3][16]\,
      I1 => \sp_reg_n_0_[3][17]\,
      O => \lastError[31]_i_42__2_n_0\
    );
\lastError[31]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[0][14]\,
      I1 => \sp_reg_n_0_[0][15]\,
      O => \lastError[31]_i_43_n_0\
    );
\lastError[31]_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[1][14]\,
      I1 => \sp_reg_n_0_[1][15]\,
      O => \lastError[31]_i_43__0_n_0\
    );
\lastError[31]_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[2][14]\,
      I1 => \sp_reg_n_0_[2][15]\,
      O => \lastError[31]_i_43__1_n_0\
    );
\lastError[31]_i_43__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[3][14]\,
      I1 => \sp_reg_n_0_[3][15]\,
      O => \lastError[31]_i_43__2_n_0\
    );
\lastError[31]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[0][12]\,
      I1 => \sp_reg_n_0_[0][13]\,
      O => \lastError[31]_i_44_n_0\
    );
\lastError[31]_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[1][12]\,
      I1 => \sp_reg_n_0_[1][13]\,
      O => \lastError[31]_i_44__0_n_0\
    );
\lastError[31]_i_44__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[2][12]\,
      I1 => \sp_reg_n_0_[2][13]\,
      O => \lastError[31]_i_44__1_n_0\
    );
\lastError[31]_i_44__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[3][12]\,
      I1 => \sp_reg_n_0_[3][13]\,
      O => \lastError[31]_i_44__2_n_0\
    );
\lastError[31]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[0][10]\,
      I1 => \sp_reg_n_0_[0][11]\,
      O => \lastError[31]_i_45_n_0\
    );
\lastError[31]_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[1][10]\,
      I1 => \sp_reg_n_0_[1][11]\,
      O => \lastError[31]_i_45__0_n_0\
    );
\lastError[31]_i_45__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[2][10]\,
      I1 => \sp_reg_n_0_[2][11]\,
      O => \lastError[31]_i_45__1_n_0\
    );
\lastError[31]_i_45__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[3][10]\,
      I1 => \sp_reg_n_0_[3][11]\,
      O => \lastError[31]_i_45__2_n_0\
    );
\lastError[31]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][17]\,
      I1 => \sp_reg_n_0_[0][16]\,
      O => \lastError[31]_i_46_n_0\
    );
\lastError[31]_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][17]\,
      I1 => \sp_reg_n_0_[1][16]\,
      O => \lastError[31]_i_46__0_n_0\
    );
\lastError[31]_i_46__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][17]\,
      I1 => \sp_reg_n_0_[2][16]\,
      O => \lastError[31]_i_46__1_n_0\
    );
\lastError[31]_i_46__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][17]\,
      I1 => \sp_reg_n_0_[3][16]\,
      O => \lastError[31]_i_46__2_n_0\
    );
\lastError[31]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][15]\,
      I1 => \sp_reg_n_0_[0][14]\,
      O => \lastError[31]_i_47_n_0\
    );
\lastError[31]_i_47__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][15]\,
      I1 => \sp_reg_n_0_[1][14]\,
      O => \lastError[31]_i_47__0_n_0\
    );
\lastError[31]_i_47__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][15]\,
      I1 => \sp_reg_n_0_[2][14]\,
      O => \lastError[31]_i_47__1_n_0\
    );
\lastError[31]_i_47__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][15]\,
      I1 => \sp_reg_n_0_[3][14]\,
      O => \lastError[31]_i_47__2_n_0\
    );
\lastError[31]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][13]\,
      I1 => \sp_reg_n_0_[0][12]\,
      O => \lastError[31]_i_48_n_0\
    );
\lastError[31]_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][13]\,
      I1 => \sp_reg_n_0_[1][12]\,
      O => \lastError[31]_i_48__0_n_0\
    );
\lastError[31]_i_48__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][13]\,
      I1 => \sp_reg_n_0_[2][12]\,
      O => \lastError[31]_i_48__1_n_0\
    );
\lastError[31]_i_48__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][13]\,
      I1 => \sp_reg_n_0_[3][12]\,
      O => \lastError[31]_i_48__2_n_0\
    );
\lastError[31]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][11]\,
      I1 => \sp_reg_n_0_[0][10]\,
      O => \lastError[31]_i_49_n_0\
    );
\lastError[31]_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][11]\,
      I1 => \sp_reg_n_0_[1][10]\,
      O => \lastError[31]_i_49__0_n_0\
    );
\lastError[31]_i_49__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][11]\,
      I1 => \sp_reg_n_0_[2][10]\,
      O => \lastError[31]_i_49__1_n_0\
    );
\lastError[31]_i_49__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][11]\,
      I1 => \sp_reg_n_0_[3][10]\,
      O => \lastError[31]_i_49__2_n_0\
    );
\lastError[31]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[0][1]\,
      I1 => \sp_reg_n_0_[0][0]\,
      O => \lastError[31]_i_50_n_0\
    );
\lastError[31]_i_50__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[1][1]\,
      I1 => \sp_reg_n_0_[1][0]\,
      O => \lastError[31]_i_50__0_n_0\
    );
\lastError[31]_i_50__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[2][1]\,
      I1 => \sp_reg_n_0_[2][0]\,
      O => \lastError[31]_i_50__1_n_0\
    );
\lastError[31]_i_50__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[3][1]\,
      I1 => \sp_reg_n_0_[3][0]\,
      O => \lastError[31]_i_50__2_n_0\
    );
\lastError[31]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[0][8]\,
      I1 => \sp_reg_n_0_[0][9]\,
      O => \lastError[31]_i_51_n_0\
    );
\lastError[31]_i_51__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[1][8]\,
      I1 => \sp_reg_n_0_[1][9]\,
      O => \lastError[31]_i_51__0_n_0\
    );
\lastError[31]_i_51__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[2][8]\,
      I1 => \sp_reg_n_0_[2][9]\,
      O => \lastError[31]_i_51__1_n_0\
    );
\lastError[31]_i_51__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[3][8]\,
      I1 => \sp_reg_n_0_[3][9]\,
      O => \lastError[31]_i_51__2_n_0\
    );
\lastError[31]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[0][6]\,
      I1 => \sp_reg_n_0_[0][7]\,
      O => \lastError[31]_i_52_n_0\
    );
\lastError[31]_i_52__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[1][6]\,
      I1 => \sp_reg_n_0_[1][7]\,
      O => \lastError[31]_i_52__0_n_0\
    );
\lastError[31]_i_52__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[2][6]\,
      I1 => \sp_reg_n_0_[2][7]\,
      O => \lastError[31]_i_52__1_n_0\
    );
\lastError[31]_i_52__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[3][6]\,
      I1 => \sp_reg_n_0_[3][7]\,
      O => \lastError[31]_i_52__2_n_0\
    );
\lastError[31]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[0][4]\,
      I1 => \sp_reg_n_0_[0][5]\,
      O => \lastError[31]_i_53_n_0\
    );
\lastError[31]_i_53__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[1][4]\,
      I1 => \sp_reg_n_0_[1][5]\,
      O => \lastError[31]_i_53__0_n_0\
    );
\lastError[31]_i_53__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[2][4]\,
      I1 => \sp_reg_n_0_[2][5]\,
      O => \lastError[31]_i_53__1_n_0\
    );
\lastError[31]_i_53__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[3][4]\,
      I1 => \sp_reg_n_0_[3][5]\,
      O => \lastError[31]_i_53__2_n_0\
    );
\lastError[31]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[0][2]\,
      I1 => \sp_reg_n_0_[0][3]\,
      O => \lastError[31]_i_54_n_0\
    );
\lastError[31]_i_54__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[1][2]\,
      I1 => \sp_reg_n_0_[1][3]\,
      O => \lastError[31]_i_54__0_n_0\
    );
\lastError[31]_i_54__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[2][2]\,
      I1 => \sp_reg_n_0_[2][3]\,
      O => \lastError[31]_i_54__1_n_0\
    );
\lastError[31]_i_54__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sp_reg_n_0_[3][2]\,
      I1 => \sp_reg_n_0_[3][3]\,
      O => \lastError[31]_i_54__2_n_0\
    );
\lastError[31]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][9]\,
      I1 => \sp_reg_n_0_[0][8]\,
      O => \lastError[31]_i_55_n_0\
    );
\lastError[31]_i_55__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][9]\,
      I1 => \sp_reg_n_0_[1][8]\,
      O => \lastError[31]_i_55__0_n_0\
    );
\lastError[31]_i_55__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][9]\,
      I1 => \sp_reg_n_0_[2][8]\,
      O => \lastError[31]_i_55__1_n_0\
    );
\lastError[31]_i_55__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][9]\,
      I1 => \sp_reg_n_0_[3][8]\,
      O => \lastError[31]_i_55__2_n_0\
    );
\lastError[31]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][7]\,
      I1 => \sp_reg_n_0_[0][6]\,
      O => \lastError[31]_i_56_n_0\
    );
\lastError[31]_i_56__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][7]\,
      I1 => \sp_reg_n_0_[1][6]\,
      O => \lastError[31]_i_56__0_n_0\
    );
\lastError[31]_i_56__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][7]\,
      I1 => \sp_reg_n_0_[2][6]\,
      O => \lastError[31]_i_56__1_n_0\
    );
\lastError[31]_i_56__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][7]\,
      I1 => \sp_reg_n_0_[3][6]\,
      O => \lastError[31]_i_56__2_n_0\
    );
\lastError[31]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][5]\,
      I1 => \sp_reg_n_0_[0][4]\,
      O => \lastError[31]_i_57_n_0\
    );
\lastError[31]_i_57__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][5]\,
      I1 => \sp_reg_n_0_[1][4]\,
      O => \lastError[31]_i_57__0_n_0\
    );
\lastError[31]_i_57__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][5]\,
      I1 => \sp_reg_n_0_[2][4]\,
      O => \lastError[31]_i_57__1_n_0\
    );
\lastError[31]_i_57__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][5]\,
      I1 => \sp_reg_n_0_[3][4]\,
      O => \lastError[31]_i_57__2_n_0\
    );
\lastError[31]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][3]\,
      I1 => \sp_reg_n_0_[0][2]\,
      O => \lastError[31]_i_58_n_0\
    );
\lastError[31]_i_58__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][3]\,
      I1 => \sp_reg_n_0_[1][2]\,
      O => \lastError[31]_i_58__0_n_0\
    );
\lastError[31]_i_58__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][3]\,
      I1 => \sp_reg_n_0_[2][2]\,
      O => \lastError[31]_i_58__1_n_0\
    );
\lastError[31]_i_58__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][3]\,
      I1 => \sp_reg_n_0_[3][2]\,
      O => \lastError[31]_i_58__2_n_0\
    );
\lastError[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[0][15]\,
      I1 => \control_mode_reg_n_0_[0][0]\,
      I2 => \control_mode_reg_n_0_[0][2]\,
      I3 => \currents_reg_n_0_[0][15]\,
      I4 => \positions_reg_n_0_[0][31]\,
      I5 => \sp_reg_n_0_[0][31]\,
      O => \lastError[31]_i_9_n_0\
    );
\lastError[31]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[1][15]\,
      I1 => \control_mode_reg_n_0_[1][0]\,
      I2 => \control_mode_reg_n_0_[1][2]\,
      I3 => \currents_reg_n_0_[1][15]\,
      I4 => \positions_reg_n_0_[1][31]\,
      I5 => \sp_reg_n_0_[1][31]\,
      O => \lastError[31]_i_9__0_n_0\
    );
\lastError[31]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[2][15]\,
      I1 => \control_mode_reg_n_0_[2][0]\,
      I2 => \control_mode_reg_n_0_[2][2]\,
      I3 => \currents_reg_n_0_[2][15]\,
      I4 => \positions_reg_n_0_[2][31]\,
      I5 => \sp_reg_n_0_[2][31]\,
      O => \lastError[31]_i_9__1_n_0\
    );
\lastError[31]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BF80804F407F7"
    )
        port map (
      I0 => \velocitys_reg_n_0_[3][15]\,
      I1 => \control_mode_reg_n_0_[3][0]\,
      I2 => \control_mode_reg_n_0_[3][2]\,
      I3 => \currents_reg_n_0_[3][15]\,
      I4 => \positions_reg_n_0_[3][31]\,
      I5 => \sp_reg_n_0_[3][31]\,
      O => \lastError[31]_i_9__2_n_0\
    );
\lastError[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[0][3]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[3]_i_18_n_0\
    );
\lastError[3]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][3]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[3]_i_18__0_n_0\
    );
\lastError[3]_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[2][3]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[3]_i_18__1_n_0\
    );
\lastError[3]_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[3][3]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[3]_i_18__2_n_0\
    );
\lastError[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[0][2]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[3]_i_19_n_0\
    );
\lastError[3]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][2]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[3]_i_19__0_n_0\
    );
\lastError[3]_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[2][2]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[3]_i_19__1_n_0\
    );
\lastError[3]_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[3][2]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[3]_i_19__2_n_0\
    );
\lastError[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[0][1]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[3]_i_20_n_0\
    );
\lastError[3]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][1]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[3]_i_20__0_n_0\
    );
\lastError[3]_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[2][1]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[3]_i_20__1_n_0\
    );
\lastError[3]_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[3][1]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[3]_i_20__2_n_0\
    );
\lastError[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[0][0]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[3]_i_21_n_0\
    );
\lastError[3]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][0]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[3]_i_21__0_n_0\
    );
\lastError[3]_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[2][0]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[3]_i_21__1_n_0\
    );
\lastError[3]_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[3][0]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[3]_i_21__2_n_0\
    );
\lastError[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[0][2]\,
      I1 => \currents_reg_n_0_[0][3]\,
      I2 => \velocitys_reg_n_0_[0][3]\,
      I3 => \positions_reg_n_0_[0][3]\,
      I4 => \control_mode_reg_n_0_[0][0]\,
      I5 => \sp_reg_n_0_[0][3]\,
      O => \lastError[3]_i_5_n_0\
    );
\lastError[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[1][2]\,
      I1 => \currents_reg_n_0_[1][3]\,
      I2 => \velocitys_reg_n_0_[1][3]\,
      I3 => \positions_reg_n_0_[1][3]\,
      I4 => \control_mode_reg_n_0_[1][0]\,
      I5 => \sp_reg_n_0_[1][3]\,
      O => \lastError[3]_i_5__0_n_0\
    );
\lastError[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[2][2]\,
      I1 => \currents_reg_n_0_[2][3]\,
      I2 => \velocitys_reg_n_0_[2][3]\,
      I3 => \positions_reg_n_0_[2][3]\,
      I4 => \control_mode_reg_n_0_[2][0]\,
      I5 => \sp_reg_n_0_[2][3]\,
      O => \lastError[3]_i_5__1_n_0\
    );
\lastError[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[3][2]\,
      I1 => \currents_reg_n_0_[3][3]\,
      I2 => \velocitys_reg_n_0_[3][3]\,
      I3 => \positions_reg_n_0_[3][3]\,
      I4 => \control_mode_reg_n_0_[3][0]\,
      I5 => \sp_reg_n_0_[3][3]\,
      O => \lastError[3]_i_5__2_n_0\
    );
\lastError[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[0][2]\,
      I1 => \currents_reg_n_0_[0][2]\,
      I2 => \velocitys_reg_n_0_[0][2]\,
      I3 => \positions_reg_n_0_[0][2]\,
      I4 => \control_mode_reg_n_0_[0][0]\,
      I5 => \sp_reg_n_0_[0][2]\,
      O => \lastError[3]_i_6_n_0\
    );
\lastError[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[1][2]\,
      I1 => \currents_reg_n_0_[1][2]\,
      I2 => \velocitys_reg_n_0_[1][2]\,
      I3 => \positions_reg_n_0_[1][2]\,
      I4 => \control_mode_reg_n_0_[1][0]\,
      I5 => \sp_reg_n_0_[1][2]\,
      O => \lastError[3]_i_6__0_n_0\
    );
\lastError[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[2][2]\,
      I1 => \currents_reg_n_0_[2][2]\,
      I2 => \velocitys_reg_n_0_[2][2]\,
      I3 => \positions_reg_n_0_[2][2]\,
      I4 => \control_mode_reg_n_0_[2][0]\,
      I5 => \sp_reg_n_0_[2][2]\,
      O => \lastError[3]_i_6__1_n_0\
    );
\lastError[3]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[3][2]\,
      I1 => \currents_reg_n_0_[3][2]\,
      I2 => \velocitys_reg_n_0_[3][2]\,
      I3 => \positions_reg_n_0_[3][2]\,
      I4 => \control_mode_reg_n_0_[3][0]\,
      I5 => \sp_reg_n_0_[3][2]\,
      O => \lastError[3]_i_6__2_n_0\
    );
\lastError[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[0][2]\,
      I1 => \currents_reg_n_0_[0][1]\,
      I2 => \velocitys_reg_n_0_[0][1]\,
      I3 => \positions_reg_n_0_[0][1]\,
      I4 => \control_mode_reg_n_0_[0][0]\,
      I5 => \sp_reg_n_0_[0][1]\,
      O => \lastError[3]_i_7_n_0\
    );
\lastError[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[1][2]\,
      I1 => \currents_reg_n_0_[1][1]\,
      I2 => \velocitys_reg_n_0_[1][1]\,
      I3 => \positions_reg_n_0_[1][1]\,
      I4 => \control_mode_reg_n_0_[1][0]\,
      I5 => \sp_reg_n_0_[1][1]\,
      O => \lastError[3]_i_7__0_n_0\
    );
\lastError[3]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[2][2]\,
      I1 => \currents_reg_n_0_[2][1]\,
      I2 => \velocitys_reg_n_0_[2][1]\,
      I3 => \positions_reg_n_0_[2][1]\,
      I4 => \control_mode_reg_n_0_[2][0]\,
      I5 => \sp_reg_n_0_[2][1]\,
      O => \lastError[3]_i_7__1_n_0\
    );
\lastError[3]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[3][2]\,
      I1 => \currents_reg_n_0_[3][1]\,
      I2 => \velocitys_reg_n_0_[3][1]\,
      I3 => \positions_reg_n_0_[3][1]\,
      I4 => \control_mode_reg_n_0_[3][0]\,
      I5 => \sp_reg_n_0_[3][1]\,
      O => \lastError[3]_i_7__2_n_0\
    );
\lastError[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[0][0]\,
      O => \lastError[3]_i_8_n_0\
    );
\lastError[3]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[1][0]\,
      O => \lastError[3]_i_8__0_n_0\
    );
\lastError[3]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[2][0]\,
      O => \lastError[3]_i_8__1_n_0\
    );
\lastError[3]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sp_reg_n_0_[3][0]\,
      O => \lastError[3]_i_8__2_n_0\
    );
\lastError[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[0][7]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[7]_i_18_n_0\
    );
\lastError[7]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][7]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[7]_i_18__0_n_0\
    );
\lastError[7]_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[2][7]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[7]_i_18__1_n_0\
    );
\lastError[7]_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[3][7]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[7]_i_18__2_n_0\
    );
\lastError[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[0][6]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[7]_i_19_n_0\
    );
\lastError[7]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][6]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[7]_i_19__0_n_0\
    );
\lastError[7]_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[2][6]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[7]_i_19__1_n_0\
    );
\lastError[7]_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[3][6]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[7]_i_19__2_n_0\
    );
\lastError[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[0][5]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[7]_i_20_n_0\
    );
\lastError[7]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][5]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[7]_i_20__0_n_0\
    );
\lastError[7]_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[2][5]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[7]_i_20__1_n_0\
    );
\lastError[7]_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[3][5]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[7]_i_20__2_n_0\
    );
\lastError[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[0][4]\,
      I1 => \displacements_reg_n_0_[0][31]\,
      O => \lastError[7]_i_21_n_0\
    );
\lastError[7]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[1][4]\,
      I1 => \displacements_reg_n_0_[1][31]\,
      O => \lastError[7]_i_21__0_n_0\
    );
\lastError[7]_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[2][4]\,
      I1 => \displacements_reg_n_0_[2][31]\,
      O => \lastError[7]_i_21__1_n_0\
    );
\lastError[7]_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \displacements_reg_n_0_[3][4]\,
      I1 => \displacements_reg_n_0_[3][31]\,
      O => \lastError[7]_i_21__2_n_0\
    );
\lastError[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[0][2]\,
      I1 => \currents_reg_n_0_[0][7]\,
      I2 => \velocitys_reg_n_0_[0][7]\,
      I3 => \positions_reg_n_0_[0][7]\,
      I4 => \control_mode_reg_n_0_[0][0]\,
      I5 => \sp_reg_n_0_[0][7]\,
      O => \lastError[7]_i_5_n_0\
    );
\lastError[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[1][2]\,
      I1 => \currents_reg_n_0_[1][7]\,
      I2 => \velocitys_reg_n_0_[1][7]\,
      I3 => \positions_reg_n_0_[1][7]\,
      I4 => \control_mode_reg_n_0_[1][0]\,
      I5 => \sp_reg_n_0_[1][7]\,
      O => \lastError[7]_i_5__0_n_0\
    );
\lastError[7]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[2][2]\,
      I1 => \currents_reg_n_0_[2][7]\,
      I2 => \velocitys_reg_n_0_[2][7]\,
      I3 => \positions_reg_n_0_[2][7]\,
      I4 => \control_mode_reg_n_0_[2][0]\,
      I5 => \sp_reg_n_0_[2][7]\,
      O => \lastError[7]_i_5__1_n_0\
    );
\lastError[7]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[3][2]\,
      I1 => \currents_reg_n_0_[3][7]\,
      I2 => \velocitys_reg_n_0_[3][7]\,
      I3 => \positions_reg_n_0_[3][7]\,
      I4 => \control_mode_reg_n_0_[3][0]\,
      I5 => \sp_reg_n_0_[3][7]\,
      O => \lastError[7]_i_5__2_n_0\
    );
\lastError[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[0][2]\,
      I1 => \currents_reg_n_0_[0][6]\,
      I2 => \velocitys_reg_n_0_[0][6]\,
      I3 => \positions_reg_n_0_[0][6]\,
      I4 => \control_mode_reg_n_0_[0][0]\,
      I5 => \sp_reg_n_0_[0][6]\,
      O => \lastError[7]_i_6_n_0\
    );
\lastError[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[1][2]\,
      I1 => \currents_reg_n_0_[1][6]\,
      I2 => \velocitys_reg_n_0_[1][6]\,
      I3 => \positions_reg_n_0_[1][6]\,
      I4 => \control_mode_reg_n_0_[1][0]\,
      I5 => \sp_reg_n_0_[1][6]\,
      O => \lastError[7]_i_6__0_n_0\
    );
\lastError[7]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[2][2]\,
      I1 => \currents_reg_n_0_[2][6]\,
      I2 => \velocitys_reg_n_0_[2][6]\,
      I3 => \positions_reg_n_0_[2][6]\,
      I4 => \control_mode_reg_n_0_[2][0]\,
      I5 => \sp_reg_n_0_[2][6]\,
      O => \lastError[7]_i_6__1_n_0\
    );
\lastError[7]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[3][2]\,
      I1 => \currents_reg_n_0_[3][6]\,
      I2 => \velocitys_reg_n_0_[3][6]\,
      I3 => \positions_reg_n_0_[3][6]\,
      I4 => \control_mode_reg_n_0_[3][0]\,
      I5 => \sp_reg_n_0_[3][6]\,
      O => \lastError[7]_i_6__2_n_0\
    );
\lastError[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[0][2]\,
      I1 => \currents_reg_n_0_[0][5]\,
      I2 => \velocitys_reg_n_0_[0][5]\,
      I3 => \positions_reg_n_0_[0][5]\,
      I4 => \control_mode_reg_n_0_[0][0]\,
      I5 => \sp_reg_n_0_[0][5]\,
      O => \lastError[7]_i_7_n_0\
    );
\lastError[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[1][2]\,
      I1 => \currents_reg_n_0_[1][5]\,
      I2 => \velocitys_reg_n_0_[1][5]\,
      I3 => \positions_reg_n_0_[1][5]\,
      I4 => \control_mode_reg_n_0_[1][0]\,
      I5 => \sp_reg_n_0_[1][5]\,
      O => \lastError[7]_i_7__0_n_0\
    );
\lastError[7]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[2][2]\,
      I1 => \currents_reg_n_0_[2][5]\,
      I2 => \velocitys_reg_n_0_[2][5]\,
      I3 => \positions_reg_n_0_[2][5]\,
      I4 => \control_mode_reg_n_0_[2][0]\,
      I5 => \sp_reg_n_0_[2][5]\,
      O => \lastError[7]_i_7__1_n_0\
    );
\lastError[7]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[3][2]\,
      I1 => \currents_reg_n_0_[3][5]\,
      I2 => \velocitys_reg_n_0_[3][5]\,
      I3 => \positions_reg_n_0_[3][5]\,
      I4 => \control_mode_reg_n_0_[3][0]\,
      I5 => \sp_reg_n_0_[3][5]\,
      O => \lastError[7]_i_7__2_n_0\
    );
\lastError[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[0][2]\,
      I1 => \currents_reg_n_0_[0][4]\,
      I2 => \velocitys_reg_n_0_[0][4]\,
      I3 => \positions_reg_n_0_[0][4]\,
      I4 => \control_mode_reg_n_0_[0][0]\,
      I5 => \sp_reg_n_0_[0][4]\,
      O => \lastError[7]_i_8_n_0\
    );
\lastError[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[1][2]\,
      I1 => \currents_reg_n_0_[1][4]\,
      I2 => \velocitys_reg_n_0_[1][4]\,
      I3 => \positions_reg_n_0_[1][4]\,
      I4 => \control_mode_reg_n_0_[1][0]\,
      I5 => \sp_reg_n_0_[1][4]\,
      O => \lastError[7]_i_8__0_n_0\
    );
\lastError[7]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[2][2]\,
      I1 => \currents_reg_n_0_[2][4]\,
      I2 => \velocitys_reg_n_0_[2][4]\,
      I3 => \positions_reg_n_0_[2][4]\,
      I4 => \control_mode_reg_n_0_[2][0]\,
      I5 => \sp_reg_n_0_[2][4]\,
      O => \lastError[7]_i_8__1_n_0\
    );
\lastError[7]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8DD8827272277"
    )
        port map (
      I0 => \control_mode_reg_n_0_[3][2]\,
      I1 => \currents_reg_n_0_[3][4]\,
      I2 => \velocitys_reg_n_0_[3][4]\,
      I3 => \positions_reg_n_0_[3][4]\,
      I4 => \control_mode_reg_n_0_[3][0]\,
      I5 => \sp_reg_n_0_[3][4]\,
      O => \lastError[7]_i_8__2_n_0\
    );
\lastError_reg[11]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_17_n_0\,
      CO(3) => \lastError_reg[11]_i_17_n_0\,
      CO(2) => \lastError_reg[11]_i_17_n_1\,
      CO(1) => \lastError_reg[11]_i_17_n_2\,
      CO(0) => \lastError_reg[11]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \displacements_reg_n_0_[0][11]\,
      DI(2) => \displacements_reg_n_0_[0][10]\,
      DI(1) => \displacements_reg_n_0_[0][9]\,
      DI(0) => \displacements_reg_n_0_[0][8]\,
      O(3) => \lastError_reg[11]_i_17_n_4\,
      O(2) => \lastError_reg[11]_i_17_n_5\,
      O(1) => \lastError_reg[11]_i_17_n_6\,
      O(0) => \lastError_reg[11]_i_17_n_7\,
      S(3) => \lastError[11]_i_18_n_0\,
      S(2) => \lastError[11]_i_19_n_0\,
      S(1) => \lastError[11]_i_20_n_0\,
      S(0) => \lastError[11]_i_21_n_0\
    );
\lastError_reg[11]_i_17__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_17__0_n_0\,
      CO(3) => \lastError_reg[11]_i_17__0_n_0\,
      CO(2) => \lastError_reg[11]_i_17__0_n_1\,
      CO(1) => \lastError_reg[11]_i_17__0_n_2\,
      CO(0) => \lastError_reg[11]_i_17__0_n_3\,
      CYINIT => '0',
      DI(3) => \displacements_reg_n_0_[1][11]\,
      DI(2) => \displacements_reg_n_0_[1][10]\,
      DI(1) => \displacements_reg_n_0_[1][9]\,
      DI(0) => \displacements_reg_n_0_[1][8]\,
      O(3) => \lastError_reg[11]_i_17__0_n_4\,
      O(2) => \lastError_reg[11]_i_17__0_n_5\,
      O(1) => \lastError_reg[11]_i_17__0_n_6\,
      O(0) => \lastError_reg[11]_i_17__0_n_7\,
      S(3) => \lastError[11]_i_18__0_n_0\,
      S(2) => \lastError[11]_i_19__0_n_0\,
      S(1) => \lastError[11]_i_20__0_n_0\,
      S(0) => \lastError[11]_i_21__0_n_0\
    );
\lastError_reg[11]_i_17__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_17__1_n_0\,
      CO(3) => \lastError_reg[11]_i_17__1_n_0\,
      CO(2) => \lastError_reg[11]_i_17__1_n_1\,
      CO(1) => \lastError_reg[11]_i_17__1_n_2\,
      CO(0) => \lastError_reg[11]_i_17__1_n_3\,
      CYINIT => '0',
      DI(3) => \displacements_reg_n_0_[2][11]\,
      DI(2) => \displacements_reg_n_0_[2][10]\,
      DI(1) => \displacements_reg_n_0_[2][9]\,
      DI(0) => \displacements_reg_n_0_[2][8]\,
      O(3) => \lastError_reg[11]_i_17__1_n_4\,
      O(2) => \lastError_reg[11]_i_17__1_n_5\,
      O(1) => \lastError_reg[11]_i_17__1_n_6\,
      O(0) => \lastError_reg[11]_i_17__1_n_7\,
      S(3) => \lastError[11]_i_18__1_n_0\,
      S(2) => \lastError[11]_i_19__1_n_0\,
      S(1) => \lastError[11]_i_20__1_n_0\,
      S(0) => \lastError[11]_i_21__1_n_0\
    );
\lastError_reg[11]_i_17__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_17__2_n_0\,
      CO(3) => \lastError_reg[11]_i_17__2_n_0\,
      CO(2) => \lastError_reg[11]_i_17__2_n_1\,
      CO(1) => \lastError_reg[11]_i_17__2_n_2\,
      CO(0) => \lastError_reg[11]_i_17__2_n_3\,
      CYINIT => '0',
      DI(3) => \displacements_reg_n_0_[3][11]\,
      DI(2) => \displacements_reg_n_0_[3][10]\,
      DI(1) => \displacements_reg_n_0_[3][9]\,
      DI(0) => \displacements_reg_n_0_[3][8]\,
      O(3) => \lastError_reg[11]_i_17__2_n_4\,
      O(2) => \lastError_reg[11]_i_17__2_n_5\,
      O(1) => \lastError_reg[11]_i_17__2_n_6\,
      O(0) => \lastError_reg[11]_i_17__2_n_7\,
      S(3) => \lastError[11]_i_18__2_n_0\,
      S(2) => \lastError[11]_i_19__2_n_0\,
      S(1) => \lastError[11]_i_20__2_n_0\,
      S(0) => \lastError[11]_i_21__2_n_0\
    );
\lastError_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_2_n_0\,
      CO(3) => \lastError_reg[11]_i_2_n_0\,
      CO(2) => \lastError_reg[11]_i_2_n_1\,
      CO(1) => \lastError_reg[11]_i_2_n_2\,
      CO(0) => \lastError_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[0][11]\,
      DI(2) => \sp_reg_n_0_[0][10]\,
      DI(1) => \sp_reg_n_0_[0][9]\,
      DI(0) => \sp_reg_n_0_[0][8]\,
      O(3 downto 0) => p_1_in(11 downto 8),
      S(3) => \lastError[11]_i_5_n_0\,
      S(2) => \lastError[11]_i_6_n_0\,
      S(1) => \lastError[11]_i_7_n_0\,
      S(0) => \lastError[11]_i_8_n_0\
    );
\lastError_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_2__0_n_0\,
      CO(3) => \lastError_reg[11]_i_2__0_n_0\,
      CO(2) => \lastError_reg[11]_i_2__0_n_1\,
      CO(1) => \lastError_reg[11]_i_2__0_n_2\,
      CO(0) => \lastError_reg[11]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[1][11]\,
      DI(2) => \sp_reg_n_0_[1][10]\,
      DI(1) => \sp_reg_n_0_[1][9]\,
      DI(0) => \sp_reg_n_0_[1][8]\,
      O(3 downto 0) => p_1_in_4(11 downto 8),
      S(3) => \lastError[11]_i_5__0_n_0\,
      S(2) => \lastError[11]_i_6__0_n_0\,
      S(1) => \lastError[11]_i_7__0_n_0\,
      S(0) => \lastError[11]_i_8__0_n_0\
    );
\lastError_reg[11]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_2__1_n_0\,
      CO(3) => \lastError_reg[11]_i_2__1_n_0\,
      CO(2) => \lastError_reg[11]_i_2__1_n_1\,
      CO(1) => \lastError_reg[11]_i_2__1_n_2\,
      CO(0) => \lastError_reg[11]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[2][11]\,
      DI(2) => \sp_reg_n_0_[2][10]\,
      DI(1) => \sp_reg_n_0_[2][9]\,
      DI(0) => \sp_reg_n_0_[2][8]\,
      O(3 downto 0) => p_1_in_9(11 downto 8),
      S(3) => \lastError[11]_i_5__1_n_0\,
      S(2) => \lastError[11]_i_6__1_n_0\,
      S(1) => \lastError[11]_i_7__1_n_0\,
      S(0) => \lastError[11]_i_8__1_n_0\
    );
\lastError_reg[11]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[7]_i_2__2_n_0\,
      CO(3) => \lastError_reg[11]_i_2__2_n_0\,
      CO(2) => \lastError_reg[11]_i_2__2_n_1\,
      CO(1) => \lastError_reg[11]_i_2__2_n_2\,
      CO(0) => \lastError_reg[11]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[3][11]\,
      DI(2) => \sp_reg_n_0_[3][10]\,
      DI(1) => \sp_reg_n_0_[3][9]\,
      DI(0) => \sp_reg_n_0_[3][8]\,
      O(3 downto 0) => p_1_in_14(11 downto 8),
      S(3) => \lastError[11]_i_5__2_n_0\,
      S(2) => \lastError[11]_i_6__2_n_0\,
      S(1) => \lastError[11]_i_7__2_n_0\,
      S(0) => \lastError[11]_i_8__2_n_0\
    );
\lastError_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_2_n_0\,
      CO(3) => \lastError_reg[15]_i_2_n_0\,
      CO(2) => \lastError_reg[15]_i_2_n_1\,
      CO(1) => \lastError_reg[15]_i_2_n_2\,
      CO(0) => \lastError_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[0][15]\,
      DI(2) => \sp_reg_n_0_[0][14]\,
      DI(1) => \sp_reg_n_0_[0][13]\,
      DI(0) => \sp_reg_n_0_[0][12]\,
      O(3 downto 0) => p_1_in(15 downto 12),
      S(3) => \lastError[15]_i_5_n_0\,
      S(2) => \lastError[15]_i_6_n_0\,
      S(1) => \lastError[15]_i_7_n_0\,
      S(0) => \lastError[15]_i_8_n_0\
    );
\lastError_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_2__0_n_0\,
      CO(3) => \lastError_reg[15]_i_2__0_n_0\,
      CO(2) => \lastError_reg[15]_i_2__0_n_1\,
      CO(1) => \lastError_reg[15]_i_2__0_n_2\,
      CO(0) => \lastError_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[1][15]\,
      DI(2) => \sp_reg_n_0_[1][14]\,
      DI(1) => \sp_reg_n_0_[1][13]\,
      DI(0) => \sp_reg_n_0_[1][12]\,
      O(3 downto 0) => p_1_in_4(15 downto 12),
      S(3) => \lastError[15]_i_5__0_n_0\,
      S(2) => \lastError[15]_i_6__0_n_0\,
      S(1) => \lastError[15]_i_7__0_n_0\,
      S(0) => \lastError[15]_i_8__0_n_0\
    );
\lastError_reg[15]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_2__1_n_0\,
      CO(3) => \lastError_reg[15]_i_2__1_n_0\,
      CO(2) => \lastError_reg[15]_i_2__1_n_1\,
      CO(1) => \lastError_reg[15]_i_2__1_n_2\,
      CO(0) => \lastError_reg[15]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[2][15]\,
      DI(2) => \sp_reg_n_0_[2][14]\,
      DI(1) => \sp_reg_n_0_[2][13]\,
      DI(0) => \sp_reg_n_0_[2][12]\,
      O(3 downto 0) => p_1_in_9(15 downto 12),
      S(3) => \lastError[15]_i_5__1_n_0\,
      S(2) => \lastError[15]_i_6__1_n_0\,
      S(1) => \lastError[15]_i_7__1_n_0\,
      S(0) => \lastError[15]_i_8__1_n_0\
    );
\lastError_reg[15]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_2__2_n_0\,
      CO(3) => \lastError_reg[15]_i_2__2_n_0\,
      CO(2) => \lastError_reg[15]_i_2__2_n_1\,
      CO(1) => \lastError_reg[15]_i_2__2_n_2\,
      CO(0) => \lastError_reg[15]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[3][15]\,
      DI(2) => \sp_reg_n_0_[3][14]\,
      DI(1) => \sp_reg_n_0_[3][13]\,
      DI(0) => \sp_reg_n_0_[3][12]\,
      O(3 downto 0) => p_1_in_14(15 downto 12),
      S(3) => \lastError[15]_i_5__2_n_0\,
      S(2) => \lastError[15]_i_6__2_n_0\,
      S(1) => \lastError[15]_i_7__2_n_0\,
      S(0) => \lastError[15]_i_8__2_n_0\
    );
\lastError_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[15]_i_2_n_0\,
      CO(3) => \lastError_reg[19]_i_2_n_0\,
      CO(2) => \lastError_reg[19]_i_2_n_1\,
      CO(1) => \lastError_reg[19]_i_2_n_2\,
      CO(0) => \lastError_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[0][19]\,
      DI(2) => \sp_reg_n_0_[0][18]\,
      DI(1) => \sp_reg_n_0_[0][17]\,
      DI(0) => \sp_reg_n_0_[0][16]\,
      O(3 downto 0) => p_1_in(19 downto 16),
      S(3) => \lastError[19]_i_5_n_0\,
      S(2) => \lastError[19]_i_6_n_0\,
      S(1) => \lastError[19]_i_7_n_0\,
      S(0) => \lastError[19]_i_8_n_0\
    );
\lastError_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[15]_i_2__0_n_0\,
      CO(3) => \lastError_reg[19]_i_2__0_n_0\,
      CO(2) => \lastError_reg[19]_i_2__0_n_1\,
      CO(1) => \lastError_reg[19]_i_2__0_n_2\,
      CO(0) => \lastError_reg[19]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[1][19]\,
      DI(2) => \sp_reg_n_0_[1][18]\,
      DI(1) => \sp_reg_n_0_[1][17]\,
      DI(0) => \sp_reg_n_0_[1][16]\,
      O(3 downto 0) => p_1_in_4(19 downto 16),
      S(3) => \lastError[19]_i_5__0_n_0\,
      S(2) => \lastError[19]_i_6__0_n_0\,
      S(1) => \lastError[19]_i_7__0_n_0\,
      S(0) => \lastError[19]_i_8__0_n_0\
    );
\lastError_reg[19]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[15]_i_2__1_n_0\,
      CO(3) => \lastError_reg[19]_i_2__1_n_0\,
      CO(2) => \lastError_reg[19]_i_2__1_n_1\,
      CO(1) => \lastError_reg[19]_i_2__1_n_2\,
      CO(0) => \lastError_reg[19]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[2][19]\,
      DI(2) => \sp_reg_n_0_[2][18]\,
      DI(1) => \sp_reg_n_0_[2][17]\,
      DI(0) => \sp_reg_n_0_[2][16]\,
      O(3 downto 0) => p_1_in_9(19 downto 16),
      S(3) => \lastError[19]_i_5__1_n_0\,
      S(2) => \lastError[19]_i_6__1_n_0\,
      S(1) => \lastError[19]_i_7__1_n_0\,
      S(0) => \lastError[19]_i_8__1_n_0\
    );
\lastError_reg[19]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[15]_i_2__2_n_0\,
      CO(3) => \lastError_reg[19]_i_2__2_n_0\,
      CO(2) => \lastError_reg[19]_i_2__2_n_1\,
      CO(1) => \lastError_reg[19]_i_2__2_n_2\,
      CO(0) => \lastError_reg[19]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[3][19]\,
      DI(2) => \sp_reg_n_0_[3][18]\,
      DI(1) => \sp_reg_n_0_[3][17]\,
      DI(0) => \sp_reg_n_0_[3][16]\,
      O(3 downto 0) => p_1_in_14(19 downto 16),
      S(3) => \lastError[19]_i_5__2_n_0\,
      S(2) => \lastError[19]_i_6__2_n_0\,
      S(1) => \lastError[19]_i_7__2_n_0\,
      S(0) => \lastError[19]_i_8__2_n_0\
    );
\lastError_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[19]_i_2_n_0\,
      CO(3) => \lastError_reg[23]_i_2_n_0\,
      CO(2) => \lastError_reg[23]_i_2_n_1\,
      CO(1) => \lastError_reg[23]_i_2_n_2\,
      CO(0) => \lastError_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[0][23]\,
      DI(2) => \sp_reg_n_0_[0][22]\,
      DI(1) => \sp_reg_n_0_[0][21]\,
      DI(0) => \sp_reg_n_0_[0][20]\,
      O(3 downto 0) => p_1_in(23 downto 20),
      S(3) => \lastError[23]_i_5_n_0\,
      S(2) => \lastError[23]_i_6_n_0\,
      S(1) => \lastError[23]_i_7_n_0\,
      S(0) => \lastError[23]_i_8_n_0\
    );
\lastError_reg[23]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[19]_i_2__0_n_0\,
      CO(3) => \lastError_reg[23]_i_2__0_n_0\,
      CO(2) => \lastError_reg[23]_i_2__0_n_1\,
      CO(1) => \lastError_reg[23]_i_2__0_n_2\,
      CO(0) => \lastError_reg[23]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[1][23]\,
      DI(2) => \sp_reg_n_0_[1][22]\,
      DI(1) => \sp_reg_n_0_[1][21]\,
      DI(0) => \sp_reg_n_0_[1][20]\,
      O(3 downto 0) => p_1_in_4(23 downto 20),
      S(3) => \lastError[23]_i_5__0_n_0\,
      S(2) => \lastError[23]_i_6__0_n_0\,
      S(1) => \lastError[23]_i_7__0_n_0\,
      S(0) => \lastError[23]_i_8__0_n_0\
    );
\lastError_reg[23]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[19]_i_2__1_n_0\,
      CO(3) => \lastError_reg[23]_i_2__1_n_0\,
      CO(2) => \lastError_reg[23]_i_2__1_n_1\,
      CO(1) => \lastError_reg[23]_i_2__1_n_2\,
      CO(0) => \lastError_reg[23]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[2][23]\,
      DI(2) => \sp_reg_n_0_[2][22]\,
      DI(1) => \sp_reg_n_0_[2][21]\,
      DI(0) => \sp_reg_n_0_[2][20]\,
      O(3 downto 0) => p_1_in_9(23 downto 20),
      S(3) => \lastError[23]_i_5__1_n_0\,
      S(2) => \lastError[23]_i_6__1_n_0\,
      S(1) => \lastError[23]_i_7__1_n_0\,
      S(0) => \lastError[23]_i_8__1_n_0\
    );
\lastError_reg[23]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[19]_i_2__2_n_0\,
      CO(3) => \lastError_reg[23]_i_2__2_n_0\,
      CO(2) => \lastError_reg[23]_i_2__2_n_1\,
      CO(1) => \lastError_reg[23]_i_2__2_n_2\,
      CO(0) => \lastError_reg[23]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[3][23]\,
      DI(2) => \sp_reg_n_0_[3][22]\,
      DI(1) => \sp_reg_n_0_[3][21]\,
      DI(0) => \sp_reg_n_0_[3][20]\,
      O(3 downto 0) => p_1_in_14(23 downto 20),
      S(3) => \lastError[23]_i_5__2_n_0\,
      S(2) => \lastError[23]_i_6__2_n_0\,
      S(1) => \lastError[23]_i_7__2_n_0\,
      S(0) => \lastError[23]_i_8__2_n_0\
    );
\lastError_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[23]_i_2_n_0\,
      CO(3) => \lastError_reg[27]_i_2_n_0\,
      CO(2) => \lastError_reg[27]_i_2_n_1\,
      CO(1) => \lastError_reg[27]_i_2_n_2\,
      CO(0) => \lastError_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[0][27]\,
      DI(2) => \sp_reg_n_0_[0][26]\,
      DI(1) => \sp_reg_n_0_[0][25]\,
      DI(0) => \sp_reg_n_0_[0][24]\,
      O(3 downto 0) => p_1_in(27 downto 24),
      S(3) => \lastError[27]_i_5_n_0\,
      S(2) => \lastError[27]_i_6_n_0\,
      S(1) => \lastError[27]_i_7_n_0\,
      S(0) => \lastError[27]_i_8_n_0\
    );
\lastError_reg[27]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[23]_i_2__0_n_0\,
      CO(3) => \lastError_reg[27]_i_2__0_n_0\,
      CO(2) => \lastError_reg[27]_i_2__0_n_1\,
      CO(1) => \lastError_reg[27]_i_2__0_n_2\,
      CO(0) => \lastError_reg[27]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[1][27]\,
      DI(2) => \sp_reg_n_0_[1][26]\,
      DI(1) => \sp_reg_n_0_[1][25]\,
      DI(0) => \sp_reg_n_0_[1][24]\,
      O(3 downto 0) => p_1_in_4(27 downto 24),
      S(3) => \lastError[27]_i_5__0_n_0\,
      S(2) => \lastError[27]_i_6__0_n_0\,
      S(1) => \lastError[27]_i_7__0_n_0\,
      S(0) => \lastError[27]_i_8__0_n_0\
    );
\lastError_reg[27]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[23]_i_2__1_n_0\,
      CO(3) => \lastError_reg[27]_i_2__1_n_0\,
      CO(2) => \lastError_reg[27]_i_2__1_n_1\,
      CO(1) => \lastError_reg[27]_i_2__1_n_2\,
      CO(0) => \lastError_reg[27]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[2][27]\,
      DI(2) => \sp_reg_n_0_[2][26]\,
      DI(1) => \sp_reg_n_0_[2][25]\,
      DI(0) => \sp_reg_n_0_[2][24]\,
      O(3 downto 0) => p_1_in_9(27 downto 24),
      S(3) => \lastError[27]_i_5__1_n_0\,
      S(2) => \lastError[27]_i_6__1_n_0\,
      S(1) => \lastError[27]_i_7__1_n_0\,
      S(0) => \lastError[27]_i_8__1_n_0\
    );
\lastError_reg[27]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[23]_i_2__2_n_0\,
      CO(3) => \lastError_reg[27]_i_2__2_n_0\,
      CO(2) => \lastError_reg[27]_i_2__2_n_1\,
      CO(1) => \lastError_reg[27]_i_2__2_n_2\,
      CO(0) => \lastError_reg[27]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[3][27]\,
      DI(2) => \sp_reg_n_0_[3][26]\,
      DI(1) => \sp_reg_n_0_[3][25]\,
      DI(0) => \sp_reg_n_0_[3][24]\,
      O(3 downto 0) => p_1_in_14(27 downto 24),
      S(3) => \lastError[27]_i_5__2_n_0\,
      S(2) => \lastError[27]_i_6__2_n_0\,
      S(1) => \lastError[27]_i_7__2_n_0\,
      S(0) => \lastError[27]_i_8__2_n_0\
    );
\lastError_reg[31]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[31]_i_22_n_0\,
      CO(3) => \NLW_lastError_reg[31]_i_13_CO_UNCONNECTED\(3),
      CO(2) => err1,
      CO(1) => \lastError_reg[31]_i_13_n_2\,
      CO(0) => \lastError_reg[31]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \lastError[31]_i_23_n_0\,
      DI(1) => \lastError[31]_i_24_n_0\,
      DI(0) => \lastError[31]_i_25_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \lastError[31]_i_26_n_0\,
      S(1) => \lastError[31]_i_27_n_0\,
      S(0) => \lastError[31]_i_28_n_0\
    );
\lastError_reg[31]_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[31]_i_22__0_n_0\,
      CO(3) => \NLW_lastError_reg[31]_i_13__0_CO_UNCONNECTED\(3),
      CO(2) => err1_1,
      CO(1) => \lastError_reg[31]_i_13__0_n_2\,
      CO(0) => \lastError_reg[31]_i_13__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \lastError[31]_i_23__0_n_0\,
      DI(1) => \lastError[31]_i_24__0_n_0\,
      DI(0) => \lastError[31]_i_25__0_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_13__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \lastError[31]_i_26__0_n_0\,
      S(1) => \lastError[31]_i_27__0_n_0\,
      S(0) => \lastError[31]_i_28__0_n_0\
    );
\lastError_reg[31]_i_13__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[31]_i_22__1_n_0\,
      CO(3) => \NLW_lastError_reg[31]_i_13__1_CO_UNCONNECTED\(3),
      CO(2) => err1_6,
      CO(1) => \lastError_reg[31]_i_13__1_n_2\,
      CO(0) => \lastError_reg[31]_i_13__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \lastError[31]_i_23__1_n_0\,
      DI(1) => \lastError[31]_i_24__1_n_0\,
      DI(0) => \lastError[31]_i_25__1_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_13__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \lastError[31]_i_26__1_n_0\,
      S(1) => \lastError[31]_i_27__1_n_0\,
      S(0) => \lastError[31]_i_28__1_n_0\
    );
\lastError_reg[31]_i_13__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[31]_i_22__2_n_0\,
      CO(3) => \NLW_lastError_reg[31]_i_13__2_CO_UNCONNECTED\(3),
      CO(2) => err1_11,
      CO(1) => \lastError_reg[31]_i_13__2_n_2\,
      CO(0) => \lastError_reg[31]_i_13__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \lastError[31]_i_23__2_n_0\,
      DI(1) => \lastError[31]_i_24__2_n_0\,
      DI(0) => \lastError[31]_i_25__2_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_13__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \lastError[31]_i_26__2_n_0\,
      S(1) => \lastError[31]_i_27__2_n_0\,
      S(0) => \lastError[31]_i_28__2_n_0\
    );
\lastError_reg[31]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[31]_i_30_n_0\,
      CO(3) => \lastError_reg[31]_i_22_n_0\,
      CO(2) => \lastError_reg[31]_i_22_n_1\,
      CO(1) => \lastError_reg[31]_i_22_n_2\,
      CO(0) => \lastError_reg[31]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[31]_i_31_n_0\,
      DI(2) => \lastError[31]_i_32_n_0\,
      DI(1) => \lastError[31]_i_33_n_0\,
      DI(0) => \lastError[31]_i_34_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \lastError[31]_i_35_n_0\,
      S(2) => \lastError[31]_i_36_n_0\,
      S(1) => \lastError[31]_i_37_n_0\,
      S(0) => \lastError[31]_i_38_n_0\
    );
\lastError_reg[31]_i_22__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[31]_i_30__0_n_0\,
      CO(3) => \lastError_reg[31]_i_22__0_n_0\,
      CO(2) => \lastError_reg[31]_i_22__0_n_1\,
      CO(1) => \lastError_reg[31]_i_22__0_n_2\,
      CO(0) => \lastError_reg[31]_i_22__0_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[31]_i_31__0_n_0\,
      DI(2) => \lastError[31]_i_32__0_n_0\,
      DI(1) => \lastError[31]_i_33__0_n_0\,
      DI(0) => \lastError[31]_i_34__0_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_22__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \lastError[31]_i_35__0_n_0\,
      S(2) => \lastError[31]_i_36__0_n_0\,
      S(1) => \lastError[31]_i_37__0_n_0\,
      S(0) => \lastError[31]_i_38__0_n_0\
    );
\lastError_reg[31]_i_22__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[31]_i_30__1_n_0\,
      CO(3) => \lastError_reg[31]_i_22__1_n_0\,
      CO(2) => \lastError_reg[31]_i_22__1_n_1\,
      CO(1) => \lastError_reg[31]_i_22__1_n_2\,
      CO(0) => \lastError_reg[31]_i_22__1_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[31]_i_31__1_n_0\,
      DI(2) => \lastError[31]_i_32__1_n_0\,
      DI(1) => \lastError[31]_i_33__1_n_0\,
      DI(0) => \lastError[31]_i_34__1_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_22__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \lastError[31]_i_35__1_n_0\,
      S(2) => \lastError[31]_i_36__1_n_0\,
      S(1) => \lastError[31]_i_37__1_n_0\,
      S(0) => \lastError[31]_i_38__1_n_0\
    );
\lastError_reg[31]_i_22__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[31]_i_30__2_n_0\,
      CO(3) => \lastError_reg[31]_i_22__2_n_0\,
      CO(2) => \lastError_reg[31]_i_22__2_n_1\,
      CO(1) => \lastError_reg[31]_i_22__2_n_2\,
      CO(0) => \lastError_reg[31]_i_22__2_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[31]_i_31__2_n_0\,
      DI(2) => \lastError[31]_i_32__2_n_0\,
      DI(1) => \lastError[31]_i_33__2_n_0\,
      DI(0) => \lastError[31]_i_34__2_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_22__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \lastError[31]_i_35__2_n_0\,
      S(2) => \lastError[31]_i_36__2_n_0\,
      S(1) => \lastError[31]_i_37__2_n_0\,
      S(0) => \lastError[31]_i_38__2_n_0\
    );
\lastError_reg[31]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_17_n_0\,
      CO(3) => \NLW_lastError_reg[31]_i_29_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_29_n_1\,
      CO(1) => \NLW_lastError_reg[31]_i_29_CO_UNCONNECTED\(1),
      CO(0) => \lastError_reg[31]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \displacements_reg_n_0_[0][13]\,
      DI(0) => \displacements_reg_n_0_[0][12]\,
      O(3 downto 2) => \NLW_lastError_reg[31]_i_29_O_UNCONNECTED\(3 downto 2),
      O(1) => \lastError_reg[31]_i_29_n_6\,
      O(0) => \lastError_reg[31]_i_29_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \lastError[31]_i_39_n_0\,
      S(0) => \lastError[31]_i_40_n_0\
    );
\lastError_reg[31]_i_29__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_17__0_n_0\,
      CO(3) => \NLW_lastError_reg[31]_i_29__0_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_29__0_n_1\,
      CO(1) => \NLW_lastError_reg[31]_i_29__0_CO_UNCONNECTED\(1),
      CO(0) => \lastError_reg[31]_i_29__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \displacements_reg_n_0_[1][13]\,
      DI(0) => \displacements_reg_n_0_[1][12]\,
      O(3 downto 2) => \NLW_lastError_reg[31]_i_29__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \lastError_reg[31]_i_29__0_n_6\,
      O(0) => \lastError_reg[31]_i_29__0_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \lastError[31]_i_39__0_n_0\,
      S(0) => \lastError[31]_i_40__0_n_0\
    );
\lastError_reg[31]_i_29__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_17__1_n_0\,
      CO(3) => \NLW_lastError_reg[31]_i_29__1_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_29__1_n_1\,
      CO(1) => \NLW_lastError_reg[31]_i_29__1_CO_UNCONNECTED\(1),
      CO(0) => \lastError_reg[31]_i_29__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \displacements_reg_n_0_[2][13]\,
      DI(0) => \displacements_reg_n_0_[2][12]\,
      O(3 downto 2) => \NLW_lastError_reg[31]_i_29__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \lastError_reg[31]_i_29__1_n_6\,
      O(0) => \lastError_reg[31]_i_29__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \lastError[31]_i_39__1_n_0\,
      S(0) => \lastError[31]_i_40__1_n_0\
    );
\lastError_reg[31]_i_29__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[11]_i_17__2_n_0\,
      CO(3) => \NLW_lastError_reg[31]_i_29__2_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_29__2_n_1\,
      CO(1) => \NLW_lastError_reg[31]_i_29__2_CO_UNCONNECTED\(1),
      CO(0) => \lastError_reg[31]_i_29__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \displacements_reg_n_0_[3][13]\,
      DI(0) => \displacements_reg_n_0_[3][12]\,
      O(3 downto 2) => \NLW_lastError_reg[31]_i_29__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \lastError_reg[31]_i_29__2_n_6\,
      O(0) => \lastError_reg[31]_i_29__2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \lastError[31]_i_39__2_n_0\,
      S(0) => \lastError[31]_i_40__2_n_0\
    );
\lastError_reg[31]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[31]_i_41_n_0\,
      CO(3) => \lastError_reg[31]_i_30_n_0\,
      CO(2) => \lastError_reg[31]_i_30_n_1\,
      CO(1) => \lastError_reg[31]_i_30_n_2\,
      CO(0) => \lastError_reg[31]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[31]_i_42_n_0\,
      DI(2) => \lastError[31]_i_43_n_0\,
      DI(1) => \lastError[31]_i_44_n_0\,
      DI(0) => \lastError[31]_i_45_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \lastError[31]_i_46_n_0\,
      S(2) => \lastError[31]_i_47_n_0\,
      S(1) => \lastError[31]_i_48_n_0\,
      S(0) => \lastError[31]_i_49_n_0\
    );
\lastError_reg[31]_i_30__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[31]_i_41__0_n_0\,
      CO(3) => \lastError_reg[31]_i_30__0_n_0\,
      CO(2) => \lastError_reg[31]_i_30__0_n_1\,
      CO(1) => \lastError_reg[31]_i_30__0_n_2\,
      CO(0) => \lastError_reg[31]_i_30__0_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[31]_i_42__0_n_0\,
      DI(2) => \lastError[31]_i_43__0_n_0\,
      DI(1) => \lastError[31]_i_44__0_n_0\,
      DI(0) => \lastError[31]_i_45__0_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_30__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \lastError[31]_i_46__0_n_0\,
      S(2) => \lastError[31]_i_47__0_n_0\,
      S(1) => \lastError[31]_i_48__0_n_0\,
      S(0) => \lastError[31]_i_49__0_n_0\
    );
\lastError_reg[31]_i_30__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[31]_i_41__1_n_0\,
      CO(3) => \lastError_reg[31]_i_30__1_n_0\,
      CO(2) => \lastError_reg[31]_i_30__1_n_1\,
      CO(1) => \lastError_reg[31]_i_30__1_n_2\,
      CO(0) => \lastError_reg[31]_i_30__1_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[31]_i_42__1_n_0\,
      DI(2) => \lastError[31]_i_43__1_n_0\,
      DI(1) => \lastError[31]_i_44__1_n_0\,
      DI(0) => \lastError[31]_i_45__1_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_30__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \lastError[31]_i_46__1_n_0\,
      S(2) => \lastError[31]_i_47__1_n_0\,
      S(1) => \lastError[31]_i_48__1_n_0\,
      S(0) => \lastError[31]_i_49__1_n_0\
    );
\lastError_reg[31]_i_30__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[31]_i_41__2_n_0\,
      CO(3) => \lastError_reg[31]_i_30__2_n_0\,
      CO(2) => \lastError_reg[31]_i_30__2_n_1\,
      CO(1) => \lastError_reg[31]_i_30__2_n_2\,
      CO(0) => \lastError_reg[31]_i_30__2_n_3\,
      CYINIT => '0',
      DI(3) => \lastError[31]_i_42__2_n_0\,
      DI(2) => \lastError[31]_i_43__2_n_0\,
      DI(1) => \lastError[31]_i_44__2_n_0\,
      DI(0) => \lastError[31]_i_45__2_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_30__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \lastError[31]_i_46__2_n_0\,
      S(2) => \lastError[31]_i_47__2_n_0\,
      S(1) => \lastError[31]_i_48__2_n_0\,
      S(0) => \lastError[31]_i_49__2_n_0\
    );
\lastError_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[27]_i_2_n_0\,
      CO(3) => \NLW_lastError_reg[31]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_4_n_1\,
      CO(1) => \lastError_reg[31]_i_4_n_2\,
      CO(0) => \lastError_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sp_reg_n_0_[0][30]\,
      DI(1) => \sp_reg_n_0_[0][29]\,
      DI(0) => \sp_reg_n_0_[0][28]\,
      O(3 downto 0) => p_1_in(31 downto 28),
      S(3) => \lastError[31]_i_9_n_0\,
      S(2) => \lastError[31]_i_10_n_0\,
      S(1) => \lastError[31]_i_11_n_0\,
      S(0) => \lastError[31]_i_12_n_0\
    );
\lastError_reg[31]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[31]_i_41_n_0\,
      CO(2) => \lastError_reg[31]_i_41_n_1\,
      CO(1) => \lastError_reg[31]_i_41_n_2\,
      CO(0) => \lastError_reg[31]_i_41_n_3\,
      CYINIT => \lastError[31]_i_50_n_0\,
      DI(3) => \lastError[31]_i_51_n_0\,
      DI(2) => \lastError[31]_i_52_n_0\,
      DI(1) => \lastError[31]_i_53_n_0\,
      DI(0) => \lastError[31]_i_54_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_41_O_UNCONNECTED\(3 downto 0),
      S(3) => \lastError[31]_i_55_n_0\,
      S(2) => \lastError[31]_i_56_n_0\,
      S(1) => \lastError[31]_i_57_n_0\,
      S(0) => \lastError[31]_i_58_n_0\
    );
\lastError_reg[31]_i_41__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[31]_i_41__0_n_0\,
      CO(2) => \lastError_reg[31]_i_41__0_n_1\,
      CO(1) => \lastError_reg[31]_i_41__0_n_2\,
      CO(0) => \lastError_reg[31]_i_41__0_n_3\,
      CYINIT => \lastError[31]_i_50__0_n_0\,
      DI(3) => \lastError[31]_i_51__0_n_0\,
      DI(2) => \lastError[31]_i_52__0_n_0\,
      DI(1) => \lastError[31]_i_53__0_n_0\,
      DI(0) => \lastError[31]_i_54__0_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_41__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \lastError[31]_i_55__0_n_0\,
      S(2) => \lastError[31]_i_56__0_n_0\,
      S(1) => \lastError[31]_i_57__0_n_0\,
      S(0) => \lastError[31]_i_58__0_n_0\
    );
\lastError_reg[31]_i_41__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[31]_i_41__1_n_0\,
      CO(2) => \lastError_reg[31]_i_41__1_n_1\,
      CO(1) => \lastError_reg[31]_i_41__1_n_2\,
      CO(0) => \lastError_reg[31]_i_41__1_n_3\,
      CYINIT => \lastError[31]_i_50__1_n_0\,
      DI(3) => \lastError[31]_i_51__1_n_0\,
      DI(2) => \lastError[31]_i_52__1_n_0\,
      DI(1) => \lastError[31]_i_53__1_n_0\,
      DI(0) => \lastError[31]_i_54__1_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_41__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \lastError[31]_i_55__1_n_0\,
      S(2) => \lastError[31]_i_56__1_n_0\,
      S(1) => \lastError[31]_i_57__1_n_0\,
      S(0) => \lastError[31]_i_58__1_n_0\
    );
\lastError_reg[31]_i_41__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[31]_i_41__2_n_0\,
      CO(2) => \lastError_reg[31]_i_41__2_n_1\,
      CO(1) => \lastError_reg[31]_i_41__2_n_2\,
      CO(0) => \lastError_reg[31]_i_41__2_n_3\,
      CYINIT => \lastError[31]_i_50__2_n_0\,
      DI(3) => \lastError[31]_i_51__2_n_0\,
      DI(2) => \lastError[31]_i_52__2_n_0\,
      DI(1) => \lastError[31]_i_53__2_n_0\,
      DI(0) => \lastError[31]_i_54__2_n_0\,
      O(3 downto 0) => \NLW_lastError_reg[31]_i_41__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \lastError[31]_i_55__2_n_0\,
      S(2) => \lastError[31]_i_56__2_n_0\,
      S(1) => \lastError[31]_i_57__2_n_0\,
      S(0) => \lastError[31]_i_58__2_n_0\
    );
\lastError_reg[31]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[27]_i_2__0_n_0\,
      CO(3) => \NLW_lastError_reg[31]_i_4__0_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_4__0_n_1\,
      CO(1) => \lastError_reg[31]_i_4__0_n_2\,
      CO(0) => \lastError_reg[31]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sp_reg_n_0_[1][30]\,
      DI(1) => \sp_reg_n_0_[1][29]\,
      DI(0) => \sp_reg_n_0_[1][28]\,
      O(3 downto 0) => p_1_in_4(31 downto 28),
      S(3) => \lastError[31]_i_9__0_n_0\,
      S(2) => \lastError[31]_i_10__0_n_0\,
      S(1) => \lastError[31]_i_11__0_n_0\,
      S(0) => \lastError[31]_i_12__0_n_0\
    );
\lastError_reg[31]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[27]_i_2__1_n_0\,
      CO(3) => \NLW_lastError_reg[31]_i_4__1_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_4__1_n_1\,
      CO(1) => \lastError_reg[31]_i_4__1_n_2\,
      CO(0) => \lastError_reg[31]_i_4__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sp_reg_n_0_[2][30]\,
      DI(1) => \sp_reg_n_0_[2][29]\,
      DI(0) => \sp_reg_n_0_[2][28]\,
      O(3 downto 0) => p_1_in_9(31 downto 28),
      S(3) => \lastError[31]_i_9__1_n_0\,
      S(2) => \lastError[31]_i_10__1_n_0\,
      S(1) => \lastError[31]_i_11__1_n_0\,
      S(0) => \lastError[31]_i_12__1_n_0\
    );
\lastError_reg[31]_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[27]_i_2__2_n_0\,
      CO(3) => \NLW_lastError_reg[31]_i_4__2_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_4__2_n_1\,
      CO(1) => \lastError_reg[31]_i_4__2_n_2\,
      CO(0) => \lastError_reg[31]_i_4__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sp_reg_n_0_[3][30]\,
      DI(1) => \sp_reg_n_0_[3][29]\,
      DI(0) => \sp_reg_n_0_[3][28]\,
      O(3 downto 0) => p_1_in_14(31 downto 28),
      S(3) => \lastError[31]_i_9__2_n_0\,
      S(2) => \lastError[31]_i_10__2_n_0\,
      S(1) => \lastError[31]_i_11__2_n_0\,
      S(0) => \lastError[31]_i_12__2_n_0\
    );
\lastError_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \instantiate_pid_controllers[0].pid_controller_n_4\,
      CO(3) => \NLW_lastError_reg[31]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_6_n_1\,
      CO(1) => \lastError_reg[31]_i_6_n_2\,
      CO(0) => \lastError_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sp_reg_n_0_[0][30]\,
      DI(1) => \sp_reg_n_0_[0][29]\,
      DI(0) => \sp_reg_n_0_[0][28]\,
      O(3 downto 0) => err00_in(31 downto 28),
      S(3) => \lastError[31]_i_14_n_0\,
      S(2) => \lastError[31]_i_15_n_0\,
      S(1) => \lastError[31]_i_16_n_0\,
      S(0) => \lastError[31]_i_17_n_0\
    );
\lastError_reg[31]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \instantiate_pid_controllers[1].pid_controller_n_17\,
      CO(3) => \NLW_lastError_reg[31]_i_6__0_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_6__0_n_1\,
      CO(1) => \lastError_reg[31]_i_6__0_n_2\,
      CO(0) => \lastError_reg[31]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sp_reg_n_0_[1][30]\,
      DI(1) => \sp_reg_n_0_[1][29]\,
      DI(0) => \sp_reg_n_0_[1][28]\,
      O(3 downto 0) => err00_in_3(31 downto 28),
      S(3) => \lastError[31]_i_14__0_n_0\,
      S(2) => \lastError[31]_i_15__0_n_0\,
      S(1) => \lastError[31]_i_16__0_n_0\,
      S(0) => \lastError[31]_i_17__0_n_0\
    );
\lastError_reg[31]_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \instantiate_pid_controllers[2].pid_controller_n_7\,
      CO(3) => \NLW_lastError_reg[31]_i_6__1_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_6__1_n_1\,
      CO(1) => \lastError_reg[31]_i_6__1_n_2\,
      CO(0) => \lastError_reg[31]_i_6__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sp_reg_n_0_[2][30]\,
      DI(1) => \sp_reg_n_0_[2][29]\,
      DI(0) => \sp_reg_n_0_[2][28]\,
      O(3 downto 0) => err00_in_8(31 downto 28),
      S(3) => \lastError[31]_i_14__1_n_0\,
      S(2) => \lastError[31]_i_15__1_n_0\,
      S(1) => \lastError[31]_i_16__1_n_0\,
      S(0) => \lastError[31]_i_17__1_n_0\
    );
\lastError_reg[31]_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \instantiate_pid_controllers[3].pid_controller_n_4\,
      CO(3) => \NLW_lastError_reg[31]_i_6__2_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_6__2_n_1\,
      CO(1) => \lastError_reg[31]_i_6__2_n_2\,
      CO(0) => \lastError_reg[31]_i_6__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sp_reg_n_0_[3][30]\,
      DI(1) => \sp_reg_n_0_[3][29]\,
      DI(0) => \sp_reg_n_0_[3][28]\,
      O(3 downto 0) => err00_in_13(31 downto 28),
      S(3) => \lastError[31]_i_14__2_n_0\,
      S(2) => \lastError[31]_i_15__2_n_0\,
      S(1) => \lastError[31]_i_16__2_n_0\,
      S(0) => \lastError[31]_i_17__2_n_0\
    );
\lastError_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \instantiate_pid_controllers[0].pid_controller_n_3\,
      CO(3) => \NLW_lastError_reg[31]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_7_n_1\,
      CO(1) => \lastError_reg[31]_i_7_n_2\,
      CO(0) => \lastError_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sp_reg_n_0_[0][30]\,
      DI(1) => \sp_reg_n_0_[0][29]\,
      DI(0) => \sp_reg_n_0_[0][28]\,
      O(3 downto 0) => err0(31 downto 28),
      S(3) => \lastError[31]_i_18_n_0\,
      S(2) => \lastError[31]_i_19_n_0\,
      S(1) => \lastError[31]_i_20_n_0\,
      S(0) => \lastError[31]_i_21_n_0\
    );
\lastError_reg[31]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \instantiate_pid_controllers[1].pid_controller_n_16\,
      CO(3) => \NLW_lastError_reg[31]_i_7__0_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_7__0_n_1\,
      CO(1) => \lastError_reg[31]_i_7__0_n_2\,
      CO(0) => \lastError_reg[31]_i_7__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sp_reg_n_0_[1][30]\,
      DI(1) => \sp_reg_n_0_[1][29]\,
      DI(0) => \sp_reg_n_0_[1][28]\,
      O(3 downto 0) => err0_2(31 downto 28),
      S(3) => \lastError[31]_i_18__0_n_0\,
      S(2) => \lastError[31]_i_19__0_n_0\,
      S(1) => \lastError[31]_i_20__0_n_0\,
      S(0) => \lastError[31]_i_21__0_n_0\
    );
\lastError_reg[31]_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \instantiate_pid_controllers[2].pid_controller_n_6\,
      CO(3) => \NLW_lastError_reg[31]_i_7__1_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_7__1_n_1\,
      CO(1) => \lastError_reg[31]_i_7__1_n_2\,
      CO(0) => \lastError_reg[31]_i_7__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sp_reg_n_0_[2][30]\,
      DI(1) => \sp_reg_n_0_[2][29]\,
      DI(0) => \sp_reg_n_0_[2][28]\,
      O(3 downto 0) => err0_7(31 downto 28),
      S(3) => \lastError[31]_i_18__1_n_0\,
      S(2) => \lastError[31]_i_19__1_n_0\,
      S(1) => \lastError[31]_i_20__1_n_0\,
      S(0) => \lastError[31]_i_21__1_n_0\
    );
\lastError_reg[31]_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \instantiate_pid_controllers[3].pid_controller_n_3\,
      CO(3) => \NLW_lastError_reg[31]_i_7__2_CO_UNCONNECTED\(3),
      CO(2) => \lastError_reg[31]_i_7__2_n_1\,
      CO(1) => \lastError_reg[31]_i_7__2_n_2\,
      CO(0) => \lastError_reg[31]_i_7__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sp_reg_n_0_[3][30]\,
      DI(1) => \sp_reg_n_0_[3][29]\,
      DI(0) => \sp_reg_n_0_[3][28]\,
      O(3 downto 0) => err0_12(31 downto 28),
      S(3) => \lastError[31]_i_18__2_n_0\,
      S(2) => \lastError[31]_i_19__2_n_0\,
      S(1) => \lastError[31]_i_20__2_n_0\,
      S(0) => \lastError[31]_i_21__2_n_0\
    );
\lastError_reg[3]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_17_n_0\,
      CO(2) => \lastError_reg[3]_i_17_n_1\,
      CO(1) => \lastError_reg[3]_i_17_n_2\,
      CO(0) => \lastError_reg[3]_i_17_n_3\,
      CYINIT => '1',
      DI(3) => \displacements_reg_n_0_[0][3]\,
      DI(2) => \displacements_reg_n_0_[0][2]\,
      DI(1) => \displacements_reg_n_0_[0][1]\,
      DI(0) => \displacements_reg_n_0_[0][0]\,
      O(3) => \lastError_reg[3]_i_17_n_4\,
      O(2) => \lastError_reg[3]_i_17_n_5\,
      O(1) => \lastError_reg[3]_i_17_n_6\,
      O(0) => \lastError_reg[3]_i_17_n_7\,
      S(3) => \lastError[3]_i_18_n_0\,
      S(2) => \lastError[3]_i_19_n_0\,
      S(1) => \lastError[3]_i_20_n_0\,
      S(0) => \lastError[3]_i_21_n_0\
    );
\lastError_reg[3]_i_17__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_17__0_n_0\,
      CO(2) => \lastError_reg[3]_i_17__0_n_1\,
      CO(1) => \lastError_reg[3]_i_17__0_n_2\,
      CO(0) => \lastError_reg[3]_i_17__0_n_3\,
      CYINIT => '1',
      DI(3) => \displacements_reg_n_0_[1][3]\,
      DI(2) => \displacements_reg_n_0_[1][2]\,
      DI(1) => \displacements_reg_n_0_[1][1]\,
      DI(0) => \displacements_reg_n_0_[1][0]\,
      O(3) => \lastError_reg[3]_i_17__0_n_4\,
      O(2) => \lastError_reg[3]_i_17__0_n_5\,
      O(1) => \lastError_reg[3]_i_17__0_n_6\,
      O(0) => \lastError_reg[3]_i_17__0_n_7\,
      S(3) => \lastError[3]_i_18__0_n_0\,
      S(2) => \lastError[3]_i_19__0_n_0\,
      S(1) => \lastError[3]_i_20__0_n_0\,
      S(0) => \lastError[3]_i_21__0_n_0\
    );
\lastError_reg[3]_i_17__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_17__1_n_0\,
      CO(2) => \lastError_reg[3]_i_17__1_n_1\,
      CO(1) => \lastError_reg[3]_i_17__1_n_2\,
      CO(0) => \lastError_reg[3]_i_17__1_n_3\,
      CYINIT => '1',
      DI(3) => \displacements_reg_n_0_[2][3]\,
      DI(2) => \displacements_reg_n_0_[2][2]\,
      DI(1) => \displacements_reg_n_0_[2][1]\,
      DI(0) => \displacements_reg_n_0_[2][0]\,
      O(3) => \lastError_reg[3]_i_17__1_n_4\,
      O(2) => \lastError_reg[3]_i_17__1_n_5\,
      O(1) => \lastError_reg[3]_i_17__1_n_6\,
      O(0) => \lastError_reg[3]_i_17__1_n_7\,
      S(3) => \lastError[3]_i_18__1_n_0\,
      S(2) => \lastError[3]_i_19__1_n_0\,
      S(1) => \lastError[3]_i_20__1_n_0\,
      S(0) => \lastError[3]_i_21__1_n_0\
    );
\lastError_reg[3]_i_17__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_17__2_n_0\,
      CO(2) => \lastError_reg[3]_i_17__2_n_1\,
      CO(1) => \lastError_reg[3]_i_17__2_n_2\,
      CO(0) => \lastError_reg[3]_i_17__2_n_3\,
      CYINIT => '1',
      DI(3) => \displacements_reg_n_0_[3][3]\,
      DI(2) => \displacements_reg_n_0_[3][2]\,
      DI(1) => \displacements_reg_n_0_[3][1]\,
      DI(0) => \displacements_reg_n_0_[3][0]\,
      O(3) => \lastError_reg[3]_i_17__2_n_4\,
      O(2) => \lastError_reg[3]_i_17__2_n_5\,
      O(1) => \lastError_reg[3]_i_17__2_n_6\,
      O(0) => \lastError_reg[3]_i_17__2_n_7\,
      S(3) => \lastError[3]_i_18__2_n_0\,
      S(2) => \lastError[3]_i_19__2_n_0\,
      S(1) => \lastError[3]_i_20__2_n_0\,
      S(0) => \lastError[3]_i_21__2_n_0\
    );
\lastError_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_2_n_0\,
      CO(2) => \lastError_reg[3]_i_2_n_1\,
      CO(1) => \lastError_reg[3]_i_2_n_2\,
      CO(0) => \lastError_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \sp_reg_n_0_[0][3]\,
      DI(2) => \sp_reg_n_0_[0][2]\,
      DI(1) => \sp_reg_n_0_[0][1]\,
      DI(0) => '1',
      O(3 downto 0) => p_1_in(3 downto 0),
      S(3) => \lastError[3]_i_5_n_0\,
      S(2) => \lastError[3]_i_6_n_0\,
      S(1) => \lastError[3]_i_7_n_0\,
      S(0) => \lastError[3]_i_8_n_0\
    );
\lastError_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_2__0_n_0\,
      CO(2) => \lastError_reg[3]_i_2__0_n_1\,
      CO(1) => \lastError_reg[3]_i_2__0_n_2\,
      CO(0) => \lastError_reg[3]_i_2__0_n_3\,
      CYINIT => '1',
      DI(3) => \sp_reg_n_0_[1][3]\,
      DI(2) => \sp_reg_n_0_[1][2]\,
      DI(1) => \sp_reg_n_0_[1][1]\,
      DI(0) => '1',
      O(3 downto 0) => p_1_in_4(3 downto 0),
      S(3) => \lastError[3]_i_5__0_n_0\,
      S(2) => \lastError[3]_i_6__0_n_0\,
      S(1) => \lastError[3]_i_7__0_n_0\,
      S(0) => \lastError[3]_i_8__0_n_0\
    );
\lastError_reg[3]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_2__1_n_0\,
      CO(2) => \lastError_reg[3]_i_2__1_n_1\,
      CO(1) => \lastError_reg[3]_i_2__1_n_2\,
      CO(0) => \lastError_reg[3]_i_2__1_n_3\,
      CYINIT => '1',
      DI(3) => \sp_reg_n_0_[2][3]\,
      DI(2) => \sp_reg_n_0_[2][2]\,
      DI(1) => \sp_reg_n_0_[2][1]\,
      DI(0) => '1',
      O(3 downto 0) => p_1_in_9(3 downto 0),
      S(3) => \lastError[3]_i_5__1_n_0\,
      S(2) => \lastError[3]_i_6__1_n_0\,
      S(1) => \lastError[3]_i_7__1_n_0\,
      S(0) => \lastError[3]_i_8__1_n_0\
    );
\lastError_reg[3]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lastError_reg[3]_i_2__2_n_0\,
      CO(2) => \lastError_reg[3]_i_2__2_n_1\,
      CO(1) => \lastError_reg[3]_i_2__2_n_2\,
      CO(0) => \lastError_reg[3]_i_2__2_n_3\,
      CYINIT => '1',
      DI(3) => \sp_reg_n_0_[3][3]\,
      DI(2) => \sp_reg_n_0_[3][2]\,
      DI(1) => \sp_reg_n_0_[3][1]\,
      DI(0) => '1',
      O(3 downto 0) => p_1_in_14(3 downto 0),
      S(3) => \lastError[3]_i_5__2_n_0\,
      S(2) => \lastError[3]_i_6__2_n_0\,
      S(1) => \lastError[3]_i_7__2_n_0\,
      S(0) => \lastError[3]_i_8__2_n_0\
    );
\lastError_reg[7]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_17_n_0\,
      CO(3) => \lastError_reg[7]_i_17_n_0\,
      CO(2) => \lastError_reg[7]_i_17_n_1\,
      CO(1) => \lastError_reg[7]_i_17_n_2\,
      CO(0) => \lastError_reg[7]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \displacements_reg_n_0_[0][7]\,
      DI(2) => \displacements_reg_n_0_[0][6]\,
      DI(1) => \displacements_reg_n_0_[0][5]\,
      DI(0) => \displacements_reg_n_0_[0][4]\,
      O(3) => \lastError_reg[7]_i_17_n_4\,
      O(2) => \lastError_reg[7]_i_17_n_5\,
      O(1) => \lastError_reg[7]_i_17_n_6\,
      O(0) => \lastError_reg[7]_i_17_n_7\,
      S(3) => \lastError[7]_i_18_n_0\,
      S(2) => \lastError[7]_i_19_n_0\,
      S(1) => \lastError[7]_i_20_n_0\,
      S(0) => \lastError[7]_i_21_n_0\
    );
\lastError_reg[7]_i_17__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_17__0_n_0\,
      CO(3) => \lastError_reg[7]_i_17__0_n_0\,
      CO(2) => \lastError_reg[7]_i_17__0_n_1\,
      CO(1) => \lastError_reg[7]_i_17__0_n_2\,
      CO(0) => \lastError_reg[7]_i_17__0_n_3\,
      CYINIT => '0',
      DI(3) => \displacements_reg_n_0_[1][7]\,
      DI(2) => \displacements_reg_n_0_[1][6]\,
      DI(1) => \displacements_reg_n_0_[1][5]\,
      DI(0) => \displacements_reg_n_0_[1][4]\,
      O(3) => \lastError_reg[7]_i_17__0_n_4\,
      O(2) => \lastError_reg[7]_i_17__0_n_5\,
      O(1) => \lastError_reg[7]_i_17__0_n_6\,
      O(0) => \lastError_reg[7]_i_17__0_n_7\,
      S(3) => \lastError[7]_i_18__0_n_0\,
      S(2) => \lastError[7]_i_19__0_n_0\,
      S(1) => \lastError[7]_i_20__0_n_0\,
      S(0) => \lastError[7]_i_21__0_n_0\
    );
\lastError_reg[7]_i_17__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_17__1_n_0\,
      CO(3) => \lastError_reg[7]_i_17__1_n_0\,
      CO(2) => \lastError_reg[7]_i_17__1_n_1\,
      CO(1) => \lastError_reg[7]_i_17__1_n_2\,
      CO(0) => \lastError_reg[7]_i_17__1_n_3\,
      CYINIT => '0',
      DI(3) => \displacements_reg_n_0_[2][7]\,
      DI(2) => \displacements_reg_n_0_[2][6]\,
      DI(1) => \displacements_reg_n_0_[2][5]\,
      DI(0) => \displacements_reg_n_0_[2][4]\,
      O(3) => \lastError_reg[7]_i_17__1_n_4\,
      O(2) => \lastError_reg[7]_i_17__1_n_5\,
      O(1) => \lastError_reg[7]_i_17__1_n_6\,
      O(0) => \lastError_reg[7]_i_17__1_n_7\,
      S(3) => \lastError[7]_i_18__1_n_0\,
      S(2) => \lastError[7]_i_19__1_n_0\,
      S(1) => \lastError[7]_i_20__1_n_0\,
      S(0) => \lastError[7]_i_21__1_n_0\
    );
\lastError_reg[7]_i_17__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_17__2_n_0\,
      CO(3) => \lastError_reg[7]_i_17__2_n_0\,
      CO(2) => \lastError_reg[7]_i_17__2_n_1\,
      CO(1) => \lastError_reg[7]_i_17__2_n_2\,
      CO(0) => \lastError_reg[7]_i_17__2_n_3\,
      CYINIT => '0',
      DI(3) => \displacements_reg_n_0_[3][7]\,
      DI(2) => \displacements_reg_n_0_[3][6]\,
      DI(1) => \displacements_reg_n_0_[3][5]\,
      DI(0) => \displacements_reg_n_0_[3][4]\,
      O(3) => \lastError_reg[7]_i_17__2_n_4\,
      O(2) => \lastError_reg[7]_i_17__2_n_5\,
      O(1) => \lastError_reg[7]_i_17__2_n_6\,
      O(0) => \lastError_reg[7]_i_17__2_n_7\,
      S(3) => \lastError[7]_i_18__2_n_0\,
      S(2) => \lastError[7]_i_19__2_n_0\,
      S(1) => \lastError[7]_i_20__2_n_0\,
      S(0) => \lastError[7]_i_21__2_n_0\
    );
\lastError_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_2_n_0\,
      CO(3) => \lastError_reg[7]_i_2_n_0\,
      CO(2) => \lastError_reg[7]_i_2_n_1\,
      CO(1) => \lastError_reg[7]_i_2_n_2\,
      CO(0) => \lastError_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[0][7]\,
      DI(2) => \sp_reg_n_0_[0][6]\,
      DI(1) => \sp_reg_n_0_[0][5]\,
      DI(0) => \sp_reg_n_0_[0][4]\,
      O(3 downto 0) => p_1_in(7 downto 4),
      S(3) => \lastError[7]_i_5_n_0\,
      S(2) => \lastError[7]_i_6_n_0\,
      S(1) => \lastError[7]_i_7_n_0\,
      S(0) => \lastError[7]_i_8_n_0\
    );
\lastError_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_2__0_n_0\,
      CO(3) => \lastError_reg[7]_i_2__0_n_0\,
      CO(2) => \lastError_reg[7]_i_2__0_n_1\,
      CO(1) => \lastError_reg[7]_i_2__0_n_2\,
      CO(0) => \lastError_reg[7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[1][7]\,
      DI(2) => \sp_reg_n_0_[1][6]\,
      DI(1) => \sp_reg_n_0_[1][5]\,
      DI(0) => \sp_reg_n_0_[1][4]\,
      O(3 downto 0) => p_1_in_4(7 downto 4),
      S(3) => \lastError[7]_i_5__0_n_0\,
      S(2) => \lastError[7]_i_6__0_n_0\,
      S(1) => \lastError[7]_i_7__0_n_0\,
      S(0) => \lastError[7]_i_8__0_n_0\
    );
\lastError_reg[7]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_2__1_n_0\,
      CO(3) => \lastError_reg[7]_i_2__1_n_0\,
      CO(2) => \lastError_reg[7]_i_2__1_n_1\,
      CO(1) => \lastError_reg[7]_i_2__1_n_2\,
      CO(0) => \lastError_reg[7]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[2][7]\,
      DI(2) => \sp_reg_n_0_[2][6]\,
      DI(1) => \sp_reg_n_0_[2][5]\,
      DI(0) => \sp_reg_n_0_[2][4]\,
      O(3 downto 0) => p_1_in_9(7 downto 4),
      S(3) => \lastError[7]_i_5__1_n_0\,
      S(2) => \lastError[7]_i_6__1_n_0\,
      S(1) => \lastError[7]_i_7__1_n_0\,
      S(0) => \lastError[7]_i_8__1_n_0\
    );
\lastError_reg[7]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lastError_reg[3]_i_2__2_n_0\,
      CO(3) => \lastError_reg[7]_i_2__2_n_0\,
      CO(2) => \lastError_reg[7]_i_2__2_n_1\,
      CO(1) => \lastError_reg[7]_i_2__2_n_2\,
      CO(0) => \lastError_reg[7]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \sp_reg_n_0_[3][7]\,
      DI(2) => \sp_reg_n_0_[3][6]\,
      DI(1) => \sp_reg_n_0_[3][5]\,
      DI(0) => \sp_reg_n_0_[3][4]\,
      O(3 downto 0) => p_1_in_14(7 downto 4),
      S(3) => \lastError[7]_i_5__2_n_0\,
      S(2) => \lastError[7]_i_6__2_n_0\,
      S(1) => \lastError[7]_i_7__2_n_0\,
      S(0) => \lastError[7]_i_8__2_n_0\
    );
\motor[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => motor(1),
      I1 => motor(0),
      O => \motor[5]_i_2_n_0\
    );
\motor[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => motor(5),
      I1 => motor(3),
      I2 => motor(1),
      I3 => motor(0),
      I4 => motor(2),
      I5 => motor(4),
      O => \motor[7]_i_5_n_0\
    );
\motor_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_16,
      D => spi_control_n_19,
      Q => motor(0),
      R => clear
    );
\motor_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_16,
      D => spi_control_n_20,
      Q => motor(1),
      R => clear
    );
\motor_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_16,
      D => spi_control_n_21,
      Q => motor(2),
      R => clear
    );
\motor_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_16,
      D => spi_control_n_22,
      Q => motor(3),
      R => clear
    );
\motor_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_16,
      D => spi_control_n_23,
      Q => motor(4),
      R => clear
    );
\motor_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_16,
      D => spi_control_n_24,
      Q => motor(5),
      R => clear
    );
\motor_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_16,
      D => spi_control_n_25,
      Q => motor(6),
      R => clear
    );
\motor_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_16,
      D => spi_control_n_26,
      Q => motor(7),
      R => clear
    );
\myo_brick[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => axi_awaddr(8),
      I1 => axi_awaddr(7),
      I2 => axi_awaddr(6),
      I3 => axi_awaddr(9),
      I4 => axi_awaddr(10),
      I5 => \^axi_awaddr_reg[10]_0\,
      O => myo_brick
    );
\myo_brick_encoder_multiplier[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \myo_brick_encoder_multiplier[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I4 => axi_awaddr(4),
      I5 => axi_awaddr(5),
      O => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\
    );
\myo_brick_encoder_multiplier[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => axi_awaddr(8),
      I1 => axi_awaddr(6),
      I2 => axi_awaddr(7),
      I3 => axi_awaddr(9),
      I4 => axi_awaddr(10),
      I5 => \^axi_awaddr_reg[10]_0\,
      O => \myo_brick_encoder_multiplier[0][31]_i_2_n_0\
    );
\myo_brick_encoder_multiplier[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \myo_brick_encoder_multiplier[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      O => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\
    );
\myo_brick_encoder_multiplier[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \myo_brick_encoder_multiplier[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \outputShifter[2][31]_i_2_n_0\,
      O => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\
    );
\myo_brick_encoder_multiplier[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \myo_brick_encoder_multiplier[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \outputShifter[3][31]_i_2_n_0\,
      O => myo_brick_encoder_multiplier
    );
\myo_brick_encoder_multiplier_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(0),
      S => clear
    );
\myo_brick_encoder_multiplier_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(10),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(11),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(12),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(13),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(14),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(15),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(16),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(17),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(18),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(19),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(1),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(20),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(21),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(22),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(23),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(24),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(25),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(26),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(27),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(28),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(29),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(2),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(30),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(31),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(3),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(4),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(5),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(6),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(7),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(8),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[0][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \myo_brick_encoder_multiplier_reg[0]_4\(9),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][0]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(0),
      S => clear
    );
\myo_brick_encoder_multiplier_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(10),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(11),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(12),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(13),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(14),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(15),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(16),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(17),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(18),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(19),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(1),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(20),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(21),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(22),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(23),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(24),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(25),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(26),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(27),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(28),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(29),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(2),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(30),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(31),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(3),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(4),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(5),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(6),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(7),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(8),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[1][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \myo_brick_encoder_multiplier_reg[1]_5\(9),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][0]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(0),
      S => clear
    );
\myo_brick_encoder_multiplier_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(10),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(11),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(12),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(13),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(14),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(15),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(16),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(17),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(18),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(19),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(1),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(20),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(21),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(22),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(23),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(24),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(25),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(26),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(27),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(28),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(29),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(2),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(30),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(31),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(3),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(4),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(5),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(6),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(7),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(8),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_encoder_multiplier[2][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \myo_brick_encoder_multiplier_reg[2]_6\(9),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][0]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(0),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(0),
      S => clear
    );
\myo_brick_encoder_multiplier_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(10),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(10),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(11),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(11),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(12),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(12),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(13),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(13),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(14),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(14),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(15),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(15),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(16),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(16),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(17),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(17),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(18),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(18),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(19),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(19),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(1),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(1),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(20),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(20),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(21),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(21),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(22),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(22),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(23),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(23),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(24),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(24),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(25),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(25),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(26),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(26),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(27),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(27),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(28),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(28),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(29),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(29),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(2),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(2),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(30),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(30),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(31),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(31),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(3),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(3),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(4),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(4),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(5),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(5),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(6),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(6),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(7),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(7),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(8),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(8),
      R => clear
    );
\myo_brick_encoder_multiplier_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_encoder_multiplier,
      D => myocontrol_wdata(9),
      Q => \myo_brick_encoder_multiplier_reg[3]_7\(9),
      R => clear
    );
\myo_brick_gear_box_ratio[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \myo_brick_gear_box_ratio[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I4 => axi_awaddr(4),
      I5 => axi_awaddr(5),
      O => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\
    );
\myo_brick_gear_box_ratio[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => axi_awaddr(8),
      I1 => axi_awaddr(7),
      I2 => axi_awaddr(6),
      I3 => axi_awaddr(9),
      I4 => axi_awaddr(10),
      I5 => \^axi_awaddr_reg[10]_0\,
      O => \myo_brick_gear_box_ratio[0][31]_i_2_n_0\
    );
\myo_brick_gear_box_ratio[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \myo_brick_gear_box_ratio[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      O => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\
    );
\myo_brick_gear_box_ratio[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \myo_brick_gear_box_ratio[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \outputShifter[2][31]_i_2_n_0\,
      O => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\
    );
\myo_brick_gear_box_ratio[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \myo_brick_gear_box_ratio[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \outputShifter[3][31]_i_2_n_0\,
      O => myo_brick_gear_box_ratio
    );
\myo_brick_gear_box_ratio_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][0]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][10]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][11]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][12]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][13]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][14]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][15]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][16]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][17]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][18]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][19]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][1]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][20]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][21]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][22]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][23]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][24]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][25]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][26]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][27]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][28]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][29]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][2]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][30]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][31]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][3]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][4]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][5]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][6]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][7]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][8]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[0][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[0][9]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][0]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][10]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][11]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][12]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][13]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][14]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][15]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][16]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][17]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][18]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][19]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][1]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][1]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][20]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][21]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][22]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][23]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][24]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][25]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][26]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][27]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][28]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][29]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][2]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][2]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][30]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][31]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][3]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][3]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[1][4]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][4]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[1][5]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][5]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][6]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][7]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][8]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[1][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[1][9]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][0]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][10]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][11]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][12]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][13]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][14]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][15]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][16]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][17]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][18]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][19]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][1]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][1]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][20]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][21]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][22]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][23]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][24]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][25]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][26]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][27]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][28]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][29]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][2]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][2]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][30]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][31]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][3]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][3]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[2][4]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][4]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[2][5]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][5]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][6]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][7]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][8]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \myo_brick_gear_box_ratio[2][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[2][9]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(0),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][0]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(10),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][10]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(11),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][11]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(12),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][12]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(13),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][13]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(14),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][14]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(15),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][15]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(16),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][16]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(17),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][17]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(18),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][18]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(19),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][19]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][1]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(1),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][1]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(20),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][20]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(21),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][21]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(22),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][22]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(23),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][23]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(24),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][24]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(25),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][25]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(26),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][26]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(27),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][27]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(28),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][28]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(29),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][29]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][2]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(2),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][2]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(30),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][30]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(31),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][31]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][3]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(3),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][3]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[3][4]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(4),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][4]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[3][5]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(5),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][5]\,
      S => clear
    );
\myo_brick_gear_box_ratio_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(6),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][6]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(7),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][7]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(8),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][8]\,
      R => clear
    );
\myo_brick_gear_box_ratio_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick_gear_box_ratio,
      D => myocontrol_wdata(9),
      Q => \myo_brick_gear_box_ratio_reg_n_0_[3][9]\,
      R => clear
    );
\myo_brick_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick,
      D => myocontrol_wdata(0),
      Q => \myo_brick_reg_n_0_[0]\,
      R => clear
    );
\myo_brick_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick,
      D => myocontrol_wdata(1),
      Q => \myo_brick_reg_n_0_[1]\,
      R => clear
    );
\myo_brick_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick,
      D => myocontrol_wdata(2),
      Q => \myo_brick_reg_n_0_[2]\,
      R => clear
    );
\myo_brick_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => myo_brick,
      D => myocontrol_wdata(3),
      Q => \myo_brick_reg_n_0_[3]\,
      R => clear
    );
\outputNegMax[0][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \outputNegMax[0][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg[0]_8\,
      I2 => axi_awaddr(9),
      O => \outputNegMax[0][31]_i_1_n_0\
    );
\outputNegMax[0][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => axi_awaddr(10),
      I1 => axi_awaddr(6),
      I2 => \instantiate_pid_controllers[0].pid_controller_n_9\,
      I3 => axi_awaddr(8),
      I4 => axi_awaddr(7),
      O => \outputNegMax[0][31]_i_2_n_0\
    );
\outputNegMax[1][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \outputNegMax[0][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg[1]_11\,
      I2 => axi_awaddr(9),
      O => \outputNegMax[1][31]_i_1_n_0\
    );
\outputNegMax[2][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \outputNegMax[0][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg[2]_10\,
      I2 => axi_awaddr(9),
      O => \outputNegMax[2][31]_i_1_n_0\
    );
\outputNegMax[3][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \outputNegMax[0][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg[3]_9\,
      I2 => axi_awaddr(9),
      O => outputNegMax
    );
\outputNegMax_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \outputNegMax_reg_n_0_[0][0]\,
      R => '0'
    );
\outputNegMax_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \outputNegMax_reg_n_0_[0][10]\,
      R => '0'
    );
\outputNegMax_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \outputNegMax_reg_n_0_[0][11]\,
      R => '0'
    );
\outputNegMax_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \outputNegMax_reg_n_0_[0][12]\,
      R => '0'
    );
\outputNegMax_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \outputNegMax_reg_n_0_[0][13]\,
      R => '0'
    );
\outputNegMax_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \outputNegMax_reg_n_0_[0][14]\,
      R => '0'
    );
\outputNegMax_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \outputNegMax_reg_n_0_[0][15]\,
      R => '0'
    );
\outputNegMax_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \outputNegMax_reg_n_0_[0][16]\,
      R => '0'
    );
\outputNegMax_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \outputNegMax_reg_n_0_[0][17]\,
      R => '0'
    );
\outputNegMax_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \outputNegMax_reg_n_0_[0][18]\,
      R => '0'
    );
\outputNegMax_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \outputNegMax_reg_n_0_[0][19]\,
      R => '0'
    );
\outputNegMax_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \outputNegMax_reg_n_0_[0][1]\,
      R => '0'
    );
\outputNegMax_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \outputNegMax_reg_n_0_[0][20]\,
      R => '0'
    );
\outputNegMax_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \outputNegMax_reg_n_0_[0][21]\,
      R => '0'
    );
\outputNegMax_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \outputNegMax_reg_n_0_[0][22]\,
      R => '0'
    );
\outputNegMax_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \outputNegMax_reg_n_0_[0][23]\,
      R => '0'
    );
\outputNegMax_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \outputNegMax_reg_n_0_[0][24]\,
      R => '0'
    );
\outputNegMax_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \outputNegMax_reg_n_0_[0][25]\,
      R => '0'
    );
\outputNegMax_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \outputNegMax_reg_n_0_[0][26]\,
      R => '0'
    );
\outputNegMax_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \outputNegMax_reg_n_0_[0][27]\,
      R => '0'
    );
\outputNegMax_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \outputNegMax_reg_n_0_[0][28]\,
      R => '0'
    );
\outputNegMax_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \outputNegMax_reg_n_0_[0][29]\,
      R => '0'
    );
\outputNegMax_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \outputNegMax_reg_n_0_[0][2]\,
      R => '0'
    );
\outputNegMax_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \outputNegMax_reg_n_0_[0][30]\,
      R => '0'
    );
\outputNegMax_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \outputNegMax_reg_n_0_[0][31]\,
      R => '0'
    );
\outputNegMax_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \outputNegMax_reg_n_0_[0][3]\,
      R => '0'
    );
\outputNegMax_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \outputNegMax_reg_n_0_[0][4]\,
      R => '0'
    );
\outputNegMax_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \outputNegMax_reg_n_0_[0][5]\,
      R => '0'
    );
\outputNegMax_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \outputNegMax_reg_n_0_[0][6]\,
      R => '0'
    );
\outputNegMax_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \outputNegMax_reg_n_0_[0][7]\,
      R => '0'
    );
\outputNegMax_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \outputNegMax_reg_n_0_[0][8]\,
      R => '0'
    );
\outputNegMax_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \outputNegMax_reg_n_0_[0][9]\,
      R => '0'
    );
\outputNegMax_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \outputNegMax_reg_n_0_[1][0]\,
      R => '0'
    );
\outputNegMax_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \outputNegMax_reg_n_0_[1][10]\,
      R => '0'
    );
\outputNegMax_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \outputNegMax_reg_n_0_[1][11]\,
      R => '0'
    );
\outputNegMax_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \outputNegMax_reg_n_0_[1][12]\,
      R => '0'
    );
\outputNegMax_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \outputNegMax_reg_n_0_[1][13]\,
      R => '0'
    );
\outputNegMax_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \outputNegMax_reg_n_0_[1][14]\,
      R => '0'
    );
\outputNegMax_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \outputNegMax_reg_n_0_[1][15]\,
      R => '0'
    );
\outputNegMax_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \outputNegMax_reg_n_0_[1][16]\,
      R => '0'
    );
\outputNegMax_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \outputNegMax_reg_n_0_[1][17]\,
      R => '0'
    );
\outputNegMax_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \outputNegMax_reg_n_0_[1][18]\,
      R => '0'
    );
\outputNegMax_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \outputNegMax_reg_n_0_[1][19]\,
      R => '0'
    );
\outputNegMax_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \outputNegMax_reg_n_0_[1][1]\,
      R => '0'
    );
\outputNegMax_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \outputNegMax_reg_n_0_[1][20]\,
      R => '0'
    );
\outputNegMax_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \outputNegMax_reg_n_0_[1][21]\,
      R => '0'
    );
\outputNegMax_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \outputNegMax_reg_n_0_[1][22]\,
      R => '0'
    );
\outputNegMax_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \outputNegMax_reg_n_0_[1][23]\,
      R => '0'
    );
\outputNegMax_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \outputNegMax_reg_n_0_[1][24]\,
      R => '0'
    );
\outputNegMax_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \outputNegMax_reg_n_0_[1][25]\,
      R => '0'
    );
\outputNegMax_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \outputNegMax_reg_n_0_[1][26]\,
      R => '0'
    );
\outputNegMax_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \outputNegMax_reg_n_0_[1][27]\,
      R => '0'
    );
\outputNegMax_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \outputNegMax_reg_n_0_[1][28]\,
      R => '0'
    );
\outputNegMax_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \outputNegMax_reg_n_0_[1][29]\,
      R => '0'
    );
\outputNegMax_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \outputNegMax_reg_n_0_[1][2]\,
      R => '0'
    );
\outputNegMax_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \outputNegMax_reg_n_0_[1][30]\,
      R => '0'
    );
\outputNegMax_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \outputNegMax_reg_n_0_[1][31]\,
      R => '0'
    );
\outputNegMax_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \outputNegMax_reg_n_0_[1][3]\,
      R => '0'
    );
\outputNegMax_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \outputNegMax_reg_n_0_[1][4]\,
      R => '0'
    );
\outputNegMax_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \outputNegMax_reg_n_0_[1][5]\,
      R => '0'
    );
\outputNegMax_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \outputNegMax_reg_n_0_[1][6]\,
      R => '0'
    );
\outputNegMax_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \outputNegMax_reg_n_0_[1][7]\,
      R => '0'
    );
\outputNegMax_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \outputNegMax_reg_n_0_[1][8]\,
      R => '0'
    );
\outputNegMax_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \outputNegMax_reg_n_0_[1][9]\,
      R => '0'
    );
\outputNegMax_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \outputNegMax_reg_n_0_[2][0]\,
      R => '0'
    );
\outputNegMax_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \outputNegMax_reg_n_0_[2][10]\,
      R => '0'
    );
\outputNegMax_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \outputNegMax_reg_n_0_[2][11]\,
      R => '0'
    );
\outputNegMax_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \outputNegMax_reg_n_0_[2][12]\,
      R => '0'
    );
\outputNegMax_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \outputNegMax_reg_n_0_[2][13]\,
      R => '0'
    );
\outputNegMax_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \outputNegMax_reg_n_0_[2][14]\,
      R => '0'
    );
\outputNegMax_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \outputNegMax_reg_n_0_[2][15]\,
      R => '0'
    );
\outputNegMax_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \outputNegMax_reg_n_0_[2][16]\,
      R => '0'
    );
\outputNegMax_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \outputNegMax_reg_n_0_[2][17]\,
      R => '0'
    );
\outputNegMax_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \outputNegMax_reg_n_0_[2][18]\,
      R => '0'
    );
\outputNegMax_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \outputNegMax_reg_n_0_[2][19]\,
      R => '0'
    );
\outputNegMax_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \outputNegMax_reg_n_0_[2][1]\,
      R => '0'
    );
\outputNegMax_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \outputNegMax_reg_n_0_[2][20]\,
      R => '0'
    );
\outputNegMax_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \outputNegMax_reg_n_0_[2][21]\,
      R => '0'
    );
\outputNegMax_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \outputNegMax_reg_n_0_[2][22]\,
      R => '0'
    );
\outputNegMax_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \outputNegMax_reg_n_0_[2][23]\,
      R => '0'
    );
\outputNegMax_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \outputNegMax_reg_n_0_[2][24]\,
      R => '0'
    );
\outputNegMax_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \outputNegMax_reg_n_0_[2][25]\,
      R => '0'
    );
\outputNegMax_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \outputNegMax_reg_n_0_[2][26]\,
      R => '0'
    );
\outputNegMax_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \outputNegMax_reg_n_0_[2][27]\,
      R => '0'
    );
\outputNegMax_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \outputNegMax_reg_n_0_[2][28]\,
      R => '0'
    );
\outputNegMax_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \outputNegMax_reg_n_0_[2][29]\,
      R => '0'
    );
\outputNegMax_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \outputNegMax_reg_n_0_[2][2]\,
      R => '0'
    );
\outputNegMax_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \outputNegMax_reg_n_0_[2][30]\,
      R => '0'
    );
\outputNegMax_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \outputNegMax_reg_n_0_[2][31]\,
      R => '0'
    );
\outputNegMax_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \outputNegMax_reg_n_0_[2][3]\,
      R => '0'
    );
\outputNegMax_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \outputNegMax_reg_n_0_[2][4]\,
      R => '0'
    );
\outputNegMax_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \outputNegMax_reg_n_0_[2][5]\,
      R => '0'
    );
\outputNegMax_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \outputNegMax_reg_n_0_[2][6]\,
      R => '0'
    );
\outputNegMax_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \outputNegMax_reg_n_0_[2][7]\,
      R => '0'
    );
\outputNegMax_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \outputNegMax_reg_n_0_[2][8]\,
      R => '0'
    );
\outputNegMax_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputNegMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \outputNegMax_reg_n_0_[2][9]\,
      R => '0'
    );
\outputNegMax_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(0),
      Q => \outputNegMax_reg_n_0_[3][0]\,
      R => '0'
    );
\outputNegMax_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(10),
      Q => \outputNegMax_reg_n_0_[3][10]\,
      R => '0'
    );
\outputNegMax_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(11),
      Q => \outputNegMax_reg_n_0_[3][11]\,
      R => '0'
    );
\outputNegMax_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(12),
      Q => \outputNegMax_reg_n_0_[3][12]\,
      R => '0'
    );
\outputNegMax_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(13),
      Q => \outputNegMax_reg_n_0_[3][13]\,
      R => '0'
    );
\outputNegMax_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(14),
      Q => \outputNegMax_reg_n_0_[3][14]\,
      R => '0'
    );
\outputNegMax_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(15),
      Q => \outputNegMax_reg_n_0_[3][15]\,
      R => '0'
    );
\outputNegMax_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(16),
      Q => \outputNegMax_reg_n_0_[3][16]\,
      R => '0'
    );
\outputNegMax_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(17),
      Q => \outputNegMax_reg_n_0_[3][17]\,
      R => '0'
    );
\outputNegMax_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(18),
      Q => \outputNegMax_reg_n_0_[3][18]\,
      R => '0'
    );
\outputNegMax_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(19),
      Q => \outputNegMax_reg_n_0_[3][19]\,
      R => '0'
    );
\outputNegMax_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(1),
      Q => \outputNegMax_reg_n_0_[3][1]\,
      R => '0'
    );
\outputNegMax_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(20),
      Q => \outputNegMax_reg_n_0_[3][20]\,
      R => '0'
    );
\outputNegMax_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(21),
      Q => \outputNegMax_reg_n_0_[3][21]\,
      R => '0'
    );
\outputNegMax_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(22),
      Q => \outputNegMax_reg_n_0_[3][22]\,
      R => '0'
    );
\outputNegMax_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(23),
      Q => \outputNegMax_reg_n_0_[3][23]\,
      R => '0'
    );
\outputNegMax_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(24),
      Q => \outputNegMax_reg_n_0_[3][24]\,
      R => '0'
    );
\outputNegMax_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(25),
      Q => \outputNegMax_reg_n_0_[3][25]\,
      R => '0'
    );
\outputNegMax_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(26),
      Q => \outputNegMax_reg_n_0_[3][26]\,
      R => '0'
    );
\outputNegMax_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(27),
      Q => \outputNegMax_reg_n_0_[3][27]\,
      R => '0'
    );
\outputNegMax_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(28),
      Q => \outputNegMax_reg_n_0_[3][28]\,
      R => '0'
    );
\outputNegMax_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(29),
      Q => \outputNegMax_reg_n_0_[3][29]\,
      R => '0'
    );
\outputNegMax_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(2),
      Q => \outputNegMax_reg_n_0_[3][2]\,
      R => '0'
    );
\outputNegMax_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(30),
      Q => \outputNegMax_reg_n_0_[3][30]\,
      R => '0'
    );
\outputNegMax_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(31),
      Q => \outputNegMax_reg_n_0_[3][31]\,
      R => '0'
    );
\outputNegMax_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(3),
      Q => \outputNegMax_reg_n_0_[3][3]\,
      R => '0'
    );
\outputNegMax_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(4),
      Q => \outputNegMax_reg_n_0_[3][4]\,
      R => '0'
    );
\outputNegMax_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(5),
      Q => \outputNegMax_reg_n_0_[3][5]\,
      R => '0'
    );
\outputNegMax_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(6),
      Q => \outputNegMax_reg_n_0_[3][6]\,
      R => '0'
    );
\outputNegMax_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(7),
      Q => \outputNegMax_reg_n_0_[3][7]\,
      R => '0'
    );
\outputNegMax_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(8),
      Q => \outputNegMax_reg_n_0_[3][8]\,
      R => '0'
    );
\outputNegMax_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputNegMax,
      D => myocontrol_wdata(9),
      Q => \outputNegMax_reg_n_0_[3][9]\,
      R => '0'
    );
\outputPosMax[0][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \outputPosMax[0][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg[0]_8\,
      I2 => axi_awaddr(9),
      O => \outputPosMax[0][31]_i_1_n_0\
    );
\outputPosMax[0][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => axi_awaddr(10),
      I1 => axi_awaddr(7),
      I2 => \instantiate_pid_controllers[0].pid_controller_n_9\,
      I3 => axi_awaddr(6),
      I4 => axi_awaddr(8),
      O => \outputPosMax[0][31]_i_2_n_0\
    );
\outputPosMax[1][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \outputPosMax[0][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg[1]_11\,
      I2 => axi_awaddr(9),
      O => \outputPosMax[1][31]_i_1_n_0\
    );
\outputPosMax[2][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \outputPosMax[0][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg[2]_10\,
      I2 => axi_awaddr(9),
      O => \outputPosMax[2][31]_i_1_n_0\
    );
\outputPosMax[3][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \outputPosMax[0][31]_i_2_n_0\,
      I1 => \myo_brick_gear_box_ratio_reg[3]_9\,
      I2 => axi_awaddr(9),
      O => outputPosMax
    );
\outputPosMax_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \outputPosMax_reg_n_0_[0][0]\,
      R => '0'
    );
\outputPosMax_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \outputPosMax_reg_n_0_[0][10]\,
      R => '0'
    );
\outputPosMax_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \outputPosMax_reg_n_0_[0][11]\,
      R => '0'
    );
\outputPosMax_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \outputPosMax_reg_n_0_[0][12]\,
      R => '0'
    );
\outputPosMax_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \outputPosMax_reg_n_0_[0][13]\,
      R => '0'
    );
\outputPosMax_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \outputPosMax_reg_n_0_[0][14]\,
      R => '0'
    );
\outputPosMax_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \outputPosMax_reg_n_0_[0][15]\,
      R => '0'
    );
\outputPosMax_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \outputPosMax_reg_n_0_[0][16]\,
      R => '0'
    );
\outputPosMax_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \outputPosMax_reg_n_0_[0][17]\,
      R => '0'
    );
\outputPosMax_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \outputPosMax_reg_n_0_[0][18]\,
      R => '0'
    );
\outputPosMax_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \outputPosMax_reg_n_0_[0][19]\,
      R => '0'
    );
\outputPosMax_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \outputPosMax_reg_n_0_[0][1]\,
      R => '0'
    );
\outputPosMax_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \outputPosMax_reg_n_0_[0][20]\,
      R => '0'
    );
\outputPosMax_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \outputPosMax_reg_n_0_[0][21]\,
      R => '0'
    );
\outputPosMax_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \outputPosMax_reg_n_0_[0][22]\,
      R => '0'
    );
\outputPosMax_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \outputPosMax_reg_n_0_[0][23]\,
      R => '0'
    );
\outputPosMax_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \outputPosMax_reg_n_0_[0][24]\,
      R => '0'
    );
\outputPosMax_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \outputPosMax_reg_n_0_[0][25]\,
      R => '0'
    );
\outputPosMax_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \outputPosMax_reg_n_0_[0][26]\,
      R => '0'
    );
\outputPosMax_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \outputPosMax_reg_n_0_[0][27]\,
      R => '0'
    );
\outputPosMax_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \outputPosMax_reg_n_0_[0][28]\,
      R => '0'
    );
\outputPosMax_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \outputPosMax_reg_n_0_[0][29]\,
      R => '0'
    );
\outputPosMax_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \outputPosMax_reg_n_0_[0][2]\,
      R => '0'
    );
\outputPosMax_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \outputPosMax_reg_n_0_[0][30]\,
      R => '0'
    );
\outputPosMax_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \outputPosMax_reg_n_0_[0][31]\,
      R => '0'
    );
\outputPosMax_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \outputPosMax_reg_n_0_[0][3]\,
      R => '0'
    );
\outputPosMax_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \outputPosMax_reg_n_0_[0][4]\,
      R => '0'
    );
\outputPosMax_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \outputPosMax_reg_n_0_[0][5]\,
      R => '0'
    );
\outputPosMax_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \outputPosMax_reg_n_0_[0][6]\,
      R => '0'
    );
\outputPosMax_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \outputPosMax_reg_n_0_[0][7]\,
      R => '0'
    );
\outputPosMax_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \outputPosMax_reg_n_0_[0][8]\,
      R => '0'
    );
\outputPosMax_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[0][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \outputPosMax_reg_n_0_[0][9]\,
      R => '0'
    );
\outputPosMax_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \outputPosMax_reg_n_0_[1][0]\,
      R => '0'
    );
\outputPosMax_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \outputPosMax_reg_n_0_[1][10]\,
      R => '0'
    );
\outputPosMax_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \outputPosMax_reg_n_0_[1][11]\,
      R => '0'
    );
\outputPosMax_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \outputPosMax_reg_n_0_[1][12]\,
      R => '0'
    );
\outputPosMax_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \outputPosMax_reg_n_0_[1][13]\,
      R => '0'
    );
\outputPosMax_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \outputPosMax_reg_n_0_[1][14]\,
      R => '0'
    );
\outputPosMax_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \outputPosMax_reg_n_0_[1][15]\,
      R => '0'
    );
\outputPosMax_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \outputPosMax_reg_n_0_[1][16]\,
      R => '0'
    );
\outputPosMax_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \outputPosMax_reg_n_0_[1][17]\,
      R => '0'
    );
\outputPosMax_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \outputPosMax_reg_n_0_[1][18]\,
      R => '0'
    );
\outputPosMax_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \outputPosMax_reg_n_0_[1][19]\,
      R => '0'
    );
\outputPosMax_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \outputPosMax_reg_n_0_[1][1]\,
      R => '0'
    );
\outputPosMax_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \outputPosMax_reg_n_0_[1][20]\,
      R => '0'
    );
\outputPosMax_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \outputPosMax_reg_n_0_[1][21]\,
      R => '0'
    );
\outputPosMax_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \outputPosMax_reg_n_0_[1][22]\,
      R => '0'
    );
\outputPosMax_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \outputPosMax_reg_n_0_[1][23]\,
      R => '0'
    );
\outputPosMax_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \outputPosMax_reg_n_0_[1][24]\,
      R => '0'
    );
\outputPosMax_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \outputPosMax_reg_n_0_[1][25]\,
      R => '0'
    );
\outputPosMax_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \outputPosMax_reg_n_0_[1][26]\,
      R => '0'
    );
\outputPosMax_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \outputPosMax_reg_n_0_[1][27]\,
      R => '0'
    );
\outputPosMax_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \outputPosMax_reg_n_0_[1][28]\,
      R => '0'
    );
\outputPosMax_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \outputPosMax_reg_n_0_[1][29]\,
      R => '0'
    );
\outputPosMax_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \outputPosMax_reg_n_0_[1][2]\,
      R => '0'
    );
\outputPosMax_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \outputPosMax_reg_n_0_[1][30]\,
      R => '0'
    );
\outputPosMax_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \outputPosMax_reg_n_0_[1][31]\,
      R => '0'
    );
\outputPosMax_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \outputPosMax_reg_n_0_[1][3]\,
      R => '0'
    );
\outputPosMax_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \outputPosMax_reg_n_0_[1][4]\,
      R => '0'
    );
\outputPosMax_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \outputPosMax_reg_n_0_[1][5]\,
      R => '0'
    );
\outputPosMax_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \outputPosMax_reg_n_0_[1][6]\,
      R => '0'
    );
\outputPosMax_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \outputPosMax_reg_n_0_[1][7]\,
      R => '0'
    );
\outputPosMax_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \outputPosMax_reg_n_0_[1][8]\,
      R => '0'
    );
\outputPosMax_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[1][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \outputPosMax_reg_n_0_[1][9]\,
      R => '0'
    );
\outputPosMax_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \outputPosMax_reg_n_0_[2][0]\,
      R => '0'
    );
\outputPosMax_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \outputPosMax_reg_n_0_[2][10]\,
      R => '0'
    );
\outputPosMax_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \outputPosMax_reg_n_0_[2][11]\,
      R => '0'
    );
\outputPosMax_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \outputPosMax_reg_n_0_[2][12]\,
      R => '0'
    );
\outputPosMax_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \outputPosMax_reg_n_0_[2][13]\,
      R => '0'
    );
\outputPosMax_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \outputPosMax_reg_n_0_[2][14]\,
      R => '0'
    );
\outputPosMax_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \outputPosMax_reg_n_0_[2][15]\,
      R => '0'
    );
\outputPosMax_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \outputPosMax_reg_n_0_[2][16]\,
      R => '0'
    );
\outputPosMax_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \outputPosMax_reg_n_0_[2][17]\,
      R => '0'
    );
\outputPosMax_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \outputPosMax_reg_n_0_[2][18]\,
      R => '0'
    );
\outputPosMax_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \outputPosMax_reg_n_0_[2][19]\,
      R => '0'
    );
\outputPosMax_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \outputPosMax_reg_n_0_[2][1]\,
      R => '0'
    );
\outputPosMax_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \outputPosMax_reg_n_0_[2][20]\,
      R => '0'
    );
\outputPosMax_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \outputPosMax_reg_n_0_[2][21]\,
      R => '0'
    );
\outputPosMax_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \outputPosMax_reg_n_0_[2][22]\,
      R => '0'
    );
\outputPosMax_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \outputPosMax_reg_n_0_[2][23]\,
      R => '0'
    );
\outputPosMax_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \outputPosMax_reg_n_0_[2][24]\,
      R => '0'
    );
\outputPosMax_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \outputPosMax_reg_n_0_[2][25]\,
      R => '0'
    );
\outputPosMax_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \outputPosMax_reg_n_0_[2][26]\,
      R => '0'
    );
\outputPosMax_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \outputPosMax_reg_n_0_[2][27]\,
      R => '0'
    );
\outputPosMax_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \outputPosMax_reg_n_0_[2][28]\,
      R => '0'
    );
\outputPosMax_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \outputPosMax_reg_n_0_[2][29]\,
      R => '0'
    );
\outputPosMax_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \outputPosMax_reg_n_0_[2][2]\,
      R => '0'
    );
\outputPosMax_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \outputPosMax_reg_n_0_[2][30]\,
      R => '0'
    );
\outputPosMax_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \outputPosMax_reg_n_0_[2][31]\,
      R => '0'
    );
\outputPosMax_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \outputPosMax_reg_n_0_[2][3]\,
      R => '0'
    );
\outputPosMax_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \outputPosMax_reg_n_0_[2][4]\,
      R => '0'
    );
\outputPosMax_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \outputPosMax_reg_n_0_[2][5]\,
      R => '0'
    );
\outputPosMax_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \outputPosMax_reg_n_0_[2][6]\,
      R => '0'
    );
\outputPosMax_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \outputPosMax_reg_n_0_[2][7]\,
      R => '0'
    );
\outputPosMax_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \outputPosMax_reg_n_0_[2][8]\,
      R => '0'
    );
\outputPosMax_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputPosMax[2][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \outputPosMax_reg_n_0_[2][9]\,
      R => '0'
    );
\outputPosMax_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(0),
      Q => \outputPosMax_reg_n_0_[3][0]\,
      R => '0'
    );
\outputPosMax_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(10),
      Q => \outputPosMax_reg_n_0_[3][10]\,
      R => '0'
    );
\outputPosMax_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(11),
      Q => \outputPosMax_reg_n_0_[3][11]\,
      R => '0'
    );
\outputPosMax_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(12),
      Q => \outputPosMax_reg_n_0_[3][12]\,
      R => '0'
    );
\outputPosMax_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(13),
      Q => \outputPosMax_reg_n_0_[3][13]\,
      R => '0'
    );
\outputPosMax_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(14),
      Q => \outputPosMax_reg_n_0_[3][14]\,
      R => '0'
    );
\outputPosMax_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(15),
      Q => \outputPosMax_reg_n_0_[3][15]\,
      R => '0'
    );
\outputPosMax_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(16),
      Q => \outputPosMax_reg_n_0_[3][16]\,
      R => '0'
    );
\outputPosMax_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(17),
      Q => \outputPosMax_reg_n_0_[3][17]\,
      R => '0'
    );
\outputPosMax_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(18),
      Q => \outputPosMax_reg_n_0_[3][18]\,
      R => '0'
    );
\outputPosMax_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(19),
      Q => \outputPosMax_reg_n_0_[3][19]\,
      R => '0'
    );
\outputPosMax_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(1),
      Q => \outputPosMax_reg_n_0_[3][1]\,
      R => '0'
    );
\outputPosMax_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(20),
      Q => \outputPosMax_reg_n_0_[3][20]\,
      R => '0'
    );
\outputPosMax_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(21),
      Q => \outputPosMax_reg_n_0_[3][21]\,
      R => '0'
    );
\outputPosMax_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(22),
      Q => \outputPosMax_reg_n_0_[3][22]\,
      R => '0'
    );
\outputPosMax_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(23),
      Q => \outputPosMax_reg_n_0_[3][23]\,
      R => '0'
    );
\outputPosMax_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(24),
      Q => \outputPosMax_reg_n_0_[3][24]\,
      R => '0'
    );
\outputPosMax_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(25),
      Q => \outputPosMax_reg_n_0_[3][25]\,
      R => '0'
    );
\outputPosMax_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(26),
      Q => \outputPosMax_reg_n_0_[3][26]\,
      R => '0'
    );
\outputPosMax_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(27),
      Q => \outputPosMax_reg_n_0_[3][27]\,
      R => '0'
    );
\outputPosMax_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(28),
      Q => \outputPosMax_reg_n_0_[3][28]\,
      R => '0'
    );
\outputPosMax_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(29),
      Q => \outputPosMax_reg_n_0_[3][29]\,
      R => '0'
    );
\outputPosMax_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(2),
      Q => \outputPosMax_reg_n_0_[3][2]\,
      R => '0'
    );
\outputPosMax_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(30),
      Q => \outputPosMax_reg_n_0_[3][30]\,
      R => '0'
    );
\outputPosMax_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(31),
      Q => \outputPosMax_reg_n_0_[3][31]\,
      R => '0'
    );
\outputPosMax_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(3),
      Q => \outputPosMax_reg_n_0_[3][3]\,
      R => '0'
    );
\outputPosMax_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(4),
      Q => \outputPosMax_reg_n_0_[3][4]\,
      R => '0'
    );
\outputPosMax_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(5),
      Q => \outputPosMax_reg_n_0_[3][5]\,
      R => '0'
    );
\outputPosMax_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(6),
      Q => \outputPosMax_reg_n_0_[3][6]\,
      R => '0'
    );
\outputPosMax_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(7),
      Q => \outputPosMax_reg_n_0_[3][7]\,
      R => '0'
    );
\outputPosMax_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(8),
      Q => \outputPosMax_reg_n_0_[3][8]\,
      R => '0'
    );
\outputPosMax_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputPosMax,
      D => myocontrol_wdata(9),
      Q => \outputPosMax_reg_n_0_[3][9]\,
      R => '0'
    );
\outputShifter[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \outputShifter[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I3 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I4 => axi_awaddr(4),
      I5 => axi_awaddr(5),
      O => \outputShifter[0][31]_i_1_n_0\
    );
\outputShifter[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \sp[0][31]_i_2_n_0\,
      I1 => axi_awaddr(10),
      I2 => axi_awaddr(4),
      I3 => axi_awaddr(5),
      I4 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I5 => \^slv_reg_wren\,
      O => \outputShifter[0][31]_i_2_n_0\
    );
\outputShifter[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \outputShifter[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      O => \outputShifter[1][31]_i_1_n_0\
    );
\outputShifter[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \outputShifter[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \outputShifter[2][31]_i_2_n_0\,
      O => \outputShifter[2][31]_i_1_n_0\
    );
\outputShifter[2][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_awaddr(3),
      I1 => axi_awaddr(2),
      O => \outputShifter[2][31]_i_2_n_0\
    );
\outputShifter[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \outputShifter[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I2 => \instantiate_pid_controllers[0].pid_controller_n_8\,
      I3 => axi_awaddr(4),
      I4 => axi_awaddr(5),
      I5 => \outputShifter[3][31]_i_2_n_0\,
      O => outputShifter
    );
\outputShifter[3][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => axi_awaddr(2),
      I1 => axi_awaddr(3),
      O => \outputShifter[3][31]_i_2_n_0\
    );
\outputShifter_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \outputShifter_reg_n_0_[0][0]\,
      S => clear
    );
\outputShifter_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \outputShifter_reg_n_0_[0][10]\,
      R => clear
    );
\outputShifter_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \outputShifter_reg_n_0_[0][11]\,
      R => clear
    );
\outputShifter_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \outputShifter_reg_n_0_[0][12]\,
      R => clear
    );
\outputShifter_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \outputShifter_reg_n_0_[0][13]\,
      R => clear
    );
\outputShifter_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \outputShifter_reg_n_0_[0][14]\,
      R => clear
    );
\outputShifter_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \outputShifter_reg_n_0_[0][15]\,
      R => clear
    );
\outputShifter_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \outputShifter_reg_n_0_[0][16]\,
      R => clear
    );
\outputShifter_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \outputShifter_reg_n_0_[0][17]\,
      R => clear
    );
\outputShifter_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \outputShifter_reg_n_0_[0][18]\,
      R => clear
    );
\outputShifter_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \outputShifter_reg_n_0_[0][19]\,
      R => clear
    );
\outputShifter_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \outputShifter_reg_n_0_[0][1]\,
      R => clear
    );
\outputShifter_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \outputShifter_reg_n_0_[0][20]\,
      R => clear
    );
\outputShifter_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \outputShifter_reg_n_0_[0][21]\,
      R => clear
    );
\outputShifter_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \outputShifter_reg_n_0_[0][22]\,
      R => clear
    );
\outputShifter_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \outputShifter_reg_n_0_[0][23]\,
      R => clear
    );
\outputShifter_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \outputShifter_reg_n_0_[0][24]\,
      R => clear
    );
\outputShifter_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \outputShifter_reg_n_0_[0][25]\,
      R => clear
    );
\outputShifter_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \outputShifter_reg_n_0_[0][26]\,
      R => clear
    );
\outputShifter_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \outputShifter_reg_n_0_[0][27]\,
      R => clear
    );
\outputShifter_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \outputShifter_reg_n_0_[0][28]\,
      R => clear
    );
\outputShifter_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \outputShifter_reg_n_0_[0][29]\,
      R => clear
    );
\outputShifter_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \outputShifter_reg_n_0_[0][2]\,
      R => clear
    );
\outputShifter_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \outputShifter_reg_n_0_[0][30]\,
      R => clear
    );
\outputShifter_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \outputShifter_reg_n_0_[0][31]\,
      R => clear
    );
\outputShifter_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \outputShifter_reg_n_0_[0][3]\,
      R => clear
    );
\outputShifter_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \outputShifter_reg_n_0_[0][4]\,
      R => clear
    );
\outputShifter_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \outputShifter_reg_n_0_[0][5]\,
      R => clear
    );
\outputShifter_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \outputShifter_reg_n_0_[0][6]\,
      R => clear
    );
\outputShifter_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \outputShifter_reg_n_0_[0][7]\,
      R => clear
    );
\outputShifter_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \outputShifter_reg_n_0_[0][8]\,
      R => clear
    );
\outputShifter_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[0][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \outputShifter_reg_n_0_[0][9]\,
      R => clear
    );
\outputShifter_reg[1][0]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \outputShifter_reg_n_0_[1][0]\,
      S => clear
    );
\outputShifter_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \outputShifter_reg_n_0_[1][10]\,
      R => clear
    );
\outputShifter_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \outputShifter_reg_n_0_[1][11]\,
      R => clear
    );
\outputShifter_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \outputShifter_reg_n_0_[1][12]\,
      R => clear
    );
\outputShifter_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \outputShifter_reg_n_0_[1][13]\,
      R => clear
    );
\outputShifter_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \outputShifter_reg_n_0_[1][14]\,
      R => clear
    );
\outputShifter_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \outputShifter_reg_n_0_[1][15]\,
      R => clear
    );
\outputShifter_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \outputShifter_reg_n_0_[1][16]\,
      R => clear
    );
\outputShifter_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \outputShifter_reg_n_0_[1][17]\,
      R => clear
    );
\outputShifter_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \outputShifter_reg_n_0_[1][18]\,
      R => clear
    );
\outputShifter_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \outputShifter_reg_n_0_[1][19]\,
      R => clear
    );
\outputShifter_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \outputShifter_reg_n_0_[1][1]\,
      R => clear
    );
\outputShifter_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \outputShifter_reg_n_0_[1][20]\,
      R => clear
    );
\outputShifter_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \outputShifter_reg_n_0_[1][21]\,
      R => clear
    );
\outputShifter_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \outputShifter_reg_n_0_[1][22]\,
      R => clear
    );
\outputShifter_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \outputShifter_reg_n_0_[1][23]\,
      R => clear
    );
\outputShifter_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \outputShifter_reg_n_0_[1][24]\,
      R => clear
    );
\outputShifter_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \outputShifter_reg_n_0_[1][25]\,
      R => clear
    );
\outputShifter_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \outputShifter_reg_n_0_[1][26]\,
      R => clear
    );
\outputShifter_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \outputShifter_reg_n_0_[1][27]\,
      R => clear
    );
\outputShifter_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \outputShifter_reg_n_0_[1][28]\,
      R => clear
    );
\outputShifter_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \outputShifter_reg_n_0_[1][29]\,
      R => clear
    );
\outputShifter_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \outputShifter_reg_n_0_[1][2]\,
      R => clear
    );
\outputShifter_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \outputShifter_reg_n_0_[1][30]\,
      R => clear
    );
\outputShifter_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \outputShifter_reg_n_0_[1][31]\,
      R => clear
    );
\outputShifter_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \outputShifter_reg_n_0_[1][3]\,
      R => clear
    );
\outputShifter_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \outputShifter_reg_n_0_[1][4]\,
      R => clear
    );
\outputShifter_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \outputShifter_reg_n_0_[1][5]\,
      R => clear
    );
\outputShifter_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \outputShifter_reg_n_0_[1][6]\,
      R => clear
    );
\outputShifter_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \outputShifter_reg_n_0_[1][7]\,
      R => clear
    );
\outputShifter_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \outputShifter_reg_n_0_[1][8]\,
      R => clear
    );
\outputShifter_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[1][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \outputShifter_reg_n_0_[1][9]\,
      R => clear
    );
\outputShifter_reg[2][0]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \outputShifter_reg_n_0_[2][0]\,
      S => clear
    );
\outputShifter_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \outputShifter_reg_n_0_[2][10]\,
      R => clear
    );
\outputShifter_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \outputShifter_reg_n_0_[2][11]\,
      R => clear
    );
\outputShifter_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \outputShifter_reg_n_0_[2][12]\,
      R => clear
    );
\outputShifter_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \outputShifter_reg_n_0_[2][13]\,
      R => clear
    );
\outputShifter_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \outputShifter_reg_n_0_[2][14]\,
      R => clear
    );
\outputShifter_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \outputShifter_reg_n_0_[2][15]\,
      R => clear
    );
\outputShifter_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \outputShifter_reg_n_0_[2][16]\,
      R => clear
    );
\outputShifter_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \outputShifter_reg_n_0_[2][17]\,
      R => clear
    );
\outputShifter_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \outputShifter_reg_n_0_[2][18]\,
      R => clear
    );
\outputShifter_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \outputShifter_reg_n_0_[2][19]\,
      R => clear
    );
\outputShifter_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \outputShifter_reg_n_0_[2][1]\,
      R => clear
    );
\outputShifter_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \outputShifter_reg_n_0_[2][20]\,
      R => clear
    );
\outputShifter_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \outputShifter_reg_n_0_[2][21]\,
      R => clear
    );
\outputShifter_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \outputShifter_reg_n_0_[2][22]\,
      R => clear
    );
\outputShifter_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \outputShifter_reg_n_0_[2][23]\,
      R => clear
    );
\outputShifter_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \outputShifter_reg_n_0_[2][24]\,
      R => clear
    );
\outputShifter_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \outputShifter_reg_n_0_[2][25]\,
      R => clear
    );
\outputShifter_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \outputShifter_reg_n_0_[2][26]\,
      R => clear
    );
\outputShifter_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \outputShifter_reg_n_0_[2][27]\,
      R => clear
    );
\outputShifter_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \outputShifter_reg_n_0_[2][28]\,
      R => clear
    );
\outputShifter_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \outputShifter_reg_n_0_[2][29]\,
      R => clear
    );
\outputShifter_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \outputShifter_reg_n_0_[2][2]\,
      R => clear
    );
\outputShifter_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \outputShifter_reg_n_0_[2][30]\,
      R => clear
    );
\outputShifter_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \outputShifter_reg_n_0_[2][31]\,
      R => clear
    );
\outputShifter_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \outputShifter_reg_n_0_[2][3]\,
      R => clear
    );
\outputShifter_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \outputShifter_reg_n_0_[2][4]\,
      R => clear
    );
\outputShifter_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \outputShifter_reg_n_0_[2][5]\,
      R => clear
    );
\outputShifter_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \outputShifter_reg_n_0_[2][6]\,
      R => clear
    );
\outputShifter_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \outputShifter_reg_n_0_[2][7]\,
      R => clear
    );
\outputShifter_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \outputShifter_reg_n_0_[2][8]\,
      R => clear
    );
\outputShifter_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \outputShifter[2][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \outputShifter_reg_n_0_[2][9]\,
      R => clear
    );
\outputShifter_reg[3][0]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(0),
      Q => \outputShifter_reg_n_0_[3][0]\,
      S => clear
    );
\outputShifter_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(10),
      Q => \outputShifter_reg_n_0_[3][10]\,
      R => clear
    );
\outputShifter_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(11),
      Q => \outputShifter_reg_n_0_[3][11]\,
      R => clear
    );
\outputShifter_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(12),
      Q => \outputShifter_reg_n_0_[3][12]\,
      R => clear
    );
\outputShifter_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(13),
      Q => \outputShifter_reg_n_0_[3][13]\,
      R => clear
    );
\outputShifter_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(14),
      Q => \outputShifter_reg_n_0_[3][14]\,
      R => clear
    );
\outputShifter_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(15),
      Q => \outputShifter_reg_n_0_[3][15]\,
      R => clear
    );
\outputShifter_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(16),
      Q => \outputShifter_reg_n_0_[3][16]\,
      R => clear
    );
\outputShifter_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(17),
      Q => \outputShifter_reg_n_0_[3][17]\,
      R => clear
    );
\outputShifter_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(18),
      Q => \outputShifter_reg_n_0_[3][18]\,
      R => clear
    );
\outputShifter_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(19),
      Q => \outputShifter_reg_n_0_[3][19]\,
      R => clear
    );
\outputShifter_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(1),
      Q => \outputShifter_reg_n_0_[3][1]\,
      R => clear
    );
\outputShifter_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(20),
      Q => \outputShifter_reg_n_0_[3][20]\,
      R => clear
    );
\outputShifter_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(21),
      Q => \outputShifter_reg_n_0_[3][21]\,
      R => clear
    );
\outputShifter_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(22),
      Q => \outputShifter_reg_n_0_[3][22]\,
      R => clear
    );
\outputShifter_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(23),
      Q => \outputShifter_reg_n_0_[3][23]\,
      R => clear
    );
\outputShifter_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(24),
      Q => \outputShifter_reg_n_0_[3][24]\,
      R => clear
    );
\outputShifter_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(25),
      Q => \outputShifter_reg_n_0_[3][25]\,
      R => clear
    );
\outputShifter_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(26),
      Q => \outputShifter_reg_n_0_[3][26]\,
      R => clear
    );
\outputShifter_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(27),
      Q => \outputShifter_reg_n_0_[3][27]\,
      R => clear
    );
\outputShifter_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(28),
      Q => \outputShifter_reg_n_0_[3][28]\,
      R => clear
    );
\outputShifter_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(29),
      Q => \outputShifter_reg_n_0_[3][29]\,
      R => clear
    );
\outputShifter_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(2),
      Q => \outputShifter_reg_n_0_[3][2]\,
      R => clear
    );
\outputShifter_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(30),
      Q => \outputShifter_reg_n_0_[3][30]\,
      R => clear
    );
\outputShifter_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(31),
      Q => \outputShifter_reg_n_0_[3][31]\,
      R => clear
    );
\outputShifter_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(3),
      Q => \outputShifter_reg_n_0_[3][3]\,
      R => clear
    );
\outputShifter_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(4),
      Q => \outputShifter_reg_n_0_[3][4]\,
      R => clear
    );
\outputShifter_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(5),
      Q => \outputShifter_reg_n_0_[3][5]\,
      R => clear
    );
\outputShifter_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(6),
      Q => \outputShifter_reg_n_0_[3][6]\,
      R => clear
    );
\outputShifter_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(7),
      Q => \outputShifter_reg_n_0_[3][7]\,
      R => clear
    );
\outputShifter_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(8),
      Q => \outputShifter_reg_n_0_[3][8]\,
      R => clear
    );
\outputShifter_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => outputShifter,
      D => myocontrol_wdata(9),
      Q => \outputShifter_reg_n_0_[3][9]\,
      R => clear
    );
\pid_update[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => motor(0),
      O => motor0(0)
    );
\pid_update[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => motor(0),
      I1 => motor(1),
      O => pid_update0(1)
    );
\pid_update[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => motor(0),
      I1 => motor(1),
      I2 => motor(2),
      O => pid_update0(2)
    );
\pid_update[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => motor(2),
      I1 => motor(1),
      I2 => motor(0),
      I3 => motor(3),
      O => pid_update0(3)
    );
\pid_update[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => motor(3),
      I1 => motor(0),
      I2 => motor(1),
      I3 => motor(2),
      I4 => motor(4),
      O => pid_update0(4)
    );
\pid_update[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => motor(4),
      I1 => motor(2),
      I2 => motor(1),
      I3 => motor(0),
      I4 => motor(3),
      I5 => motor(5),
      O => pid_update0(5)
    );
\pid_update[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => motor(5),
      I1 => motor(3),
      I2 => \pid_update[6]_i_2_n_0\,
      I3 => motor(2),
      I4 => motor(4),
      I5 => motor(6),
      O => pid_update0(6)
    );
\pid_update[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => motor(1),
      I1 => motor(0),
      O => \pid_update[6]_i_2_n_0\
    );
\pid_update[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => motor(6),
      I1 => \pid_update[7]_i_3_n_0\,
      I2 => motor(7),
      O => pid_update0(7)
    );
\pid_update[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => motor(4),
      I1 => motor(2),
      I2 => motor(1),
      I3 => motor(0),
      I4 => motor(3),
      I5 => motor(5),
      O => \pid_update[7]_i_3_n_0\
    );
\pid_update_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => pid_update,
      D => motor0(0),
      Q => \pid_update_reg_n_0_[0]\,
      S => positions
    );
\pid_update_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => myocontrol_aclk,
      CE => pid_update,
      D => pid_update0(1),
      Q => \pid_update_reg_n_0_[1]\,
      S => positions
    );
\pid_update_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => pid_update,
      D => pid_update0(2),
      Q => \pid_update_reg_n_0_[2]\,
      R => positions
    );
\pid_update_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => pid_update,
      D => pid_update0(3),
      Q => \pid_update_reg_n_0_[3]\,
      R => positions
    );
\pid_update_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => pid_update,
      D => pid_update0(4),
      Q => \pid_update_reg_n_0_[4]\,
      R => positions
    );
\pid_update_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => pid_update,
      D => pid_update0(5),
      Q => \pid_update_reg_n_0_[5]\,
      R => positions
    );
\pid_update_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => pid_update,
      D => pid_update0(6),
      Q => \pid_update_reg_n_0_[6]\,
      R => positions
    );
\pid_update_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => pid_update,
      D => pid_update0(7),
      Q => \pid_update_reg_n_0_[7]\,
      R => positions
    );
\positions[0][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => motor(5),
      I1 => motor(4),
      I2 => motor(6),
      I3 => motor(7),
      I4 => motor(2),
      I5 => motor(3),
      O => \positions[0][31]_i_3_n_0\
    );
\positions_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(21),
      Q => \positions_reg_n_0_[0][10]\,
      R => '0'
    );
\positions_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(20),
      Q => \positions_reg_n_0_[0][11]\,
      R => '0'
    );
\positions_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(19),
      Q => \positions_reg_n_0_[0][12]\,
      R => '0'
    );
\positions_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(18),
      Q => \positions_reg_n_0_[0][13]\,
      R => '0'
    );
\positions_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(17),
      Q => \positions_reg_n_0_[0][14]\,
      R => '0'
    );
\positions_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(16),
      Q => \positions_reg_n_0_[0][15]\,
      R => '0'
    );
\positions_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(14),
      Q => \positions_reg_n_0_[0][17]\,
      R => '0'
    );
\positions_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(13),
      Q => \positions_reg_n_0_[0][18]\,
      R => '0'
    );
\positions_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(12),
      Q => \positions_reg_n_0_[0][19]\,
      R => '0'
    );
\positions_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(30),
      Q => \positions_reg_n_0_[0][1]\,
      R => '0'
    );
\positions_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(11),
      Q => \positions_reg_n_0_[0][20]\,
      R => '0'
    );
\positions_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(10),
      Q => \positions_reg_n_0_[0][21]\,
      R => '0'
    );
\positions_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(9),
      Q => \positions_reg_n_0_[0][22]\,
      R => '0'
    );
\positions_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(8),
      Q => \positions_reg_n_0_[0][23]\,
      R => '0'
    );
\positions_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(7),
      Q => \positions_reg_n_0_[0][24]\,
      R => '0'
    );
\positions_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(6),
      Q => \positions_reg_n_0_[0][25]\,
      R => '0'
    );
\positions_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(5),
      Q => \positions_reg_n_0_[0][26]\,
      R => '0'
    );
\positions_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(4),
      Q => \positions_reg_n_0_[0][27]\,
      R => '0'
    );
\positions_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(3),
      Q => \positions_reg_n_0_[0][28]\,
      R => '0'
    );
\positions_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(2),
      Q => \positions_reg_n_0_[0][29]\,
      R => '0'
    );
\positions_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(29),
      Q => \positions_reg_n_0_[0][2]\,
      R => '0'
    );
\positions_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(1),
      Q => \positions_reg_n_0_[0][30]\,
      R => '0'
    );
\positions_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(0),
      Q => \positions_reg_n_0_[0][31]\,
      R => '0'
    );
\positions_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(28),
      Q => \positions_reg_n_0_[0][3]\,
      R => '0'
    );
\positions_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(27),
      Q => \positions_reg_n_0_[0][4]\,
      R => '0'
    );
\positions_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(26),
      Q => \positions_reg_n_0_[0][5]\,
      R => '0'
    );
\positions_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(25),
      Q => \positions_reg_n_0_[0][6]\,
      R => '0'
    );
\positions_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(24),
      Q => \positions_reg_n_0_[0][7]\,
      R => '0'
    );
\positions_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(23),
      Q => \positions_reg_n_0_[0][8]\,
      R => '0'
    );
\positions_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => position(22),
      Q => \positions_reg_n_0_[0][9]\,
      R => '0'
    );
\positions_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(21),
      Q => \positions_reg_n_0_[1][10]\,
      R => '0'
    );
\positions_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(20),
      Q => \positions_reg_n_0_[1][11]\,
      R => '0'
    );
\positions_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(19),
      Q => \positions_reg_n_0_[1][12]\,
      R => '0'
    );
\positions_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(18),
      Q => \positions_reg_n_0_[1][13]\,
      R => '0'
    );
\positions_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(17),
      Q => \positions_reg_n_0_[1][14]\,
      R => '0'
    );
\positions_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(16),
      Q => \positions_reg_n_0_[1][15]\,
      R => '0'
    );
\positions_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(14),
      Q => \positions_reg_n_0_[1][17]\,
      R => '0'
    );
\positions_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(13),
      Q => \positions_reg_n_0_[1][18]\,
      R => '0'
    );
\positions_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(12),
      Q => \positions_reg_n_0_[1][19]\,
      R => '0'
    );
\positions_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(30),
      Q => \positions_reg_n_0_[1][1]\,
      R => '0'
    );
\positions_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(11),
      Q => \positions_reg_n_0_[1][20]\,
      R => '0'
    );
\positions_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(10),
      Q => \positions_reg_n_0_[1][21]\,
      R => '0'
    );
\positions_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(9),
      Q => \positions_reg_n_0_[1][22]\,
      R => '0'
    );
\positions_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(8),
      Q => \positions_reg_n_0_[1][23]\,
      R => '0'
    );
\positions_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(7),
      Q => \positions_reg_n_0_[1][24]\,
      R => '0'
    );
\positions_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(6),
      Q => \positions_reg_n_0_[1][25]\,
      R => '0'
    );
\positions_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(5),
      Q => \positions_reg_n_0_[1][26]\,
      R => '0'
    );
\positions_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(4),
      Q => \positions_reg_n_0_[1][27]\,
      R => '0'
    );
\positions_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(3),
      Q => \positions_reg_n_0_[1][28]\,
      R => '0'
    );
\positions_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(2),
      Q => \positions_reg_n_0_[1][29]\,
      R => '0'
    );
\positions_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(29),
      Q => \positions_reg_n_0_[1][2]\,
      R => '0'
    );
\positions_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(1),
      Q => \positions_reg_n_0_[1][30]\,
      R => '0'
    );
\positions_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(0),
      Q => \positions_reg_n_0_[1][31]\,
      R => '0'
    );
\positions_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(28),
      Q => \positions_reg_n_0_[1][3]\,
      R => '0'
    );
\positions_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(27),
      Q => \positions_reg_n_0_[1][4]\,
      R => '0'
    );
\positions_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(26),
      Q => \positions_reg_n_0_[1][5]\,
      R => '0'
    );
\positions_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(25),
      Q => \positions_reg_n_0_[1][6]\,
      R => '0'
    );
\positions_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(24),
      Q => \positions_reg_n_0_[1][7]\,
      R => '0'
    );
\positions_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(23),
      Q => \positions_reg_n_0_[1][8]\,
      R => '0'
    );
\positions_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => position(22),
      Q => \positions_reg_n_0_[1][9]\,
      R => '0'
    );
\positions_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(21),
      Q => \positions_reg_n_0_[2][10]\,
      R => '0'
    );
\positions_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(20),
      Q => \positions_reg_n_0_[2][11]\,
      R => '0'
    );
\positions_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(19),
      Q => \positions_reg_n_0_[2][12]\,
      R => '0'
    );
\positions_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(18),
      Q => \positions_reg_n_0_[2][13]\,
      R => '0'
    );
\positions_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(17),
      Q => \positions_reg_n_0_[2][14]\,
      R => '0'
    );
\positions_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(16),
      Q => \positions_reg_n_0_[2][15]\,
      R => '0'
    );
\positions_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(14),
      Q => \positions_reg_n_0_[2][17]\,
      R => '0'
    );
\positions_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(13),
      Q => \positions_reg_n_0_[2][18]\,
      R => '0'
    );
\positions_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(12),
      Q => \positions_reg_n_0_[2][19]\,
      R => '0'
    );
\positions_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(30),
      Q => \positions_reg_n_0_[2][1]\,
      R => '0'
    );
\positions_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(11),
      Q => \positions_reg_n_0_[2][20]\,
      R => '0'
    );
\positions_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(10),
      Q => \positions_reg_n_0_[2][21]\,
      R => '0'
    );
\positions_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(9),
      Q => \positions_reg_n_0_[2][22]\,
      R => '0'
    );
\positions_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(8),
      Q => \positions_reg_n_0_[2][23]\,
      R => '0'
    );
\positions_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(7),
      Q => \positions_reg_n_0_[2][24]\,
      R => '0'
    );
\positions_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(6),
      Q => \positions_reg_n_0_[2][25]\,
      R => '0'
    );
\positions_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(5),
      Q => \positions_reg_n_0_[2][26]\,
      R => '0'
    );
\positions_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(4),
      Q => \positions_reg_n_0_[2][27]\,
      R => '0'
    );
\positions_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(3),
      Q => \positions_reg_n_0_[2][28]\,
      R => '0'
    );
\positions_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(2),
      Q => \positions_reg_n_0_[2][29]\,
      R => '0'
    );
\positions_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(29),
      Q => \positions_reg_n_0_[2][2]\,
      R => '0'
    );
\positions_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(1),
      Q => \positions_reg_n_0_[2][30]\,
      R => '0'
    );
\positions_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(0),
      Q => \positions_reg_n_0_[2][31]\,
      R => '0'
    );
\positions_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(28),
      Q => \positions_reg_n_0_[2][3]\,
      R => '0'
    );
\positions_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(27),
      Q => \positions_reg_n_0_[2][4]\,
      R => '0'
    );
\positions_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(26),
      Q => \positions_reg_n_0_[2][5]\,
      R => '0'
    );
\positions_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(25),
      Q => \positions_reg_n_0_[2][6]\,
      R => '0'
    );
\positions_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(24),
      Q => \positions_reg_n_0_[2][7]\,
      R => '0'
    );
\positions_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(23),
      Q => \positions_reg_n_0_[2][8]\,
      R => '0'
    );
\positions_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => position(22),
      Q => \positions_reg_n_0_[2][9]\,
      R => '0'
    );
\positions_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(21),
      Q => \positions_reg_n_0_[3][10]\,
      R => '0'
    );
\positions_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(20),
      Q => \positions_reg_n_0_[3][11]\,
      R => '0'
    );
\positions_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(19),
      Q => \positions_reg_n_0_[3][12]\,
      R => '0'
    );
\positions_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(18),
      Q => \positions_reg_n_0_[3][13]\,
      R => '0'
    );
\positions_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(17),
      Q => \positions_reg_n_0_[3][14]\,
      R => '0'
    );
\positions_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(16),
      Q => \positions_reg_n_0_[3][15]\,
      R => '0'
    );
\positions_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(14),
      Q => \positions_reg_n_0_[3][17]\,
      R => '0'
    );
\positions_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(13),
      Q => \positions_reg_n_0_[3][18]\,
      R => '0'
    );
\positions_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(12),
      Q => \positions_reg_n_0_[3][19]\,
      R => '0'
    );
\positions_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(30),
      Q => \positions_reg_n_0_[3][1]\,
      R => '0'
    );
\positions_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(11),
      Q => \positions_reg_n_0_[3][20]\,
      R => '0'
    );
\positions_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(10),
      Q => \positions_reg_n_0_[3][21]\,
      R => '0'
    );
\positions_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(9),
      Q => \positions_reg_n_0_[3][22]\,
      R => '0'
    );
\positions_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(8),
      Q => \positions_reg_n_0_[3][23]\,
      R => '0'
    );
\positions_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(7),
      Q => \positions_reg_n_0_[3][24]\,
      R => '0'
    );
\positions_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(6),
      Q => \positions_reg_n_0_[3][25]\,
      R => '0'
    );
\positions_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(5),
      Q => \positions_reg_n_0_[3][26]\,
      R => '0'
    );
\positions_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(4),
      Q => \positions_reg_n_0_[3][27]\,
      R => '0'
    );
\positions_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(3),
      Q => \positions_reg_n_0_[3][28]\,
      R => '0'
    );
\positions_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(2),
      Q => \positions_reg_n_0_[3][29]\,
      R => '0'
    );
\positions_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(29),
      Q => \positions_reg_n_0_[3][2]\,
      R => '0'
    );
\positions_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(1),
      Q => \positions_reg_n_0_[3][30]\,
      R => '0'
    );
\positions_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(0),
      Q => \positions_reg_n_0_[3][31]\,
      R => '0'
    );
\positions_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(28),
      Q => \positions_reg_n_0_[3][3]\,
      R => '0'
    );
\positions_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(27),
      Q => \positions_reg_n_0_[3][4]\,
      R => '0'
    );
\positions_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(26),
      Q => \positions_reg_n_0_[3][5]\,
      R => '0'
    );
\positions_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(25),
      Q => \positions_reg_n_0_[3][6]\,
      R => '0'
    );
\positions_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(24),
      Q => \positions_reg_n_0_[3][7]\,
      R => '0'
    );
\positions_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(23),
      Q => \positions_reg_n_0_[3][8]\,
      R => '0'
    );
\positions_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => position(22),
      Q => \positions_reg_n_0_[3][9]\,
      R => '0'
    );
\pwmRef[15]_i_256\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[0][31]\,
      O => \pwmRef[15]_i_256_n_0\
    );
\pwmRef[15]_i_256__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[1][31]\,
      O => \pwmRef[15]_i_256__0_n_0\
    );
\pwmRef[15]_i_256__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[2][31]\,
      O => \pwmRef[15]_i_256__1_n_0\
    );
\pwmRef[15]_i_256__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[3][31]\,
      O => \pwmRef[15]_i_256__2_n_0\
    );
\pwmRef[15]_i_257\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[0][30]\,
      O => \pwmRef[15]_i_257_n_0\
    );
\pwmRef[15]_i_257__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[1][30]\,
      O => \pwmRef[15]_i_257__0_n_0\
    );
\pwmRef[15]_i_257__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[2][30]\,
      O => \pwmRef[15]_i_257__1_n_0\
    );
\pwmRef[15]_i_257__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[3][30]\,
      O => \pwmRef[15]_i_257__2_n_0\
    );
\pwmRef[15]_i_258\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[0][29]\,
      O => \pwmRef[15]_i_258_n_0\
    );
\pwmRef[15]_i_258__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[1][29]\,
      O => \pwmRef[15]_i_258__0_n_0\
    );
\pwmRef[15]_i_258__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[2][29]\,
      O => \pwmRef[15]_i_258__1_n_0\
    );
\pwmRef[15]_i_258__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[3][29]\,
      O => \pwmRef[15]_i_258__2_n_0\
    );
\pwmRef[15]_i_259\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[0][28]\,
      O => \pwmRef[15]_i_259_n_0\
    );
\pwmRef[15]_i_259__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[1][28]\,
      O => \pwmRef[15]_i_259__0_n_0\
    );
\pwmRef[15]_i_259__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[2][28]\,
      O => \pwmRef[15]_i_259__1_n_0\
    );
\pwmRef[15]_i_259__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \deadBand_reg_n_0_[3][28]\,
      O => \pwmRef[15]_i_259__2_n_0\
    );
\pwmRef_reg[15]_i_185\: unisim.vcomponents.CARRY4
     port map (
      CI => \instantiate_pid_controllers[0].pid_controller_n_2\,
      CO(3) => \NLW_pwmRef_reg[15]_i_185_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_185_n_1\,
      CO(1) => \pwmRef_reg[15]_i_185_n_2\,
      CO(0) => \pwmRef_reg[15]_i_185_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => result3(31 downto 28),
      S(3) => \pwmRef[15]_i_256_n_0\,
      S(2) => \pwmRef[15]_i_257_n_0\,
      S(1) => \pwmRef[15]_i_258_n_0\,
      S(0) => \pwmRef[15]_i_259_n_0\
    );
\pwmRef_reg[15]_i_185__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \instantiate_pid_controllers[1].pid_controller_n_15\,
      CO(3) => \NLW_pwmRef_reg[15]_i_185__0_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_185__0_n_1\,
      CO(1) => \pwmRef_reg[15]_i_185__0_n_2\,
      CO(0) => \pwmRef_reg[15]_i_185__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => result3_0(31 downto 28),
      S(3) => \pwmRef[15]_i_256__0_n_0\,
      S(2) => \pwmRef[15]_i_257__0_n_0\,
      S(1) => \pwmRef[15]_i_258__0_n_0\,
      S(0) => \pwmRef[15]_i_259__0_n_0\
    );
\pwmRef_reg[15]_i_185__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \instantiate_pid_controllers[2].pid_controller_n_5\,
      CO(3) => \NLW_pwmRef_reg[15]_i_185__1_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_185__1_n_1\,
      CO(1) => \pwmRef_reg[15]_i_185__1_n_2\,
      CO(0) => \pwmRef_reg[15]_i_185__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => result3_5(31 downto 28),
      S(3) => \pwmRef[15]_i_256__1_n_0\,
      S(2) => \pwmRef[15]_i_257__1_n_0\,
      S(1) => \pwmRef[15]_i_258__1_n_0\,
      S(0) => \pwmRef[15]_i_259__1_n_0\
    );
\pwmRef_reg[15]_i_185__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \instantiate_pid_controllers[3].pid_controller_n_2\,
      CO(3) => \NLW_pwmRef_reg[15]_i_185__2_CO_UNCONNECTED\(3),
      CO(2) => \pwmRef_reg[15]_i_185__2_n_1\,
      CO(1) => \pwmRef_reg[15]_i_185__2_n_2\,
      CO(0) => \pwmRef_reg[15]_i_185__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => result3_10(31 downto 28),
      S(3) => \pwmRef[15]_i_256__2_n_0\,
      S(2) => \pwmRef[15]_i_257__2_n_0\,
      S(1) => \pwmRef[15]_i_258__2_n_0\,
      S(0) => \pwmRef[15]_i_259__2_n_0\
    );
\sp[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \sp[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_9\,
      I2 => axi_awaddr(8),
      I3 => axi_awaddr(10),
      I4 => \myo_brick_gear_box_ratio_reg[0]_8\,
      I5 => axi_awaddr(9),
      O => \sp[0][31]_i_1_n_0\
    );
\sp[0][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => axi_awaddr(7),
      I1 => axi_awaddr(6),
      O => \sp[0][31]_i_2_n_0\
    );
\sp[0][31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(4),
      I2 => axi_awaddr(9),
      I3 => axi_awaddr(8),
      I4 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      I5 => \instantiate_pid_controllers[0].pid_controller_n_6\,
      O => \myo_brick_gear_box_ratio_reg[0]_8\
    );
\sp[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \sp[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_9\,
      I2 => axi_awaddr(8),
      I3 => axi_awaddr(10),
      I4 => \myo_brick_gear_box_ratio_reg[1]_11\,
      I5 => axi_awaddr(9),
      O => \sp[1][31]_i_1_n_0\
    );
\sp[1][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \instantiate_pid_controllers[1].pid_controller_n_18\,
      I1 => axi_awaddr(5),
      I2 => axi_awaddr(4),
      I3 => axi_awaddr(9),
      I4 => axi_awaddr(8),
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \myo_brick_gear_box_ratio_reg[1]_11\
    );
\sp[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \sp[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_9\,
      I2 => axi_awaddr(8),
      I3 => axi_awaddr(10),
      I4 => \myo_brick_gear_box_ratio_reg[2]_10\,
      I5 => axi_awaddr(9),
      O => \sp[2][31]_i_1_n_0\
    );
\sp[2][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \IntegralPosMax[2][31]_i_2_n_0\,
      I1 => axi_awaddr(5),
      I2 => axi_awaddr(4),
      I3 => axi_awaddr(9),
      I4 => axi_awaddr(8),
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \myo_brick_gear_box_ratio_reg[2]_10\
    );
\sp[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \sp[0][31]_i_2_n_0\,
      I1 => \instantiate_pid_controllers[0].pid_controller_n_9\,
      I2 => axi_awaddr(8),
      I3 => axi_awaddr(10),
      I4 => \myo_brick_gear_box_ratio_reg[3]_9\,
      I5 => axi_awaddr(9),
      O => sp
    );
\sp[3][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \IntegralPosMax[3][31]_i_2_n_0\,
      I1 => axi_awaddr(5),
      I2 => axi_awaddr(4),
      I3 => axi_awaddr(9),
      I4 => axi_awaddr(8),
      I5 => \instantiate_pid_controllers[0].pid_controller_n_7\,
      O => \myo_brick_gear_box_ratio_reg[3]_9\
    );
\sp_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \sp_reg_n_0_[0][0]\,
      R => '0'
    );
\sp_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \sp_reg_n_0_[0][10]\,
      R => '0'
    );
\sp_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \sp_reg_n_0_[0][11]\,
      R => '0'
    );
\sp_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \sp_reg_n_0_[0][12]\,
      R => '0'
    );
\sp_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \sp_reg_n_0_[0][13]\,
      R => '0'
    );
\sp_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \sp_reg_n_0_[0][14]\,
      R => '0'
    );
\sp_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \sp_reg_n_0_[0][15]\,
      R => '0'
    );
\sp_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \sp_reg_n_0_[0][16]\,
      R => '0'
    );
\sp_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \sp_reg_n_0_[0][17]\,
      R => '0'
    );
\sp_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \sp_reg_n_0_[0][18]\,
      R => '0'
    );
\sp_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \sp_reg_n_0_[0][19]\,
      R => '0'
    );
\sp_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \sp_reg_n_0_[0][1]\,
      R => '0'
    );
\sp_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \sp_reg_n_0_[0][20]\,
      R => '0'
    );
\sp_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \sp_reg_n_0_[0][21]\,
      R => '0'
    );
\sp_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \sp_reg_n_0_[0][22]\,
      R => '0'
    );
\sp_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \sp_reg_n_0_[0][23]\,
      R => '0'
    );
\sp_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \sp_reg_n_0_[0][24]\,
      R => '0'
    );
\sp_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \sp_reg_n_0_[0][25]\,
      R => '0'
    );
\sp_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \sp_reg_n_0_[0][26]\,
      R => '0'
    );
\sp_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \sp_reg_n_0_[0][27]\,
      R => '0'
    );
\sp_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \sp_reg_n_0_[0][28]\,
      R => '0'
    );
\sp_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \sp_reg_n_0_[0][29]\,
      R => '0'
    );
\sp_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \sp_reg_n_0_[0][2]\,
      R => '0'
    );
\sp_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \sp_reg_n_0_[0][30]\,
      R => '0'
    );
\sp_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \sp_reg_n_0_[0][31]\,
      R => '0'
    );
\sp_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \sp_reg_n_0_[0][3]\,
      R => '0'
    );
\sp_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \sp_reg_n_0_[0][4]\,
      R => '0'
    );
\sp_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \sp_reg_n_0_[0][5]\,
      R => '0'
    );
\sp_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \sp_reg_n_0_[0][6]\,
      R => '0'
    );
\sp_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \sp_reg_n_0_[0][7]\,
      R => '0'
    );
\sp_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \sp_reg_n_0_[0][8]\,
      R => '0'
    );
\sp_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[0][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \sp_reg_n_0_[0][9]\,
      R => '0'
    );
\sp_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \sp_reg_n_0_[1][0]\,
      R => '0'
    );
\sp_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \sp_reg_n_0_[1][10]\,
      R => '0'
    );
\sp_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \sp_reg_n_0_[1][11]\,
      R => '0'
    );
\sp_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \sp_reg_n_0_[1][12]\,
      R => '0'
    );
\sp_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \sp_reg_n_0_[1][13]\,
      R => '0'
    );
\sp_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \sp_reg_n_0_[1][14]\,
      R => '0'
    );
\sp_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \sp_reg_n_0_[1][15]\,
      R => '0'
    );
\sp_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \sp_reg_n_0_[1][16]\,
      R => '0'
    );
\sp_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \sp_reg_n_0_[1][17]\,
      R => '0'
    );
\sp_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \sp_reg_n_0_[1][18]\,
      R => '0'
    );
\sp_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \sp_reg_n_0_[1][19]\,
      R => '0'
    );
\sp_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \sp_reg_n_0_[1][1]\,
      R => '0'
    );
\sp_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \sp_reg_n_0_[1][20]\,
      R => '0'
    );
\sp_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \sp_reg_n_0_[1][21]\,
      R => '0'
    );
\sp_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \sp_reg_n_0_[1][22]\,
      R => '0'
    );
\sp_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \sp_reg_n_0_[1][23]\,
      R => '0'
    );
\sp_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \sp_reg_n_0_[1][24]\,
      R => '0'
    );
\sp_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \sp_reg_n_0_[1][25]\,
      R => '0'
    );
\sp_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \sp_reg_n_0_[1][26]\,
      R => '0'
    );
\sp_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \sp_reg_n_0_[1][27]\,
      R => '0'
    );
\sp_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \sp_reg_n_0_[1][28]\,
      R => '0'
    );
\sp_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \sp_reg_n_0_[1][29]\,
      R => '0'
    );
\sp_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \sp_reg_n_0_[1][2]\,
      R => '0'
    );
\sp_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \sp_reg_n_0_[1][30]\,
      R => '0'
    );
\sp_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \sp_reg_n_0_[1][31]\,
      R => '0'
    );
\sp_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \sp_reg_n_0_[1][3]\,
      R => '0'
    );
\sp_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \sp_reg_n_0_[1][4]\,
      R => '0'
    );
\sp_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \sp_reg_n_0_[1][5]\,
      R => '0'
    );
\sp_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \sp_reg_n_0_[1][6]\,
      R => '0'
    );
\sp_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \sp_reg_n_0_[1][7]\,
      R => '0'
    );
\sp_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \sp_reg_n_0_[1][8]\,
      R => '0'
    );
\sp_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[1][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \sp_reg_n_0_[1][9]\,
      R => '0'
    );
\sp_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(0),
      Q => \sp_reg_n_0_[2][0]\,
      R => '0'
    );
\sp_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(10),
      Q => \sp_reg_n_0_[2][10]\,
      R => '0'
    );
\sp_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(11),
      Q => \sp_reg_n_0_[2][11]\,
      R => '0'
    );
\sp_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(12),
      Q => \sp_reg_n_0_[2][12]\,
      R => '0'
    );
\sp_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(13),
      Q => \sp_reg_n_0_[2][13]\,
      R => '0'
    );
\sp_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(14),
      Q => \sp_reg_n_0_[2][14]\,
      R => '0'
    );
\sp_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(15),
      Q => \sp_reg_n_0_[2][15]\,
      R => '0'
    );
\sp_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(16),
      Q => \sp_reg_n_0_[2][16]\,
      R => '0'
    );
\sp_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(17),
      Q => \sp_reg_n_0_[2][17]\,
      R => '0'
    );
\sp_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(18),
      Q => \sp_reg_n_0_[2][18]\,
      R => '0'
    );
\sp_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(19),
      Q => \sp_reg_n_0_[2][19]\,
      R => '0'
    );
\sp_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(1),
      Q => \sp_reg_n_0_[2][1]\,
      R => '0'
    );
\sp_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(20),
      Q => \sp_reg_n_0_[2][20]\,
      R => '0'
    );
\sp_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(21),
      Q => \sp_reg_n_0_[2][21]\,
      R => '0'
    );
\sp_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(22),
      Q => \sp_reg_n_0_[2][22]\,
      R => '0'
    );
\sp_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(23),
      Q => \sp_reg_n_0_[2][23]\,
      R => '0'
    );
\sp_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(24),
      Q => \sp_reg_n_0_[2][24]\,
      R => '0'
    );
\sp_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(25),
      Q => \sp_reg_n_0_[2][25]\,
      R => '0'
    );
\sp_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(26),
      Q => \sp_reg_n_0_[2][26]\,
      R => '0'
    );
\sp_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(27),
      Q => \sp_reg_n_0_[2][27]\,
      R => '0'
    );
\sp_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(28),
      Q => \sp_reg_n_0_[2][28]\,
      R => '0'
    );
\sp_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(29),
      Q => \sp_reg_n_0_[2][29]\,
      R => '0'
    );
\sp_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(2),
      Q => \sp_reg_n_0_[2][2]\,
      R => '0'
    );
\sp_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(30),
      Q => \sp_reg_n_0_[2][30]\,
      R => '0'
    );
\sp_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(31),
      Q => \sp_reg_n_0_[2][31]\,
      R => '0'
    );
\sp_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(3),
      Q => \sp_reg_n_0_[2][3]\,
      R => '0'
    );
\sp_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(4),
      Q => \sp_reg_n_0_[2][4]\,
      R => '0'
    );
\sp_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(5),
      Q => \sp_reg_n_0_[2][5]\,
      R => '0'
    );
\sp_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(6),
      Q => \sp_reg_n_0_[2][6]\,
      R => '0'
    );
\sp_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(7),
      Q => \sp_reg_n_0_[2][7]\,
      R => '0'
    );
\sp_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(8),
      Q => \sp_reg_n_0_[2][8]\,
      R => '0'
    );
\sp_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => \sp[2][31]_i_1_n_0\,
      D => myocontrol_wdata(9),
      Q => \sp_reg_n_0_[2][9]\,
      R => '0'
    );
\sp_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(0),
      Q => \sp_reg_n_0_[3][0]\,
      R => '0'
    );
\sp_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(10),
      Q => \sp_reg_n_0_[3][10]\,
      R => '0'
    );
\sp_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(11),
      Q => \sp_reg_n_0_[3][11]\,
      R => '0'
    );
\sp_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(12),
      Q => \sp_reg_n_0_[3][12]\,
      R => '0'
    );
\sp_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(13),
      Q => \sp_reg_n_0_[3][13]\,
      R => '0'
    );
\sp_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(14),
      Q => \sp_reg_n_0_[3][14]\,
      R => '0'
    );
\sp_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(15),
      Q => \sp_reg_n_0_[3][15]\,
      R => '0'
    );
\sp_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(16),
      Q => \sp_reg_n_0_[3][16]\,
      R => '0'
    );
\sp_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(17),
      Q => \sp_reg_n_0_[3][17]\,
      R => '0'
    );
\sp_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(18),
      Q => \sp_reg_n_0_[3][18]\,
      R => '0'
    );
\sp_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(19),
      Q => \sp_reg_n_0_[3][19]\,
      R => '0'
    );
\sp_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(1),
      Q => \sp_reg_n_0_[3][1]\,
      R => '0'
    );
\sp_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(20),
      Q => \sp_reg_n_0_[3][20]\,
      R => '0'
    );
\sp_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(21),
      Q => \sp_reg_n_0_[3][21]\,
      R => '0'
    );
\sp_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(22),
      Q => \sp_reg_n_0_[3][22]\,
      R => '0'
    );
\sp_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(23),
      Q => \sp_reg_n_0_[3][23]\,
      R => '0'
    );
\sp_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(24),
      Q => \sp_reg_n_0_[3][24]\,
      R => '0'
    );
\sp_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(25),
      Q => \sp_reg_n_0_[3][25]\,
      R => '0'
    );
\sp_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(26),
      Q => \sp_reg_n_0_[3][26]\,
      R => '0'
    );
\sp_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(27),
      Q => \sp_reg_n_0_[3][27]\,
      R => '0'
    );
\sp_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(28),
      Q => \sp_reg_n_0_[3][28]\,
      R => '0'
    );
\sp_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(29),
      Q => \sp_reg_n_0_[3][29]\,
      R => '0'
    );
\sp_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(2),
      Q => \sp_reg_n_0_[3][2]\,
      R => '0'
    );
\sp_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(30),
      Q => \sp_reg_n_0_[3][30]\,
      R => '0'
    );
\sp_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(31),
      Q => \sp_reg_n_0_[3][31]\,
      R => '0'
    );
\sp_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(3),
      Q => \sp_reg_n_0_[3][3]\,
      R => '0'
    );
\sp_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(4),
      Q => \sp_reg_n_0_[3][4]\,
      R => '0'
    );
\sp_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(5),
      Q => \sp_reg_n_0_[3][5]\,
      R => '0'
    );
\sp_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(6),
      Q => \sp_reg_n_0_[3][6]\,
      R => '0'
    );
\sp_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(7),
      Q => \sp_reg_n_0_[3][7]\,
      R => '0'
    );
\sp_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(8),
      Q => \sp_reg_n_0_[3][8]\,
      R => '0'
    );
\sp_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => sp,
      D => myocontrol_wdata(9),
      Q => \sp_reg_n_0_[3][9]\,
      R => '0'
    );
spi: entity work.roboy_plexus_myoControl_3_1_spi_master
     port map (
      data_read_valid_prev => data_read_valid_prev,
      di_i(14) => Word(1),
      di_i(13) => Word(2),
      di_i(12) => Word(3),
      di_i(11) => Word(4),
      di_i(10) => Word(5),
      di_i(9) => Word(6),
      di_i(8) => Word(7),
      di_i(7) => Word(8),
      di_i(6) => Word(9),
      di_i(5) => Word(10),
      di_i(4) => Word(11),
      di_i(3) => Word(12),
      di_i(2) => Word(13),
      di_i(1) => Word(14),
      di_i(0) => Word(15),
      di_req_o => di_req,
      do_o(14 downto 0) => data_out(15 downto 1),
      do_valid_o => do_valid,
      do_valid_o_reg_reg_0 => spi_n_2,
      myocontrol_aclk => myocontrol_aclk,
      numberOfWordsTransmitted_reg(0) => numberOfWordsTransmitted_reg(0),
      p_0_in(0) => p_0_in(0),
      spi_activated => \^spi_activated\,
      spi_activated_reg => spi_n_0,
      spi_activated_reg_0 => spi_n_1,
      ssel_ena_reg_reg_0 => spi_n_7,
      start_frame3 => start_frame3,
      start_spi_transmission => \^start_spi_transmission\,
      wr_ack => wr_ack,
      wren => wren,
      write_ack_prev => write_ack_prev,
      write_ack_prev_reg => spi_n_4
    );
spi_activated_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => myocontrol_wdata(0),
      I1 => myocontrol_wdata(1),
      I2 => spi_activated_i_5_n_0,
      I3 => spi_activated_i_6_n_0,
      I4 => spi_activated_i_7_n_0,
      I5 => spi_activated_i_8_n_0,
      O => myocontrol_wdata_0_sn_1
    );
spi_activated_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => myocontrol_wdata(6),
      I1 => myocontrol_wdata(7),
      I2 => myocontrol_wdata(4),
      I3 => myocontrol_wdata(5),
      I4 => myocontrol_wdata(3),
      I5 => myocontrol_wdata(2),
      O => myocontrol_wdata_6_sn_1
    );
spi_activated_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => axi_awaddr(10),
      I1 => axi_awaddr(7),
      I2 => axi_awaddr(6),
      I3 => axi_awaddr(9),
      I4 => axi_awaddr(8),
      O => \axi_awaddr_reg[10]_1\
    );
spi_activated_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => myocontrol_wdata(24),
      I1 => myocontrol_wdata(25),
      I2 => myocontrol_wdata(22),
      I3 => myocontrol_wdata(23),
      I4 => myocontrol_wdata(21),
      I5 => myocontrol_wdata(20),
      O => spi_activated_i_5_n_0
    );
spi_activated_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => myocontrol_wdata(30),
      I1 => myocontrol_wdata(31),
      I2 => myocontrol_wdata(28),
      I3 => myocontrol_wdata(29),
      I4 => myocontrol_wdata(27),
      I5 => myocontrol_wdata(26),
      O => spi_activated_i_6_n_0
    );
spi_activated_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => myocontrol_wdata(18),
      I1 => myocontrol_wdata(19),
      I2 => myocontrol_wdata(16),
      I3 => myocontrol_wdata(17),
      I4 => myocontrol_wdata(15),
      I5 => myocontrol_wdata(14),
      O => spi_activated_i_7_n_0
    );
spi_activated_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => myocontrol_wdata(12),
      I1 => myocontrol_wdata(13),
      I2 => myocontrol_wdata(10),
      I3 => myocontrol_wdata(11),
      I4 => myocontrol_wdata(9),
      I5 => myocontrol_wdata(8),
      O => spi_activated_i_8_n_0
    );
spi_activated_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => spi_activated_reg_0,
      Q => \^spi_activated\,
      R => clear
    );
spi_control: entity work.roboy_plexus_myoControl_3_1_SpiControl
     port map (
      D(14 downto 0) => data_out(15 downto 1),
      E(0) => spi_control_n_11,
      Q(29) => position(0),
      Q(28) => position(1),
      Q(27) => position(2),
      Q(26) => position(3),
      Q(25) => position(4),
      Q(24) => position(5),
      Q(23) => position(6),
      Q(22) => position(7),
      Q(21) => position(8),
      Q(20) => position(9),
      Q(19) => position(10),
      Q(18) => position(11),
      Q(17) => position(12),
      Q(16) => position(13),
      Q(15) => position(14),
      Q(14) => position(16),
      Q(13) => position(17),
      Q(12) => position(18),
      Q(11) => position(19),
      Q(10) => position(20),
      Q(9) => position(21),
      Q(8) => position(22),
      Q(7) => position(23),
      Q(6) => position(24),
      Q(5) => position(25),
      Q(4) => position(26),
      Q(3) => position(27),
      Q(2) => position(28),
      Q(1) => position(29),
      Q(0) => position(30),
      axi_awready_reg => spi_control_n_16,
      \current_reg[0]_0\(14) => current(0),
      \current_reg[0]_0\(13) => current(1),
      \current_reg[0]_0\(12) => current(2),
      \current_reg[0]_0\(11) => current(3),
      \current_reg[0]_0\(10) => current(4),
      \current_reg[0]_0\(9) => current(5),
      \current_reg[0]_0\(8) => current(6),
      \current_reg[0]_0\(7) => current(7),
      \current_reg[0]_0\(6) => current(8),
      \current_reg[0]_0\(5) => current(9),
      \current_reg[0]_0\(4) => current(10),
      \current_reg[0]_0\(3) => current(11),
      \current_reg[0]_0\(2) => current(12),
      \current_reg[0]_0\(1) => current(13),
      \current_reg[0]_0\(0) => current(14),
      data_read_valid_prev => data_read_valid_prev,
      delay_counter => delay_counter,
      \delay_counter_reg[0]_0\ => \^slv_reg_wren\,
      \delay_counter_reg[0]_1\ => \delay_counter[0]_i_4_n_0\,
      \delay_counter_reg[0]_2\ => \delay_counter[0]_i_5_n_0\,
      di_i(14) => Word(1),
      di_i(13) => Word(2),
      di_i(12) => Word(3),
      di_i(11) => Word(4),
      di_i(10) => Word(5),
      di_i(9) => Word(6),
      di_i(8) => Word(7),
      di_i(7) => Word(8),
      di_i(6) => Word(9),
      di_i(5) => Word(10),
      di_i(4) => Word(11),
      di_i(3) => Word(12),
      di_i(2) => Word(13),
      di_i(1) => Word(14),
      di_i(0) => Word(15),
      di_req_o => di_req,
      \displacement_reg[0]_0\(14 downto 0) => displacement(15 downto 1),
      \displacements_reg[0][31]\ => \positions[0][31]_i_3_n_0\,
      \displacements_reg[3][31]\ => \displacements[0][31]_i_2_n_0\,
      do_valid_o => do_valid,
      motor(7 downto 0) => motor(7 downto 0),
      motor1 => motor1,
      \motor_reg[0]\ => spi_control_n_5,
      \motor_reg[0]_0\ => spi_control_n_6,
      \motor_reg[0]_1\ => spi_control_n_8,
      \motor_reg[0]_2\ => spi_control_n_12,
      \motor_reg[0]_3\ => spi_control_n_13,
      \motor_reg[0]_4\ => spi_control_n_19,
      \motor_reg[0]_5\ => spi_control_n_20,
      \motor_reg[0]_6\ => \^axi_awready_reg_0\,
      \motor_reg[0]_7\ => \^axi_wready_reg_0\,
      \motor_reg[1]\ => spi_control_n_7,
      \motor_reg[1]_0\ => spi_control_n_14,
      \motor_reg[1]_1\ => spi_control_n_21,
      \motor_reg[3]\ => spi_control_n_22,
      \motor_reg[4]\ => spi_control_n_23,
      \motor_reg[5]\ => spi_control_n_24,
      \motor_reg[5]_0\ => \motor[5]_i_2_n_0\,
      \motor_reg[6]\ => spi_control_n_25,
      \motor_reg[6]_0\ => \motor[7]_i_5_n_0\,
      \motor_reg[7]\ => spi_control_n_26,
      myocontrol_aclk => myocontrol_aclk,
      myocontrol_aresetn => myocontrol_aresetn,
      myocontrol_aresetn_0 => spi_control_n_10,
      myocontrol_aresetn_1(0) => pid_update,
      myocontrol_awvalid => myocontrol_awvalid,
      myocontrol_wvalid => myocontrol_wvalid,
      \numberOfWordsReceived_reg[0]_0\ => spi_n_0,
      \numberOfWordsReceived_reg[7]_0\ => spi_n_2,
      \numberOfWordsTransmitted_reg[0]_0\(0) => numberOfWordsTransmitted_reg(0),
      \numberOfWordsTransmitted_reg[0]_1\(0) => p_0_in(0),
      \numberOfWordsTransmitted_reg[7]_0\ => spi_n_4,
      \pid_update_reg[0]\ => \^spi_done_prev\,
      positions => positions,
      pwmRef(14) => pwmRef(1),
      pwmRef(13) => pwmRef(2),
      pwmRef(12) => pwmRef(3),
      pwmRef(11) => pwmRef(4),
      pwmRef(10) => pwmRef(5),
      pwmRef(9) => pwmRef(6),
      pwmRef(8) => pwmRef(7),
      pwmRef(7) => pwmRef(8),
      pwmRef(6) => pwmRef(9),
      pwmRef(5) => pwmRef(10),
      pwmRef(4) => pwmRef(11),
      pwmRef(3) => pwmRef(12),
      pwmRef(2) => pwmRef(13),
      pwmRef(1) => pwmRef(14),
      pwmRef(0) => pwmRef(15),
      spi_activated => \^spi_activated\,
      spi_done_prev_reg => spi_done_prev_reg_0,
      spi_done_reg_0 => spi_done,
      spi_done_reg_1 => spi_n_7,
      start_frame3 => start_frame3,
      start_frame_reg_0 => spi_n_1,
      start_spi_transmission => \^start_spi_transmission\,
      \velocity_reg[0]_0\(14) => velocity(0),
      \velocity_reg[0]_0\(13) => velocity(1),
      \velocity_reg[0]_0\(12) => velocity(2),
      \velocity_reg[0]_0\(11) => velocity(3),
      \velocity_reg[0]_0\(10) => velocity(4),
      \velocity_reg[0]_0\(9) => velocity(5),
      \velocity_reg[0]_0\(8) => velocity(6),
      \velocity_reg[0]_0\(7) => velocity(7),
      \velocity_reg[0]_0\(6) => velocity(8),
      \velocity_reg[0]_0\(5) => velocity(9),
      \velocity_reg[0]_0\(4) => velocity(10),
      \velocity_reg[0]_0\(3) => velocity(11),
      \velocity_reg[0]_0\(2) => velocity(12),
      \velocity_reg[0]_0\(1) => velocity(13),
      \velocity_reg[0]_0\(0) => velocity(14),
      wr_ack => wr_ack,
      wren => wren,
      write_ack_prev => write_ack_prev
    );
spi_done_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => spi_done_prev_reg_1,
      Q => \^spi_done_prev\,
      R => clear
    );
start_spi_transmission_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => start_spi_transmission_reg_0,
      Q => \^start_spi_transmission\,
      R => '0'
    );
\update_controller_prev_i_1__0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \pid_update_reg_n_0_[0]\,
      I1 => \pid_update_reg_n_0_[7]\,
      I2 => \pid_update_reg_n_0_[2]\,
      I3 => \^update_controller_reg_0\,
      I4 => update_controller_prev_i_2_n_0,
      I5 => \pid_update_reg_n_0_[1]\,
      O => \p_1_in__0\
    );
\update_controller_prev_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \pid_update_reg_n_0_[0]\,
      I1 => \pid_update_reg_n_0_[1]\,
      I2 => \pid_update_reg_n_0_[7]\,
      I3 => \pid_update_reg_n_0_[2]\,
      I4 => \^update_controller_reg_0\,
      I5 => update_controller_prev_i_2_n_0,
      O => p_5_in
    );
update_controller_prev_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pid_update_reg_n_0_[5]\,
      I1 => \pid_update_reg_n_0_[6]\,
      I2 => \pid_update_reg_n_0_[3]\,
      I3 => \pid_update_reg_n_0_[4]\,
      O => update_controller_prev_i_2_n_0
    );
update_controller_reg: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => '1',
      D => update_controller_reg_1,
      Q => \^update_controller_reg_0\,
      R => '0'
    );
\update_frequency[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => axi_awaddr(7),
      I1 => axi_awaddr(8),
      I2 => axi_awaddr(10),
      I3 => axi_awaddr(9),
      I4 => axi_awaddr(6),
      I5 => \^axi_awaddr_reg[10]_0\,
      O => update_frequency
    );
\update_frequency[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010300000000"
    )
        port map (
      I0 => axi_awaddr(10),
      I1 => axi_awaddr(4),
      I2 => axi_awaddr(5),
      I3 => axi_awaddr(9),
      I4 => axi_awaddr(8),
      I5 => \^slv_reg_wren\,
      O => \^axi_awaddr_reg[10]_0\
    );
\update_frequency_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(0),
      Q => \update_frequency_reg_n_0_[0]\,
      R => clear
    );
\update_frequency_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(10),
      Q => \update_frequency_reg_n_0_[10]\,
      R => clear
    );
\update_frequency_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(11),
      Q => \update_frequency_reg_n_0_[11]\,
      R => clear
    );
\update_frequency_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(12),
      Q => \update_frequency_reg_n_0_[12]\,
      R => clear
    );
\update_frequency_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(13),
      Q => \update_frequency_reg_n_0_[13]\,
      R => clear
    );
\update_frequency_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(14),
      Q => \update_frequency_reg_n_0_[14]\,
      R => clear
    );
\update_frequency_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(15),
      Q => \update_frequency_reg_n_0_[15]\,
      R => clear
    );
\update_frequency_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(16),
      Q => \update_frequency_reg_n_0_[16]\,
      R => clear
    );
\update_frequency_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(17),
      Q => \update_frequency_reg_n_0_[17]\,
      R => clear
    );
\update_frequency_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(18),
      Q => \update_frequency_reg_n_0_[18]\,
      R => clear
    );
\update_frequency_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(19),
      Q => \update_frequency_reg_n_0_[19]\,
      R => clear
    );
\update_frequency_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(1),
      Q => \update_frequency_reg_n_0_[1]\,
      R => clear
    );
\update_frequency_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(20),
      Q => \update_frequency_reg_n_0_[20]\,
      R => clear
    );
\update_frequency_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(21),
      Q => \update_frequency_reg_n_0_[21]\,
      R => clear
    );
\update_frequency_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(22),
      Q => \update_frequency_reg_n_0_[22]\,
      R => clear
    );
\update_frequency_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(23),
      Q => \update_frequency_reg_n_0_[23]\,
      R => clear
    );
\update_frequency_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(24),
      Q => \update_frequency_reg_n_0_[24]\,
      R => clear
    );
\update_frequency_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(25),
      Q => \update_frequency_reg_n_0_[25]\,
      R => clear
    );
\update_frequency_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(26),
      Q => \update_frequency_reg_n_0_[26]\,
      R => clear
    );
\update_frequency_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(27),
      Q => \update_frequency_reg_n_0_[27]\,
      R => clear
    );
\update_frequency_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(28),
      Q => \update_frequency_reg_n_0_[28]\,
      R => clear
    );
\update_frequency_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(29),
      Q => \update_frequency_reg_n_0_[29]\,
      R => clear
    );
\update_frequency_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(2),
      Q => \update_frequency_reg_n_0_[2]\,
      R => clear
    );
\update_frequency_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(30),
      Q => \update_frequency_reg_n_0_[30]\,
      R => clear
    );
\update_frequency_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(31),
      Q => \update_frequency_reg_n_0_[31]\,
      R => clear
    );
\update_frequency_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(3),
      Q => \update_frequency_reg_n_0_[3]\,
      R => clear
    );
\update_frequency_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(4),
      Q => \update_frequency_reg_n_0_[4]\,
      R => clear
    );
\update_frequency_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(5),
      Q => \update_frequency_reg_n_0_[5]\,
      R => clear
    );
\update_frequency_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(6),
      Q => \update_frequency_reg_n_0_[6]\,
      R => clear
    );
\update_frequency_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(7),
      Q => \update_frequency_reg_n_0_[7]\,
      R => clear
    );
\update_frequency_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(8),
      Q => \update_frequency_reg_n_0_[8]\,
      R => clear
    );
\update_frequency_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => update_frequency,
      D => myocontrol_wdata(9),
      Q => \update_frequency_reg_n_0_[9]\,
      R => clear
    );
\velocitys_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => velocity(5),
      Q => \velocitys_reg_n_0_[0][10]\,
      R => '0'
    );
\velocitys_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => velocity(4),
      Q => \velocitys_reg_n_0_[0][11]\,
      R => '0'
    );
\velocitys_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => velocity(3),
      Q => \velocitys_reg_n_0_[0][12]\,
      R => '0'
    );
\velocitys_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => velocity(2),
      Q => \velocitys_reg_n_0_[0][13]\,
      R => '0'
    );
\velocitys_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => velocity(1),
      Q => \velocitys_reg_n_0_[0][14]\,
      R => '0'
    );
\velocitys_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => velocity(0),
      Q => \velocitys_reg_n_0_[0][15]\,
      R => '0'
    );
\velocitys_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => velocity(14),
      Q => \velocitys_reg_n_0_[0][1]\,
      R => '0'
    );
\velocitys_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => velocity(13),
      Q => \velocitys_reg_n_0_[0][2]\,
      R => '0'
    );
\velocitys_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => velocity(12),
      Q => \velocitys_reg_n_0_[0][3]\,
      R => '0'
    );
\velocitys_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => velocity(11),
      Q => \velocitys_reg_n_0_[0][4]\,
      R => '0'
    );
\velocitys_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => velocity(10),
      Q => \velocitys_reg_n_0_[0][5]\,
      R => '0'
    );
\velocitys_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => velocity(9),
      Q => \velocitys_reg_n_0_[0][6]\,
      R => '0'
    );
\velocitys_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => velocity(8),
      Q => \velocitys_reg_n_0_[0][7]\,
      R => '0'
    );
\velocitys_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => velocity(7),
      Q => \velocitys_reg_n_0_[0][8]\,
      R => '0'
    );
\velocitys_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => positions,
      D => velocity(6),
      Q => \velocitys_reg_n_0_[0][9]\,
      R => '0'
    );
\velocitys_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => velocity(5),
      Q => \velocitys_reg_n_0_[1][10]\,
      R => '0'
    );
\velocitys_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => velocity(4),
      Q => \velocitys_reg_n_0_[1][11]\,
      R => '0'
    );
\velocitys_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => velocity(3),
      Q => \velocitys_reg_n_0_[1][12]\,
      R => '0'
    );
\velocitys_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => velocity(2),
      Q => \velocitys_reg_n_0_[1][13]\,
      R => '0'
    );
\velocitys_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => velocity(1),
      Q => \velocitys_reg_n_0_[1][14]\,
      R => '0'
    );
\velocitys_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => velocity(0),
      Q => \velocitys_reg_n_0_[1][15]\,
      R => '0'
    );
\velocitys_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => velocity(14),
      Q => \velocitys_reg_n_0_[1][1]\,
      R => '0'
    );
\velocitys_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => velocity(13),
      Q => \velocitys_reg_n_0_[1][2]\,
      R => '0'
    );
\velocitys_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => velocity(12),
      Q => \velocitys_reg_n_0_[1][3]\,
      R => '0'
    );
\velocitys_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => velocity(11),
      Q => \velocitys_reg_n_0_[1][4]\,
      R => '0'
    );
\velocitys_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => velocity(10),
      Q => \velocitys_reg_n_0_[1][5]\,
      R => '0'
    );
\velocitys_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => velocity(9),
      Q => \velocitys_reg_n_0_[1][6]\,
      R => '0'
    );
\velocitys_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => velocity(8),
      Q => \velocitys_reg_n_0_[1][7]\,
      R => '0'
    );
\velocitys_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => velocity(7),
      Q => \velocitys_reg_n_0_[1][8]\,
      R => '0'
    );
\velocitys_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_14,
      D => velocity(6),
      Q => \velocitys_reg_n_0_[1][9]\,
      R => '0'
    );
\velocitys_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => velocity(5),
      Q => \velocitys_reg_n_0_[2][10]\,
      R => '0'
    );
\velocitys_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => velocity(4),
      Q => \velocitys_reg_n_0_[2][11]\,
      R => '0'
    );
\velocitys_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => velocity(3),
      Q => \velocitys_reg_n_0_[2][12]\,
      R => '0'
    );
\velocitys_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => velocity(2),
      Q => \velocitys_reg_n_0_[2][13]\,
      R => '0'
    );
\velocitys_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => velocity(1),
      Q => \velocitys_reg_n_0_[2][14]\,
      R => '0'
    );
\velocitys_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => velocity(0),
      Q => \velocitys_reg_n_0_[2][15]\,
      R => '0'
    );
\velocitys_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => velocity(14),
      Q => \velocitys_reg_n_0_[2][1]\,
      R => '0'
    );
\velocitys_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => velocity(13),
      Q => \velocitys_reg_n_0_[2][2]\,
      R => '0'
    );
\velocitys_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => velocity(12),
      Q => \velocitys_reg_n_0_[2][3]\,
      R => '0'
    );
\velocitys_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => velocity(11),
      Q => \velocitys_reg_n_0_[2][4]\,
      R => '0'
    );
\velocitys_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => velocity(10),
      Q => \velocitys_reg_n_0_[2][5]\,
      R => '0'
    );
\velocitys_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => velocity(9),
      Q => \velocitys_reg_n_0_[2][6]\,
      R => '0'
    );
\velocitys_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => velocity(8),
      Q => \velocitys_reg_n_0_[2][7]\,
      R => '0'
    );
\velocitys_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => velocity(7),
      Q => \velocitys_reg_n_0_[2][8]\,
      R => '0'
    );
\velocitys_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_13,
      D => velocity(6),
      Q => \velocitys_reg_n_0_[2][9]\,
      R => '0'
    );
\velocitys_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => velocity(5),
      Q => \velocitys_reg_n_0_[3][10]\,
      R => '0'
    );
\velocitys_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => velocity(4),
      Q => \velocitys_reg_n_0_[3][11]\,
      R => '0'
    );
\velocitys_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => velocity(3),
      Q => \velocitys_reg_n_0_[3][12]\,
      R => '0'
    );
\velocitys_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => velocity(2),
      Q => \velocitys_reg_n_0_[3][13]\,
      R => '0'
    );
\velocitys_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => velocity(1),
      Q => \velocitys_reg_n_0_[3][14]\,
      R => '0'
    );
\velocitys_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => velocity(0),
      Q => \velocitys_reg_n_0_[3][15]\,
      R => '0'
    );
\velocitys_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => velocity(14),
      Q => \velocitys_reg_n_0_[3][1]\,
      R => '0'
    );
\velocitys_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => velocity(13),
      Q => \velocitys_reg_n_0_[3][2]\,
      R => '0'
    );
\velocitys_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => velocity(12),
      Q => \velocitys_reg_n_0_[3][3]\,
      R => '0'
    );
\velocitys_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => velocity(11),
      Q => \velocitys_reg_n_0_[3][4]\,
      R => '0'
    );
\velocitys_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => velocity(10),
      Q => \velocitys_reg_n_0_[3][5]\,
      R => '0'
    );
\velocitys_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => velocity(9),
      Q => \velocitys_reg_n_0_[3][6]\,
      R => '0'
    );
\velocitys_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => velocity(8),
      Q => \velocitys_reg_n_0_[3][7]\,
      R => '0'
    );
\velocitys_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => velocity(7),
      Q => \velocitys_reg_n_0_[3][8]\,
      R => '0'
    );
\velocitys_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => myocontrol_aclk,
      CE => spi_control_n_12,
      D => velocity(6),
      Q => \velocitys_reg_n_0_[3][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity roboy_plexus_myoControl_3_1_myoControl_v1_0 is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    myocontrol_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    myocontrol_rvalid : out STD_LOGIC;
    myocontrol_bvalid : out STD_LOGIC;
    myocontrol_aclk : in STD_LOGIC;
    myocontrol_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    myocontrol_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    myocontrol_aresetn : in STD_LOGIC;
    myocontrol_awvalid : in STD_LOGIC;
    myocontrol_wvalid : in STD_LOGIC;
    myocontrol_arvalid : in STD_LOGIC;
    myocontrol_bready : in STD_LOGIC;
    myocontrol_rready : in STD_LOGIC
  );
end roboy_plexus_myoControl_3_1_myoControl_v1_0;

architecture STRUCTURE of roboy_plexus_myoControl_3_1_myoControl_v1_0 is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal myoControl_v1_0_myoControl_inst_n_4 : STD_LOGIC;
  signal myoControl_v1_0_myoControl_inst_n_44 : STD_LOGIC;
  signal myoControl_v1_0_myoControl_inst_n_45 : STD_LOGIC;
  signal myoControl_v1_0_myoControl_inst_n_46 : STD_LOGIC;
  signal myoControl_v1_0_myoControl_inst_n_47 : STD_LOGIC;
  signal myoControl_v1_0_myoControl_inst_n_48 : STD_LOGIC;
  signal myoControl_v1_0_myoControl_inst_n_9 : STD_LOGIC;
  signal \^myocontrol_bvalid\ : STD_LOGIC;
  signal \^myocontrol_rvalid\ : STD_LOGIC;
  signal slv_reg_wren : STD_LOGIC;
  signal spi_activated : STD_LOGIC;
  signal spi_activated_i_1_n_0 : STD_LOGIC;
  signal spi_done : STD_LOGIC;
  signal spi_done_prev : STD_LOGIC;
  signal spi_done_prev_i_1_n_0 : STD_LOGIC;
  signal start_spi_transmission : STD_LOGIC;
  signal start_spi_transmission_i_1_n_0 : STD_LOGIC;
  signal update_controller_i_1_n_0 : STD_LOGIC;
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  myocontrol_bvalid <= \^myocontrol_bvalid\;
  myocontrol_rvalid <= \^myocontrol_rvalid\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF8AAA8AAA8AAA"
    )
        port map (
      I0 => myoControl_v1_0_myoControl_inst_n_4,
      I1 => \^s_axi_awready\,
      I2 => myocontrol_wvalid,
      I3 => myocontrol_awvalid,
      I4 => myocontrol_bready,
      I5 => \^myocontrol_bvalid\,
      O => aw_en_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => myocontrol_wvalid,
      I1 => myocontrol_awvalid,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => myocontrol_bready,
      I5 => \^myocontrol_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => myocontrol_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^myocontrol_rvalid\,
      I3 => myocontrol_rready,
      O => axi_rvalid_i_1_n_0
    );
myoControl_v1_0_myoControl_inst: entity work.roboy_plexus_myoControl_3_1_myoControl_v1_0_myoControl
     port map (
      aw_en_reg_0 => myoControl_v1_0_myoControl_inst_n_4,
      aw_en_reg_1 => aw_en_i_1_n_0,
      axi_arready_reg_0 => \^s_axi_arready\,
      \axi_awaddr_reg[10]_0\ => myoControl_v1_0_myoControl_inst_n_46,
      \axi_awaddr_reg[10]_1\ => myoControl_v1_0_myoControl_inst_n_48,
      axi_awready_reg_0 => \^s_axi_awready\,
      axi_bvalid_reg_0 => axi_bvalid_i_1_n_0,
      axi_rvalid_reg_0 => axi_rvalid_i_1_n_0,
      axi_wready_reg_0 => \^s_axi_wready\,
      myocontrol_aclk => myocontrol_aclk,
      myocontrol_aresetn => myocontrol_aresetn,
      myocontrol_arvalid => myocontrol_arvalid,
      myocontrol_awaddr(8 downto 0) => myocontrol_awaddr(8 downto 0),
      myocontrol_awvalid => myocontrol_awvalid,
      myocontrol_bvalid => \^myocontrol_bvalid\,
      myocontrol_rdata(31 downto 0) => myocontrol_rdata(31 downto 0),
      myocontrol_rvalid => \^myocontrol_rvalid\,
      myocontrol_wdata(31 downto 0) => myocontrol_wdata(31 downto 0),
      myocontrol_wdata_0_sp_1 => myoControl_v1_0_myoControl_inst_n_45,
      myocontrol_wdata_6_sp_1 => myoControl_v1_0_myoControl_inst_n_44,
      myocontrol_wvalid => myocontrol_wvalid,
      slv_reg_wren => slv_reg_wren,
      spi_activated => spi_activated,
      spi_activated_reg_0 => spi_activated_i_1_n_0,
      spi_done => spi_done,
      spi_done_prev => spi_done_prev,
      spi_done_prev_reg_0 => myoControl_v1_0_myoControl_inst_n_47,
      spi_done_prev_reg_1 => spi_done_prev_i_1_n_0,
      start_spi_transmission => start_spi_transmission,
      start_spi_transmission_reg_0 => start_spi_transmission_i_1_n_0,
      update_controller_reg_0 => myoControl_v1_0_myoControl_inst_n_9,
      update_controller_reg_1 => update_controller_i_1_n_0
    );
spi_activated_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => myoControl_v1_0_myoControl_inst_n_45,
      I1 => myoControl_v1_0_myoControl_inst_n_44,
      I2 => myoControl_v1_0_myoControl_inst_n_48,
      I3 => myoControl_v1_0_myoControl_inst_n_46,
      I4 => spi_activated,
      O => spi_activated_i_1_n_0
    );
spi_done_prev_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => spi_done,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => myocontrol_awvalid,
      I4 => myocontrol_wvalid,
      I5 => spi_done_prev,
      O => spi_done_prev_i_1_n_0
    );
start_spi_transmission_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => myoControl_v1_0_myoControl_inst_n_47,
      I1 => slv_reg_wren,
      I2 => myocontrol_aresetn,
      I3 => start_spi_transmission,
      O => start_spi_transmission_i_1_n_0
    );
update_controller_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => spi_done,
      I1 => spi_done_prev,
      I2 => slv_reg_wren,
      I3 => myocontrol_aresetn,
      I4 => myoControl_v1_0_myoControl_inst_n_9,
      O => update_controller_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity roboy_plexus_myoControl_3_1 is
  port (
    myocontrol_awaddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    myocontrol_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    myocontrol_awvalid : in STD_LOGIC;
    myocontrol_awready : out STD_LOGIC;
    myocontrol_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    myocontrol_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    myocontrol_wvalid : in STD_LOGIC;
    myocontrol_wready : out STD_LOGIC;
    myocontrol_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    myocontrol_bvalid : out STD_LOGIC;
    myocontrol_bready : in STD_LOGIC;
    myocontrol_araddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    myocontrol_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    myocontrol_arvalid : in STD_LOGIC;
    myocontrol_arready : out STD_LOGIC;
    myocontrol_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    myocontrol_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    myocontrol_rvalid : out STD_LOGIC;
    myocontrol_rready : in STD_LOGIC;
    ss_n_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    miso : in STD_LOGIC;
    mosi : out STD_LOGIC;
    sck : out STD_LOGIC;
    mirrored_muscle_unit : in STD_LOGIC;
    power_sense_n : in STD_LOGIC;
    myocontrol_aclk : in STD_LOGIC;
    myocontrol_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of roboy_plexus_myoControl_3_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of roboy_plexus_myoControl_3_1 : entity is "roboy_plexus_myoControl_2_0,myoControl_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of roboy_plexus_myoControl_3_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of roboy_plexus_myoControl_3_1 : entity is "myoControl_v1_0,Vivado 2019.1";
end roboy_plexus_myoControl_3_1;

architecture STRUCTURE of roboy_plexus_myoControl_3_1 is
  signal \<const0>\ : STD_LOGIC;
  signal n_0_6519 : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of myocontrol_aclk : signal is "xilinx.com:signal:clock:1.0 myoControl_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of myocontrol_aclk : signal is "XIL_INTERFACENAME myoControl_CLK, ASSOCIATED_BUSIF myoControl, ASSOCIATED_RESET myocontrol_aresetn, FREQ_HZ 49999947, PHASE 0.000, CLK_DOMAIN roboy_plexus_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of myocontrol_aresetn : signal is "xilinx.com:signal:reset:1.0 myoControl_RST RST";
  attribute X_INTERFACE_PARAMETER of myocontrol_aresetn : signal is "XIL_INTERFACENAME myoControl_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of myocontrol_arready : signal is "xilinx.com:interface:aximm:1.0 myoControl ARREADY";
  attribute X_INTERFACE_INFO of myocontrol_arvalid : signal is "xilinx.com:interface:aximm:1.0 myoControl ARVALID";
  attribute X_INTERFACE_INFO of myocontrol_awready : signal is "xilinx.com:interface:aximm:1.0 myoControl AWREADY";
  attribute X_INTERFACE_INFO of myocontrol_awvalid : signal is "xilinx.com:interface:aximm:1.0 myoControl AWVALID";
  attribute X_INTERFACE_INFO of myocontrol_bready : signal is "xilinx.com:interface:aximm:1.0 myoControl BREADY";
  attribute X_INTERFACE_INFO of myocontrol_bvalid : signal is "xilinx.com:interface:aximm:1.0 myoControl BVALID";
  attribute X_INTERFACE_INFO of myocontrol_rready : signal is "xilinx.com:interface:aximm:1.0 myoControl RREADY";
  attribute X_INTERFACE_PARAMETER of myocontrol_rready : signal is "XIL_INTERFACENAME myoControl, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 512, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 49999947, ID_WIDTH 0, ADDR_WIDTH 11, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN roboy_plexus_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of myocontrol_rvalid : signal is "xilinx.com:interface:aximm:1.0 myoControl RVALID";
  attribute X_INTERFACE_INFO of myocontrol_wready : signal is "xilinx.com:interface:aximm:1.0 myoControl WREADY";
  attribute X_INTERFACE_INFO of myocontrol_wvalid : signal is "xilinx.com:interface:aximm:1.0 myoControl WVALID";
  attribute X_INTERFACE_INFO of myocontrol_araddr : signal is "xilinx.com:interface:aximm:1.0 myoControl ARADDR";
  attribute X_INTERFACE_INFO of myocontrol_arprot : signal is "xilinx.com:interface:aximm:1.0 myoControl ARPROT";
  attribute X_INTERFACE_INFO of myocontrol_awaddr : signal is "xilinx.com:interface:aximm:1.0 myoControl AWADDR";
  attribute X_INTERFACE_INFO of myocontrol_awprot : signal is "xilinx.com:interface:aximm:1.0 myoControl AWPROT";
  attribute X_INTERFACE_INFO of myocontrol_bresp : signal is "xilinx.com:interface:aximm:1.0 myoControl BRESP";
  attribute X_INTERFACE_INFO of myocontrol_rdata : signal is "xilinx.com:interface:aximm:1.0 myoControl RDATA";
  attribute X_INTERFACE_INFO of myocontrol_rresp : signal is "xilinx.com:interface:aximm:1.0 myoControl RRESP";
  attribute X_INTERFACE_INFO of myocontrol_wdata : signal is "xilinx.com:interface:aximm:1.0 myoControl WDATA";
  attribute X_INTERFACE_INFO of myocontrol_wstrb : signal is "xilinx.com:interface:aximm:1.0 myoControl WSTRB";
begin
  myocontrol_bresp(1) <= \<const0>\;
  myocontrol_bresp(0) <= \<const0>\;
  myocontrol_rresp(1) <= \<const0>\;
  myocontrol_rresp(0) <= \<const0>\;
  mosi <= 'Z';
  sck <= 'Z';
  ss_n_o(0) <= 'Z';
  ss_n_o(1) <= 'Z';
  ss_n_o(2) <= 'Z';
  ss_n_o(3) <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_6519: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => myocontrol_aresetn,
      O => n_0_6519
    );
inst: entity work.roboy_plexus_myoControl_3_1_myoControl_v1_0
     port map (
      S_AXI_ARREADY => myocontrol_arready,
      S_AXI_AWREADY => myocontrol_awready,
      S_AXI_WREADY => myocontrol_wready,
      myocontrol_aclk => myocontrol_aclk,
      myocontrol_aresetn => myocontrol_aresetn,
      myocontrol_arvalid => myocontrol_arvalid,
      myocontrol_awaddr(8 downto 0) => myocontrol_awaddr(10 downto 2),
      myocontrol_awvalid => myocontrol_awvalid,
      myocontrol_bready => myocontrol_bready,
      myocontrol_bvalid => myocontrol_bvalid,
      myocontrol_rdata(31 downto 0) => myocontrol_rdata(31 downto 0),
      myocontrol_rready => myocontrol_rready,
      myocontrol_rvalid => myocontrol_rvalid,
      myocontrol_wdata(31 downto 0) => myocontrol_wdata(31 downto 0),
      myocontrol_wvalid => myocontrol_wvalid
    );
end STRUCTURE;
