{"version":"1.1.0","info":[["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/alu_decoder.v",[[[[[["alu_decoder",[[1,0],[6,2]],[[1,7],[1,18]],[],["module"]],[139,0]],[[["i_opcode",[[8,8],[8,22]],[[8,14],[8,22]],["alu_decoder"],["port"]],["i_funct",[[3,4],[3,11]],[[3,4],[3,11]],["alu_decoder"],["port","i_opcode"]],["o_shift",[[4,4],[4,11]],[[4,4],[4,11]],["alu_decoder"],["port","i_funct"]],["o_alu_control",[[5,4],[5,17]],[[5,4],[5,17]],["alu_decoder"],["port","o_shift"]],["i_funct",[[9,8],[9,21]],[[9,14],[9,21]],["alu_decoder"],["port"]],["o_shift",[[10,9],[10,20]],[[10,13],[10,20]],["alu_decoder"],["port","reg"]],["o_alu_control",[[11,9],[11,32]],[[11,19],[11,32]],["alu_decoder"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/ALU.v",[[[[[["ALU",[[1,0],[7,2]],[[1,7],[1,10]],[],["module"]],[126,0]],[[["i_data_A",[[9,8],[9,23]],[[9,15],[9,23]],["ALU"],["port"]],["i_data_B",[[3,4],[3,12]],[[3,4],[3,12]],["ALU"],["port","i_data_A"]],["i_alu_control",[[4,4],[4,17]],[[4,4],[4,17]],["ALU"],["port","i_data_B"]],["o_zero_flag",[[5,4],[5,15]],[[5,4],[5,15]],["ALU"],["port","i_alu_control"]],["o_result",[[6,4],[6,12]],[[6,4],[6,12]],["ALU"],["port","o_zero_flag"]],["i_data_B",[[10,8],[10,23]],[[10,15],[10,23]],["ALU"],["port"]],["o_result",[[11,9],[11,28]],[[11,20],[11,28]],["ALU"],["port","reg"]],["i_alu_control",[[12,8],[12,27]],[[12,14],[12,27]],["ALU"],["port"]],["o_zero_flag",[[14,9],[14,25]],[[14,14],[14,25]],["ALU"],["port","wire"]],["i_shifter_data",[[20,2],[20,28]],[[20,14],[20,28]],["ALU"],["variable","reg"]],["i_shift_mode",[[21,2],[21,26]],[[21,14],[21,26]],["ALU"],["variable","reg"]],["i_shift_cnt",[[22,2],[22,25]],[[22,14],[22,25]],["ALU"],["variable","reg"]],["o_shifted_data",[[23,2],[23,28]],[[23,14],[23,28]],["ALU"],["variable","wire"]],["bs_inst",[[25,2],[30,3]],[[25,17],[25,24]],["ALU"],["instance","barrel_shifter"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/barrel_shifter.v",[[[[[["barrel_shifter",[[1,0],[6,2]],[[1,7],[1,21]],[],["module"]],[39,0]],[[["i_data",[[8,8],[8,21]],[[8,15],[8,21]],["barrel_shifter"],["port"]],["i_mode",[[3,4],[3,10]],[[3,4],[3,10]],["barrel_shifter"],["port","i_data"]],["i_shift_count",[[4,4],[4,17]],[[4,4],[4,17]],["barrel_shifter"],["port","i_mode"]],["o_data",[[5,4],[5,10]],[[5,4],[5,10]],["barrel_shifter"],["port","i_shift_count"]],["i_mode",[[9,8],[9,20]],[[9,14],[9,20]],["barrel_shifter"],["port"]],["i_shift_count",[[10,8],[10,27]],[[10,14],[10,27]],["barrel_shifter"],["port"]],["o_data",[[11,9],[11,26]],[[11,20],[11,26]],["barrel_shifter"],["port","reg"]],["l_shifted",[[13,2],[13,59]],[[13,14],[13,23]],["barrel_shifter"],["variable","wire"]],["r_shifted",[[14,2],[14,59]],[[14,14],[14,23]],["barrel_shifter"],["variable","wire"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/data_memory.v",[[[[[["data_memory",[[1,0],[8,2]],[[1,7],[1,18]],[],["module"]],[55,0]],[[["i_clk",[[14,8],[14,13]],[[14,8],[14,13]],["data_memory"],["port"]],["i_we",[[3,4],[3,8]],[[3,4],[3,8]],["data_memory"],["port","i_clk"]],["i_arst",[[4,4],[4,10]],[[4,4],[4,10]],["data_memory"],["port","i_we"]],["i_address",[[5,4],[5,13]],[[5,4],[5,13]],["data_memory"],["port","i_arst"]],["i_write_data",[[6,4],[6,16]],[[6,4],[6,16]],["data_memory"],["port","i_address"]],["o_read_data",[[7,4],[7,15]],[[7,4],[7,15]],["data_memory"],["port","i_write_data"]],["DATA_WIDTH",[[10,2],[10,28]],[[10,12],[10,22]],["data_memory"],["parameter"]],["ADDR_WIDTH",[[11,2],[11,28]],[[11,12],[11,22]],["data_memory"],["parameter"]],["CELLS_NUMBER",[[12,2],[12,31]],[[12,12],[12,24]],["data_memory"],["parameter"]],["i_we",[[15,8],[15,12]],[[15,8],[15,12]],["data_memory"],["port"]],["i_arst",[[16,8],[16,14]],[[16,8],[16,14]],["data_memory"],["port"]],["i_address",[[17,8],[17,34]],[[17,25],[17,34]],["data_memory"],["port"]],["i_write_data",[[18,8],[18,37]],[[18,25],[18,37]],["data_memory"],["port"]],["o_read_data",[[19,9],[19,42]],[[19,31],[19,42]],["data_memory"],["port","wire"]],["data_mem",[[21,2],[21,49]],[[21,23],[21,31]],["data_memory"],["variable","reg"]],["DEFAULT_DATA",[[23,2],[23,63]],[[23,29],[23,41]],["data_memory"],["parameter"]],["i",[[25,2],[25,11]],[[25,10],[25,11]],["data_memory"],["variable","integer"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/frequency_divider.v",[[],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/main_decoder.v",[[[[[["main_decoder",[[0,0],[10,2]],[[0,7],[0,19]],[],["module"]],[177,0]],[[["i_opcode",[[12,8],[12,22]],[[12,14],[12,22]],["main_decoder"],["port"]],["o_memto_reg",[[2,4],[2,15]],[[2,4],[2,15]],["main_decoder"],["port","i_opcode"]],["o_mem_write",[[3,4],[3,15]],[[3,4],[3,15]],["main_decoder"],["port","o_memto_reg"]],["o_branch_beq",[[4,4],[4,16]],[[4,4],[4,16]],["main_decoder"],["port","o_mem_write"]],["o_branch_bne",[[5,4],[5,16]],[[5,4],[5,16]],["main_decoder"],["port","o_branch_beq"]],["o_jump",[[6,4],[6,10]],[[6,4],[6,10]],["main_decoder"],["port","o_branch_bne"]],["o_alu_src",[[7,4],[7,13]],[[7,4],[7,13]],["main_decoder"],["port","o_jump"]],["o_reg_dst",[[8,4],[8,13]],[[8,4],[8,13]],["main_decoder"],["port","o_alu_src"]],["o_reg_write",[[9,4],[9,15]],[[9,4],[9,15]],["main_decoder"],["port","o_reg_dst"]],["o_memto_reg",[[13,9],[13,24]],[[13,13],[13,24]],["main_decoder"],["port","reg"]],["o_mem_write",[[14,9],[14,24]],[[14,13],[14,24]],["main_decoder"],["port","reg"]],["o_branch_beq",[[15,9],[15,25]],[[15,13],[15,25]],["main_decoder"],["port","reg"]],["o_branch_bne",[[16,9],[16,25]],[[16,13],[16,25]],["main_decoder"],["port","reg"]],["o_jump",[[17,9],[17,19]],[[17,13],[17,19]],["main_decoder"],["port","reg"]],["o_alu_src",[[18,9],[18,22]],[[18,13],[18,22]],["main_decoder"],["port","reg"]],["o_reg_dst",[[19,9],[19,22]],[[19,13],[19,22]],["main_decoder"],["port","reg"]],["o_reg_write",[[20,9],[20,24]],[[20,13],[20,24]],["main_decoder"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/MIPS.v",[[[[[["MIPS",[[1,0],[7,2]],[[1,7],[1,11]],[],["module"]],[209,0]],[[["i_clk",[[9,8],[9,13]],[[9,8],[9,13]],["MIPS"],["port"]],["i_arst",[[3,4],[3,10]],[[3,4],[3,10]],["MIPS"],["port","i_clk"]],["o_instruction",[[4,4],[4,17]],[[4,4],[4,17]],["MIPS"],["port","i_arst"]],["o_pc_cur",[[5,4],[5,12]],[[5,4],[5,12]],["MIPS"],["port","o_instruction"]],["o_pc_next",[[6,4],[6,13]],[[6,4],[6,13]],["MIPS"],["port","o_pc_cur"]],["i_arst",[[10,8],[10,14]],[[10,8],[10,14]],["MIPS"],["port"]],["o_instruction",[[11,9],[11,34]],[[11,21],[11,34]],["MIPS"],["port","wire"]],["o_pc_cur",[[12,9],[12,29]],[[12,21],[12,29]],["MIPS"],["port","wire"]],["o_pc_next",[[13,9],[13,30]],[[13,21],[13,30]],["MIPS"],["port","wire"]],["MemtoReg",[[17,2],[17,21]],[[17,13],[17,21]],["MIPS"],["variable","wire"]],["MemWrite",[[18,2],[18,21]],[[18,13],[18,21]],["MIPS"],["variable","wire"]],["Branch_beq",[[19,2],[19,23]],[[19,13],[19,23]],["MIPS"],["variable","wire"]],["Branch_bne",[[20,2],[20,23]],[[20,13],[20,23]],["MIPS"],["variable","wire"]],["ALUControl",[[21,2],[21,23]],[[21,13],[21,23]],["MIPS"],["variable","wire"]],["ALUSrc",[[22,2],[22,19]],[[22,13],[22,19]],["MIPS"],["variable","wire"]],["RegDst",[[23,2],[23,19]],[[23,13],[23,19]],["MIPS"],["variable","wire"]],["RegWrite",[[24,2],[24,21]],[[24,13],[24,21]],["MIPS"],["variable","wire"]],["Shift",[[25,2],[25,18]],[[25,13],[25,18]],["MIPS"],["variable","wire"]],["Jump",[[26,2],[26,17]],[[26,13],[26,17]],["MIPS"],["variable","wire"]],["Zero",[[27,2],[27,17]],[[27,13],[27,17]],["MIPS"],["variable","wire"]],["PCSrc",[[28,2],[28,18]],[[28,13],[28,18]],["MIPS"],["variable","wire"]],["pc_next",[[33,2],[33,21]],[[33,14],[33,21]],["MIPS"],["variable","reg"]],["pc_current",[[34,2],[34,24]],[[34,14],[34,24]],["MIPS"],["variable","wire"]],["pc_plus4",[[35,2],[35,22]],[[35,14],[35,22]],["MIPS"],["variable","wire"]],["pc_branch",[[36,2],[36,23]],[[36,14],[36,23]],["MIPS"],["variable","wire"]],["pc_jump",[[37,2],[37,21]],[[37,14],[37,21]],["MIPS"],["variable","wire"]],["ROM_A",[[39,2],[39,19]],[[39,14],[39,19]],["MIPS"],["variable","wire"]],["Instr",[[40,2],[40,19]],[[40,14],[40,19]],["MIPS"],["variable","wire"]],["rom_inst",[[49,2],[52,3]],[[49,6],[49,14]],["MIPS"],["instance","rom"]],["sign_imm",[[54,2],[54,22]],[[54,14],[54,22]],["MIPS"],["variable","wire"]],["shifted_sign_imm",[[55,2],[55,30]],[[55,14],[55,30]],["MIPS"],["variable","wire"]],["pc_inst",[[81,2],[86,3]],[[81,18],[81,25]],["MIPS"],["instance","program_counter"]],["sign_ext_inst",[[88,2],[91,3]],[[88,16],[88,29]],["MIPS"],["instance","sign_extender"]],["main_control_inst",[[93,2],[103,3]],[[93,15],[93,32]],["MIPS"],["instance","main_decoder"]],["alu_control_inst",[[105,2],[110,3]],[[105,14],[105,30]],["MIPS"],["instance","alu_decoder"]],["REGF_A1",[[112,2],[112,20]],[[112,13],[112,20]],["MIPS"],["variable","wire"]],["REGF_A2",[[113,2],[113,20]],[[113,13],[113,20]],["MIPS"],["variable","wire"]],["REGF_A3",[[114,2],[114,19]],[[114,12],[114,19]],["MIPS"],["variable","reg"]],["REGF_WD3",[[115,2],[115,22]],[[115,14],[115,22]],["MIPS"],["variable","wire"]],["REGF_RD1",[[116,2],[116,22]],[[116,14],[116,22]],["MIPS"],["variable","wire"]],["REGF_RD2",[[117,2],[117,22]],[[117,14],[117,22]],["MIPS"],["variable","wire"]],["result",[[119,2],[119,19]],[[119,13],[119,19]],["MIPS"],["variable","reg"]],["reg_file_inst",[[136,2],[146,3]],[[136,16],[136,29]],["MIPS"],["instance","register_file"]],["srcA",[[148,2],[148,18]],[[148,14],[148,18]],["MIPS"],["variable","reg"]],["srcB",[[149,2],[149,18]],[[149,14],[149,18]],["MIPS"],["variable","reg"]],["alu_result",[[150,2],[150,24]],[[150,14],[150,24]],["MIPS"],["variable","wire"]],["alu_inst",[[174,2],[180,3]],[[174,6],[174,14]],["MIPS"],["instance","ALU"]],["RAM_A",[[182,2],[182,19]],[[182,14],[182,19]],["MIPS"],["variable","wire"]],["RAM_WD",[[183,2],[183,20]],[[183,14],[183,20]],["MIPS"],["variable","wire"]],["RAM_RD",[[184,2],[184,20]],[[184,14],[184,20]],["MIPS"],["variable","wire"]],["data_memory_inst",[[189,2],[196,3]],[[189,14],[189,30]],["MIPS"],["instance","data_memory"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/program_counter.v",[[[[[["program_counter",[[0,0],[5,2]],[[0,7],[0,22]],[],["module"]],[19,0]],[[["i_clk",[[7,8],[7,13]],[[7,8],[7,13]],["program_counter"],["port"]],["i_arst",[[2,4],[2,10]],[[2,4],[2,10]],["program_counter"],["port","i_clk"]],["i_next_addr",[[3,4],[3,15]],[[3,4],[3,15]],["program_counter"],["port","i_arst"]],["o_curr_addr",[[4,4],[4,15]],[[4,4],[4,15]],["program_counter"],["port","i_next_addr"]],["i_arst",[[8,8],[8,14]],[[8,8],[8,14]],["program_counter"],["port"]],["i_next_addr",[[9,8],[9,26]],[[9,15],[9,26]],["program_counter"],["port"]],["o_curr_addr",[[10,9],[10,31]],[[10,20],[10,31]],["program_counter"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/register_file.v",[[[[[["register_file",[[0,0],[10,2]],[[0,7],[0,20]],[],["module"]],[41,0]],[[["i_clk",[[12,8],[12,13]],[[12,8],[12,13]],["register_file"],["port"]],["i_we",[[2,4],[2,8]],[[2,4],[2,8]],["register_file"],["port","i_clk"]],["i_arst",[[3,4],[3,10]],[[3,4],[3,10]],["register_file"],["port","i_we"]],["i_addr_1",[[4,4],[4,12]],[[4,4],[4,12]],["register_file"],["port","i_arst"]],["i_addr_2",[[5,4],[5,12]],[[5,4],[5,12]],["register_file"],["port","i_addr_1"]],["i_addr_3",[[6,4],[6,12]],[[6,4],[6,12]],["register_file"],["port","i_addr_2"]],["i_wdata",[[7,4],[7,11]],[[7,4],[7,11]],["register_file"],["port","i_addr_3"]],["o_rdata_1",[[8,4],[8,13]],[[8,4],[8,13]],["register_file"],["port","i_wdata"]],["o_rdata_2",[[9,4],[9,13]],[[9,4],[9,13]],["register_file"],["port","o_rdata_1"]],["i_we",[[13,8],[13,12]],[[13,8],[13,12]],["register_file"],["port"]],["i_arst",[[14,8],[14,14]],[[14,8],[14,14]],["register_file"],["port"]],["i",[[15,2],[15,11]],[[15,10],[15,11]],["register_file"],["variable","integer"]],["i_addr_1",[[17,8],[17,22]],[[17,14],[17,22]],["register_file"],["port"]],["i_addr_2",[[18,8],[18,22]],[[18,14],[18,22]],["register_file"],["port"]],["i_addr_3",[[20,8],[20,22]],[[20,14],[20,22]],["register_file"],["port"]],["i_wdata",[[21,8],[21,22]],[[21,15],[21,22]],["register_file"],["port"]],["o_rdata_1",[[23,9],[23,25]],[[23,16],[23,25]],["register_file"],["port"]],["o_rdata_2",[[24,9],[24,25]],[[24,16],[24,25]],["register_file"],["port"]],["registers",[[26,2],[26,28]],[[26,13],[26,22]],["register_file"],["variable","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/rom.v",[[[[[["rom",[[5,0],[8,2]],[[5,7],[5,10]],[],["module"]],[36,0]],[[["i_addr",[[14,8],[14,31]],[[14,25],[14,31]],["rom"],["port"]],["o_data",[[7,4],[7,10]],[[7,4],[7,10]],["rom"],["port","i_addr"]],["DATA_WIDTH",[[9,2],[9,45]],[[9,12],[9,22]],["rom"],["parameter"]],["ROM_BLOCKS_NUM",[[10,2],[10,37]],[[10,12],[10,26]],["rom"],["parameter"]],["ROM_DEFLT_DATA",[[11,2],[11,65]],[[11,29],[11,43]],["rom"],["parameter"]],["ROM_END_ADDR",[[12,2],[12,59]],[[12,29],[12,41]],["rom"],["parameter"]],["o_data",[[15,9],[15,36]],[[15,30],[15,36]],["rom"],["port","reg"]],["rom_mem",[[17,2],[17,50]],[[17,23],[17,30]],["rom"],["variable","reg"]]]]]],null,null,null,[["ROM_FILE",[[1,0],[3,0]],[[1,8],[1,16]],["source.systemverilog"],["macro"]],["__ROM__",[[4,0],[5,0]],[[4,8],[4,15]],["source.systemverilog"],["macro"]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/sign_extender.v",[[[[[["sign_extender",[[0,0],[3,2]],[[0,7],[0,20]],[],["module"]],[16,0]],[[["i_input16",[[1,4],[1,13]],[[1,4],[1,13]],["sign_extender"],["port"]],["o_output32",[[2,4],[2,14]],[[2,4],[2,14]],["sign_extender"],["port","i_input16"]],["i_input16",[[5,8],[5,29]],[[5,20],[5,29]],["sign_extender"],["port","wire"]],["o_output32",[[6,9],[6,30]],[[6,20],[6,30]],["sign_extender"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/testbench.v",[[[[[["testbench",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[35,0]],[[["PERIOD",[[4,2],[4,24]],[[4,12],[4,18]],["testbench"],["parameter"]],["clock",[[6,2],[6,11]],[[6,6],[6,11]],["testbench"],["variable","reg"]],["reset",[[7,2],[7,11]],[[7,6],[7,11]],["testbench"],["variable","reg"]],["instr",[[8,2],[8,19]],[[8,14],[8,19]],["testbench"],["variable","wire"]],["cur_pc",[[9,2],[9,20]],[[9,14],[9,20]],["testbench"],["variable","wire"]],["next_pc",[[10,2],[10,21]],[[10,14],[10,21]],["testbench"],["variable","wire"]],["MIPS_inst",[[14,2],[20,3]],[[14,7],[14,16]],["testbench"],["instance","MIPS"]]]]]]],null,0]]]}