<?xml version="1.0" ?>
<mapping>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/conv_13/RefinementStage_block2_initial_conv2d/Conv2D" out_port_id="0"/>
		<IR id="166" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/conv_13/RefinementStage_block2_initial_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_10/backbone_convdw11_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="81" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_10/backbone_convdw11_sep_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/RefinementStage_block5_add/add" out_port_id="0"/>
		<IR id="228" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/RefinementStage_block5_add/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_14/RefinementStage_block2_truck1_relu/Relu" out_port_id="0"/>
		<IR id="174" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_14/RefinementStage_block2_truck1_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_8/backbone_convdw9_sep_conv2d/separable_conv2d" out_port_id="0"/>
		<IR id="65" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_8/backbone_convdw9_sep_conv2d/separable_conv2d" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_4/backbone_convdw5_relu/Relu" out_port_id="0"/>
		<IR id="40" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_4/backbone_convdw5_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_15/RefinementStage_block2_truck2_relu/Relu" out_port_id="0"/>
		<IR id="179" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_15/RefinementStage_block2_truck2_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_12/cpm_truck2_elu/Elu" out_port_id="0"/>
		<IR id="101" name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_12/cpm_truck2_elu/Elu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_20/RefinementStage_block4_truck1_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="202" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_20/RefinementStage_block4_truck1_bn/FusedBatchNormV3/mean/Fused_Mul_85958597_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_4/backbone_convdw5_sep_conv2d/separable_conv2d/depthwise" out_port_id="0"/>
		<IR id="35" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_4/backbone_convdw5_sep_conv2d/separable_conv2d/depthwise" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/conv_10/RefinementStage_block1_initial_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="149" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/conv_10/RefinementStage_block1_initial_bn/FusedBatchNormV3/mean/Fused_Mul_85558557_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_24/RefinementStage_block5_truck2_conv2d/Conv2D" out_port_id="0"/>
		<IR id="224" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_24/RefinementStage_block5_truck2_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/conv_10/RefinementStage_block1_initial_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="152" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/conv_10/RefinementStage_block1_initial_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/RefinementStage_block4_add/add" out_port_id="0"/>
		<IR id="212" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/RefinementStage_block4_add/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_12/RefinementStage_block1_truck2_conv2d/Conv2D" out_port_id="0"/>
		<IR id="160" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_12/RefinementStage_block1_truck2_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_27/RefinementStage_conv_conv2d/Conv2D" out_port_id="0"/>
		<IR id="240" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_27/RefinementStage_conv_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw/backbone_convdw1_sep_conv2d/separable_conv2d/depthwise" out_port_id="0"/>
		<IR id="7" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw/backbone_convdw1_sep_conv2d/separable_conv2d/depthwise" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_12/cpm_truck2_sep_conv2d/separable_conv2d" out_port_id="0"/>
		<IR id="98" name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_12/cpm_truck2_sep_conv2d/separable_conv2d" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_5/backbone_convdw6_relu/Relu" out_port_id="0"/>
		<IR id="47" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_5/backbone_convdw6_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_5/backbone_convdw6_sep_conv2d/separable_conv2d/ReadVariableOp_1" out_port_id="0"/>
		<IR id="43" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_5/backbone_convdw6_bn/FusedBatchNormV3/mean/Fused_Mul_85318533_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_3/conv_6/InitialStage_conv4_conv2d/Conv2D" out_port_id="0"/>
		<IR id="131" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_3/conv_6/InitialStage_conv4_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv/backbone_conv1_relu/Relu" out_port_id="0"/>
		<IR id="5" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv/backbone_conv1_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_11/cpm_truck1_sep_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="93" name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_11/cpm_truck1_sep_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_8/backbone_convdw9_sep_conv2d/separable_conv2d/ReadVariableOp" out_port_id="0"/>
		<IR id="62" name="1234612349_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_1/backbone_convdw2_sep_conv2d/separable_conv2d/ReadVariableOp_1" out_port_id="0"/>
		<IR id="15" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_1/backbone_convdw2_bn/FusedBatchNormV3/mean/Fused_Mul_85158517_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_14/RefinementStage_block2_truck1_conv2d/Conv2D" out_port_id="0"/>
		<IR id="171" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_14/RefinementStage_block2_truck1_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_3/backbone_convdw4_sep_conv2d/separable_conv2d/depthwise" out_port_id="0"/>
		<IR id="28" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_3/backbone_convdw4_sep_conv2d/separable_conv2d/depthwise" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv/backbone_conv1_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="1" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv/backbone_conv1_bn/FusedBatchNormV3/mean/Fused_Mul_85078509_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_5/backbone_convdw6_sep_conv2d/separable_conv2d/depthwise" out_port_id="0"/>
		<IR id="42" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_5/backbone_convdw6_sep_conv2d/separable_conv2d/depthwise" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_12/RefinementStage_block1_truck2_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="159" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_12/RefinementStage_block1_truck2_bn/FusedBatchNormV3/mean/Fused_Mul_85638565_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_1/cpm_align_relu/Relu" out_port_id="0"/>
		<IR id="87" name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_1/cpm_align_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/conv_22/RefinementStage_block5_initial_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="216" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/conv_22/RefinementStage_block5_initial_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_20/RefinementStage_block4_truck1_conv2d/Conv2D" out_port_id="0"/>
		<IR id="203" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_20/RefinementStage_block4_truck1_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_14/RefinementStage_block2_truck1_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="170" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_14/RefinementStage_block2_truck1_bn/FusedBatchNormV3/mean/Fused_Mul_85718573_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_4/conv_8/InitialStage_conv5_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="139" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_4/conv_8/InitialStage_conv5_conv2d/Conv2D/ReadVariableOp/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_2/cpm_cpm_conv2d/Conv2D" out_port_id="0"/>
		<IR id="111" name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_2/cpm_cpm_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/conv_19/RefinementStage_block4_initial_conv2d/Conv2D" out_port_id="0"/>
		<IR id="198" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/conv_19/RefinementStage_block4_initial_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_6/backbone_convdw7_sep_conv2d/separable_conv2d/ReadVariableOp" out_port_id="0"/>
		<IR id="48" name="1238212385_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/conv_16/RefinementStage_block3_initial_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="184" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/conv_16/RefinementStage_block3_initial_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw/backbone_convdw1_relu/Relu" out_port_id="0"/>
		<IR id="12" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw/backbone_convdw1_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_1/backbone_convdw2_relu/Relu" out_port_id="0"/>
		<IR id="19" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_1/backbone_convdw2_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_2/cpm_cpm_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="110" name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_2/cpm_cpm_conv2d/Conv2D/ReadVariableOp/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_3/conv_7/InitialStage_heat_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="135" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_3/conv_7/InitialStage_heat_conv2d/Conv2D/ReadVariableOp/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_17/RefinementStage_block3_truck1_conv2d/Conv2D" out_port_id="0"/>
		<IR id="187" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_17/RefinementStage_block3_truck1_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_2/backbone_convdw3_relu/Relu" out_port_id="0"/>
		<IR id="26" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_2/backbone_convdw3_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw/backbone_convdw1_sep_conv2d/separable_conv2d/ReadVariableOp_1" out_port_id="0"/>
		<IR id="8" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw/backbone_convdw1_bn/FusedBatchNormV3/mean/Fused_Mul_85118513_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_4/conv_9/InitialStage_paf_conv2d/Conv2D" out_port_id="0"/>
		<IR id="145" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_4/conv_9/InitialStage_paf_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_7/backbone_convdw8_relu/Relu" out_port_id="0"/>
		<IR id="61" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_7/backbone_convdw8_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_3/InitialStage_conv1_conv2d/Conv2D" out_port_id="0"/>
		<IR id="116" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_3/InitialStage_conv1_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_20/RefinementStage_block4_truck1_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="205" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_20/RefinementStage_block4_truck1_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_4/backbone_convdw5_sep_conv2d/separable_conv2d/ReadVariableOp_1" out_port_id="0"/>
		<IR id="36" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_4/backbone_convdw5_bn/FusedBatchNormV3/mean/Fused_Mul_85278529_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_10/backbone_convdw11_sep_conv2d/separable_conv2d/ReadVariableOp" out_port_id="0"/>
		<IR id="76" name="1236612369_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/conv_16/RefinementStage_block3_initial_conv2d/Conv2D" out_port_id="0"/>
		<IR id="182" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/conv_16/RefinementStage_block3_initial_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_2/backbone_convdw3_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="25" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_2/backbone_convdw3_sep_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/conv_10/RefinementStage_block1_initial_relu/Relu" out_port_id="0"/>
		<IR id="153" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/conv_10/RefinementStage_block1_initial_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_23/RefinementStage_block5_truck1_conv2d/Conv2D" out_port_id="0"/>
		<IR id="219" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_23/RefinementStage_block5_truck1_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_21/RefinementStage_block4_truck2_conv2d/Conv2D" out_port_id="0"/>
		<IR id="208" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_21/RefinementStage_block4_truck2_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_3/backbone_convdw4_relu/Relu" out_port_id="0"/>
		<IR id="33" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_3/backbone_convdw4_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_3/InitialStage_conv1_relu/Relu" out_port_id="0"/>
		<IR id="119" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_3/InitialStage_conv1_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_4/backbone_convdw5_sep_conv2d/separable_conv2d/ReadVariableOp" out_port_id="0"/>
		<IR id="34" name="1239012393_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/conv_22/RefinementStage_block5_initial_relu/Relu" out_port_id="0"/>
		<IR id="217" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/conv_22/RefinementStage_block5_initial_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_13/cpm_truck3_sep_conv2d/separable_conv2d/ReadVariableOp" out_port_id="0"/>
		<IR id="102" name="1235812361_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_15/RefinementStage_block2_truck2_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="175" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_15/RefinementStage_block2_truck2_bn/FusedBatchNormV3/mean/Fused_Mul_85758577_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_10/backbone_convdw11_relu/Relu" out_port_id="0"/>
		<IR id="82" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_10/backbone_convdw11_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_18/RefinementStage_block3_truck2_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="194" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_18/RefinementStage_block3_truck2_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/RefinementStage_block3_add/add" out_port_id="0"/>
		<IR id="196" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/RefinementStage_block3_add/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_12/cpm_truck2_sep_conv2d/separable_conv2d/depthwise" out_port_id="0"/>
		<IR id="96" name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_12/cpm_truck2_sep_conv2d/separable_conv2d/depthwise" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_21/RefinementStage_block4_truck2_relu/Relu" out_port_id="0"/>
		<IR id="211" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_21/RefinementStage_block4_truck2_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw/backbone_convdw1_sep_conv2d/separable_conv2d/ReadVariableOp" out_port_id="0"/>
		<IR id="6" name="1234212345_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_4/conv_8/InitialStage_conv5_relu/Relu" out_port_id="0"/>
		<IR id="143" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_4/conv_8/InitialStage_conv5_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_6/backbone_convdw7_sep_conv2d/separable_conv2d" out_port_id="0"/>
		<IR id="51" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_6/backbone_convdw7_sep_conv2d/separable_conv2d" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_10/backbone_convdw11_sep_conv2d/separable_conv2d" out_port_id="0"/>
		<IR id="79" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_10/backbone_convdw11_sep_conv2d/separable_conv2d" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_15/RefinementStage_block2_truck2_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="178" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_15/RefinementStage_block2_truck2_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/conv_22/RefinementStage_block5_initial_conv2d/Conv2D" out_port_id="0"/>
		<IR id="214" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/conv_22/RefinementStage_block5_initial_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_4/InitialStage_conv2_conv2d/Conv2D" out_port_id="0"/>
		<IR id="121" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_4/InitialStage_conv2_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_10/backbone_convdw11_sep_conv2d/separable_conv2d/ReadVariableOp_1" out_port_id="0"/>
		<IR id="78" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_10/backbone_convdw11_bn/FusedBatchNormV3/mean/Fused_Mul_85518553_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_27/RefinementStage_conv_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="239" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_27/RefinementStage_conv_conv2d/Conv2D/ReadVariableOp/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_4/conv_8/InitialStage_conv5_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="142" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_4/conv_8/InitialStage_conv5_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_7/backbone_convdw8_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="60" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_7/backbone_convdw8_sep_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_3/conv_6/InitialStage_conv4_relu/Relu" out_port_id="0"/>
		<IR id="134" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_3/conv_6/InitialStage_conv4_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_1/backbone_convdw2_sep_conv2d/separable_conv2d/depthwise" out_port_id="0"/>
		<IR id="14" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_1/backbone_convdw2_sep_conv2d/separable_conv2d/depthwise" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_3/backbone_convdw4_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="32" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_3/backbone_convdw4_sep_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_2/backbone_convdw3_sep_conv2d/separable_conv2d" out_port_id="0"/>
		<IR id="23" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_2/backbone_convdw3_sep_conv2d/separable_conv2d" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_12/cpm_truck2_sep_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="100" name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_12/cpm_truck2_sep_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_10/backbone_convdw11_sep_conv2d/separable_conv2d/depthwise" out_port_id="0"/>
		<IR id="77" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_10/backbone_convdw11_sep_conv2d/separable_conv2d/depthwise" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_9/backbone_convdw10_relu/Relu" out_port_id="0"/>
		<IR id="75" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_9/backbone_convdw10_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_25/RefinementStage_conv1_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="229" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_25/RefinementStage_conv1_conv2d/Conv2D/ReadVariableOp/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_11/cpm_truck1_sep_conv2d/separable_conv2d" out_port_id="0"/>
		<IR id="91" name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_11/cpm_truck1_sep_conv2d/separable_conv2d" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_25/RefinementStage_conv1_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="232" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_25/RefinementStage_conv1_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/conv_22/RefinementStage_block5_initial_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="213" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/conv_22/RefinementStage_block5_initial_bn/FusedBatchNormV3/mean/Fused_Mul_86038605_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/conv_19/RefinementStage_block4_initial_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="200" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/conv_19/RefinementStage_block4_initial_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw/backbone_convdw1_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="11" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw/backbone_convdw1_sep_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_9/backbone_convdw10_sep_conv2d/separable_conv2d/ReadVariableOp_1" out_port_id="0"/>
		<IR id="71" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_9/backbone_convdw10_bn/FusedBatchNormV3/mean/Fused_Mul_85478549_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_11/RefinementStage_block1_truck1_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="157" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_11/RefinementStage_block1_truck1_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/RefinementStage_block1_add/add" out_port_id="0"/>
		<IR id="164" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/RefinementStage_block1_add/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_3/conv_6/InitialStage_conv4_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="133" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_3/conv_6/InitialStage_conv4_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_18/RefinementStage_block3_truck2_conv2d/Conv2D" out_port_id="0"/>
		<IR id="192" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_18/RefinementStage_block3_truck2_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_21/RefinementStage_block4_truck2_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="210" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_21/RefinementStage_block4_truck2_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/conv_16/RefinementStage_block3_initial_relu/Relu" out_port_id="0"/>
		<IR id="185" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/conv_16/RefinementStage_block3_initial_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_9/backbone_convdw10_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="74" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_9/backbone_convdw10_sep_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_6/backbone_convdw7_sep_conv2d/separable_conv2d/BatchToSpaceND" out_port_id="0"/>
		<IR id="49" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_6/backbone_convdw7_sep_conv2d/separable_conv2d/depthwise" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_4/conv_8/InitialStage_conv5_conv2d/Conv2D" out_port_id="0"/>
		<IR id="140" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_4/conv_8/InitialStage_conv5_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_3/backbone_convdw4_sep_conv2d/separable_conv2d" out_port_id="0"/>
		<IR id="30" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_3/backbone_convdw4_sep_conv2d/separable_conv2d" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_11/cpm_truck1_sep_conv2d/separable_conv2d/depthwise" out_port_id="0"/>
		<IR id="89" name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_11/cpm_truck1_sep_conv2d/separable_conv2d/depthwise" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_4/backbone_convdw5_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="39" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_4/backbone_convdw5_sep_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_8/backbone_convdw9_sep_conv2d/separable_conv2d/ReadVariableOp_1" out_port_id="0"/>
		<IR id="64" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_8/backbone_convdw9_bn/FusedBatchNormV3/mean/Fused_Mul_85438545_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/conv_10/RefinementStage_block1_initial_conv2d/Conv2D" out_port_id="0"/>
		<IR id="150" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/conv_10/RefinementStage_block1_initial_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_13/cpm_truck3_sep_conv2d/separable_conv2d" out_port_id="0"/>
		<IR id="105" name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_13/cpm_truck3_sep_conv2d/separable_conv2d" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_3/backbone_convdw4_sep_conv2d/separable_conv2d/ReadVariableOp" out_port_id="0"/>
		<IR id="27" name="1235012353_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_6/backbone_convdw7_sep_conv2d/separable_conv2d/ReadVariableOp_1" out_port_id="0"/>
		<IR id="50" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_6/backbone_convdw7_bn/FusedBatchNormV3/mean/Fused_Mul_85358537_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_11/RefinementStage_block1_truck1_relu/Relu" out_port_id="0"/>
		<IR id="158" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_11/RefinementStage_block1_truck1_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_4/InitialStage_conv2_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="120" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_4/InitialStage_conv2_conv2d/Conv2D/ReadVariableOp/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/conv_13/RefinementStage_block2_initial_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="168" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/conv_13/RefinementStage_block2_initial_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/concatenate/concat" out_port_id="0"/>
		<IR id="148" name="StatefulPartitionedCall/light_weight_open_pose/concatenate/concat" out_port_id="3"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_26/RefinementStage_heat_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="234" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_26/RefinementStage_heat_conv2d/Conv2D/ReadVariableOp/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_8/backbone_convdw9_relu/Relu" out_port_id="0"/>
		<IR id="68" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_8/backbone_convdw9_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_25/RefinementStage_conv1_relu/Relu" out_port_id="0"/>
		<IR id="233" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_25/RefinementStage_conv1_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_24/RefinementStage_block5_truck2_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="223" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_24/RefinementStage_block5_truck2_bn/FusedBatchNormV3/mean/Fused_Mul_86118613_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_3/InitialStage_conv1_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="118" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_3/InitialStage_conv1_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_5/InitialStage_conv3_relu/Relu" out_port_id="0"/>
		<IR id="129" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_5/InitialStage_conv3_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_2/backbone_convdw3_sep_conv2d/separable_conv2d/ReadVariableOp_1" out_port_id="0"/>
		<IR id="22" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_2/backbone_convdw3_bn/FusedBatchNormV3/mean/Fused_Mul_85198521_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_5/InitialStage_conv3_conv2d/Conv2D" out_port_id="0"/>
		<IR id="126" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_5/InitialStage_conv3_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_11/cpm_truck1_sep_conv2d/separable_conv2d/ReadVariableOp" out_port_id="0"/>
		<IR id="88" name="1237412377_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_7/backbone_convdw8_sep_conv2d/separable_conv2d/depthwise" out_port_id="0"/>
		<IR id="56" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_7/backbone_convdw8_sep_conv2d/separable_conv2d/depthwise" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_15/RefinementStage_block2_truck2_conv2d/Conv2D" out_port_id="0"/>
		<IR id="176" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_15/RefinementStage_block2_truck2_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_4/InitialStage_conv2_relu/Relu" out_port_id="0"/>
		<IR id="124" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_4/InitialStage_conv2_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_21/RefinementStage_block4_truck2_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="207" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_21/RefinementStage_block4_truck2_bn/FusedBatchNormV3/mean/Fused_Mul_85998601_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_27/RefinementStage_conv_relu/Relu" out_port_id="0"/>
		<IR id="243" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_27/RefinementStage_conv_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/cpm_add/add" out_port_id="0"/>
		<IR id="109" name="StatefulPartitionedCall/light_weight_open_pose/cpm/cpm_add/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_4/conv_9/InitialStage_paf_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="144" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_4/conv_9/InitialStage_paf_conv2d/Conv2D/ReadVariableOp/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_1/cpm_align_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="86" name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_1/cpm_align_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="Identity_2" out_port_id="0"/>
		<IR id="237" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_26/RefinementStage_heat_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_210" out_port_id="0"/>
		<IR id="237" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_26/RefinementStage_heat_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity_2" out_port_id="0"/>
		<IR id="237" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_26/RefinementStage_heat_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_26/RefinementStage_heat_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="237" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_26/RefinementStage_heat_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_2/backbone_convdw3_sep_conv2d/separable_conv2d/depthwise" out_port_id="0"/>
		<IR id="21" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_2/backbone_convdw3_sep_conv2d/separable_conv2d/depthwise" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_24/RefinementStage_block5_truck2_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="226" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_24/RefinementStage_block5_truck2_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_12/RefinementStage_block1_truck2_relu/Relu" out_port_id="0"/>
		<IR id="163" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_12/RefinementStage_block1_truck2_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_18/RefinementStage_block3_truck2_relu/Relu" out_port_id="0"/>
		<IR id="195" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_18/RefinementStage_block3_truck2_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="Identity_3" out_port_id="0"/>
		<IR id="247" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_28/RefinementStage_paf_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_211" out_port_id="0"/>
		<IR id="247" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_28/RefinementStage_paf_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity_3" out_port_id="0"/>
		<IR id="247" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_28/RefinementStage_paf_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_28/RefinementStage_paf_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="247" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_28/RefinementStage_paf_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_5/backbone_convdw6_sep_conv2d/separable_conv2d" out_port_id="0"/>
		<IR id="44" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_5/backbone_convdw6_sep_conv2d/separable_conv2d" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv/backbone_conv1_conv2d/Conv2D" out_port_id="0"/>
		<IR id="2" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv/backbone_conv1_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_5/InitialStage_conv3_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="125" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_5/InitialStage_conv3_conv2d/Conv2D/ReadVariableOp/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_11/RefinementStage_block1_truck1_conv2d/Conv2D" out_port_id="0"/>
		<IR id="155" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_11/RefinementStage_block1_truck1_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_2/cpm_cpm_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="113" name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_2/cpm_cpm_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_5/backbone_convdw6_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="46" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_5/backbone_convdw6_sep_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_13/cpm_truck3_sep_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="107" name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_13/cpm_truck3_sep_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_17/RefinementStage_block3_truck1_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="189" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_17/RefinementStage_block3_truck1_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_7/backbone_convdw8_sep_conv2d/separable_conv2d" out_port_id="0"/>
		<IR id="58" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_7/backbone_convdw8_sep_conv2d/separable_conv2d" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_13/cpm_truck3_sep_conv2d/separable_conv2d/depthwise" out_port_id="0"/>
		<IR id="103" name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_13/cpm_truck3_sep_conv2d/separable_conv2d/depthwise" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_11/RefinementStage_block1_truck1_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="154" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_11/RefinementStage_block1_truck1_bn/FusedBatchNormV3/mean/Fused_Mul_85598561_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_24/RefinementStage_block5_truck2_relu/Relu" out_port_id="0"/>
		<IR id="227" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_24/RefinementStage_block5_truck2_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_1/backbone_convdw2_sep_conv2d/separable_conv2d" out_port_id="0"/>
		<IR id="16" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_1/backbone_convdw2_sep_conv2d/separable_conv2d" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_6/backbone_convdw7_relu/Relu" out_port_id="0"/>
		<IR id="54" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_6/backbone_convdw7_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/RefinementStage_block2_add/add" out_port_id="0"/>
		<IR id="180" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/RefinementStage_block2_add/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_7/backbone_convdw8_sep_conv2d/separable_conv2d/ReadVariableOp" out_port_id="0"/>
		<IR id="55" name="1236212365_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_28/RefinementStage_paf_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="244" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_28/RefinementStage_paf_conv2d/Conv2D/ReadVariableOp/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_9/backbone_convdw10_sep_conv2d/separable_conv2d/depthwise" out_port_id="0"/>
		<IR id="70" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_9/backbone_convdw10_sep_conv2d/separable_conv2d/depthwise" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_23/RefinementStage_block5_truck1_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="218" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_23/RefinementStage_block5_truck1_bn/FusedBatchNormV3/mean/Fused_Mul_86078609_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_11/cpm_truck1_elu/Elu" out_port_id="0"/>
		<IR id="94" name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_11/cpm_truck1_elu/Elu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_4/InitialStage_conv2_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="123" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_4/InitialStage_conv2_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_23/RefinementStage_block5_truck1_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="221" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_23/RefinementStage_block5_truck1_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_1/cpm_align_conv2d/Conv2D" out_port_id="0"/>
		<IR id="84" name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_1/cpm_align_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_3/conv_6/InitialStage_conv4_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="130" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_3/conv_6/InitialStage_conv4_conv2d/Conv2D/ReadVariableOp/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_9/backbone_convdw10_sep_conv2d/separable_conv2d" out_port_id="0"/>
		<IR id="72" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_9/backbone_convdw10_sep_conv2d/separable_conv2d" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_8/backbone_convdw9_sep_conv2d/separable_conv2d/depthwise" out_port_id="0"/>
		<IR id="63" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_8/backbone_convdw9_sep_conv2d/separable_conv2d/depthwise" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_20/RefinementStage_block4_truck1_relu/Relu" out_port_id="0"/>
		<IR id="206" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/sequential_8/conv_20/RefinementStage_block4_truck1_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_12/RefinementStage_block1_truck2_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="162" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block/sequential_5/conv_12/RefinementStage_block1_truck2_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_4/backbone_convdw5_sep_conv2d/separable_conv2d" out_port_id="0"/>
		<IR id="37" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_4/backbone_convdw5_sep_conv2d/separable_conv2d" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw/backbone_convdw1_sep_conv2d/separable_conv2d" out_port_id="0"/>
		<IR id="9" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw/backbone_convdw1_sep_conv2d/separable_conv2d" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_28/RefinementStage_paf_conv2d/Conv2D" out_port_id="0"/>
		<IR id="245" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_28/RefinementStage_paf_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/conv_19/RefinementStage_block4_initial_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="197" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/conv_19/RefinementStage_block4_initial_bn/FusedBatchNormV3/mean/Fused_Mul_85918593_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_3/backbone_convdw4_sep_conv2d/separable_conv2d/ReadVariableOp_1" out_port_id="0"/>
		<IR id="29" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_3/backbone_convdw4_bn/FusedBatchNormV3/mean/Fused_Mul_85238525_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" out_port_id="0"/>
		<IR id="0" name="input_1" out_port_id="0"/>
	</map>
	<map>
		<framework name="input_1" out_port_id="0"/>
		<IR id="0" name="input_1" out_port_id="0"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv/backbone_conv1_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="4" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv/backbone_conv1_bn/FusedBatchNormV3/variance/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_3/conv_7/InitialStage_heat_conv2d/Conv2D" out_port_id="0"/>
		<IR id="136" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_3/conv_7/InitialStage_heat_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_3/InitialStage_conv1_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="115" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_3/InitialStage_conv1_conv2d/Conv2D/ReadVariableOp/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_13/cpm_truck3_sep_conv2d/separable_conv2d/ReadVariableOp_1" out_port_id="0"/>
		<IR id="104" name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_13/cpm_truck3_sep_conv2d/separable_conv2d/ReadVariableOp_1/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_27/RefinementStage_conv_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="242" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_12/conv_27/RefinementStage_conv_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_11/cpm_truck1_sep_conv2d/separable_conv2d/ReadVariableOp_1" out_port_id="0"/>
		<IR id="90" name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_11/cpm_truck1_sep_conv2d/separable_conv2d/ReadVariableOp_1/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_5/backbone_convdw6_sep_conv2d/separable_conv2d/ReadVariableOp" out_port_id="0"/>
		<IR id="41" name="1237812381_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_9/backbone_convdw10_sep_conv2d/separable_conv2d/ReadVariableOp" out_port_id="0"/>
		<IR id="69" name="1237012373_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_7/backbone_convdw8_sep_conv2d/separable_conv2d/ReadVariableOp_1" out_port_id="0"/>
		<IR id="57" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_7/backbone_convdw8_bn/FusedBatchNormV3/mean/Fused_Mul_85398541_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_3/conv_7/InitialStage_heat_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="138" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_3/conv_7/InitialStage_heat_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/conv_13/RefinementStage_block2_initial_relu/Relu" out_port_id="0"/>
		<IR id="169" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/conv_13/RefinementStage_block2_initial_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_18/RefinementStage_block3_truck2_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="191" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_18/RefinementStage_block3_truck2_bn/FusedBatchNormV3/mean/Fused_Mul_85878589_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_1/cpm_align_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="83" name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_1/cpm_align_conv2d/Conv2D/ReadVariableOp/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_23/RefinementStage_block5_truck1_relu/Relu" out_port_id="0"/>
		<IR id="222" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_4/sequential_9/conv_23/RefinementStage_block5_truck1_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/conv_19/RefinementStage_block4_initial_relu/Relu" out_port_id="0"/>
		<IR id="201" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_3/conv_19/RefinementStage_block4_initial_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_2/cpm_cpm_relu/Relu" out_port_id="0"/>
		<IR id="114" name="StatefulPartitionedCall/light_weight_open_pose/cpm/conv_2/cpm_cpm_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_8/backbone_convdw9_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="67" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_8/backbone_convdw9_sep_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/conv_13/RefinementStage_block2_initial_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="165" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/conv_13/RefinementStage_block2_initial_bn/FusedBatchNormV3/mean/Fused_Mul_85678569_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_17/RefinementStage_block3_truck1_relu/Relu" out_port_id="0"/>
		<IR id="190" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_17/RefinementStage_block3_truck1_relu/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_26/RefinementStage_heat_conv2d/Conv2D" out_port_id="0"/>
		<IR id="235" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_26/RefinementStage_heat_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_5/InitialStage_conv3_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="128" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_2/conv_5/InitialStage_conv3_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/conv_16/RefinementStage_block3_initial_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="181" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/conv_16/RefinementStage_block3_initial_bn/FusedBatchNormV3/mean/Fused_Mul_85798581_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_12/cpm_truck2_sep_conv2d/separable_conv2d/ReadVariableOp" out_port_id="0"/>
		<IR id="95" name="1239412397_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_13/cpm_truck3_elu/Elu" out_port_id="0"/>
		<IR id="108" name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_13/cpm_truck3_elu/Elu" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_25/RefinementStage_conv1_conv2d/Conv2D" out_port_id="0"/>
		<IR id="230" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_11/conv_25/RefinementStage_conv1_conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_14/RefinementStage_block2_truck1_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="173" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_1/sequential_6/conv_14/RefinementStage_block2_truck1_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_1/backbone_convdw2_sep_conv2d/separable_conv2d/ReadVariableOp" out_port_id="0"/>
		<IR id="13" name="1238612389_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_17/RefinementStage_block3_truck1_conv2d/Conv2D/ReadVariableOp" out_port_id="0"/>
		<IR id="186" name="StatefulPartitionedCall/light_weight_open_pose/refinement_stage/sequential_10/refinement_block_2/sequential_7/conv_17/RefinementStage_block3_truck1_bn/FusedBatchNormV3/mean/Fused_Mul_85838585_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_12/cpm_truck2_sep_conv2d/separable_conv2d/ReadVariableOp_1" out_port_id="0"/>
		<IR id="97" name="StatefulPartitionedCall/light_weight_open_pose/cpm/sequential_1/conv_dw_12/cpm_truck2_sep_conv2d/separable_conv2d/ReadVariableOp_1/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_1/backbone_convdw2_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="18" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_1/backbone_convdw2_sep_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_4/conv_9/InitialStage_paf_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="147" name="StatefulPartitionedCall/light_weight_open_pose/initial_stage/sequential_4/conv_9/InitialStage_paf_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_6/backbone_convdw7_bn/FusedBatchNormV3" out_port_id="0"/>
		<IR id="53" name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_6/backbone_convdw7_sep_conv2d/BiasAdd/Add/Fused_Add_" out_port_id="2"/>
	</map>
	<map>
		<framework name="StatefulPartitionedCall/light_weight_open_pose/sequential/conv_dw_2/backbone_convdw3_sep_conv2d/separable_conv2d/ReadVariableOp" out_port_id="0"/>
		<IR id="20" name="1235412357_const" out_port_id="1"/>
	</map>
</mapping>
