---
name: Zheyu Yan
image: images/photo.jpg
role: pi
affiliation: Zhejiang University
links:
  github: mariusanje
---

**Email:**  yanzheyu at zju.edu.cn
**Office:** 254 Fitzpatrick

## Introduction
Zheyu is currently a Postdoctoral Researcher at the Department of Computer Science and Engineering at the University of Notre Dame. He received his Ph.D. from the University of Notre Dame in 2024, co-advised by Dr. Yiyu Shi and Dr. X. Sharon Hu. He received his B.S. from Zhejiang University, Hangzhou, China. 

His general research direction is hardware/software co-design for neuromorphic computing. His current interests are uncertainty modeling of non-volatile emerging device-based neural accelerators and achieving efficient DNN inference via co-design efforts.

## Education
Ph.D., Computer Science and Engineering, University of Notre Dame, IN, 2019 – present
B.S., Electronic Science and Technology, Zhejiang University, Hangzhou, 2019

## Awards

* William J. McCalla ICCAD Best Paper Award, 2023
* ICCAD Best Paper Nomination, 2024
* First place, the 31st ACM SIGDA University Demonstration at DAC 2021

## Selected Publications
### Journals
[J1] Zheyu Yan, Xiaobo Sharon Hu, and Yiyu Shi. “U-SWIM: Universal Selective Write-Verify for Computing-in-Memory Neural Accelerators.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2024).
1. Zheyu Yan, Xiaobo Sharon Hu, and Yiyu Shi. “Compute-in-Memory based Neural Network Accelerators for Safety-Critical Systems: Worst-Case Scenarios and Protections.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2024).
2. Weiwen Jiang, Qiuwen Lou, Zheyu Yan, Lei Yang, Jingtong Hu, X. Sharon Hu and Yiyu Shi, “Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators,” IEEE Transactions on Computers

### Conferences
1. Zheyu Yan, Yifan Qin, X. Sharon Hu and Yiyu Shi, “Improving Realistic Worst-Case Performance of NVCiM DNN Accelerators through Training with Right-Censored Gaussian Noise,” in Proc. of IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2023
2. Zheyu Yan, X. Sharon Hu and Yiyu Shi, “Computing-In-Memory Neural Network Accelerators for Safety-Critical Systems: Can Small Device Variations Be Disastrous?,” in Proc. of IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2022
3. Zheyu Yan, X. Sharon Hu and Yiyu Shi, “SWIM: Selective Write-Verify for Computing-in-Memory Neural Accelerator,” in Proc. of IEEE/ACM Design Automation Conference (DAC), 2022
4. Zheyu Yan, Weiwen Jiang, Xiaobo Sharon Hu, Yiyu Shi, “RADARS: Memory Efficient Reinforcement Learning Aided Differentiable Neural Architecture Search,” in Proc. of the Asia and South Pacific Design Automation Conference (ASP-DAC), 2022
5. Zheyu Yan, Yiyu Shi, Wang Liao, Masanori Hashimoto, Xichuan Zhou, Cheng Zhuo, “When Single Event Upset Meets Deep Neural Networks: Observations, Explorations, and Remedies” in Proc. of the Asia and South Pacific Design Automation Conference (ASP-DAC), 2020
6. Zheyu Yan, Da-Cheng Juan, X. Sharon Hu and Yiyu Shi, “Uncertainty Modeling of Emerging Device based Computing-in-Memory Neural Accelerators with Application to Neural Architecture Search,” in Proc. of the Asia and South Pacific Design Automation Conference (ASP-DAC), 2021 (Invited Paper)
7. Xuan Wang, Zheyu Yan, et al. “DASALS: Differentiable Architecture Search-Driven Approximate Logic Synthesis.” 2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD). IEEE, 2023.
8. Lei Yang, Weiwen Jiang, Zheyu Yan, Tushar Krishna, Hyouk Jun Kwon, Meng Li, Yiyu Shi, “Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks,” Design Automation Conference (DAC) 2020

### Book Chapters
1. Zheyu Yan, Xiaobo Sharon Hu, and Yiyu Shi. “On the Reliability of Computing-in-Memory Accelerators for Deep Neural Networks.” System Dependability and Analytics: Approaching System Dependability from Data, System and Analytics Perspectives. Cham: Springer International Publishing, 2022. 167-190.
2. Zheyu Yan, et al. “Hardware–Software Co-design of Deep Neural Architectures: From FPGAs and ASICs to Computing-in-Memories.” Embedded Machine Learning for Cyber-Physical, IoT, and Edge Computing: Software Optimizations and Hardware/Software Codesign. Cham: Springer Nature Switzerland, 2023. 271-301.
