// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package regblock_pkg;

    localparam REGBLOCK_DATA_WIDTH = 32;
    localparam REGBLOCK_MIN_ADDR_WIDTH = 8;
    localparam REGBLOCK_SIZE = 'h100;

    typedef struct {
        logic [31:0] value;
    } regblock__x__x__out_t;

    typedef struct {
        regblock__x__x__out_t x;
    } regblock__x__out_t;

    typedef struct {
        regblock__x__out_t x[64];
    } regblock__out_t;
endpackage
