

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sun Aug  4 11:15:41 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp2_ap_d2_r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  975957|  975957|  975957|  975957|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_conv_1_fu_595      |conv_1      |    2082|    2082|    2082|    2082|   none  |
        |grp_dense_out_fu_610   |dense_out   |    2414|    2414|    2414|    2414|   none  |
        |grp_conv_2_fu_622      |conv_2      |  792089|  792089|  792089|  792089|   none  |
        |grp_max_pool_1_fu_634  |max_pool_1  |   18421|   18421|   18421|   18421|   none  |
        |grp_max_pool_2_fu_642  |max_pool_2  |    7393|    7393|    7393|    7393|   none  |
        |grp_flat_fu_650        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1      |    1624|    1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1   |      56|      56|         2|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  140350|  140350|      2807|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    2800|    2800|         7|          -|          -|   400|    no    |
        |- DENSE_LOOP  |   10710|   10710|       357|          -|          -|    30|    no    |
        | + FLAT_LOOP  |     350|     350|         7|          -|          -|    50|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 27 
15 --> 16 22 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 15 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 14 
27 --> 40 28 
28 --> 29 35 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 28 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 27 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !35"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !41"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%conv_1_input_0_0 = alloca [100 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 44 'alloca' 'conv_1_input_0_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%conv_1_input_0_1 = alloca [90 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 45 'alloca' 'conv_1_input_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%conv_1_input_0_2 = alloca [90 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 46 'alloca' 'conv_1_input_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%conv_1_input_1_0 = alloca [90 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 47 'alloca' 'conv_1_input_1_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%conv_1_input_1_1 = alloca [81 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 48 'alloca' 'conv_1_input_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%conv_1_input_1_2 = alloca [81 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 49 'alloca' 'conv_1_input_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%conv_1_input_2_0 = alloca [90 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 50 'alloca' 'conv_1_input_2_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%conv_1_input_2_1 = alloca [81 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 51 'alloca' 'conv_1_input_2_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%conv_1_input_2_2 = alloca [81 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 52 'alloca' 'conv_1_input_2_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str236, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [9 x i8]* @p_str337, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "br label %1" [cnn/cnn.cpp:23]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %6 ]"   --->   Operation 57 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %6 ]"   --->   Operation 58 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%phi_mul7 = phi i11 [ 0, %0 ], [ %add_ln23, %6 ]" [cnn/cnn.cpp:23]   --->   Operation 59 'phi' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%phi_urem9 = phi i5 [ 0, %0 ], [ %select_ln23, %6 ]" [cnn/cnn.cpp:23]   --->   Operation 60 'phi' 'phi_urem9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 %phi_mul7, 43" [cnn/cnn.cpp:23]   --->   Operation 61 'add' 'add_ln23' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:23]   --->   Operation 62 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:23]   --->   Operation 64 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %meminst.preheader, label %2" [cnn/cnn.cpp:23]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.73ns)   --->   "%ix_in = add i10 28, %ix_in_0" [cnn/cnn.cpp:28]   --->   Operation 66 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i5 %phi_urem9 to i3" [cnn/cnn.cpp:27]   --->   Operation 67 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_26 = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %phi_mul7, i32 7, i32 10)" [cnn/cnn.cpp:27]   --->   Operation 68 'partselect' 'tmp_26' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i4 %tmp_26 to i8" [cnn/cnn.cpp:27]   --->   Operation 69 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_27 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_26, i3 0)" [cnn/cnn.cpp:27]   --->   Operation 70 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %tmp_27 to i8" [cnn/cnn.cpp:27]   --->   Operation 71 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_28 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_26, i1 false)" [cnn/cnn.cpp:27]   --->   Operation 72 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i5 %tmp_28 to i8" [cnn/cnn.cpp:27]   --->   Operation 73 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.87ns)   --->   "%add_ln27 = add i8 %zext_ln27_3, %zext_ln27_2" [cnn/cnn.cpp:27]   --->   Operation 74 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.87ns)   --->   "%add_ln27_1 = add i8 %zext_ln27_1, %zext_ln27_2" [cnn/cnn.cpp:27]   --->   Operation 75 'add' 'add_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.76ns)   --->   "br label %3" [cnn/cnn.cpp:25]   --->   Operation 76 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 77 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([100 x float]* %conv_1_input_0_0, [90 x float]* %conv_1_input_0_1, [90 x float]* %conv_1_input_0_2, [90 x float]* %conv_1_input_1_0, [81 x float]* %conv_1_input_1_1, [81 x float]* %conv_1_input_1_2, [90 x float]* %conv_1_input_2_0, [81 x float]* %conv_1_input_2_1, [81 x float]* %conv_1_input_2_2, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 77 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %2 ], [ %add_ln28, %5 ]" [cnn/cnn.cpp:28]   --->   Operation 78 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %2 ], [ %j_2, %5 ]"   --->   Operation 79 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %2 ], [ %add_ln27_4, %5 ]" [cnn/cnn.cpp:27]   --->   Operation 80 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%phi_urem = phi i5 [ 0, %2 ], [ %select_ln28, %5 ]" [cnn/cnn.cpp:28]   --->   Operation 81 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:25]   --->   Operation 82 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 83 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.78ns)   --->   "%j_2 = add i5 %j_0, 1" [cnn/cnn.cpp:25]   --->   Operation 84 'add' 'j_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %6, label %4" [cnn/cnn.cpp:25]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:27]   --->   Operation 86 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn/cnn.cpp:27]   --->   Operation 87 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 88 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 89 [1/1] (1.63ns)   --->   "%add_ln27_4 = add i11 43, %phi_mul" [cnn/cnn.cpp:27]   --->   Operation 89 'add' 'add_ln27_4' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_29 = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %phi_mul, i32 7, i32 10)" [cnn/cnn.cpp:27]   --->   Operation 90 'partselect' 'tmp_29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i4 %tmp_29 to i8" [cnn/cnn.cpp:27]   --->   Operation 91 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.91ns)   --->   "%add_ln27_2 = add i8 %zext_ln27_4, %add_ln27" [cnn/cnn.cpp:27]   --->   Operation 92 'add' 'add_ln27_2' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.91ns)   --->   "%add_ln27_3 = add i8 %zext_ln27_4, %add_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 93 'add' 'add_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.78ns)   --->   "%add_ln23_29 = add i5 %phi_urem9, 1" [cnn/cnn.cpp:23]   --->   Operation 94 'add' 'add_ln23_29' <Predicate = (icmp_ln25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.36ns)   --->   "%icmp_ln23_1 = icmp ult i5 %add_ln23_29, 3" [cnn/cnn.cpp:23]   --->   Operation 95 'icmp' 'icmp_ln23_1' <Predicate = (icmp_ln25)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.21ns)   --->   "%select_ln23 = select i1 %icmp_ln23_1, i5 %add_ln23_29, i5 0" [cnn/cnn.cpp:23]   --->   Operation 96 'select' 'select_ln23' <Predicate = (icmp_ln25)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br label %1" [cnn/cnn.cpp:23]   --->   Operation 97 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 98 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 98 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i5 %phi_urem to i3" [cnn/cnn.cpp:27]   --->   Operation 99 'trunc' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i8 %add_ln27_2 to i64" [cnn/cnn.cpp:27]   --->   Operation 100 'zext' 'zext_ln27_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%conv_1_input_0_0_a = getelementptr [100 x float]* %conv_1_input_0_0, i64 0, i64 %zext_ln27_5" [cnn/cnn.cpp:27]   --->   Operation 101 'getelementptr' 'conv_1_input_0_0_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i8 %add_ln27_3 to i64" [cnn/cnn.cpp:27]   --->   Operation 102 'zext' 'zext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%conv_1_input_0_1_a = getelementptr [90 x float]* %conv_1_input_0_1, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 103 'getelementptr' 'conv_1_input_0_1_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%conv_1_input_0_2_a = getelementptr [90 x float]* %conv_1_input_0_2, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 104 'getelementptr' 'conv_1_input_0_2_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%conv_1_input_1_0_a = getelementptr [90 x float]* %conv_1_input_1_0, i64 0, i64 %zext_ln27_5" [cnn/cnn.cpp:27]   --->   Operation 105 'getelementptr' 'conv_1_input_1_0_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%conv_1_input_1_1_a = getelementptr [81 x float]* %conv_1_input_1_1, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 106 'getelementptr' 'conv_1_input_1_1_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%conv_1_input_1_2_a = getelementptr [81 x float]* %conv_1_input_1_2, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 107 'getelementptr' 'conv_1_input_1_2_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%conv_1_input_2_0_a = getelementptr [90 x float]* %conv_1_input_2_0, i64 0, i64 %zext_ln27_5" [cnn/cnn.cpp:27]   --->   Operation 108 'getelementptr' 'conv_1_input_2_0_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%conv_1_input_2_1_a = getelementptr [81 x float]* %conv_1_input_2_1, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 109 'getelementptr' 'conv_1_input_2_1_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%conv_1_input_2_2_a = getelementptr [81 x float]* %conv_1_input_2_2, i64 0, i64 %zext_ln27_6" [cnn/cnn.cpp:27]   --->   Operation 110 'getelementptr' 'conv_1_input_2_2_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln27, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [cnn/cnn.cpp:27]   --->   Operation 111 'switch' <Predicate = true> <Delay = 1.13>
ST_4 : Operation 112 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln27_1, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]" [cnn/cnn.cpp:27]   --->   Operation 112 'switch' <Predicate = (trunc_ln27 == 1)> <Delay = 1.13>
ST_4 : Operation 113 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_1_1_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 113 'store' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "br label %branch118" [cnn/cnn.cpp:27]   --->   Operation 114 'br' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_1_0_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 115 'store' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br label %branch118" [cnn/cnn.cpp:27]   --->   Operation 116 'br' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_1_2_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 117 'store' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "br label %branch118" [cnn/cnn.cpp:27]   --->   Operation 118 'br' <Predicate = (trunc_ln27 == 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br label %5" [cnn/cnn.cpp:27]   --->   Operation 119 'br' <Predicate = (trunc_ln27 == 1)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln27_1, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]" [cnn/cnn.cpp:27]   --->   Operation 120 'switch' <Predicate = (trunc_ln27 == 0)> <Delay = 1.13>
ST_4 : Operation 121 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_1_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 121 'store' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "br label %branch012" [cnn/cnn.cpp:27]   --->   Operation 122 'br' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_0_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 123 'store' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "br label %branch012" [cnn/cnn.cpp:27]   --->   Operation 124 'br' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_2_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 125 'store' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "br label %branch012" [cnn/cnn.cpp:27]   --->   Operation 126 'br' <Predicate = (trunc_ln27 == 0 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "br label %5" [cnn/cnn.cpp:27]   --->   Operation 127 'br' <Predicate = (trunc_ln27 == 0)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln27_1, label %branch11 [
    i3 0, label %branch9
    i3 1, label %branch10
  ]" [cnn/cnn.cpp:27]   --->   Operation 128 'switch' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1)> <Delay = 1.13>
ST_4 : Operation 129 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_2_1_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 129 'store' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln27_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "br label %branch225" [cnn/cnn.cpp:27]   --->   Operation 130 'br' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_2_0_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 131 'store' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln27_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "br label %branch225" [cnn/cnn.cpp:27]   --->   Operation 132 'br' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_2_2_a, align 4" [cnn/cnn.cpp:27]   --->   Operation 133 'store' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "br label %branch225" [cnn/cnn.cpp:27]   --->   Operation 134 'br' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "br label %5" [cnn/cnn.cpp:27]   --->   Operation 135 'br' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (1.78ns)   --->   "%add_ln28_2 = add i5 %phi_urem, 1" [cnn/cnn.cpp:28]   --->   Operation 136 'add' 'add_ln28_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (1.36ns)   --->   "%icmp_ln28 = icmp ult i5 %add_ln28_2, 3" [cnn/cnn.cpp:28]   --->   Operation 137 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (1.21ns)   --->   "%select_ln28 = select i1 %icmp_ln28, i5 %add_ln28_2, i5 0" [cnn/cnn.cpp:28]   --->   Operation 138 'select' 'select_ln28' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:28]   --->   Operation 139 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "br label %3" [cnn/cnn.cpp:25]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 141 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([100 x float]* %conv_1_input_0_0, [90 x float]* %conv_1_input_0_1, [90 x float]* %conv_1_input_0_2, [90 x float]* %conv_1_input_1_0, [81 x float]* %conv_1_input_1_1, [81 x float]* %conv_1_input_1_2, [90 x float]* %conv_1_input_2_0, [81 x float]* %conv_1_input_2_1, [81 x float]* %conv_1_input_2_2, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 142 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 143 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 143 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 144 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 144 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 145 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 146 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 146 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 147 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 147 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 148 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 148 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 1.76>
ST_13 : Operation 149 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 149 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 150 [1/1] (1.76ns)   --->   "br label %7" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 150 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 11> <Delay = 1.82>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %meminst.preheader ], [ %i_1, %DENSE_LOOP_end ]"   --->   Operation 151 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0_i, -14" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 152 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 153 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i, 1" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 154 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_1.exit.preheader, label %DENSE_LOOP_begin" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str19) nounwind" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 156 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str19) nounwind" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 157 'specregionbegin' 'tmp_12_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0_i to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 158 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %i_0_i to i15" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 159 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (1.76ns)   --->   "br label %8" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 160 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_14 : Operation 161 [1/1] (1.76ns)   --->   "br label %dense_1.exit" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 161 'br' <Predicate = (icmp_ln9)> <Delay = 1.76>

State 15 <SV = 12> <Delay = 5.19>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ 0.000000e+00, %DENSE_LOOP_begin ], [ %sum, %9 ]"   --->   Operation 162 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ 0, %DENSE_LOOP_begin ], [ %j, %9 ]"   --->   Operation 163 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%phi_mul12 = phi i15 [ 0, %DENSE_LOOP_begin ], [ %add_ln14_4, %9 ]" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 164 'phi' 'phi_mul12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_i, -112" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 165 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 166 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (1.82ns)   --->   "%j = add i9 %j_0_i, 1" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 167 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %9" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %j_0_i to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 169 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (1.94ns)   --->   "%add_ln14_4 = add i15 %phi_mul12, 50" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 170 'add' 'add_ln14_4' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (1.94ns)   --->   "%add_ln14 = add i15 %zext_ln13, %phi_mul12" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 171 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i15 %add_ln14 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 172 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%dense_1_weights_addr = getelementptr [20000 x float]* @dense_1_weights, i64 0, i64 %zext_ln14_7" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 173 'getelementptr' 'dense_1_weights_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* @flat_array, i64 0, i64 %zext_ln14_5" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 174 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 175 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 175 'load' 'flat_array_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 176 [2/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 176 'load' 'dense_1_weights_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%dense_1_bias_addr = getelementptr inbounds [50 x float]* @dense_1_bias, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 177 'getelementptr' 'dense_1_bias_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 178 [2/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 178 'load' 'dense_1_bias_load' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 16 <SV = 13> <Delay = 15.6>
ST_16 : Operation 179 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 179 'load' 'flat_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 180 [1/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 180 'load' 'dense_1_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_16 : Operation 181 [2/2] (12.3ns)   --->   "%tmp_i = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 181 'fmul' 'tmp_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 12.3>
ST_17 : Operation 182 [1/2] (12.3ns)   --->   "%tmp_i = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 182 'fmul' 'tmp_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 10.5>
ST_18 : Operation 183 [4/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 183 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 10.5>
ST_19 : Operation 184 [3/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 184 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 10.5>
ST_20 : Operation 185 [2/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 185 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 10.5>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str120) nounwind" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 186 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 187 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "br label %8" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 13> <Delay = 13.7>
ST_22 : Operation 189 [1/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 189 'load' 'dense_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_22 : Operation 190 [4/4] (10.5ns)   --->   "%tmp_i_47 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 190 'fadd' 'tmp_i_47' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 10.5>
ST_23 : Operation 191 [3/4] (10.5ns)   --->   "%tmp_i_47 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 191 'fadd' 'tmp_i_47' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 10.5>
ST_24 : Operation 192 [2/4] (10.5ns)   --->   "%tmp_i_47 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 192 'fadd' 'tmp_i_47' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 15.9>
ST_25 : Operation 193 [1/4] (10.5ns)   --->   "%tmp_i_47 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 193 'fadd' 'tmp_i_47' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 194 [2/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i_47, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 194 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 17> <Delay = 9.66>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%dense_1_out_addr = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 195 'getelementptr' 'dense_1_out_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast float %tmp_i_47 to i32" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 196 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 197 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %bitcast_ln19 to i23" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 198 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp ne i8 %tmp, -1" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 199 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 200 [1/1] (2.44ns)   --->   "%icmp_ln19_1 = icmp eq i23 %trunc_ln19, 0" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 200 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %icmp_ln19_1, %icmp_ln19" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 201 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 202 [1/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i_47, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 202 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%and_ln19 = and i1 %or_ln19, %tmp_s" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 203 'and' 'and_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 204 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp_i_47" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 204 'select' 'select_ln19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 205 [1/1] (3.25ns)   --->   "store float %select_ln19, float* %dense_1_out_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 205 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str19, i32 %tmp_12_i) nounwind" [cnn/dense_1.cpp:22->cnn/cnn.cpp:58]   --->   Operation 206 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "br label %7" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 12> <Delay = 1.78>
ST_27 : Operation 208 [1/1] (0.00ns)   --->   "%i_0_i26 = phi i5 [ %i_2, %DENSE_LOOP_end1 ], [ 0, %dense_1.exit.preheader ]"   --->   Operation 208 'phi' 'i_0_i26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 209 [1/1] (1.36ns)   --->   "%icmp_ln9_1 = icmp eq i5 %i_0_i26, -2" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 209 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 210 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 211 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i26, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 211 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %dense_2.exit, label %DENSE_LOOP_begin1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str17) nounwind" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 213 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str17) nounwind" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 214 'specregionbegin' 'tmp_11_i' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i5 %i_0_i26 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 215 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i5 %i_0_i26 to i12" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 216 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 217 [1/1] (1.76ns)   --->   "br label %10" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 217 'br' <Predicate = (!icmp_ln9_1)> <Delay = 1.76>
ST_27 : Operation 218 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 218 'call' <Predicate = (icmp_ln9_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 13> <Delay = 7.04>
ST_28 : Operation 219 [1/1] (0.00ns)   --->   "%sum_0_i29 = phi float [ 0.000000e+00, %DENSE_LOOP_begin1 ], [ %sum_1, %11 ]"   --->   Operation 219 'phi' 'sum_0_i29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 220 [1/1] (0.00ns)   --->   "%j_0_i30 = phi i6 [ 0, %DENSE_LOOP_begin1 ], [ %j_1, %11 ]"   --->   Operation 220 'phi' 'j_0_i30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 221 [1/1] (1.42ns)   --->   "%icmp_ln13_1 = icmp eq i6 %j_0_i30, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 221 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 222 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 222 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 223 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j_0_i30, 1" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 223 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %DENSE_LOOP_end1, label %11" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i6 %j_0_i30 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 225 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_22 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0_i30, i5 0)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 226 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i11 %tmp_22 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 227 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_23 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0_i30, i1 false)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 228 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i7 %tmp_23 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 229 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i12 %zext_ln14_8, %zext_ln14_9" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 230 'sub' 'sub_ln14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 231 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln14_3 = add i12 %sub_ln14, %zext_ln13_3" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 231 'add' 'add_ln14_3' <Predicate = (!icmp_ln13_1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i12 %add_ln14_3 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 232 'sext' 'sext_ln14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 233 'getelementptr' 'dense_2_weights_addr' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 234 [1/1] (0.00ns)   --->   "%dense_1_out_addr_1 = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14_6" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 234 'getelementptr' 'dense_1_out_addr_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 235 [2/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 235 'load' 'dense_1_out_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_28 : Operation 236 [2/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 236 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_28 : Operation 237 [1/1] (0.00ns)   --->   "%dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 237 'getelementptr' 'dense_2_bias_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 238 [2/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 238 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 29 <SV = 14> <Delay = 15.6>
ST_29 : Operation 239 [1/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 239 'load' 'dense_1_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_29 : Operation 240 [1/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 240 'load' 'dense_2_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_29 : Operation 241 [2/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 241 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 12.3>
ST_30 : Operation 242 [1/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 242 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 10.5>
ST_31 : Operation 243 [4/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i29, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 243 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 17> <Delay = 10.5>
ST_32 : Operation 244 [3/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i29, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 244 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 18> <Delay = 10.5>
ST_33 : Operation 245 [2/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i29, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 245 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 19> <Delay = 10.5>
ST_34 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str118) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 246 'specloopname' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 247 [1/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i29, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 247 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 248 [1/1] (0.00ns)   --->   "br label %10" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 14> <Delay = 13.7>
ST_35 : Operation 249 [1/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 249 'load' 'dense_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_35 : Operation 250 [4/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i29, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 250 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 15> <Delay = 10.5>
ST_36 : Operation 251 [3/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i29, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 251 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 16> <Delay = 10.5>
ST_37 : Operation 252 [2/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i29, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 252 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 17> <Delay = 15.9>
ST_38 : Operation 253 [1/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i29, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 253 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 254 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 254 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 18> <Delay = 8.73>
ST_39 : Operation 255 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 255 'getelementptr' 'dense_2_out_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast float %tmp_i1 to i32" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 256 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19_1, i32 23, i32 30)" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 257 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i32 %bitcast_ln19_1 to i23" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 258 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 259 [1/1] (1.55ns)   --->   "%icmp_ln19_2 = icmp ne i8 %tmp_19, -1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 259 'icmp' 'icmp_ln19_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 260 [1/1] (2.44ns)   --->   "%icmp_ln19_3 = icmp eq i23 %trunc_ln19_1, 0" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 260 'icmp' 'icmp_ln19_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%or_ln19_1 = or i1 %icmp_ln19_3, %icmp_ln19_2" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 261 'or' 'or_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 262 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 262 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%and_ln19_1 = and i1 %or_ln19_1, %tmp_20" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 263 'and' 'and_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 264 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19_1 = select i1 %and_ln19_1, float 0.000000e+00, float %tmp_i1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 264 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 265 [1/1] (2.32ns)   --->   "store float %select_ln19_1, float* %dense_2_out_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 265 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_39 : Operation 266 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str17, i32 %tmp_11_i) nounwind" [cnn/dense_2.cpp:22->cnn/cnn.cpp:63]   --->   Operation 266 'specregionend' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 267 [1/1] (0.00ns)   --->   "br label %dense_1.exit" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 13> <Delay = 0.00>
ST_40 : Operation 268 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 268 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 269 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:67]   --->   Operation 269 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ conv_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_out_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000000000000000000]
conv_1_input_0_0     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_0_1     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_0_2     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_1_0     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_1_1     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_1_2     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_2_0     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_2_1     (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_2_2     (alloca           ) [ 00111100000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
br_ln23              (br               ) [ 01111000000000000000000000000000000000000]
ix_in_0              (phi              ) [ 00111000000000000000000000000000000000000]
i_0                  (phi              ) [ 00100000000000000000000000000000000000000]
phi_mul7             (phi              ) [ 00100000000000000000000000000000000000000]
phi_urem9            (phi              ) [ 00111000000000000000000000000000000000000]
add_ln23             (add              ) [ 01111000000000000000000000000000000000000]
icmp_ln23            (icmp             ) [ 00111000000000000000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000000000000000000]
i                    (add              ) [ 01111000000000000000000000000000000000000]
br_ln23              (br               ) [ 00000000000000000000000000000000000000000]
ix_in                (add              ) [ 01111000000000000000000000000000000000000]
trunc_ln27           (trunc            ) [ 00011000000000000000000000000000000000000]
tmp_26               (partselect       ) [ 00000000000000000000000000000000000000000]
zext_ln27_1          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_27               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27_2          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_28               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27_3          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln27             (add              ) [ 00011000000000000000000000000000000000000]
add_ln27_1           (add              ) [ 00011000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
ix_in_1              (phi              ) [ 00011000000000000000000000000000000000000]
j_0                  (phi              ) [ 00010000000000000000000000000000000000000]
phi_mul              (phi              ) [ 00010000000000000000000000000000000000000]
phi_urem             (phi              ) [ 00011000000000000000000000000000000000000]
icmp_ln25            (icmp             ) [ 00111000000000000000000000000000000000000]
empty_44             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j_2                  (add              ) [ 00111000000000000000000000000000000000000]
br_ln25              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln27            (zext             ) [ 00000000000000000000000000000000000000000]
cnn_input_addr       (getelementptr    ) [ 00001000000000000000000000000000000000000]
add_ln27_4           (add              ) [ 00111000000000000000000000000000000000000]
tmp_29               (partselect       ) [ 00000000000000000000000000000000000000000]
zext_ln27_4          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln27_2           (add              ) [ 00001000000000000000000000000000000000000]
add_ln27_3           (add              ) [ 00001000000000000000000000000000000000000]
add_ln23_29          (add              ) [ 00000000000000000000000000000000000000000]
icmp_ln23_1          (icmp             ) [ 00000000000000000000000000000000000000000]
select_ln23          (select           ) [ 01111000000000000000000000000000000000000]
br_ln23              (br               ) [ 01111000000000000000000000000000000000000]
cnn_input_load       (load             ) [ 00000000000000000000000000000000000000000]
trunc_ln27_1         (trunc            ) [ 00111000000000000000000000000000000000000]
zext_ln27_5          (zext             ) [ 00000000000000000000000000000000000000000]
conv_1_input_0_0_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
zext_ln27_6          (zext             ) [ 00000000000000000000000000000000000000000]
conv_1_input_0_1_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_0_2_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_1_0_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_1_1_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_1_2_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_2_0_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_2_1_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_2_2_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
add_ln28_2           (add              ) [ 00000000000000000000000000000000000000000]
icmp_ln28            (icmp             ) [ 00000000000000000000000000000000000000000]
select_ln28          (select           ) [ 00111000000000000000000000000000000000000]
add_ln28             (add              ) [ 00111000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
call_ln33            (call             ) [ 00000000000000000000000000000000000000000]
call_ln38            (call             ) [ 00000000000000000000000000000000000000000]
call_ln43            (call             ) [ 00000000000000000000000000000000000000000]
call_ln48            (call             ) [ 00000000000000000000000000000000000000000]
call_ln53            (call             ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000001111111111111100000000000000]
i_0_i                (phi              ) [ 00000000000000100000000000000000000000000]
icmp_ln9             (icmp             ) [ 00000000000000111111111111100000000000000]
empty_45             (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_1                  (add              ) [ 00000000000001111111111111100000000000000]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln9     (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_12_i             (specregionbegin  ) [ 00000000000000011111111111100000000000000]
zext_ln14            (zext             ) [ 00000000000000011111111111100000000000000]
zext_ln13            (zext             ) [ 00000000000000011111110000000000000000000]
br_ln13              (br               ) [ 00000000000000111111111111100000000000000]
br_ln9               (br               ) [ 00000000000000111111111111111111111111110]
sum_0_i              (phi              ) [ 00000000000000011111111111000000000000000]
j_0_i                (phi              ) [ 00000000000000010000000000000000000000000]
phi_mul12            (phi              ) [ 00000000000000010000000000000000000000000]
icmp_ln13            (icmp             ) [ 00000000000000111111111111100000000000000]
empty_46             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j                    (add              ) [ 00000000000000111111111111100000000000000]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14_5          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln14_4           (add              ) [ 00000000000000111111111111100000000000000]
add_ln14             (add              ) [ 00000000000000000000000000000000000000000]
zext_ln14_7          (zext             ) [ 00000000000000000000000000000000000000000]
dense_1_weights_addr (getelementptr    ) [ 00000000000000001000000000000000000000000]
flat_array_addr      (getelementptr    ) [ 00000000000000001000000000000000000000000]
dense_1_bias_addr    (getelementptr    ) [ 00000000000000000000001000000000000000000]
flat_array_load      (load             ) [ 00000000000000000100000000000000000000000]
dense_1_weights_load (load             ) [ 00000000000000000100000000000000000000000]
tmp_i                (fmul             ) [ 00000000000000000011110000000000000000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
sum                  (fadd             ) [ 00000000000000111111111111100000000000000]
br_ln13              (br               ) [ 00000000000000111111111111100000000000000]
dense_1_bias_load    (load             ) [ 00000000000000000000000111000000000000000]
tmp_i_47             (fadd             ) [ 00000000000000000000000000100000000000000]
dense_1_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19         (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19           (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19            (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_1          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19              (or               ) [ 00000000000000000000000000000000000000000]
tmp_s                (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19             (and              ) [ 00000000000000000000000000000000000000000]
select_ln19          (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
empty_48             (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000001111111111111100000000000000]
i_0_i26              (phi              ) [ 00000000000000000000000000010000000000000]
icmp_ln9_1           (icmp             ) [ 00000000000000000000000000011111111111110]
empty_49             (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_2                  (add              ) [ 00000000000000100000000000011111111111110]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln9     (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_11_i             (specregionbegin  ) [ 00000000000000000000000000001111111111110]
zext_ln14_4          (zext             ) [ 00000000000000000000000000001111111111110]
zext_ln13_3          (zext             ) [ 00000000000000000000000000001111111000000]
br_ln13              (br               ) [ 00000000000000000000000000011111111111110]
sum_0_i29            (phi              ) [ 00000000000000000000000000001111111111100]
j_0_i30              (phi              ) [ 00000000000000000000000000001000000000000]
icmp_ln13_1          (icmp             ) [ 00000000000000000000000000011111111111110]
empty_50             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j_1                  (add              ) [ 00000000000000000000000000011111111111110]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14_6          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_22               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_8          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_23               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_9          (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln14             (sub              ) [ 00000000000000000000000000000000000000000]
add_ln14_3           (add              ) [ 00000000000000000000000000000000000000000]
sext_ln14            (sext             ) [ 00000000000000000000000000000000000000000]
dense_2_weights_addr (getelementptr    ) [ 00000000000000000000000000000100000000000]
dense_1_out_addr_1   (getelementptr    ) [ 00000000000000000000000000000100000000000]
dense_2_bias_addr    (getelementptr    ) [ 00000000000000000000000000000000000100000]
dense_1_out_load     (load             ) [ 00000000000000000000000000000010000000000]
dense_2_weights_load (load             ) [ 00000000000000000000000000000010000000000]
tmp_7_i              (fmul             ) [ 00000000000000000000000000000001111000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
sum_1                (fadd             ) [ 00000000000000000000000000011111111111110]
br_ln13              (br               ) [ 00000000000000000000000000011111111111110]
dense_2_bias_load    (load             ) [ 00000000000000000000000000000000000011100]
tmp_i1               (fadd             ) [ 00000000000000000000000000000000000000010]
dense_2_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19_1       (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp_19               (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19_1         (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19_2          (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_3          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19_1            (or               ) [ 00000000000000000000000000000000000000000]
tmp_20               (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19_1           (and              ) [ 00000000000000000000000000000000000000000]
select_ln19_1        (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
empty_51             (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000000100000000000011111111111110]
call_ln66            (call             ) [ 00000000000000000000000000000000000000000]
ret_ln67             (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_2_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_2_bias">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_2_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="max_pool_2_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="flat_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_1_weights">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_1_bias">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_1_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_2_weights">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dense_2_bias">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dense_2_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dense_out_weights">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dense_out_bias">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="conv_1_input_0_0_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0_0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="conv_1_input_0_1_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="conv_1_input_0_2_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="conv_1_input_1_0_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_1_0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="conv_1_input_1_1_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_1_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv_1_input_1_2_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_1_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="conv_1_input_2_0_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_2_0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="conv_1_input_2_1_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_2_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv_1_input_2_2_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_2_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="cnn_input_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="conv_1_input_0_0_a_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_0_a/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="conv_1_input_0_1_a_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="0"/>
<pin id="219" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_1_a/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="conv_1_input_0_2_a_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_2_a/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="conv_1_input_1_0_a_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_1_0_a/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="conv_1_input_1_1_a_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_1_1_a/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="conv_1_input_1_2_a_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_1_2_a/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="conv_1_input_2_0_a_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="8" slack="0"/>
<pin id="249" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_2_0_a/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="conv_1_input_2_1_a_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_2_1_a/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="conv_1_input_2_2_a_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_2_2_a/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln27_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln27_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln27_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln27_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln27_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln27_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln27_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln27_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln27_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="dense_1_weights_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="15" slack="0"/>
<pin id="330" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_weights_addr/15 "/>
</bind>
</comp>

<comp id="333" class="1004" name="flat_array_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="9" slack="0"/>
<pin id="337" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/15 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_load/15 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="15" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_weights_load/15 "/>
</bind>
</comp>

<comp id="352" class="1004" name="dense_1_bias_addr_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="6" slack="1"/>
<pin id="356" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_bias_addr/15 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_bias_load/15 "/>
</bind>
</comp>

<comp id="365" class="1004" name="dense_1_out_addr_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="6"/>
<pin id="369" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr/26 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln17/26 dense_1_out_load/28 "/>
</bind>
</comp>

<comp id="378" class="1004" name="dense_2_weights_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="12" slack="0"/>
<pin id="382" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_weights_addr/28 "/>
</bind>
</comp>

<comp id="385" class="1004" name="dense_1_out_addr_1_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr_1/28 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_weights_load/28 "/>
</bind>
</comp>

<comp id="399" class="1004" name="dense_2_bias_addr_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="5" slack="1"/>
<pin id="403" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_addr/28 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_bias_load/28 "/>
</bind>
</comp>

<comp id="412" class="1004" name="dense_2_out_addr_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="5" slack="6"/>
<pin id="416" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_addr/39 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln17_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/39 "/>
</bind>
</comp>

<comp id="425" class="1005" name="ix_in_0_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="1"/>
<pin id="427" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="ix_in_0_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="10" slack="0"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="437" class="1005" name="i_0_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="1"/>
<pin id="439" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="441" class="1004" name="i_0_phi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="phi_mul7_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="1"/>
<pin id="450" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul7 (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="phi_mul7_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="11" slack="0"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul7/2 "/>
</bind>
</comp>

<comp id="459" class="1005" name="phi_urem9_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="1"/>
<pin id="461" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem9 (phireg) "/>
</bind>
</comp>

<comp id="463" class="1004" name="phi_urem9_phi_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="5" slack="1"/>
<pin id="467" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem9/2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="ix_in_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="1"/>
<pin id="473" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="474" class="1004" name="ix_in_1_phi_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="1"/>
<pin id="476" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="10" slack="1"/>
<pin id="478" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="482" class="1005" name="j_0_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="1"/>
<pin id="484" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="j_0_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="5" slack="0"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="493" class="1005" name="phi_mul_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="1"/>
<pin id="495" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="497" class="1004" name="phi_mul_phi_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="11" slack="0"/>
<pin id="501" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="504" class="1005" name="phi_urem_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="1"/>
<pin id="506" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="508" class="1004" name="phi_urem_phi_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="5" slack="1"/>
<pin id="512" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/3 "/>
</bind>
</comp>

<comp id="516" class="1005" name="i_0_i_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="1"/>
<pin id="518" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="i_0_i_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="6" slack="0"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/14 "/>
</bind>
</comp>

<comp id="527" class="1005" name="sum_0_i_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i (phireg) "/>
</bind>
</comp>

<comp id="531" class="1004" name="sum_0_i_phi_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="534" dir="0" index="2" bw="32" slack="1"/>
<pin id="535" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i/15 "/>
</bind>
</comp>

<comp id="539" class="1005" name="j_0_i_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="9" slack="1"/>
<pin id="541" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="543" class="1004" name="j_0_i_phi_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="2" bw="9" slack="0"/>
<pin id="547" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/15 "/>
</bind>
</comp>

<comp id="550" class="1005" name="phi_mul12_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="15" slack="1"/>
<pin id="552" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul12 (phireg) "/>
</bind>
</comp>

<comp id="554" class="1004" name="phi_mul12_phi_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="557" dir="0" index="2" bw="15" slack="0"/>
<pin id="558" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="559" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul12/15 "/>
</bind>
</comp>

<comp id="561" class="1005" name="i_0_i26_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="1"/>
<pin id="563" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i26 (phireg) "/>
</bind>
</comp>

<comp id="565" class="1004" name="i_0_i26_phi_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="0"/>
<pin id="567" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="568" dir="0" index="2" bw="1" slack="1"/>
<pin id="569" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i26/27 "/>
</bind>
</comp>

<comp id="572" class="1005" name="sum_0_i29_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i29 (phireg) "/>
</bind>
</comp>

<comp id="576" class="1004" name="sum_0_i29_phi_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="579" dir="0" index="2" bw="32" slack="1"/>
<pin id="580" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="581" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i29/28 "/>
</bind>
</comp>

<comp id="584" class="1005" name="j_0_i30_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="1"/>
<pin id="586" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i30 (phireg) "/>
</bind>
</comp>

<comp id="588" class="1004" name="j_0_i30_phi_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="591" dir="0" index="2" bw="6" slack="0"/>
<pin id="592" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="593" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i30/28 "/>
</bind>
</comp>

<comp id="595" class="1004" name="grp_conv_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="0" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="598" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="599" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="600" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="601" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="602" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="603" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="604" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="605" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="606" dir="0" index="10" bw="32" slack="0"/>
<pin id="607" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="grp_dense_out_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="0" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="0" index="2" bw="32" slack="0"/>
<pin id="614" dir="0" index="3" bw="32" slack="0"/>
<pin id="615" dir="0" index="4" bw="32" slack="0"/>
<pin id="616" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/27 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_conv_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="0" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="0" index="2" bw="32" slack="0"/>
<pin id="626" dir="0" index="3" bw="32" slack="0"/>
<pin id="627" dir="0" index="4" bw="32" slack="0"/>
<pin id="628" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/8 "/>
</bind>
</comp>

<comp id="634" class="1004" name="grp_max_pool_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="0" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="0" index="2" bw="32" slack="0"/>
<pin id="638" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_max_pool_2_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="0" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="0" index="2" bw="32" slack="0"/>
<pin id="646" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="grp_flat_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="0" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="0" index="2" bw="32" slack="0"/>
<pin id="654" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/12 "/>
</bind>
</comp>

<comp id="658" class="1004" name="grp_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/18 tmp_i_47/22 sum_1/31 tmp_i1/35 "/>
</bind>
</comp>

<comp id="666" class="1004" name="grp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i/16 tmp_7_i/29 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/25 tmp_20/38 "/>
</bind>
</comp>

<comp id="680" class="1005" name="reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_7_i "/>
</bind>
</comp>

<comp id="685" class="1005" name="reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum sum_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_47 tmp_i1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln23_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="11" slack="0"/>
<pin id="698" dir="0" index="1" bw="7" slack="0"/>
<pin id="699" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln23_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="0"/>
<pin id="704" dir="0" index="1" bw="3" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="i_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="ix_in_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="6" slack="0"/>
<pin id="716" dir="0" index="1" bw="10" slack="0"/>
<pin id="717" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="trunc_ln27_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="5" slack="0"/>
<pin id="722" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_26_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="4" slack="0"/>
<pin id="726" dir="0" index="1" bw="11" slack="0"/>
<pin id="727" dir="0" index="2" bw="4" slack="0"/>
<pin id="728" dir="0" index="3" bw="5" slack="0"/>
<pin id="729" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln27_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="4" slack="0"/>
<pin id="736" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_27_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="7" slack="0"/>
<pin id="740" dir="0" index="1" bw="4" slack="0"/>
<pin id="741" dir="0" index="2" bw="1" slack="0"/>
<pin id="742" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln27_2_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="7" slack="0"/>
<pin id="748" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_28_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="5" slack="0"/>
<pin id="752" dir="0" index="1" bw="4" slack="0"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln27_3_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="5" slack="0"/>
<pin id="760" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln27_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="0"/>
<pin id="764" dir="0" index="1" bw="7" slack="0"/>
<pin id="765" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln27_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="4" slack="0"/>
<pin id="770" dir="0" index="1" bw="7" slack="0"/>
<pin id="771" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="icmp_ln25_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="5" slack="0"/>
<pin id="776" dir="0" index="1" bw="3" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="j_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="5" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln27_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="10" slack="0"/>
<pin id="788" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln27_4_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="7" slack="0"/>
<pin id="793" dir="0" index="1" bw="11" slack="0"/>
<pin id="794" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_4/3 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_29_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="0"/>
<pin id="799" dir="0" index="1" bw="11" slack="0"/>
<pin id="800" dir="0" index="2" bw="4" slack="0"/>
<pin id="801" dir="0" index="3" bw="5" slack="0"/>
<pin id="802" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln27_4_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="4" slack="0"/>
<pin id="809" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_4/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="add_ln27_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="1"/>
<pin id="814" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln27_3_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="4" slack="0"/>
<pin id="818" dir="0" index="1" bw="8" slack="1"/>
<pin id="819" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_3/3 "/>
</bind>
</comp>

<comp id="821" class="1004" name="add_ln23_29_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="5" slack="1"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_29/3 "/>
</bind>
</comp>

<comp id="827" class="1004" name="icmp_ln23_1_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="5" slack="0"/>
<pin id="829" dir="0" index="1" bw="3" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/3 "/>
</bind>
</comp>

<comp id="833" class="1004" name="select_ln23_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="5" slack="0"/>
<pin id="836" dir="0" index="2" bw="1" slack="0"/>
<pin id="837" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/3 "/>
</bind>
</comp>

<comp id="841" class="1004" name="trunc_ln27_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="5" slack="1"/>
<pin id="843" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/4 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln27_5_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="1"/>
<pin id="847" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_5/4 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln27_6_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="1"/>
<pin id="853" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_6/4 "/>
</bind>
</comp>

<comp id="860" class="1004" name="add_ln28_2_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="5" slack="1"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/4 "/>
</bind>
</comp>

<comp id="866" class="1004" name="icmp_ln28_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="5" slack="0"/>
<pin id="868" dir="0" index="1" bw="3" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/4 "/>
</bind>
</comp>

<comp id="872" class="1004" name="select_ln28_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="5" slack="0"/>
<pin id="875" dir="0" index="2" bw="1" slack="0"/>
<pin id="876" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln28_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="10" slack="1"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="886" class="1004" name="icmp_ln9_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="6" slack="0"/>
<pin id="888" dir="0" index="1" bw="5" slack="0"/>
<pin id="889" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/14 "/>
</bind>
</comp>

<comp id="892" class="1004" name="i_1_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="6" slack="0"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/14 "/>
</bind>
</comp>

<comp id="898" class="1004" name="zext_ln14_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="6" slack="0"/>
<pin id="900" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/14 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln13_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="6" slack="0"/>
<pin id="904" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/14 "/>
</bind>
</comp>

<comp id="906" class="1004" name="icmp_ln13_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="9" slack="0"/>
<pin id="908" dir="0" index="1" bw="8" slack="0"/>
<pin id="909" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/15 "/>
</bind>
</comp>

<comp id="912" class="1004" name="j_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="9" slack="0"/>
<pin id="914" dir="0" index="1" bw="1" slack="0"/>
<pin id="915" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/15 "/>
</bind>
</comp>

<comp id="918" class="1004" name="zext_ln14_5_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="9" slack="0"/>
<pin id="920" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/15 "/>
</bind>
</comp>

<comp id="923" class="1004" name="add_ln14_4_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="15" slack="0"/>
<pin id="925" dir="0" index="1" bw="7" slack="0"/>
<pin id="926" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_4/15 "/>
</bind>
</comp>

<comp id="929" class="1004" name="add_ln14_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="6" slack="1"/>
<pin id="931" dir="0" index="1" bw="15" slack="0"/>
<pin id="932" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/15 "/>
</bind>
</comp>

<comp id="934" class="1004" name="zext_ln14_7_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="15" slack="0"/>
<pin id="936" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_7/15 "/>
</bind>
</comp>

<comp id="939" class="1004" name="bitcast_ln19_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/26 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="0"/>
<pin id="946" dir="0" index="2" bw="6" slack="0"/>
<pin id="947" dir="0" index="3" bw="6" slack="0"/>
<pin id="948" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/26 "/>
</bind>
</comp>

<comp id="953" class="1004" name="trunc_ln19_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="0"/>
<pin id="955" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/26 "/>
</bind>
</comp>

<comp id="957" class="1004" name="icmp_ln19_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/26 "/>
</bind>
</comp>

<comp id="963" class="1004" name="icmp_ln19_1_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="23" slack="0"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/26 "/>
</bind>
</comp>

<comp id="969" class="1004" name="or_ln19_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="1" slack="0"/>
<pin id="972" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/26 "/>
</bind>
</comp>

<comp id="975" class="1004" name="and_ln19_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/26 "/>
</bind>
</comp>

<comp id="981" class="1004" name="select_ln19_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="32" slack="0"/>
<pin id="984" dir="0" index="2" bw="32" slack="1"/>
<pin id="985" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/26 "/>
</bind>
</comp>

<comp id="990" class="1004" name="icmp_ln9_1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="5" slack="0"/>
<pin id="992" dir="0" index="1" bw="2" slack="0"/>
<pin id="993" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/27 "/>
</bind>
</comp>

<comp id="996" class="1004" name="i_2_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="5" slack="0"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/27 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="zext_ln14_4_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="5" slack="0"/>
<pin id="1004" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/27 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="zext_ln13_3_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="5" slack="0"/>
<pin id="1008" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/27 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="icmp_ln13_1_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="6" slack="0"/>
<pin id="1012" dir="0" index="1" bw="5" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/28 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="j_1_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="6" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/28 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="zext_ln14_6_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="6" slack="0"/>
<pin id="1024" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/28 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_22_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="11" slack="0"/>
<pin id="1029" dir="0" index="1" bw="6" slack="0"/>
<pin id="1030" dir="0" index="2" bw="1" slack="0"/>
<pin id="1031" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/28 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="zext_ln14_8_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="11" slack="0"/>
<pin id="1037" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_8/28 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_23_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="7" slack="0"/>
<pin id="1041" dir="0" index="1" bw="6" slack="0"/>
<pin id="1042" dir="0" index="2" bw="1" slack="0"/>
<pin id="1043" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/28 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="zext_ln14_9_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="7" slack="0"/>
<pin id="1049" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_9/28 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="sub_ln14_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="11" slack="0"/>
<pin id="1053" dir="0" index="1" bw="7" slack="0"/>
<pin id="1054" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14/28 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="add_ln14_3_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="12" slack="0"/>
<pin id="1059" dir="0" index="1" bw="5" slack="1"/>
<pin id="1060" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/28 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="sext_ln14_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="12" slack="0"/>
<pin id="1064" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/28 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="bitcast_ln19_1_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="1"/>
<pin id="1069" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/39 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_19_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="8" slack="0"/>
<pin id="1073" dir="0" index="1" bw="32" slack="0"/>
<pin id="1074" dir="0" index="2" bw="6" slack="0"/>
<pin id="1075" dir="0" index="3" bw="6" slack="0"/>
<pin id="1076" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/39 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="trunc_ln19_1_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="0"/>
<pin id="1083" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/39 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="icmp_ln19_2_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/39 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="icmp_ln19_3_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="23" slack="0"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_3/39 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="or_ln19_1_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/39 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="and_ln19_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19_1/39 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="select_ln19_1_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="32" slack="0"/>
<pin id="1112" dir="0" index="2" bw="32" slack="1"/>
<pin id="1113" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/39 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="add_ln23_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="11" slack="0"/>
<pin id="1120" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="i_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="5" slack="0"/>
<pin id="1128" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1131" class="1005" name="ix_in_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="10" slack="0"/>
<pin id="1133" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="1136" class="1005" name="trunc_ln27_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="3" slack="2"/>
<pin id="1138" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="add_ln27_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="1"/>
<pin id="1142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="add_ln27_1_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="8" slack="1"/>
<pin id="1147" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_1 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="j_2_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="5" slack="0"/>
<pin id="1155" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="cnn_input_addr_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="10" slack="1"/>
<pin id="1160" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="1163" class="1005" name="add_ln27_4_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="11" slack="0"/>
<pin id="1165" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln27_4 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="add_ln27_2_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="1"/>
<pin id="1170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_2 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="add_ln27_3_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="8" slack="1"/>
<pin id="1175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_3 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="select_ln23_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="5" slack="1"/>
<pin id="1180" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="select_ln28_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="5" slack="1"/>
<pin id="1188" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="add_ln28_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="10" slack="1"/>
<pin id="1193" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="i_1_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="6" slack="0"/>
<pin id="1201" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="zext_ln14_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="64" slack="1"/>
<pin id="1206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="zext_ln13_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="15" slack="1"/>
<pin id="1212" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="j_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="9" slack="0"/>
<pin id="1220" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1223" class="1005" name="add_ln14_4_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="15" slack="0"/>
<pin id="1225" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14_4 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="dense_1_weights_addr_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="15" slack="1"/>
<pin id="1230" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_addr "/>
</bind>
</comp>

<comp id="1233" class="1005" name="flat_array_addr_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="9" slack="1"/>
<pin id="1235" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_addr "/>
</bind>
</comp>

<comp id="1238" class="1005" name="dense_1_bias_addr_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="6" slack="1"/>
<pin id="1240" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_addr "/>
</bind>
</comp>

<comp id="1243" class="1005" name="flat_array_load_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="1"/>
<pin id="1245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_load "/>
</bind>
</comp>

<comp id="1248" class="1005" name="dense_1_weights_load_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="1"/>
<pin id="1250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_load "/>
</bind>
</comp>

<comp id="1253" class="1005" name="dense_1_bias_load_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="32" slack="1"/>
<pin id="1255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_load "/>
</bind>
</comp>

<comp id="1261" class="1005" name="i_2_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="5" slack="0"/>
<pin id="1263" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="zext_ln14_4_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="64" slack="1"/>
<pin id="1268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14_4 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="zext_ln13_3_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="12" slack="1"/>
<pin id="1274" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_3 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="j_1_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="6" slack="0"/>
<pin id="1282" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="dense_2_weights_addr_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="11" slack="1"/>
<pin id="1287" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_addr "/>
</bind>
</comp>

<comp id="1290" class="1005" name="dense_1_out_addr_1_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="6" slack="1"/>
<pin id="1292" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_addr_1 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="dense_2_bias_addr_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="5" slack="1"/>
<pin id="1297" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_addr "/>
</bind>
</comp>

<comp id="1300" class="1005" name="dense_1_out_load_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="32" slack="1"/>
<pin id="1302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_load "/>
</bind>
</comp>

<comp id="1305" class="1005" name="dense_2_weights_load_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="1"/>
<pin id="1307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_load "/>
</bind>
</comp>

<comp id="1310" class="1005" name="dense_2_bias_load_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="1"/>
<pin id="1312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="88" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="88" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="88" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="88" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="88" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="88" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="88" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="88" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="88" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="88" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="203" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="233" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="275"><net_src comp="203" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="227" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="282"><net_src comp="203" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="239" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="289"><net_src comp="203" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="215" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="296"><net_src comp="203" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="209" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="303"><net_src comp="203" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="221" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="310"><net_src comp="203" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="251" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="317"><net_src comp="203" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="245" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="324"><net_src comp="203" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="257" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="331"><net_src comp="18" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="88" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="16" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="88" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="333" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="326" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="20" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="88" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="352" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="370"><net_src comp="22" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="88" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="365" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="24" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="88" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="22" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="88" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="385" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="398"><net_src comp="378" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="88" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="399" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="28" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="88" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="412" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="54" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="429" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="440"><net_src comp="56" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="58" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="56" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="463" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="480"><net_src comp="425" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="474" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="485"><net_src comp="56" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="58" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="56" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="508" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="519"><net_src comp="104" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="118" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="537"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="531" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="542"><net_src comp="120" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="122" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="56" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="575"><net_src comp="118" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="582"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="576" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="587"><net_src comp="104" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="608"><net_src comp="86" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="609"><net_src comp="4" pin="0"/><net_sink comp="595" pin=10"/></net>

<net id="617"><net_src comp="152" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="2" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="30" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="620"><net_src comp="28" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="621"><net_src comp="32" pin="0"/><net_sink comp="610" pin=4"/></net>

<net id="629"><net_src comp="98" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="12" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="8" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="632"><net_src comp="6" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="633"><net_src comp="10" pin="0"/><net_sink comp="622" pin=4"/></net>

<net id="639"><net_src comp="96" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="6" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="4" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="647"><net_src comp="100" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="14" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="12" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="655"><net_src comp="102" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="16" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="14" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="527" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="359" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="664"><net_src comp="572" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="406" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="340" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="346" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="672"><net_src comp="372" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="393" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="678"><net_src comp="658" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="118" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="666" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="688"><net_src comp="658" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="694"><net_src comp="658" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="700"><net_src comp="452" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="60" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="441" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="62" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="441" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="68" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="70" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="429" pin="4"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="463" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="730"><net_src comp="72" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="452" pin="4"/><net_sink comp="724" pin=1"/></net>

<net id="732"><net_src comp="74" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="733"><net_src comp="76" pin="0"/><net_sink comp="724" pin=3"/></net>

<net id="737"><net_src comp="724" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="743"><net_src comp="78" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="724" pin="4"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="80" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="749"><net_src comp="738" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="755"><net_src comp="82" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="724" pin="4"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="84" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="761"><net_src comp="750" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="758" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="746" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="734" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="746" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="486" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="62" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="486" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="68" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="474" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="795"><net_src comp="60" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="497" pin="4"/><net_sink comp="791" pin=1"/></net>

<net id="803"><net_src comp="72" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="497" pin="4"/><net_sink comp="797" pin=1"/></net>

<net id="805"><net_src comp="74" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="806"><net_src comp="76" pin="0"/><net_sink comp="797" pin=3"/></net>

<net id="810"><net_src comp="797" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="815"><net_src comp="807" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="807" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="825"><net_src comp="459" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="68" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="821" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="90" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="838"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="821" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="56" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="844"><net_src comp="504" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="845" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="854"><net_src comp="851" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="857"><net_src comp="851" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="858"><net_src comp="851" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="859"><net_src comp="851" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="864"><net_src comp="504" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="68" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="860" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="90" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="877"><net_src comp="866" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="860" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="56" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="884"><net_src comp="471" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="94" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="520" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="106" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="520" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="110" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="901"><net_src comp="520" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="520" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="543" pin="4"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="124" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="543" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="128" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="921"><net_src comp="543" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="927"><net_src comp="554" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="130" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="554" pin="4"/><net_sink comp="929" pin=1"/></net>

<net id="937"><net_src comp="929" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="942"><net_src comp="691" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="949"><net_src comp="134" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="939" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="136" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="952"><net_src comp="138" pin="0"/><net_sink comp="943" pin=3"/></net>

<net id="956"><net_src comp="939" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="943" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="140" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="953" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="142" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="973"><net_src comp="963" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="957" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="979"><net_src comp="969" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="674" pin="2"/><net_sink comp="975" pin=1"/></net>

<net id="986"><net_src comp="975" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="118" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="988"><net_src comp="691" pin="1"/><net_sink comp="981" pin=2"/></net>

<net id="989"><net_src comp="981" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="994"><net_src comp="565" pin="4"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="146" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="565" pin="4"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="68" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="565" pin="4"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="565" pin="4"/><net_sink comp="1006" pin=0"/></net>

<net id="1014"><net_src comp="588" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="106" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="588" pin="4"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="110" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1025"><net_src comp="588" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1032"><net_src comp="154" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1033"><net_src comp="588" pin="4"/><net_sink comp="1027" pin=1"/></net>

<net id="1034"><net_src comp="56" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1038"><net_src comp="1027" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1044"><net_src comp="156" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="588" pin="4"/><net_sink comp="1039" pin=1"/></net>

<net id="1046"><net_src comp="84" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1050"><net_src comp="1039" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="1035" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1047" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1065"><net_src comp="1057" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1070"><net_src comp="691" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1077"><net_src comp="134" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="1067" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1079"><net_src comp="136" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1080"><net_src comp="138" pin="0"/><net_sink comp="1071" pin=3"/></net>

<net id="1084"><net_src comp="1067" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1089"><net_src comp="1071" pin="4"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="140" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="1081" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="142" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="1091" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1085" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1097" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="674" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1114"><net_src comp="1103" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1115"><net_src comp="118" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1116"><net_src comp="691" pin="1"/><net_sink comp="1109" pin=2"/></net>

<net id="1117"><net_src comp="1109" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="1121"><net_src comp="696" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1129"><net_src comp="708" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1134"><net_src comp="714" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1139"><net_src comp="720" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1143"><net_src comp="762" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1148"><net_src comp="768" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1156"><net_src comp="780" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1161"><net_src comp="196" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1166"><net_src comp="791" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="1171"><net_src comp="811" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1176"><net_src comp="816" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1181"><net_src comp="833" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1189"><net_src comp="872" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="1194"><net_src comp="880" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1202"><net_src comp="892" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="1207"><net_src comp="898" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1213"><net_src comp="902" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1221"><net_src comp="912" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1226"><net_src comp="923" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="1231"><net_src comp="326" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1236"><net_src comp="333" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1241"><net_src comp="352" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1246"><net_src comp="340" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1251"><net_src comp="346" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="1256"><net_src comp="359" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1264"><net_src comp="996" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="1269"><net_src comp="1002" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1275"><net_src comp="1006" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1283"><net_src comp="1016" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="1288"><net_src comp="378" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="1293"><net_src comp="385" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1298"><net_src comp="399" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1303"><net_src comp="372" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1308"><net_src comp="393" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="1313"><net_src comp="406" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="658" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {27 40 }
	Port: conv_1_out | {2 5 }
	Port: max_pool_1_out | {6 7 }
	Port: conv_2_out | {8 9 }
	Port: max_pool_2_out | {10 11 }
	Port: flat_array | {12 13 }
	Port: dense_1_out | {26 }
	Port: dense_2_out | {39 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_out | {6 7 }
	Port: cnn : max_pool_1_out | {8 9 }
	Port: cnn : conv_2_weights | {8 9 }
	Port: cnn : conv_2_bias | {8 9 }
	Port: cnn : conv_2_out | {10 11 }
	Port: cnn : max_pool_2_out | {12 13 }
	Port: cnn : flat_array | {15 16 }
	Port: cnn : dense_1_weights | {15 16 }
	Port: cnn : dense_1_bias | {15 22 }
	Port: cnn : dense_1_out | {28 29 }
	Port: cnn : dense_2_weights | {28 29 }
	Port: cnn : dense_2_bias | {28 35 }
	Port: cnn : dense_2_out | {27 40 }
	Port: cnn : dense_out_weights | {27 40 }
	Port: cnn : dense_out_bias | {27 40 }
  - Chain level:
	State 1
	State 2
		add_ln23 : 1
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		ix_in : 1
		trunc_ln27 : 1
		tmp_26 : 1
		zext_ln27_1 : 2
		tmp_27 : 2
		zext_ln27_2 : 3
		tmp_28 : 2
		zext_ln27_3 : 3
		add_ln27 : 4
		add_ln27_1 : 4
	State 3
		icmp_ln25 : 1
		j_2 : 1
		br_ln25 : 2
		zext_ln27 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
		add_ln27_4 : 1
		tmp_29 : 1
		zext_ln27_4 : 2
		add_ln27_2 : 3
		add_ln27_3 : 3
		icmp_ln23_1 : 1
		select_ln23 : 2
	State 4
		conv_1_input_0_0_a : 1
		conv_1_input_0_1_a : 1
		conv_1_input_0_2_a : 1
		conv_1_input_1_0_a : 1
		conv_1_input_1_1_a : 1
		conv_1_input_1_2_a : 1
		conv_1_input_2_0_a : 1
		conv_1_input_2_1_a : 1
		conv_1_input_2_2_a : 1
		switch_ln27 : 1
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		switch_ln27 : 1
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		switch_ln27 : 1
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		icmp_ln28 : 1
		select_ln28 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		icmp_ln9 : 1
		i_1 : 1
		br_ln9 : 2
		zext_ln14 : 1
		zext_ln13 : 1
	State 15
		icmp_ln13 : 1
		j : 1
		br_ln13 : 2
		zext_ln14_5 : 1
		add_ln14_4 : 1
		add_ln14 : 1
		zext_ln14_7 : 2
		dense_1_weights_addr : 3
		flat_array_addr : 2
		flat_array_load : 3
		dense_1_weights_load : 4
		dense_1_bias_load : 1
	State 16
		tmp_i : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp_i_47 : 1
	State 23
	State 24
	State 25
		tmp_s : 1
	State 26
		tmp : 1
		trunc_ln19 : 1
		icmp_ln19 : 2
		icmp_ln19_1 : 2
		or_ln19 : 3
		and_ln19 : 3
		select_ln19 : 3
		store_ln17 : 4
	State 27
		icmp_ln9_1 : 1
		i_2 : 1
		br_ln9 : 2
		zext_ln14_4 : 1
		zext_ln13_3 : 1
	State 28
		icmp_ln13_1 : 1
		j_1 : 1
		br_ln13 : 2
		zext_ln14_6 : 1
		tmp_22 : 1
		zext_ln14_8 : 2
		tmp_23 : 1
		zext_ln14_9 : 2
		sub_ln14 : 3
		add_ln14_3 : 4
		sext_ln14 : 5
		dense_2_weights_addr : 6
		dense_1_out_addr_1 : 2
		dense_1_out_load : 3
		dense_2_weights_load : 7
		dense_2_bias_load : 1
	State 29
		tmp_7_i : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		tmp_i1 : 1
	State 36
	State 37
	State 38
		tmp_20 : 1
	State 39
		tmp_19 : 1
		trunc_ln19_1 : 1
		icmp_ln19_2 : 2
		icmp_ln19_3 : 2
		or_ln19_1 : 3
		and_ln19_1 : 3
		select_ln19_1 : 3
		store_ln17 : 4
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_conv_1_fu_595   |    0    |    95   | 194.722 |  14811  |  18145  |    0    |
|          |  grp_dense_out_fu_610 |    0    |    14   | 17.8272 |   1763  |   3233  |    0    |
|   call   |   grp_conv_2_fu_622   |    0    |    5    | 21.2737 |   917   |   1466  |    0    |
|          | grp_max_pool_1_fu_634 |    0    |    0    |  8.845  |   296   |   631   |    0    |
|          | grp_max_pool_2_fu_642 |    0    |    0    |  7.076  |   279   |   591   |    0    |
|          |    grp_flat_fu_650    |    0    |    0    |  3.538  |   101   |   175   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |       grp_fu_658      |    0    |    2    |    0    |   227   |   403   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |       grp_fu_666      |    0    |    3    |    0    |   128   |   320   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |       grp_fu_674      |    0    |    0    |    0    |    66   |   239   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    add_ln23_fu_696    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        i_fu_708       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_714     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    add_ln27_fu_762    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln27_1_fu_768   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       j_2_fu_780      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln27_4_fu_791   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   add_ln27_2_fu_811   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln27_3_fu_816   |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |   add_ln23_29_fu_821  |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln28_2_fu_860   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln28_fu_880    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       i_1_fu_892      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        j_fu_912       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln14_4_fu_923   |    0    |    0    |    0    |    0    |    21   |    0    |
|          |    add_ln14_fu_929    |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       i_2_fu_996      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      j_1_fu_1016      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln14_3_fu_1057  |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_702   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln25_fu_774   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln23_1_fu_827  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln28_fu_866   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln9_fu_886    |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |    icmp_ln13_fu_906   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln19_fu_957   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln19_1_fu_963  |    0    |    0    |    0    |    0    |    18   |    0    |
|          |   icmp_ln9_1_fu_990   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln13_1_fu_1010  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln19_2_fu_1085  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln19_3_fu_1091  |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   select_ln23_fu_833  |    0    |    0    |    0    |    0    |    5    |    0    |
|  select  |   select_ln28_fu_872  |    0    |    0    |    0    |    0    |    5    |    0    |
|          |   select_ln19_fu_981  |    0    |    0    |    0    |    0    |    32   |    0    |
|          | select_ln19_1_fu_1109 |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    sub   |    sub_ln14_fu_1051   |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    or    |     or_ln19_fu_969    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   or_ln19_1_fu_1097   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    and   |    and_ln19_fu_975    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   and_ln19_1_fu_1103  |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   trunc_ln27_fu_720   |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |  trunc_ln27_1_fu_841  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln19_fu_953   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln19_1_fu_1081 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     tmp_26_fu_724     |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|     tmp_29_fu_797     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_fu_943      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_19_fu_1071    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   zext_ln27_1_fu_734  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_2_fu_746  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_3_fu_758  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln27_fu_786   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_4_fu_807  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_5_fu_845  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_6_fu_851  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln14_fu_898   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln13_fu_902   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_5_fu_918  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_7_fu_934  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_4_fu_1002  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln13_3_fu_1006  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_6_fu_1022  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_8_fu_1035  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_9_fu_1047  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     tmp_27_fu_738     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_28_fu_750     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_22_fu_1027    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_23_fu_1039    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   sext   |   sext_ln14_fu_1062   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |   119   | 253.282 |  18588  |  25733  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
| conv_1_input_0_0|    2   |    0   |    0   |    0   |
| conv_1_input_0_1|    2   |    0   |    0   |    0   |
| conv_1_input_0_2|    2   |    0   |    0   |    0   |
| conv_1_input_1_0|    2   |    0   |    0   |    0   |
| conv_1_input_1_1|    2   |    0   |    0   |    0   |
| conv_1_input_1_2|    2   |    0   |    0   |    0   |
| conv_1_input_2_0|    2   |    0   |    0   |    0   |
| conv_1_input_2_1|    2   |    0   |    0   |    0   |
| conv_1_input_2_2|    2   |    0   |    0   |    0   |
|    conv_1_out   |    8   |    0   |    0   |    0   |
|   conv_2_bias   |    0   |   32   |    8   |    -   |
|    conv_2_out   |    4   |    0   |    0   |    0   |
|  conv_2_weights |    2   |    0   |    0   |    -   |
|   dense_1_bias  |    1   |    0   |    0   |    -   |
|   dense_1_out   |    1   |    0   |    0   |    0   |
| dense_1_weights |   64   |    0   |    0   |    -   |
|   dense_2_bias  |    0   |   32   |   15   |    -   |
|   dense_2_out   |    0   |   64   |   15   |    0   |
| dense_2_weights |    4   |    0   |    0   |    -   |
|  dense_out_bias |    0   |   32   |    5   |    -   |
|dense_out_weights|    1   |    0   |    0   |    -   |
|    flat_array   |    1   |    0   |    0   |    0   |
|  max_pool_1_out |    2   |    0   |    0   |    0   |
|  max_pool_2_out |    1   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+
|      Total      |   107  |   160  |   43   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln14_4_reg_1223     |   15   |
|      add_ln23_reg_1118      |   11   |
|     add_ln27_1_reg_1145     |    8   |
|     add_ln27_2_reg_1168     |    8   |
|     add_ln27_3_reg_1173     |    8   |
|     add_ln27_4_reg_1163     |   11   |
|      add_ln27_reg_1140      |    8   |
|      add_ln28_reg_1191      |   10   |
|   cnn_input_addr_reg_1158   |   10   |
|  dense_1_bias_addr_reg_1238 |    6   |
|  dense_1_bias_load_reg_1253 |   32   |
| dense_1_out_addr_1_reg_1290 |    6   |
|  dense_1_out_load_reg_1300  |   32   |
|dense_1_weights_addr_reg_1228|   15   |
|dense_1_weights_load_reg_1248|   32   |
|  dense_2_bias_addr_reg_1295 |    5   |
|  dense_2_bias_load_reg_1310 |   32   |
|dense_2_weights_addr_reg_1285|   11   |
|dense_2_weights_load_reg_1305|   32   |
|   flat_array_addr_reg_1233  |    9   |
|   flat_array_load_reg_1243  |   32   |
|       i_0_i26_reg_561       |    5   |
|        i_0_i_reg_516        |    6   |
|         i_0_reg_437         |    5   |
|         i_1_reg_1199        |    6   |
|         i_2_reg_1261        |    5   |
|          i_reg_1126         |    5   |
|       ix_in_0_reg_425       |   10   |
|       ix_in_1_reg_471       |   10   |
|        ix_in_reg_1131       |   10   |
|       j_0_i30_reg_584       |    6   |
|        j_0_i_reg_539        |    9   |
|         j_0_reg_482         |    5   |
|         j_1_reg_1280        |    6   |
|         j_2_reg_1153        |    5   |
|          j_reg_1218         |    9   |
|      phi_mul12_reg_550      |   15   |
|       phi_mul7_reg_448      |   11   |
|       phi_mul_reg_493       |   11   |
|      phi_urem9_reg_459      |    5   |
|       phi_urem_reg_504      |    5   |
|           reg_680           |   32   |
|           reg_685           |   32   |
|           reg_691           |   32   |
|     select_ln23_reg_1178    |    5   |
|     select_ln28_reg_1186    |    5   |
|      sum_0_i29_reg_572      |   32   |
|       sum_0_i_reg_527       |   32   |
|     trunc_ln27_reg_1136     |    3   |
|     zext_ln13_3_reg_1272    |   12   |
|      zext_ln13_reg_1210     |   15   |
|     zext_ln14_4_reg_1266    |   64   |
|      zext_ln14_reg_1204     |   64   |
+-----------------------------+--------+
|            Total            |   810  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_203 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_340 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_346 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_359 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_372 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_393 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_406 |  p0  |   2  |   5  |   10   ||    9    |
|  ix_in_0_reg_425  |  p0  |   2  |  10  |   20   ||    9    |
| phi_urem9_reg_459 |  p0  |   2  |   5  |   10   ||    9    |
|  phi_urem_reg_504 |  p0  |   2  |   5  |   10   ||    9    |
|  sum_0_i_reg_527  |  p0  |   2  |  32  |   64   ||    9    |
| sum_0_i29_reg_572 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_658    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_658    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_666    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_666    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_674    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   842  ||  30.439 ||   201   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   119  |   253  |  18588 |  25733 |    0   |
|   Memory  |   107  |    -   |    -   |   160  |   43   |    0   |
|Multiplexer|    -   |    -   |   30   |    -   |   201  |    -   |
|  Register |    -   |    -   |    -   |   810  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   107  |   119  |   283  |  19558 |  25977 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
