// Seed: 1080073061
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_11;
  wire id_12;
  assign id_9 = id_6;
endmodule
module module_1 (
    output wand id_0
    , id_6,
    output supply1 id_1,
    output wire id_2
    , id_7,
    output wand id_3,
    input wand id_4
);
  tri id_8 = 1'd0 == 1;
  module_0(
      id_8, id_6, id_6, id_6, id_7, id_7, id_6, id_7, id_7, id_6
  );
endmodule
