
SIN_PWM_NUCLEOG474RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ea0  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000838  08007078  08007078  00008078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078b0  080078b0  00009020  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080078b0  080078b0  000088b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078b8  080078b8  00009020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078b8  080078b8  000088b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080078bc  080078bc  000088bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  080078c0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  20000020  080078e0  00009020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000238  080078e0  00009238  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018981  00000000  00000000  00009050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d77  00000000  00000000  000219d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001518  00000000  00000000  00024748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001051  00000000  00000000  00025c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029cfd  00000000  00000000  00026cb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019358  00000000  00000000  000509ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00115f95  00000000  00000000  00069d06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017fc9b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b58  00000000  00000000  0017fce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00185838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000020 	.word	0x20000020
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08007060 	.word	0x08007060

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000024 	.word	0x20000024
 8000214:	08007060 	.word	0x08007060

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2f>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009bc:	bf24      	itt	cs
 80009be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009c6:	d90d      	bls.n	80009e4 <__aeabi_d2f+0x30>
 80009c8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009dc:	bf08      	it	eq
 80009de:	f020 0001 	biceq.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009e8:	d121      	bne.n	8000a2e <__aeabi_d2f+0x7a>
 80009ea:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009ee:	bfbc      	itt	lt
 80009f0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	4770      	bxlt	lr
 80009f6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009fe:	f1c2 0218 	rsb	r2, r2, #24
 8000a02:	f1c2 0c20 	rsb	ip, r2, #32
 8000a06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	f040 0001 	orrne.w	r0, r0, #1
 8000a14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a20:	ea40 000c 	orr.w	r0, r0, ip
 8000a24:	fa23 f302 	lsr.w	r3, r3, r2
 8000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a2c:	e7cc      	b.n	80009c8 <__aeabi_d2f+0x14>
 8000a2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a32:	d107      	bne.n	8000a44 <__aeabi_d2f+0x90>
 8000a34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a38:	bf1e      	ittt	ne
 8000a3a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a3e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a42:	4770      	bxne	lr
 8000a44:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a48:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_uldivmod>:
 8000a54:	b953      	cbnz	r3, 8000a6c <__aeabi_uldivmod+0x18>
 8000a56:	b94a      	cbnz	r2, 8000a6c <__aeabi_uldivmod+0x18>
 8000a58:	2900      	cmp	r1, #0
 8000a5a:	bf08      	it	eq
 8000a5c:	2800      	cmpeq	r0, #0
 8000a5e:	bf1c      	itt	ne
 8000a60:	f04f 31ff 	movne.w	r1, #4294967295
 8000a64:	f04f 30ff 	movne.w	r0, #4294967295
 8000a68:	f000 b988 	b.w	8000d7c <__aeabi_idiv0>
 8000a6c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a74:	f000 f806 	bl	8000a84 <__udivmoddi4>
 8000a78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a80:	b004      	add	sp, #16
 8000a82:	4770      	bx	lr

08000a84 <__udivmoddi4>:
 8000a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a88:	9d08      	ldr	r5, [sp, #32]
 8000a8a:	468e      	mov	lr, r1
 8000a8c:	4604      	mov	r4, r0
 8000a8e:	4688      	mov	r8, r1
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d14a      	bne.n	8000b2a <__udivmoddi4+0xa6>
 8000a94:	428a      	cmp	r2, r1
 8000a96:	4617      	mov	r7, r2
 8000a98:	d962      	bls.n	8000b60 <__udivmoddi4+0xdc>
 8000a9a:	fab2 f682 	clz	r6, r2
 8000a9e:	b14e      	cbz	r6, 8000ab4 <__udivmoddi4+0x30>
 8000aa0:	f1c6 0320 	rsb	r3, r6, #32
 8000aa4:	fa01 f806 	lsl.w	r8, r1, r6
 8000aa8:	fa20 f303 	lsr.w	r3, r0, r3
 8000aac:	40b7      	lsls	r7, r6
 8000aae:	ea43 0808 	orr.w	r8, r3, r8
 8000ab2:	40b4      	lsls	r4, r6
 8000ab4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ab8:	fa1f fc87 	uxth.w	ip, r7
 8000abc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ac0:	0c23      	lsrs	r3, r4, #16
 8000ac2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ac6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000aca:	fb01 f20c 	mul.w	r2, r1, ip
 8000ace:	429a      	cmp	r2, r3
 8000ad0:	d909      	bls.n	8000ae6 <__udivmoddi4+0x62>
 8000ad2:	18fb      	adds	r3, r7, r3
 8000ad4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ad8:	f080 80ea 	bcs.w	8000cb0 <__udivmoddi4+0x22c>
 8000adc:	429a      	cmp	r2, r3
 8000ade:	f240 80e7 	bls.w	8000cb0 <__udivmoddi4+0x22c>
 8000ae2:	3902      	subs	r1, #2
 8000ae4:	443b      	add	r3, r7
 8000ae6:	1a9a      	subs	r2, r3, r2
 8000ae8:	b2a3      	uxth	r3, r4
 8000aea:	fbb2 f0fe 	udiv	r0, r2, lr
 8000aee:	fb0e 2210 	mls	r2, lr, r0, r2
 8000af2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000af6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000afa:	459c      	cmp	ip, r3
 8000afc:	d909      	bls.n	8000b12 <__udivmoddi4+0x8e>
 8000afe:	18fb      	adds	r3, r7, r3
 8000b00:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b04:	f080 80d6 	bcs.w	8000cb4 <__udivmoddi4+0x230>
 8000b08:	459c      	cmp	ip, r3
 8000b0a:	f240 80d3 	bls.w	8000cb4 <__udivmoddi4+0x230>
 8000b0e:	443b      	add	r3, r7
 8000b10:	3802      	subs	r0, #2
 8000b12:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b16:	eba3 030c 	sub.w	r3, r3, ip
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	b11d      	cbz	r5, 8000b26 <__udivmoddi4+0xa2>
 8000b1e:	40f3      	lsrs	r3, r6
 8000b20:	2200      	movs	r2, #0
 8000b22:	e9c5 3200 	strd	r3, r2, [r5]
 8000b26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b2a:	428b      	cmp	r3, r1
 8000b2c:	d905      	bls.n	8000b3a <__udivmoddi4+0xb6>
 8000b2e:	b10d      	cbz	r5, 8000b34 <__udivmoddi4+0xb0>
 8000b30:	e9c5 0100 	strd	r0, r1, [r5]
 8000b34:	2100      	movs	r1, #0
 8000b36:	4608      	mov	r0, r1
 8000b38:	e7f5      	b.n	8000b26 <__udivmoddi4+0xa2>
 8000b3a:	fab3 f183 	clz	r1, r3
 8000b3e:	2900      	cmp	r1, #0
 8000b40:	d146      	bne.n	8000bd0 <__udivmoddi4+0x14c>
 8000b42:	4573      	cmp	r3, lr
 8000b44:	d302      	bcc.n	8000b4c <__udivmoddi4+0xc8>
 8000b46:	4282      	cmp	r2, r0
 8000b48:	f200 8105 	bhi.w	8000d56 <__udivmoddi4+0x2d2>
 8000b4c:	1a84      	subs	r4, r0, r2
 8000b4e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b52:	2001      	movs	r0, #1
 8000b54:	4690      	mov	r8, r2
 8000b56:	2d00      	cmp	r5, #0
 8000b58:	d0e5      	beq.n	8000b26 <__udivmoddi4+0xa2>
 8000b5a:	e9c5 4800 	strd	r4, r8, [r5]
 8000b5e:	e7e2      	b.n	8000b26 <__udivmoddi4+0xa2>
 8000b60:	2a00      	cmp	r2, #0
 8000b62:	f000 8090 	beq.w	8000c86 <__udivmoddi4+0x202>
 8000b66:	fab2 f682 	clz	r6, r2
 8000b6a:	2e00      	cmp	r6, #0
 8000b6c:	f040 80a4 	bne.w	8000cb8 <__udivmoddi4+0x234>
 8000b70:	1a8a      	subs	r2, r1, r2
 8000b72:	0c03      	lsrs	r3, r0, #16
 8000b74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b78:	b280      	uxth	r0, r0
 8000b7a:	b2bc      	uxth	r4, r7
 8000b7c:	2101      	movs	r1, #1
 8000b7e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b82:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b8a:	fb04 f20c 	mul.w	r2, r4, ip
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	d907      	bls.n	8000ba2 <__udivmoddi4+0x11e>
 8000b92:	18fb      	adds	r3, r7, r3
 8000b94:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000b98:	d202      	bcs.n	8000ba0 <__udivmoddi4+0x11c>
 8000b9a:	429a      	cmp	r2, r3
 8000b9c:	f200 80e0 	bhi.w	8000d60 <__udivmoddi4+0x2dc>
 8000ba0:	46c4      	mov	ip, r8
 8000ba2:	1a9b      	subs	r3, r3, r2
 8000ba4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ba8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bac:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bb0:	fb02 f404 	mul.w	r4, r2, r4
 8000bb4:	429c      	cmp	r4, r3
 8000bb6:	d907      	bls.n	8000bc8 <__udivmoddi4+0x144>
 8000bb8:	18fb      	adds	r3, r7, r3
 8000bba:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bbe:	d202      	bcs.n	8000bc6 <__udivmoddi4+0x142>
 8000bc0:	429c      	cmp	r4, r3
 8000bc2:	f200 80ca 	bhi.w	8000d5a <__udivmoddi4+0x2d6>
 8000bc6:	4602      	mov	r2, r0
 8000bc8:	1b1b      	subs	r3, r3, r4
 8000bca:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bce:	e7a5      	b.n	8000b1c <__udivmoddi4+0x98>
 8000bd0:	f1c1 0620 	rsb	r6, r1, #32
 8000bd4:	408b      	lsls	r3, r1
 8000bd6:	fa22 f706 	lsr.w	r7, r2, r6
 8000bda:	431f      	orrs	r7, r3
 8000bdc:	fa0e f401 	lsl.w	r4, lr, r1
 8000be0:	fa20 f306 	lsr.w	r3, r0, r6
 8000be4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000be8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bec:	4323      	orrs	r3, r4
 8000bee:	fa00 f801 	lsl.w	r8, r0, r1
 8000bf2:	fa1f fc87 	uxth.w	ip, r7
 8000bf6:	fbbe f0f9 	udiv	r0, lr, r9
 8000bfa:	0c1c      	lsrs	r4, r3, #16
 8000bfc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c00:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c04:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c08:	45a6      	cmp	lr, r4
 8000c0a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c0e:	d909      	bls.n	8000c24 <__udivmoddi4+0x1a0>
 8000c10:	193c      	adds	r4, r7, r4
 8000c12:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c16:	f080 809c 	bcs.w	8000d52 <__udivmoddi4+0x2ce>
 8000c1a:	45a6      	cmp	lr, r4
 8000c1c:	f240 8099 	bls.w	8000d52 <__udivmoddi4+0x2ce>
 8000c20:	3802      	subs	r0, #2
 8000c22:	443c      	add	r4, r7
 8000c24:	eba4 040e 	sub.w	r4, r4, lr
 8000c28:	fa1f fe83 	uxth.w	lr, r3
 8000c2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c30:	fb09 4413 	mls	r4, r9, r3, r4
 8000c34:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c38:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c3c:	45a4      	cmp	ip, r4
 8000c3e:	d908      	bls.n	8000c52 <__udivmoddi4+0x1ce>
 8000c40:	193c      	adds	r4, r7, r4
 8000c42:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c46:	f080 8082 	bcs.w	8000d4e <__udivmoddi4+0x2ca>
 8000c4a:	45a4      	cmp	ip, r4
 8000c4c:	d97f      	bls.n	8000d4e <__udivmoddi4+0x2ca>
 8000c4e:	3b02      	subs	r3, #2
 8000c50:	443c      	add	r4, r7
 8000c52:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c56:	eba4 040c 	sub.w	r4, r4, ip
 8000c5a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c5e:	4564      	cmp	r4, ip
 8000c60:	4673      	mov	r3, lr
 8000c62:	46e1      	mov	r9, ip
 8000c64:	d362      	bcc.n	8000d2c <__udivmoddi4+0x2a8>
 8000c66:	d05f      	beq.n	8000d28 <__udivmoddi4+0x2a4>
 8000c68:	b15d      	cbz	r5, 8000c82 <__udivmoddi4+0x1fe>
 8000c6a:	ebb8 0203 	subs.w	r2, r8, r3
 8000c6e:	eb64 0409 	sbc.w	r4, r4, r9
 8000c72:	fa04 f606 	lsl.w	r6, r4, r6
 8000c76:	fa22 f301 	lsr.w	r3, r2, r1
 8000c7a:	431e      	orrs	r6, r3
 8000c7c:	40cc      	lsrs	r4, r1
 8000c7e:	e9c5 6400 	strd	r6, r4, [r5]
 8000c82:	2100      	movs	r1, #0
 8000c84:	e74f      	b.n	8000b26 <__udivmoddi4+0xa2>
 8000c86:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c8a:	0c01      	lsrs	r1, r0, #16
 8000c8c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c90:	b280      	uxth	r0, r0
 8000c92:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c96:	463b      	mov	r3, r7
 8000c98:	4638      	mov	r0, r7
 8000c9a:	463c      	mov	r4, r7
 8000c9c:	46b8      	mov	r8, r7
 8000c9e:	46be      	mov	lr, r7
 8000ca0:	2620      	movs	r6, #32
 8000ca2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ca6:	eba2 0208 	sub.w	r2, r2, r8
 8000caa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cae:	e766      	b.n	8000b7e <__udivmoddi4+0xfa>
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	e718      	b.n	8000ae6 <__udivmoddi4+0x62>
 8000cb4:	4610      	mov	r0, r2
 8000cb6:	e72c      	b.n	8000b12 <__udivmoddi4+0x8e>
 8000cb8:	f1c6 0220 	rsb	r2, r6, #32
 8000cbc:	fa2e f302 	lsr.w	r3, lr, r2
 8000cc0:	40b7      	lsls	r7, r6
 8000cc2:	40b1      	lsls	r1, r6
 8000cc4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	430a      	orrs	r2, r1
 8000cce:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cd2:	b2bc      	uxth	r4, r7
 8000cd4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cd8:	0c11      	lsrs	r1, r2, #16
 8000cda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cde:	fb08 f904 	mul.w	r9, r8, r4
 8000ce2:	40b0      	lsls	r0, r6
 8000ce4:	4589      	cmp	r9, r1
 8000ce6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cea:	b280      	uxth	r0, r0
 8000cec:	d93e      	bls.n	8000d6c <__udivmoddi4+0x2e8>
 8000cee:	1879      	adds	r1, r7, r1
 8000cf0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000cf4:	d201      	bcs.n	8000cfa <__udivmoddi4+0x276>
 8000cf6:	4589      	cmp	r9, r1
 8000cf8:	d81f      	bhi.n	8000d3a <__udivmoddi4+0x2b6>
 8000cfa:	eba1 0109 	sub.w	r1, r1, r9
 8000cfe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d02:	fb09 f804 	mul.w	r8, r9, r4
 8000d06:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d0a:	b292      	uxth	r2, r2
 8000d0c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d10:	4542      	cmp	r2, r8
 8000d12:	d229      	bcs.n	8000d68 <__udivmoddi4+0x2e4>
 8000d14:	18ba      	adds	r2, r7, r2
 8000d16:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d1a:	d2c4      	bcs.n	8000ca6 <__udivmoddi4+0x222>
 8000d1c:	4542      	cmp	r2, r8
 8000d1e:	d2c2      	bcs.n	8000ca6 <__udivmoddi4+0x222>
 8000d20:	f1a9 0102 	sub.w	r1, r9, #2
 8000d24:	443a      	add	r2, r7
 8000d26:	e7be      	b.n	8000ca6 <__udivmoddi4+0x222>
 8000d28:	45f0      	cmp	r8, lr
 8000d2a:	d29d      	bcs.n	8000c68 <__udivmoddi4+0x1e4>
 8000d2c:	ebbe 0302 	subs.w	r3, lr, r2
 8000d30:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d34:	3801      	subs	r0, #1
 8000d36:	46e1      	mov	r9, ip
 8000d38:	e796      	b.n	8000c68 <__udivmoddi4+0x1e4>
 8000d3a:	eba7 0909 	sub.w	r9, r7, r9
 8000d3e:	4449      	add	r1, r9
 8000d40:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d44:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d48:	fb09 f804 	mul.w	r8, r9, r4
 8000d4c:	e7db      	b.n	8000d06 <__udivmoddi4+0x282>
 8000d4e:	4673      	mov	r3, lr
 8000d50:	e77f      	b.n	8000c52 <__udivmoddi4+0x1ce>
 8000d52:	4650      	mov	r0, sl
 8000d54:	e766      	b.n	8000c24 <__udivmoddi4+0x1a0>
 8000d56:	4608      	mov	r0, r1
 8000d58:	e6fd      	b.n	8000b56 <__udivmoddi4+0xd2>
 8000d5a:	443b      	add	r3, r7
 8000d5c:	3a02      	subs	r2, #2
 8000d5e:	e733      	b.n	8000bc8 <__udivmoddi4+0x144>
 8000d60:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d64:	443b      	add	r3, r7
 8000d66:	e71c      	b.n	8000ba2 <__udivmoddi4+0x11e>
 8000d68:	4649      	mov	r1, r9
 8000d6a:	e79c      	b.n	8000ca6 <__udivmoddi4+0x222>
 8000d6c:	eba1 0109 	sub.w	r1, r1, r9
 8000d70:	46c4      	mov	ip, r8
 8000d72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d76:	fb09 f804 	mul.w	r8, r9, r4
 8000d7a:	e7c4      	b.n	8000d06 <__udivmoddi4+0x282>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <norm_angle_rad>:
#include "arm_math.h"
#include "math.h"
#include "FOC_MATH.h"

// normalizes angle to [0, 2PI) by +/- 2PI
void norm_angle_rad(float *theta) {
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
    while (*theta < 0) *theta += TWO_PI;
 8000d88:	e009      	b.n	8000d9e <norm_angle_rad+0x1e>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	edd3 7a00 	vldr	s15, [r3]
 8000d90:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8000de8 <norm_angle_rad+0x68>
 8000d94:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	edc3 7a00 	vstr	s15, [r3]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	edd3 7a00 	vldr	s15, [r3]
 8000da4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dac:	d4ed      	bmi.n	8000d8a <norm_angle_rad+0xa>
    while (*theta >= TWO_PI) *theta -= TWO_PI;
 8000dae:	e009      	b.n	8000dc4 <norm_angle_rad+0x44>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	edd3 7a00 	vldr	s15, [r3]
 8000db6:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000de8 <norm_angle_rad+0x68>
 8000dba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	edc3 7a00 	vstr	s15, [r3]
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	edd3 7a00 	vldr	s15, [r3]
 8000dca:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000de8 <norm_angle_rad+0x68>
 8000dce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dd6:	daeb      	bge.n	8000db0 <norm_angle_rad+0x30>
}
 8000dd8:	bf00      	nop
 8000dda:	bf00      	nop
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	40c90fdb 	.word	0x40c90fdb

08000dec <svpwm>:
}

// space vector pwm
void svpwm(float valpha, float vbeta, float vbus, uint32_t pwm_period,
            uint32_t *pwm_u, uint32_t *pwm_v, uint32_t *pwm_w)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b093      	sub	sp, #76	@ 0x4c
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	ed87 0a07 	vstr	s0, [r7, #28]
 8000df6:	edc7 0a06 	vstr	s1, [r7, #24]
 8000dfa:	ed87 1a05 	vstr	s2, [r7, #20]
 8000dfe:	6138      	str	r0, [r7, #16]
 8000e00:	60f9      	str	r1, [r7, #12]
 8000e02:	60ba      	str	r2, [r7, #8]
 8000e04:	607b      	str	r3, [r7, #4]
    // 1. normalize voltages to DC bus
    if (vbus == 0.0f) {
 8000e06:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e0a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e12:	d113      	bne.n	8000e3c <svpwm+0x50>
        if (pwm_u) *pwm_u = 0;
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d002      	beq.n	8000e20 <svpwm+0x34>
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]
        if (pwm_v) *pwm_v = 0;
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d002      	beq.n	8000e2c <svpwm+0x40>
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	2200      	movs	r2, #0
 8000e2a:	601a      	str	r2, [r3, #0]
        if (pwm_w) *pwm_w = 0;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	f000 827c 	beq.w	800132c <svpwm+0x540>
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2200      	movs	r2, #0
 8000e38:	601a      	str	r2, [r3, #0]
        return;
 8000e3a:	e277      	b.n	800132c <svpwm+0x540>
    }

    float alpha = valpha / vbus;
 8000e3c:	edd7 6a07 	vldr	s13, [r7, #28]
 8000e40:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e48:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float beta  = vbeta  / vbus;
 8000e4c:	edd7 6a06 	vldr	s13, [r7, #24]
 8000e50:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e58:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    // 2. determine sector
    uint8_t sector;
    if (beta >= 0.0f) {
 8000e5c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000e60:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e68:	db2c      	blt.n	8000ec4 <svpwm+0xd8>
        if (alpha >= 0.0f)
 8000e6a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000e6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e76:	db12      	blt.n	8000e9e <svpwm+0xb2>
            sector = (ONE_BY_SQRT3 * beta > alpha) ? 2 : 1;
 8000e78:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000e7c:	ed9f 7ae8 	vldr	s14, [pc, #928]	@ 8001220 <svpwm+0x434>
 8000e80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e84:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000e88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e90:	d501      	bpl.n	8000e96 <svpwm+0xaa>
 8000e92:	2302      	movs	r3, #2
 8000e94:	e000      	b.n	8000e98 <svpwm+0xac>
 8000e96:	2301      	movs	r3, #1
 8000e98:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000e9c:	e03e      	b.n	8000f1c <svpwm+0x130>
        else
            sector = (-ONE_BY_SQRT3 * beta > alpha) ? 3 : 2;
 8000e9e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000ea2:	ed9f 7ae0 	vldr	s14, [pc, #896]	@ 8001224 <svpwm+0x438>
 8000ea6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eaa:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000eae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eb6:	d501      	bpl.n	8000ebc <svpwm+0xd0>
 8000eb8:	2303      	movs	r3, #3
 8000eba:	e000      	b.n	8000ebe <svpwm+0xd2>
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000ec2:	e02b      	b.n	8000f1c <svpwm+0x130>
    } else {
        if (alpha >= 0.0f)
 8000ec4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000ec8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ed0:	db12      	blt.n	8000ef8 <svpwm+0x10c>
            sector = (-ONE_BY_SQRT3 * beta > alpha) ? 5 : 6;
 8000ed2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000ed6:	ed9f 7ad3 	vldr	s14, [pc, #844]	@ 8001224 <svpwm+0x438>
 8000eda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ede:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000ee2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eea:	d501      	bpl.n	8000ef0 <svpwm+0x104>
 8000eec:	2305      	movs	r3, #5
 8000eee:	e000      	b.n	8000ef2 <svpwm+0x106>
 8000ef0:	2306      	movs	r3, #6
 8000ef2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000ef6:	e011      	b.n	8000f1c <svpwm+0x130>
        else
            sector = (ONE_BY_SQRT3 * beta > alpha) ? 4 : 5;
 8000ef8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000efc:	ed9f 7ac8 	vldr	s14, [pc, #800]	@ 8001220 <svpwm+0x434>
 8000f00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f04:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000f08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f10:	d501      	bpl.n	8000f16 <svpwm+0x12a>
 8000f12:	2304      	movs	r3, #4
 8000f14:	e000      	b.n	8000f18 <svpwm+0x12c>
 8000f16:	2305      	movs	r3, #5
 8000f18:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    // 3. calcualte t1 and t2
    float pwm_period_f = (float)pwm_period;
 8000f1c:	693b      	ldr	r3, [r7, #16]
 8000f1e:	ee07 3a90 	vmov	s15, r3
 8000f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f26:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float T1 = 0.0f, T2 = 0.0f;
 8000f2a:	f04f 0300 	mov.w	r3, #0
 8000f2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8000f30:	f04f 0300 	mov.w	r3, #0
 8000f34:	63fb      	str	r3, [r7, #60]	@ 0x3c

    switch (sector) {
 8000f36:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000f3a:	3b01      	subs	r3, #1
 8000f3c:	2b05      	cmp	r3, #5
 8000f3e:	f200 80c9 	bhi.w	80010d4 <svpwm+0x2e8>
 8000f42:	a201      	add	r2, pc, #4	@ (adr r2, 8000f48 <svpwm+0x15c>)
 8000f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f48:	08000f61 	.word	0x08000f61
 8000f4c:	08000f9b 	.word	0x08000f9b
 8000f50:	08000fdd 	.word	0x08000fdd
 8000f54:	0800101b 	.word	0x0800101b
 8000f58:	08001055 	.word	0x08001055
 8000f5c:	0800109b 	.word	0x0800109b
        case 1:
            T1 = (alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 8000f60:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000f64:	ed9f 7aae 	vldr	s14, [pc, #696]	@ 8001220 <svpwm+0x434>
 8000f68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f6c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000f70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f74:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000f78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f7c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (TWO_BY_SQRT3 * beta) * pwm_period_f;
 8000f80:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000f84:	ed9f 7aa8 	vldr	s14, [pc, #672]	@ 8001228 <svpwm+0x43c>
 8000f88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f8c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000f90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f94:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 8000f98:	e0a2      	b.n	80010e0 <svpwm+0x2f4>
        case 2:
            T1 = (alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 8000f9a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000f9e:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8001220 <svpwm+0x434>
 8000fa2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fa6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000faa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fae:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fb6:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (-alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 8000fba:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000fbe:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 8001220 <svpwm+0x434>
 8000fc2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fc6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000fca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fce:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fd6:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 8000fda:	e081      	b.n	80010e0 <svpwm+0x2f4>
        case 3:
            T1 = (TWO_BY_SQRT3 * beta) * pwm_period_f;
 8000fdc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000fe0:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 8001228 <svpwm+0x43c>
 8000fe4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fe8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000fec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ff0:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (-alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 8000ff4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000ff8:	eeb1 7a67 	vneg.f32	s14, s15
 8000ffc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001000:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001220 <svpwm+0x434>
 8001004:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001008:	ee77 7a67 	vsub.f32	s15, s14, s15
 800100c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001010:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001014:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 8001018:	e062      	b.n	80010e0 <svpwm+0x2f4>
        case 4:
            T1 = (-alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 800101a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800101e:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8001220 <svpwm+0x434>
 8001022:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001026:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800102a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800102e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001032:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001036:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (-TWO_BY_SQRT3 * beta) * pwm_period_f;
 800103a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800103e:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 800122c <svpwm+0x440>
 8001042:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001046:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800104a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800104e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 8001052:	e045      	b.n	80010e0 <svpwm+0x2f4>
        case 5:
            T1 = (-alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 8001054:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001058:	eeb1 7a67 	vneg.f32	s14, s15
 800105c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001060:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8001220 <svpwm+0x434>
 8001064:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001068:	ee77 7a67 	vsub.f32	s15, s14, s15
 800106c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001070:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001074:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (alpha - ONE_BY_SQRT3 * beta) * pwm_period_f;
 8001078:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800107c:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8001220 <svpwm+0x434>
 8001080:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001084:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001088:	ee77 7a67 	vsub.f32	s15, s14, s15
 800108c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001090:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001094:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 8001098:	e022      	b.n	80010e0 <svpwm+0x2f4>
        case 6:
            T1 = (-TWO_BY_SQRT3 * beta) * pwm_period_f;
 800109a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800109e:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 800122c <svpwm+0x440>
 80010a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010a6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80010aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ae:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            T2 = (alpha + ONE_BY_SQRT3 * beta) * pwm_period_f;
 80010b2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80010b6:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001220 <svpwm+0x434>
 80010ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010be:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80010c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010c6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80010ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ce:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            break;
 80010d2:	e005      	b.n	80010e0 <svpwm+0x2f4>
        default:
            T1 = T2 = 0.0f;
 80010d4:	f04f 0300 	mov.w	r3, #0
 80010d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80010da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010dc:	643b      	str	r3, [r7, #64]	@ 0x40
            break;
 80010de:	bf00      	nop
    }

    // 4. phase timings
    float T0 = pwm_period_f - (T1 + T2);
 80010e0:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80010e4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80010e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ec:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80010f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010f4:	edc7 7a08 	vstr	s15, [r7, #32]
    float TA, TB, TC;

    switch (sector) {
 80010f8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80010fc:	3b01      	subs	r3, #1
 80010fe:	2b05      	cmp	r3, #5
 8001100:	f200 80af 	bhi.w	8001262 <svpwm+0x476>
 8001104:	a201      	add	r2, pc, #4	@ (adr r2, 800110c <svpwm+0x320>)
 8001106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800110a:	bf00      	nop
 800110c:	08001125 	.word	0x08001125
 8001110:	08001157 	.word	0x08001157
 8001114:	08001189 	.word	0x08001189
 8001118:	080011bb 	.word	0x080011bb
 800111c:	080011ed 	.word	0x080011ed
 8001120:	08001231 	.word	0x08001231
        case 1: TA = 0.5f * T0; TB = TA + T1; TC = TB + T2; break;
 8001124:	edd7 7a08 	vldr	s15, [r7, #32]
 8001128:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800112c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001130:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 8001134:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001138:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800113c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001140:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001144:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001148:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800114c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001150:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001154:	e092      	b.n	800127c <svpwm+0x490>
        case 2: TB = 0.5f * T0; TA = TB + T2; TC = TA + T1; break;
 8001156:	edd7 7a08 	vldr	s15, [r7, #32]
 800115a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800115e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001162:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001166:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800116a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800116e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001172:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 8001176:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800117a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800117e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001182:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001186:	e079      	b.n	800127c <svpwm+0x490>
        case 3: TB = 0.5f * T0; TC = TB + T1; TA = TC + T2; break;
 8001188:	edd7 7a08 	vldr	s15, [r7, #32]
 800118c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001190:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001194:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001198:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800119c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80011a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011a4:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 80011a8:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80011ac:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80011b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011b4:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 80011b8:	e060      	b.n	800127c <svpwm+0x490>
        case 4: TC = 0.5f * T0; TB = TC + T2; TA = TB + T1; break;
 80011ba:	edd7 7a08 	vldr	s15, [r7, #32]
 80011be:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80011c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011c6:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 80011ca:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80011ce:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80011d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 80011da:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80011de:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80011e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011e6:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 80011ea:	e047      	b.n	800127c <svpwm+0x490>
        case 5: TC = 0.5f * T0; TA = TC + T1; TB = TA + T2; break;
 80011ec:	edd7 7a08 	vldr	s15, [r7, #32]
 80011f0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80011f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011f8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 80011fc:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001200:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001204:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001208:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 800120c:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001210:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001214:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001218:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 800121c:	e02e      	b.n	800127c <svpwm+0x490>
 800121e:	bf00      	nop
 8001220:	3f13cd3a 	.word	0x3f13cd3a
 8001224:	bf13cd3a 	.word	0xbf13cd3a
 8001228:	3f93cd3a 	.word	0x3f93cd3a
 800122c:	bf93cd3a 	.word	0xbf93cd3a
        case 6: TA = 0.5f * T0; TC = TA + T2; TB = TC + T1; break;
 8001230:	edd7 7a08 	vldr	s15, [r7, #32]
 8001234:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001238:	ee67 7a87 	vmul.f32	s15, s15, s14
 800123c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 8001240:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001244:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001248:	ee77 7a27 	vadd.f32	s15, s14, s15
 800124c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001250:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001254:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001258:	ee77 7a27 	vadd.f32	s15, s14, s15
 800125c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001260:	e00c      	b.n	800127c <svpwm+0x490>
        default: TA = TB = TC = pwm_period_f * 0.5f; break;
 8001262:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001266:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800126a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800126e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001274:	637b      	str	r3, [r7, #52]	@ 0x34
 8001276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001278:	63bb      	str	r3, [r7, #56]	@ 0x38
 800127a:	bf00      	nop
    }

    // 5. clamp and assign
    if (TA < 0) TA = 0; if (TA > pwm_period_f) TA = pwm_period_f;
 800127c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001280:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001288:	d502      	bpl.n	8001290 <svpwm+0x4a4>
 800128a:	f04f 0300 	mov.w	r3, #0
 800128e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001290:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001294:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001298:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800129c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a0:	dd01      	ble.n	80012a6 <svpwm+0x4ba>
 80012a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012a4:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (TB < 0) TB = 0; if (TB > pwm_period_f) TB = pwm_period_f;
 80012a6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80012aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b2:	d502      	bpl.n	80012ba <svpwm+0x4ce>
 80012b4:	f04f 0300 	mov.w	r3, #0
 80012b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80012ba:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80012be:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80012c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ca:	dd01      	ble.n	80012d0 <svpwm+0x4e4>
 80012cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ce:	637b      	str	r3, [r7, #52]	@ 0x34
    if (TC < 0) TC = 0; if (TC > pwm_period_f) TC = pwm_period_f;
 80012d0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80012d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012dc:	d502      	bpl.n	80012e4 <svpwm+0x4f8>
 80012de:	f04f 0300 	mov.w	r3, #0
 80012e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80012e4:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80012e8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80012ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f4:	dd01      	ble.n	80012fa <svpwm+0x50e>
 80012f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f8:	633b      	str	r3, [r7, #48]	@ 0x30

    *pwm_u = (uint32_t)(TA);
 80012fa:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80012fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001302:	ee17 2a90 	vmov	r2, s15
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	601a      	str	r2, [r3, #0]
    *pwm_v = (uint32_t)(TB);
 800130a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800130e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001312:	ee17 2a90 	vmov	r2, s15
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	601a      	str	r2, [r3, #0]
    *pwm_w = (uint32_t)(TC);
 800131a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800131e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001322:	ee17 2a90 	vmov	r2, s15
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	e000      	b.n	800132e <svpwm+0x542>
        return;
 800132c:	bf00      	nop
}
 800132e:	374c      	adds	r7, #76	@ 0x4c
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr

08001338 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800133e:	f001 f81d 	bl	800237c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001342:	f000 f8a3 	bl	800148c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001346:	f000 fa77 	bl	8001838 <MX_GPIO_Init>
  MX_TIM1_Init();
 800134a:	f000 f9c9 	bl	80016e0 <MX_TIM1_Init>
  MX_ADC1_Init();
 800134e:	f000 f8e9 	bl	8001524 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001352:	f000 f95f 	bl	8001614 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8001356:	4848      	ldr	r0, [pc, #288]	@ (8001478 <main+0x140>)
 8001358:	f003 ffdc 	bl	8005314 <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800135c:	2100      	movs	r1, #0
 800135e:	4846      	ldr	r0, [pc, #280]	@ (8001478 <main+0x140>)
 8001360:	f004 f8a0 	bl	80054a4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001364:	2104      	movs	r1, #4
 8001366:	4844      	ldr	r0, [pc, #272]	@ (8001478 <main+0x140>)
 8001368:	f004 f89c 	bl	80054a4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800136c:	2108      	movs	r1, #8
 800136e:	4842      	ldr	r0, [pc, #264]	@ (8001478 <main+0x140>)
 8001370:	f004 f898 	bl	80054a4 <HAL_TIM_PWM_Start>

  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001374:	2100      	movs	r1, #0
 8001376:	4840      	ldr	r0, [pc, #256]	@ (8001478 <main+0x140>)
 8001378:	f004 febe 	bl	80060f8 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800137c:	2104      	movs	r1, #4
 800137e:	483e      	ldr	r0, [pc, #248]	@ (8001478 <main+0x140>)
 8001380:	f004 feba 	bl	80060f8 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001384:	2108      	movs	r1, #8
 8001386:	483c      	ldr	r0, [pc, #240]	@ (8001478 <main+0x140>)
 8001388:	f004 feb6 	bl	80060f8 <HAL_TIMEx_PWMN_Start>


  float theta = 0.0f;
 800138c:	f04f 0300 	mov.w	r3, #0
 8001390:	60fb      	str	r3, [r7, #12]
  float valpha, vbeta;
  uint32_t pwm_u, pwm_v, pwm_w;
  /* USER CODE END 2 */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 8001392:	2000      	movs	r0, #0
 8001394:	f000 fd72 	bl	8001e7c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8001398:	2101      	movs	r1, #1
 800139a:	2000      	movs	r0, #0
 800139c:	f000 fda4 	bl	8001ee8 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80013a0:	4b36      	ldr	r3, [pc, #216]	@ (800147c <main+0x144>)
 80013a2:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013a6:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80013a8:	4b34      	ldr	r3, [pc, #208]	@ (800147c <main+0x144>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80013ae:	4b33      	ldr	r3, [pc, #204]	@ (800147c <main+0x144>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80013b4:	4b31      	ldr	r3, [pc, #196]	@ (800147c <main+0x144>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80013ba:	4b30      	ldr	r3, [pc, #192]	@ (800147c <main+0x144>)
 80013bc:	2200      	movs	r2, #0
 80013be:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80013c0:	492e      	ldr	r1, [pc, #184]	@ (800147c <main+0x144>)
 80013c2:	2000      	movs	r0, #0
 80013c4:	f000 fe1c 	bl	8002000 <BSP_COM_Init>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <main+0x9a>
  {
    Error_Handler();
 80013ce:	f000 fb40 	bl	8001a52 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	// generate test voltage vector
	valpha = 0.7f * vbus * arm_cos_f32(theta);
 80013d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80013d6:	eeb0 0a67 	vmov.f32	s0, s15
 80013da:	f000 fec7 	bl	800216c <arm_cos_f32>
 80013de:	eef0 7a40 	vmov.f32	s15, s0
 80013e2:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001480 <main+0x148>
 80013e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ea:	edc7 7a05 	vstr	s15, [r7, #20]
	vbeta = 0.7f * vbus * arm_sin_f32(theta);
 80013ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80013f2:	eeb0 0a67 	vmov.f32	s0, s15
 80013f6:	f000 ff3f 	bl	8002278 <arm_sin_f32>
 80013fa:	eef0 7a40 	vmov.f32	s15, s0
 80013fe:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001480 <main+0x148>
 8001402:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001406:	edc7 7a04 	vstr	s15, [r7, #16]

	svpwm(valpha,vbeta, vbus, PWM_PERIOD, &pwm_u, &pwm_v, &pwm_w);
 800140a:	463b      	mov	r3, r7
 800140c:	1d3a      	adds	r2, r7, #4
 800140e:	f107 0108 	add.w	r1, r7, #8
 8001412:	f241 009a 	movw	r0, #4250	@ 0x109a
 8001416:	ed9f 1a1b 	vldr	s2, [pc, #108]	@ 8001484 <main+0x14c>
 800141a:	edd7 0a04 	vldr	s1, [r7, #16]
 800141e:	ed97 0a05 	vldr	s0, [r7, #20]
 8001422:	f7ff fce3 	bl	8000dec <svpwm>

	TIM1->CCR1 = pwm_u;
 8001426:	4a18      	ldr	r2, [pc, #96]	@ (8001488 <main+0x150>)
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	6353      	str	r3, [r2, #52]	@ 0x34
	TIM1->CCR2 = pwm_v;
 800142c:	4a16      	ldr	r2, [pc, #88]	@ (8001488 <main+0x150>)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6393      	str	r3, [r2, #56]	@ 0x38
	TIM1->CCR3 = pwm_w;
 8001432:	4a15      	ldr	r2, [pc, #84]	@ (8001488 <main+0x150>)
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	63d3      	str	r3, [r2, #60]	@ 0x3c

	// increment theta
	theta += 2.0f * M_PI * TEST_FREQ * 0.0001f;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff f850 	bl	80004e0 <__aeabi_f2d>
 8001440:	a30b      	add	r3, pc, #44	@ (adr r3, 8001470 <main+0x138>)
 8001442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001446:	f7fe feed 	bl	8000224 <__adddf3>
 800144a:	4602      	mov	r2, r0
 800144c:	460b      	mov	r3, r1
 800144e:	4610      	mov	r0, r2
 8001450:	4619      	mov	r1, r3
 8001452:	f7ff faaf 	bl	80009b4 <__aeabi_d2f>
 8001456:	4603      	mov	r3, r0
 8001458:	60fb      	str	r3, [r7, #12]
	norm_angle_rad(&theta);
 800145a:	f107 030c 	add.w	r3, r7, #12
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff fc8e 	bl	8000d80 <norm_angle_rad>

	HAL_Delay(1);
 8001464:	2001      	movs	r0, #1
 8001466:	f000 fff9 	bl	800245c <HAL_Delay>
	valpha = 0.7f * vbus * arm_cos_f32(theta);
 800146a:	bf00      	nop
 800146c:	e7b1      	b.n	80013d2 <main+0x9a>
 800146e:	bf00      	nop
 8001470:	40ba527d 	.word	0x40ba527d
 8001474:	3fa34d4c 	.word	0x3fa34d4c
 8001478:	20000124 	.word	0x20000124
 800147c:	2000003c 	.word	0x2000003c
 8001480:	430c0000 	.word	0x430c0000
 8001484:	43480000 	.word	0x43480000
 8001488:	40012c00 	.word	0x40012c00

0800148c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b094      	sub	sp, #80	@ 0x50
 8001490:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001492:	f107 0318 	add.w	r3, r7, #24
 8001496:	2238      	movs	r2, #56	@ 0x38
 8001498:	2100      	movs	r1, #0
 800149a:	4618      	mov	r0, r3
 800149c:	f005 fdb3 	bl	8007006 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	609a      	str	r2, [r3, #8]
 80014aa:	60da      	str	r2, [r3, #12]
 80014ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80014ae:	2000      	movs	r0, #0
 80014b0:	f002 ff00 	bl	80042b4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014b4:	2302      	movs	r3, #2
 80014b6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014bc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014be:	2340      	movs	r3, #64	@ 0x40
 80014c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014c2:	2302      	movs	r3, #2
 80014c4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014c6:	2302      	movs	r3, #2
 80014c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80014ca:	2304      	movs	r3, #4
 80014cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80014ce:	2355      	movs	r3, #85	@ 0x55
 80014d0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014d2:	2302      	movs	r3, #2
 80014d4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014d6:	2302      	movs	r3, #2
 80014d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014da:	2302      	movs	r3, #2
 80014dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014de:	f107 0318 	add.w	r3, r7, #24
 80014e2:	4618      	mov	r0, r3
 80014e4:	f002 ff9a 	bl	800441c <HAL_RCC_OscConfig>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80014ee:	f000 fab0 	bl	8001a52 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014f2:	230f      	movs	r3, #15
 80014f4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014f6:	2303      	movs	r3, #3
 80014f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014fa:	2300      	movs	r3, #0
 80014fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014fe:	2300      	movs	r3, #0
 8001500:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001502:	2300      	movs	r3, #0
 8001504:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001506:	1d3b      	adds	r3, r7, #4
 8001508:	2104      	movs	r1, #4
 800150a:	4618      	mov	r0, r3
 800150c:	f003 fa98 	bl	8004a40 <HAL_RCC_ClockConfig>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001516:	f000 fa9c 	bl	8001a52 <Error_Handler>
  }
}
 800151a:	bf00      	nop
 800151c:	3750      	adds	r7, #80	@ 0x50
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
	...

08001524 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08c      	sub	sp, #48	@ 0x30
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800152a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	605a      	str	r2, [r3, #4]
 8001534:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001536:	1d3b      	adds	r3, r7, #4
 8001538:	2220      	movs	r2, #32
 800153a:	2100      	movs	r1, #0
 800153c:	4618      	mov	r0, r3
 800153e:	f005 fd62 	bl	8007006 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001542:	4b32      	ldr	r3, [pc, #200]	@ (800160c <MX_ADC1_Init+0xe8>)
 8001544:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001548:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800154a:	4b30      	ldr	r3, [pc, #192]	@ (800160c <MX_ADC1_Init+0xe8>)
 800154c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001550:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001552:	4b2e      	ldr	r3, [pc, #184]	@ (800160c <MX_ADC1_Init+0xe8>)
 8001554:	2200      	movs	r2, #0
 8001556:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001558:	4b2c      	ldr	r3, [pc, #176]	@ (800160c <MX_ADC1_Init+0xe8>)
 800155a:	2200      	movs	r2, #0
 800155c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800155e:	4b2b      	ldr	r3, [pc, #172]	@ (800160c <MX_ADC1_Init+0xe8>)
 8001560:	2200      	movs	r2, #0
 8001562:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001564:	4b29      	ldr	r3, [pc, #164]	@ (800160c <MX_ADC1_Init+0xe8>)
 8001566:	2200      	movs	r2, #0
 8001568:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800156a:	4b28      	ldr	r3, [pc, #160]	@ (800160c <MX_ADC1_Init+0xe8>)
 800156c:	2204      	movs	r2, #4
 800156e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001570:	4b26      	ldr	r3, [pc, #152]	@ (800160c <MX_ADC1_Init+0xe8>)
 8001572:	2200      	movs	r2, #0
 8001574:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001576:	4b25      	ldr	r3, [pc, #148]	@ (800160c <MX_ADC1_Init+0xe8>)
 8001578:	2201      	movs	r2, #1
 800157a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800157c:	4b23      	ldr	r3, [pc, #140]	@ (800160c <MX_ADC1_Init+0xe8>)
 800157e:	2201      	movs	r2, #1
 8001580:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001582:	4b22      	ldr	r3, [pc, #136]	@ (800160c <MX_ADC1_Init+0xe8>)
 8001584:	2200      	movs	r2, #0
 8001586:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800158a:	4b20      	ldr	r3, [pc, #128]	@ (800160c <MX_ADC1_Init+0xe8>)
 800158c:	2200      	movs	r2, #0
 800158e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001590:	4b1e      	ldr	r3, [pc, #120]	@ (800160c <MX_ADC1_Init+0xe8>)
 8001592:	2200      	movs	r2, #0
 8001594:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001596:	4b1d      	ldr	r3, [pc, #116]	@ (800160c <MX_ADC1_Init+0xe8>)
 8001598:	2200      	movs	r2, #0
 800159a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800159e:	4b1b      	ldr	r3, [pc, #108]	@ (800160c <MX_ADC1_Init+0xe8>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80015a4:	4b19      	ldr	r3, [pc, #100]	@ (800160c <MX_ADC1_Init+0xe8>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015ac:	4817      	ldr	r0, [pc, #92]	@ (800160c <MX_ADC1_Init+0xe8>)
 80015ae:	f001 f98f 	bl	80028d0 <HAL_ADC_Init>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80015b8:	f000 fa4b 	bl	8001a52 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80015bc:	2300      	movs	r3, #0
 80015be:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80015c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015c4:	4619      	mov	r1, r3
 80015c6:	4811      	ldr	r0, [pc, #68]	@ (800160c <MX_ADC1_Init+0xe8>)
 80015c8:	f002 fa4a 	bl	8003a60 <HAL_ADCEx_MultiModeConfigChannel>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80015d2:	f000 fa3e 	bl	8001a52 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80015d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001610 <MX_ADC1_Init+0xec>)
 80015d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015da:	2306      	movs	r3, #6
 80015dc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80015de:	2304      	movs	r3, #4
 80015e0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015e2:	237f      	movs	r3, #127	@ 0x7f
 80015e4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015e6:	2304      	movs	r3, #4
 80015e8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80015ea:	2300      	movs	r3, #0
 80015ec:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015ee:	1d3b      	adds	r3, r7, #4
 80015f0:	4619      	mov	r1, r3
 80015f2:	4806      	ldr	r0, [pc, #24]	@ (800160c <MX_ADC1_Init+0xe8>)
 80015f4:	f001 fd9c 	bl	8003130 <HAL_ADC_ConfigChannel>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80015fe:	f000 fa28 	bl	8001a52 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001602:	bf00      	nop
 8001604:	3730      	adds	r7, #48	@ 0x30
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	2000004c 	.word	0x2000004c
 8001610:	04300002 	.word	0x04300002

08001614 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b088      	sub	sp, #32
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800161a:	463b      	mov	r3, r7
 800161c:	2220      	movs	r2, #32
 800161e:	2100      	movs	r1, #0
 8001620:	4618      	mov	r0, r3
 8001622:	f005 fcf0 	bl	8007006 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001626:	4b2b      	ldr	r3, [pc, #172]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 8001628:	4a2b      	ldr	r2, [pc, #172]	@ (80016d8 <MX_ADC2_Init+0xc4>)
 800162a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800162c:	4b29      	ldr	r3, [pc, #164]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 800162e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001632:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001634:	4b27      	ldr	r3, [pc, #156]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800163a:	4b26      	ldr	r3, [pc, #152]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 800163c:	2200      	movs	r2, #0
 800163e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001640:	4b24      	ldr	r3, [pc, #144]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 8001642:	2200      	movs	r2, #0
 8001644:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001646:	4b23      	ldr	r3, [pc, #140]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 8001648:	2200      	movs	r2, #0
 800164a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800164c:	4b21      	ldr	r3, [pc, #132]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 800164e:	2204      	movs	r2, #4
 8001650:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001652:	4b20      	ldr	r3, [pc, #128]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 8001654:	2200      	movs	r2, #0
 8001656:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001658:	4b1e      	ldr	r3, [pc, #120]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 800165a:	2200      	movs	r2, #0
 800165c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800165e:	4b1d      	ldr	r3, [pc, #116]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 8001660:	2201      	movs	r2, #1
 8001662:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001664:	4b1b      	ldr	r3, [pc, #108]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 8001666:	2200      	movs	r2, #0
 8001668:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800166c:	4b19      	ldr	r3, [pc, #100]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 800166e:	2200      	movs	r2, #0
 8001670:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001672:	4b18      	ldr	r3, [pc, #96]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 8001674:	2200      	movs	r2, #0
 8001676:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001678:	4b16      	ldr	r3, [pc, #88]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 800167a:	2200      	movs	r2, #0
 800167c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001680:	4b14      	ldr	r3, [pc, #80]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 8001682:	2200      	movs	r2, #0
 8001684:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001686:	4b13      	ldr	r3, [pc, #76]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 8001688:	2200      	movs	r2, #0
 800168a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800168e:	4811      	ldr	r0, [pc, #68]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 8001690:	f001 f91e 	bl	80028d0 <HAL_ADC_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800169a:	f000 f9da 	bl	8001a52 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 800169e:	4b0f      	ldr	r3, [pc, #60]	@ (80016dc <MX_ADC2_Init+0xc8>)
 80016a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016a2:	2306      	movs	r3, #6
 80016a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80016a6:	2300      	movs	r3, #0
 80016a8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80016aa:	237f      	movs	r3, #127	@ 0x7f
 80016ac:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80016ae:	2304      	movs	r3, #4
 80016b0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80016b6:	463b      	mov	r3, r7
 80016b8:	4619      	mov	r1, r3
 80016ba:	4806      	ldr	r0, [pc, #24]	@ (80016d4 <MX_ADC2_Init+0xc0>)
 80016bc:	f001 fd38 	bl	8003130 <HAL_ADC_ConfigChannel>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80016c6:	f000 f9c4 	bl	8001a52 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80016ca:	bf00      	nop
 80016cc:	3720      	adds	r7, #32
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	200000b8 	.word	0x200000b8
 80016d8:	50000100 	.word	0x50000100
 80016dc:	47520000 	.word	0x47520000

080016e0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b098      	sub	sp, #96	@ 0x60
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016f2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80016f6:	2200      	movs	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	605a      	str	r2, [r3, #4]
 80016fc:	609a      	str	r2, [r3, #8]
 80016fe:	60da      	str	r2, [r3, #12]
 8001700:	611a      	str	r2, [r3, #16]
 8001702:	615a      	str	r2, [r3, #20]
 8001704:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001706:	1d3b      	adds	r3, r7, #4
 8001708:	2234      	movs	r2, #52	@ 0x34
 800170a:	2100      	movs	r1, #0
 800170c:	4618      	mov	r0, r3
 800170e:	f005 fc7a 	bl	8007006 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001712:	4b47      	ldr	r3, [pc, #284]	@ (8001830 <MX_TIM1_Init+0x150>)
 8001714:	4a47      	ldr	r2, [pc, #284]	@ (8001834 <MX_TIM1_Init+0x154>)
 8001716:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001718:	4b45      	ldr	r3, [pc, #276]	@ (8001830 <MX_TIM1_Init+0x150>)
 800171a:	2200      	movs	r2, #0
 800171c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800171e:	4b44      	ldr	r3, [pc, #272]	@ (8001830 <MX_TIM1_Init+0x150>)
 8001720:	2220      	movs	r2, #32
 8001722:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4250;
 8001724:	4b42      	ldr	r3, [pc, #264]	@ (8001830 <MX_TIM1_Init+0x150>)
 8001726:	f241 029a 	movw	r2, #4250	@ 0x109a
 800172a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800172c:	4b40      	ldr	r3, [pc, #256]	@ (8001830 <MX_TIM1_Init+0x150>)
 800172e:	2200      	movs	r2, #0
 8001730:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001732:	4b3f      	ldr	r3, [pc, #252]	@ (8001830 <MX_TIM1_Init+0x150>)
 8001734:	2200      	movs	r2, #0
 8001736:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001738:	4b3d      	ldr	r3, [pc, #244]	@ (8001830 <MX_TIM1_Init+0x150>)
 800173a:	2280      	movs	r2, #128	@ 0x80
 800173c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800173e:	483c      	ldr	r0, [pc, #240]	@ (8001830 <MX_TIM1_Init+0x150>)
 8001740:	f003 fe58 	bl	80053f4 <HAL_TIM_PWM_Init>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800174a:	f000 f982 	bl	8001a52 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800174e:	2300      	movs	r3, #0
 8001750:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001752:	2300      	movs	r3, #0
 8001754:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001756:	2300      	movs	r3, #0
 8001758:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800175a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800175e:	4619      	mov	r1, r3
 8001760:	4833      	ldr	r0, [pc, #204]	@ (8001830 <MX_TIM1_Init+0x150>)
 8001762:	f004 fd8b 	bl	800627c <HAL_TIMEx_MasterConfigSynchronization>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800176c:	f000 f971 	bl	8001a52 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001770:	2360      	movs	r3, #96	@ 0x60
 8001772:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001774:	2300      	movs	r3, #0
 8001776:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001778:	2300      	movs	r3, #0
 800177a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800177c:	2300      	movs	r3, #0
 800177e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001780:	2300      	movs	r3, #0
 8001782:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001784:	2300      	movs	r3, #0
 8001786:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001788:	2300      	movs	r3, #0
 800178a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800178c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001790:	2200      	movs	r2, #0
 8001792:	4619      	mov	r1, r3
 8001794:	4826      	ldr	r0, [pc, #152]	@ (8001830 <MX_TIM1_Init+0x150>)
 8001796:	f003 ff97 	bl	80056c8 <HAL_TIM_PWM_ConfigChannel>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80017a0:	f000 f957 	bl	8001a52 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017a4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80017a8:	2204      	movs	r2, #4
 80017aa:	4619      	mov	r1, r3
 80017ac:	4820      	ldr	r0, [pc, #128]	@ (8001830 <MX_TIM1_Init+0x150>)
 80017ae:	f003 ff8b 	bl	80056c8 <HAL_TIM_PWM_ConfigChannel>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80017b8:	f000 f94b 	bl	8001a52 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017bc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80017c0:	2208      	movs	r2, #8
 80017c2:	4619      	mov	r1, r3
 80017c4:	481a      	ldr	r0, [pc, #104]	@ (8001830 <MX_TIM1_Init+0x150>)
 80017c6:	f003 ff7f 	bl	80056c8 <HAL_TIM_PWM_ConfigChannel>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80017d0:	f000 f93f 	bl	8001a52 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80017d4:	2300      	movs	r3, #0
 80017d6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80017d8:	2300      	movs	r3, #0
 80017da:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80017dc:	2300      	movs	r3, #0
 80017de:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 54;
 80017e0:	2336      	movs	r3, #54	@ 0x36
 80017e2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017e4:	2300      	movs	r3, #0
 80017e6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017ec:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80017ee:	2300      	movs	r3, #0
 80017f0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80017f2:	2300      	movs	r3, #0
 80017f4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80017f6:	2300      	movs	r3, #0
 80017f8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80017fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80017fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001800:	2300      	movs	r3, #0
 8001802:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001804:	2300      	movs	r3, #0
 8001806:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8001808:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800180c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800180e:	1d3b      	adds	r3, r7, #4
 8001810:	4619      	mov	r1, r3
 8001812:	4807      	ldr	r0, [pc, #28]	@ (8001830 <MX_TIM1_Init+0x150>)
 8001814:	f004 fdc8 	bl	80063a8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800181e:	f000 f918 	bl	8001a52 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001822:	4803      	ldr	r0, [pc, #12]	@ (8001830 <MX_TIM1_Init+0x150>)
 8001824:	f000 fa30 	bl	8001c88 <HAL_TIM_MspPostInit>

}
 8001828:	bf00      	nop
 800182a:	3760      	adds	r7, #96	@ 0x60
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	20000124 	.word	0x20000124
 8001834:	40012c00 	.word	0x40012c00

08001838 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b08a      	sub	sp, #40	@ 0x28
 800183c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	2200      	movs	r2, #0
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	605a      	str	r2, [r3, #4]
 8001848:	609a      	str	r2, [r3, #8]
 800184a:	60da      	str	r2, [r3, #12]
 800184c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800184e:	4b24      	ldr	r3, [pc, #144]	@ (80018e0 <MX_GPIO_Init+0xa8>)
 8001850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001852:	4a23      	ldr	r2, [pc, #140]	@ (80018e0 <MX_GPIO_Init+0xa8>)
 8001854:	f043 0304 	orr.w	r3, r3, #4
 8001858:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800185a:	4b21      	ldr	r3, [pc, #132]	@ (80018e0 <MX_GPIO_Init+0xa8>)
 800185c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800185e:	f003 0304 	and.w	r3, r3, #4
 8001862:	613b      	str	r3, [r7, #16]
 8001864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001866:	4b1e      	ldr	r3, [pc, #120]	@ (80018e0 <MX_GPIO_Init+0xa8>)
 8001868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800186a:	4a1d      	ldr	r2, [pc, #116]	@ (80018e0 <MX_GPIO_Init+0xa8>)
 800186c:	f043 0320 	orr.w	r3, r3, #32
 8001870:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001872:	4b1b      	ldr	r3, [pc, #108]	@ (80018e0 <MX_GPIO_Init+0xa8>)
 8001874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001876:	f003 0320 	and.w	r3, r3, #32
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800187e:	4b18      	ldr	r3, [pc, #96]	@ (80018e0 <MX_GPIO_Init+0xa8>)
 8001880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001882:	4a17      	ldr	r2, [pc, #92]	@ (80018e0 <MX_GPIO_Init+0xa8>)
 8001884:	f043 0301 	orr.w	r3, r3, #1
 8001888:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800188a:	4b15      	ldr	r3, [pc, #84]	@ (80018e0 <MX_GPIO_Init+0xa8>)
 800188c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	60bb      	str	r3, [r7, #8]
 8001894:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001896:	4b12      	ldr	r3, [pc, #72]	@ (80018e0 <MX_GPIO_Init+0xa8>)
 8001898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800189a:	4a11      	ldr	r2, [pc, #68]	@ (80018e0 <MX_GPIO_Init+0xa8>)
 800189c:	f043 0302 	orr.w	r3, r3, #2
 80018a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018a2:	4b0f      	ldr	r3, [pc, #60]	@ (80018e0 <MX_GPIO_Init+0xa8>)
 80018a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	607b      	str	r3, [r7, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PULSEB5_Pin */
  GPIO_InitStruct.Pin = PULSEB5_Pin;
 80018ae:	2320      	movs	r3, #32
 80018b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018b2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b8:	2300      	movs	r3, #0
 80018ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PULSEB5_GPIO_Port, &GPIO_InitStruct);
 80018bc:	f107 0314 	add.w	r3, r7, #20
 80018c0:	4619      	mov	r1, r3
 80018c2:	4808      	ldr	r0, [pc, #32]	@ (80018e4 <MX_GPIO_Init+0xac>)
 80018c4:	f002 fb44 	bl	8003f50 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80018c8:	2200      	movs	r2, #0
 80018ca:	2100      	movs	r1, #0
 80018cc:	2017      	movs	r0, #23
 80018ce:	f002 faaa 	bl	8003e26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018d2:	2017      	movs	r0, #23
 80018d4:	f002 fac1 	bl	8003e5a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80018d8:	bf00      	nop
 80018da:	3728      	adds	r7, #40	@ 0x28
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40021000 	.word	0x40021000
 80018e4:	48000400 	.word	0x48000400

080018e8 <AngularPositionUpdate>:

/* USER CODE BEGIN 4 */
void AngularPositionUpdate(){
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
	Pulse_Count++;
 80018ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001958 <AngularPositionUpdate+0x70>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	3301      	adds	r3, #1
 80018f2:	4a19      	ldr	r2, [pc, #100]	@ (8001958 <AngularPositionUpdate+0x70>)
 80018f4:	6013      	str	r3, [r2, #0]
	SingleRev_Pulse_Count++;
 80018f6:	4b19      	ldr	r3, [pc, #100]	@ (800195c <AngularPositionUpdate+0x74>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	3301      	adds	r3, #1
 80018fc:	4a17      	ldr	r2, [pc, #92]	@ (800195c <AngularPositionUpdate+0x74>)
 80018fe:	6013      	str	r3, [r2, #0]
	if(SingleRev_Pulse_Count >= 1000){
 8001900:	4b16      	ldr	r3, [pc, #88]	@ (800195c <AngularPositionUpdate+0x74>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001908:	db02      	blt.n	8001910 <AngularPositionUpdate+0x28>
		SingleRev_Pulse_Count =0;
 800190a:	4b14      	ldr	r3, [pc, #80]	@ (800195c <AngularPositionUpdate+0x74>)
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
	}
	RotorAngle = (SingleRev_Pulse_Count * 2 * M_PI)/1000;
 8001910:	4b12      	ldr	r3, [pc, #72]	@ (800195c <AngularPositionUpdate+0x74>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	4618      	mov	r0, r3
 8001918:	f7fe fdd0 	bl	80004bc <__aeabi_i2d>
 800191c:	a30c      	add	r3, pc, #48	@ (adr r3, 8001950 <AngularPositionUpdate+0x68>)
 800191e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001922:	f7fe fe35 	bl	8000590 <__aeabi_dmul>
 8001926:	4602      	mov	r2, r0
 8001928:	460b      	mov	r3, r1
 800192a:	4610      	mov	r0, r2
 800192c:	4619      	mov	r1, r3
 800192e:	f04f 0200 	mov.w	r2, #0
 8001932:	4b0b      	ldr	r3, [pc, #44]	@ (8001960 <AngularPositionUpdate+0x78>)
 8001934:	f7fe ff56 	bl	80007e4 <__aeabi_ddiv>
 8001938:	4602      	mov	r2, r0
 800193a:	460b      	mov	r3, r1
 800193c:	4610      	mov	r0, r2
 800193e:	4619      	mov	r1, r3
 8001940:	f7ff f838 	bl	80009b4 <__aeabi_d2f>
 8001944:	4603      	mov	r3, r0
 8001946:	4a07      	ldr	r2, [pc, #28]	@ (8001964 <AngularPositionUpdate+0x7c>)
 8001948:	6013      	str	r3, [r2, #0]
}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	54442d18 	.word	0x54442d18
 8001954:	400921fb 	.word	0x400921fb
 8001958:	20000188 	.word	0x20000188
 800195c:	2000018c 	.word	0x2000018c
 8001960:	408f4000 	.word	0x408f4000
 8001964:	20000190 	.word	0x20000190

08001968 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == PULSEB5_Pin)// PB5
 8001972:	88fb      	ldrh	r3, [r7, #6]
 8001974:	2b20      	cmp	r3, #32
 8001976:	d101      	bne.n	800197c <HAL_GPIO_EXTI_Callback+0x14>
    {
        AngularPositionUpdate();
 8001978:	f7ff ffb6 	bl	80018e8 <AngularPositionUpdate>
    }
}
 800197c:	bf00      	nop
 800197e:	3708      	adds	r7, #8
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}

08001984 <LineCurrentUpdate>:

void LineCurrentUpdate(){
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
    voltageA = (adcValues[0] * VREF) / ADC_MAX;
 8001988:	4b21      	ldr	r3, [pc, #132]	@ (8001a10 <LineCurrentUpdate+0x8c>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	ee07 3a90 	vmov	s15, r3
 8001990:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001994:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001a14 <LineCurrentUpdate+0x90>
 8001998:	ee27 7a87 	vmul.f32	s14, s15, s14
 800199c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8001a18 <LineCurrentUpdate+0x94>
 80019a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019a4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a1c <LineCurrentUpdate+0x98>)
 80019a6:	edc3 7a00 	vstr	s15, [r3]
    voltageB = (adcValues[1] * VREF) / ADC_MAX;
 80019aa:	4b19      	ldr	r3, [pc, #100]	@ (8001a10 <LineCurrentUpdate+0x8c>)
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	ee07 3a90 	vmov	s15, r3
 80019b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019b6:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001a14 <LineCurrentUpdate+0x90>
 80019ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019be:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8001a18 <LineCurrentUpdate+0x94>
 80019c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019c6:	4b16      	ldr	r3, [pc, #88]	@ (8001a20 <LineCurrentUpdate+0x9c>)
 80019c8:	edc3 7a00 	vstr	s15, [r3]

    currentA = (voltageA - 1.65f) / SENSOR_SENSITIVITY; // If centered at 1.65V
 80019cc:	4b13      	ldr	r3, [pc, #76]	@ (8001a1c <LineCurrentUpdate+0x98>)
 80019ce:	edd3 7a00 	vldr	s15, [r3]
 80019d2:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001a24 <LineCurrentUpdate+0xa0>
 80019d6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80019da:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001a28 <LineCurrentUpdate+0xa4>
 80019de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019e2:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <LineCurrentUpdate+0xa8>)
 80019e4:	edc3 7a00 	vstr	s15, [r3]
    currentB = (voltageB - 1.65f) / SENSOR_SENSITIVITY;
 80019e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001a20 <LineCurrentUpdate+0x9c>)
 80019ea:	edd3 7a00 	vldr	s15, [r3]
 80019ee:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001a24 <LineCurrentUpdate+0xa0>
 80019f2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80019f6:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8001a28 <LineCurrentUpdate+0xa4>
 80019fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001a30 <LineCurrentUpdate+0xac>)
 8001a00:	edc3 7a00 	vstr	s15, [r3]
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	20000170 	.word	0x20000170
 8001a14:	40533333 	.word	0x40533333
 8001a18:	457ff000 	.word	0x457ff000
 8001a1c:	20000178 	.word	0x20000178
 8001a20:	2000017c 	.word	0x2000017c
 8001a24:	3fd33333 	.word	0x3fd33333
 8001a28:	3dcccccd 	.word	0x3dcccccd
 8001a2c:	20000180 	.word	0x20000180
 8001a30:	20000184 	.word	0x20000184

08001a34 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a44:	d101      	bne.n	8001a4a <HAL_ADC_ConvCpltCallback+0x16>
    {
    	LineCurrentUpdate();
 8001a46:	f7ff ff9d 	bl	8001984 <LineCurrentUpdate>
    }
}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a52:	b480      	push	{r7}
 8001a54:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a56:	b672      	cpsid	i
}
 8001a58:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a5a:	bf00      	nop
 8001a5c:	e7fd      	b.n	8001a5a <Error_Handler+0x8>
	...

08001a60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a66:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa4 <HAL_MspInit+0x44>)
 8001a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a6a:	4a0e      	ldr	r2, [pc, #56]	@ (8001aa4 <HAL_MspInit+0x44>)
 8001a6c:	f043 0301 	orr.w	r3, r3, #1
 8001a70:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a72:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa4 <HAL_MspInit+0x44>)
 8001a74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a7e:	4b09      	ldr	r3, [pc, #36]	@ (8001aa4 <HAL_MspInit+0x44>)
 8001a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a82:	4a08      	ldr	r2, [pc, #32]	@ (8001aa4 <HAL_MspInit+0x44>)
 8001a84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a88:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a8a:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <HAL_MspInit+0x44>)
 8001a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a92:	603b      	str	r3, [r7, #0]
 8001a94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a96:	f002 fcb1 	bl	80043fc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40021000 	.word	0x40021000

08001aa8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b0a2      	sub	sp, #136	@ 0x88
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	605a      	str	r2, [r3, #4]
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	60da      	str	r2, [r3, #12]
 8001abe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ac0:	f107 0320 	add.w	r3, r7, #32
 8001ac4:	2254      	movs	r2, #84	@ 0x54
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f005 fa9c 	bl	8007006 <memset>
  if(hadc->Instance==ADC1)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ad6:	d15f      	bne.n	8001b98 <HAL_ADC_MspInit+0xf0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001ad8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001adc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001ade:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001ae2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ae4:	f107 0320 	add.w	r3, r7, #32
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f003 f9c5 	bl	8004e78 <HAL_RCCEx_PeriphCLKConfig>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001af4:	f7ff ffad 	bl	8001a52 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001af8:	4b4f      	ldr	r3, [pc, #316]	@ (8001c38 <HAL_ADC_MspInit+0x190>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	3301      	adds	r3, #1
 8001afe:	4a4e      	ldr	r2, [pc, #312]	@ (8001c38 <HAL_ADC_MspInit+0x190>)
 8001b00:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001b02:	4b4d      	ldr	r3, [pc, #308]	@ (8001c38 <HAL_ADC_MspInit+0x190>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d10b      	bne.n	8001b22 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001b0a:	4b4c      	ldr	r3, [pc, #304]	@ (8001c3c <HAL_ADC_MspInit+0x194>)
 8001b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b0e:	4a4b      	ldr	r2, [pc, #300]	@ (8001c3c <HAL_ADC_MspInit+0x194>)
 8001b10:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b16:	4b49      	ldr	r3, [pc, #292]	@ (8001c3c <HAL_ADC_MspInit+0x194>)
 8001b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b1e:	61fb      	str	r3, [r7, #28]
 8001b20:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b22:	4b46      	ldr	r3, [pc, #280]	@ (8001c3c <HAL_ADC_MspInit+0x194>)
 8001b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b26:	4a45      	ldr	r2, [pc, #276]	@ (8001c3c <HAL_ADC_MspInit+0x194>)
 8001b28:	f043 0301 	orr.w	r3, r3, #1
 8001b2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b2e:	4b43      	ldr	r3, [pc, #268]	@ (8001c3c <HAL_ADC_MspInit+0x194>)
 8001b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	61bb      	str	r3, [r7, #24]
 8001b38:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b3a:	4b40      	ldr	r3, [pc, #256]	@ (8001c3c <HAL_ADC_MspInit+0x194>)
 8001b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b3e:	4a3f      	ldr	r2, [pc, #252]	@ (8001c3c <HAL_ADC_MspInit+0x194>)
 8001b40:	f043 0302 	orr.w	r3, r3, #2
 8001b44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b46:	4b3d      	ldr	r3, [pc, #244]	@ (8001c3c <HAL_ADC_MspInit+0x194>)
 8001b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	617b      	str	r3, [r7, #20]
 8001b50:	697b      	ldr	r3, [r7, #20]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = IA_Pin|IB_Pin;
 8001b52:	2303      	movs	r3, #3
 8001b54:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b56:	2303      	movs	r3, #3
 8001b58:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001b62:	4619      	mov	r1, r3
 8001b64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b68:	f002 f9f2 	bl	8003f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = POTENTIOMETER_Pin|THERMISTOR_Pin;
 8001b6c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001b70:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b72:	2303      	movs	r3, #3
 8001b74:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b76:	2300      	movs	r3, #0
 8001b78:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b7a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001b7e:	4619      	mov	r1, r3
 8001b80:	482f      	ldr	r0, [pc, #188]	@ (8001c40 <HAL_ADC_MspInit+0x198>)
 8001b82:	f002 f9e5 	bl	8003f50 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2100      	movs	r1, #0
 8001b8a:	2012      	movs	r0, #18
 8001b8c:	f002 f94b 	bl	8003e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001b90:	2012      	movs	r0, #18
 8001b92:	f002 f962 	bl	8003e5a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001b96:	e04a      	b.n	8001c2e <HAL_ADC_MspInit+0x186>
  else if(hadc->Instance==ADC2)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a29      	ldr	r2, [pc, #164]	@ (8001c44 <HAL_ADC_MspInit+0x19c>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d145      	bne.n	8001c2e <HAL_ADC_MspInit+0x186>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001ba2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ba6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001ba8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001bac:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bae:	f107 0320 	add.w	r3, r7, #32
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f003 f960 	bl	8004e78 <HAL_RCCEx_PeriphCLKConfig>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <HAL_ADC_MspInit+0x11a>
      Error_Handler();
 8001bbe:	f7ff ff48 	bl	8001a52 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c38 <HAL_ADC_MspInit+0x190>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	4a1b      	ldr	r2, [pc, #108]	@ (8001c38 <HAL_ADC_MspInit+0x190>)
 8001bca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001bcc:	4b1a      	ldr	r3, [pc, #104]	@ (8001c38 <HAL_ADC_MspInit+0x190>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d10b      	bne.n	8001bec <HAL_ADC_MspInit+0x144>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001bd4:	4b19      	ldr	r3, [pc, #100]	@ (8001c3c <HAL_ADC_MspInit+0x194>)
 8001bd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd8:	4a18      	ldr	r2, [pc, #96]	@ (8001c3c <HAL_ADC_MspInit+0x194>)
 8001bda:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001bde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001be0:	4b16      	ldr	r3, [pc, #88]	@ (8001c3c <HAL_ADC_MspInit+0x194>)
 8001be2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001be8:	613b      	str	r3, [r7, #16]
 8001bea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bec:	4b13      	ldr	r3, [pc, #76]	@ (8001c3c <HAL_ADC_MspInit+0x194>)
 8001bee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf0:	4a12      	ldr	r2, [pc, #72]	@ (8001c3c <HAL_ADC_MspInit+0x194>)
 8001bf2:	f043 0301 	orr.w	r3, r3, #1
 8001bf6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bf8:	4b10      	ldr	r3, [pc, #64]	@ (8001c3c <HAL_ADC_MspInit+0x194>)
 8001bfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bfc:	f003 0301 	and.w	r3, r3, #1
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PULSE_Pin;
 8001c04:	2310      	movs	r3, #16
 8001c06:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(PULSE_GPIO_Port, &GPIO_InitStruct);
 8001c10:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001c14:	4619      	mov	r1, r3
 8001c16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c1a:	f002 f999 	bl	8003f50 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2100      	movs	r1, #0
 8001c22:	2012      	movs	r0, #18
 8001c24:	f002 f8ff 	bl	8003e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001c28:	2012      	movs	r0, #18
 8001c2a:	f002 f916 	bl	8003e5a <HAL_NVIC_EnableIRQ>
}
 8001c2e:	bf00      	nop
 8001c30:	3788      	adds	r7, #136	@ 0x88
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	20000194 	.word	0x20000194
 8001c3c:	40021000 	.word	0x40021000
 8001c40:	48000400 	.word	0x48000400
 8001c44:	50000100 	.word	0x50000100

08001c48 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a0a      	ldr	r2, [pc, #40]	@ (8001c80 <HAL_TIM_PWM_MspInit+0x38>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d10b      	bne.n	8001c72 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c84 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c5e:	4a09      	ldr	r2, [pc, #36]	@ (8001c84 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c60:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c64:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c66:	4b07      	ldr	r3, [pc, #28]	@ (8001c84 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001c72:	bf00      	nop
 8001c74:	3714      	adds	r7, #20
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	40012c00 	.word	0x40012c00
 8001c84:	40021000 	.word	0x40021000

08001c88 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b08a      	sub	sp, #40	@ 0x28
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c90:	f107 0314 	add.w	r3, r7, #20
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	605a      	str	r2, [r3, #4]
 8001c9a:	609a      	str	r2, [r3, #8]
 8001c9c:	60da      	str	r2, [r3, #12]
 8001c9e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a2d      	ldr	r2, [pc, #180]	@ (8001d5c <HAL_TIM_MspPostInit+0xd4>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d154      	bne.n	8001d54 <HAL_TIM_MspPostInit+0xcc>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001caa:	4b2d      	ldr	r3, [pc, #180]	@ (8001d60 <HAL_TIM_MspPostInit+0xd8>)
 8001cac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cae:	4a2c      	ldr	r2, [pc, #176]	@ (8001d60 <HAL_TIM_MspPostInit+0xd8>)
 8001cb0:	f043 0304 	orr.w	r3, r3, #4
 8001cb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cb6:	4b2a      	ldr	r3, [pc, #168]	@ (8001d60 <HAL_TIM_MspPostInit+0xd8>)
 8001cb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cba:	f003 0304 	and.w	r3, r3, #4
 8001cbe:	613b      	str	r3, [r7, #16]
 8001cc0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc2:	4b27      	ldr	r3, [pc, #156]	@ (8001d60 <HAL_TIM_MspPostInit+0xd8>)
 8001cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc6:	4a26      	ldr	r2, [pc, #152]	@ (8001d60 <HAL_TIM_MspPostInit+0xd8>)
 8001cc8:	f043 0301 	orr.w	r3, r3, #1
 8001ccc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cce:	4b24      	ldr	r3, [pc, #144]	@ (8001d60 <HAL_TIM_MspPostInit+0xd8>)
 8001cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cda:	4b21      	ldr	r3, [pc, #132]	@ (8001d60 <HAL_TIM_MspPostInit+0xd8>)
 8001cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cde:	4a20      	ldr	r2, [pc, #128]	@ (8001d60 <HAL_TIM_MspPostInit+0xd8>)
 8001ce0:	f043 0302 	orr.w	r3, r3, #2
 8001ce4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ce6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d60 <HAL_TIM_MspPostInit+0xd8>)
 8001ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	60bb      	str	r3, [r7, #8]
 8001cf0:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> TIM1_CH3
    PA7     ------> TIM1_CH1N
    PB0     ------> TIM1_CH2N
    PB1     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = U_HI_Pin|V_HI_Pin|W_HI_Pin;
 8001cf2:	2307      	movs	r3, #7
 8001cf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001d02:	2302      	movs	r3, #2
 8001d04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d06:	f107 0314 	add.w	r3, r7, #20
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4815      	ldr	r0, [pc, #84]	@ (8001d64 <HAL_TIM_MspPostInit+0xdc>)
 8001d0e:	f002 f91f 	bl	8003f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_LO_Pin;
 8001d12:	2380      	movs	r3, #128	@ 0x80
 8001d14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d16:	2302      	movs	r3, #2
 8001d18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d22:	2306      	movs	r3, #6
 8001d24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(U_LO_GPIO_Port, &GPIO_InitStruct);
 8001d26:	f107 0314 	add.w	r3, r7, #20
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d30:	f002 f90e 	bl	8003f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = V_LO_Pin|W_LO_Pin;
 8001d34:	2303      	movs	r3, #3
 8001d36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d38:	2302      	movs	r3, #2
 8001d3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d40:	2300      	movs	r3, #0
 8001d42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d44:	2306      	movs	r3, #6
 8001d46:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d48:	f107 0314 	add.w	r3, r7, #20
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4806      	ldr	r0, [pc, #24]	@ (8001d68 <HAL_TIM_MspPostInit+0xe0>)
 8001d50:	f002 f8fe 	bl	8003f50 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d54:	bf00      	nop
 8001d56:	3728      	adds	r7, #40	@ 0x28
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40012c00 	.word	0x40012c00
 8001d60:	40021000 	.word	0x40021000
 8001d64:	48000800 	.word	0x48000800
 8001d68:	48000400 	.word	0x48000400

08001d6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d70:	bf00      	nop
 8001d72:	e7fd      	b.n	8001d70 <NMI_Handler+0x4>

08001d74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d78:	bf00      	nop
 8001d7a:	e7fd      	b.n	8001d78 <HardFault_Handler+0x4>

08001d7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d80:	bf00      	nop
 8001d82:	e7fd      	b.n	8001d80 <MemManage_Handler+0x4>

08001d84 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d88:	bf00      	nop
 8001d8a:	e7fd      	b.n	8001d88 <BusFault_Handler+0x4>

08001d8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <UsageFault_Handler+0x4>

08001d94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001da2:	b480      	push	{r7}
 8001da4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr

08001dbe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dc2:	f000 fb2d 	bl	8002420 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
	...

08001dcc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001dd0:	4803      	ldr	r0, [pc, #12]	@ (8001de0 <ADC1_2_IRQHandler+0x14>)
 8001dd2:	f000 ff39 	bl	8002c48 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001dd6:	4803      	ldr	r0, [pc, #12]	@ (8001de4 <ADC1_2_IRQHandler+0x18>)
 8001dd8:	f000 ff36 	bl	8002c48 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001ddc:	bf00      	nop
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	2000004c 	.word	0x2000004c
 8001de4:	200000b8 	.word	0x200000b8

08001de8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PULSEB5_Pin);
 8001dec:	2020      	movs	r0, #32
 8001dee:	f002 fa49 	bl	8004284 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001dfa:	2000      	movs	r0, #0
 8001dfc:	f000 f8e2 	bl	8001fc4 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e00:	bf00      	nop
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001e08:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <SystemInit+0x20>)
 8001e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e0e:	4a05      	ldr	r2, [pc, #20]	@ (8001e24 <SystemInit+0x20>)
 8001e10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e18:	bf00      	nop
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	e000ed00 	.word	0xe000ed00

08001e28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e28:	480d      	ldr	r0, [pc, #52]	@ (8001e60 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e2a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e2c:	f7ff ffea 	bl	8001e04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e30:	480c      	ldr	r0, [pc, #48]	@ (8001e64 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e32:	490d      	ldr	r1, [pc, #52]	@ (8001e68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e34:	4a0d      	ldr	r2, [pc, #52]	@ (8001e6c <LoopForever+0xe>)
  movs r3, #0
 8001e36:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e38:	e002      	b.n	8001e40 <LoopCopyDataInit>

08001e3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e3e:	3304      	adds	r3, #4

08001e40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e44:	d3f9      	bcc.n	8001e3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e46:	4a0a      	ldr	r2, [pc, #40]	@ (8001e70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e48:	4c0a      	ldr	r4, [pc, #40]	@ (8001e74 <LoopForever+0x16>)
  movs r3, #0
 8001e4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e4c:	e001      	b.n	8001e52 <LoopFillZerobss>

08001e4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e50:	3204      	adds	r2, #4

08001e52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e54:	d3fb      	bcc.n	8001e4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e56:	f005 f8df 	bl	8007018 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e5a:	f7ff fa6d 	bl	8001338 <main>

08001e5e <LoopForever>:

LoopForever:
    b LoopForever
 8001e5e:	e7fe      	b.n	8001e5e <LoopForever>
  ldr   r0, =_estack
 8001e60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e68:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8001e6c:	080078c0 	.word	0x080078c0
  ldr r2, =_sbss
 8001e70:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001e74:	20000238 	.word	0x20000238

08001e78 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e78:	e7fe      	b.n	8001e78 <ADC3_IRQHandler>
	...

08001e7c <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b088      	sub	sp, #32
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8001e86:	4b16      	ldr	r3, [pc, #88]	@ (8001ee0 <BSP_LED_Init+0x64>)
 8001e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e8a:	4a15      	ldr	r2, [pc, #84]	@ (8001ee0 <BSP_LED_Init+0x64>)
 8001e8c:	f043 0301 	orr.w	r3, r3, #1
 8001e90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e92:	4b13      	ldr	r3, [pc, #76]	@ (8001ee0 <BSP_LED_Init+0x64>)
 8001e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	60bb      	str	r3, [r7, #8]
 8001e9c:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8001e9e:	2320      	movs	r3, #32
 8001ea0:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001eae:	79fb      	ldrb	r3, [r7, #7]
 8001eb0:	4a0c      	ldr	r2, [pc, #48]	@ (8001ee4 <BSP_LED_Init+0x68>)
 8001eb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eb6:	f107 020c 	add.w	r2, r7, #12
 8001eba:	4611      	mov	r1, r2
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f002 f847 	bl	8003f50 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	4a07      	ldr	r2, [pc, #28]	@ (8001ee4 <BSP_LED_Init+0x68>)
 8001ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eca:	2120      	movs	r1, #32
 8001ecc:	2200      	movs	r2, #0
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f002 f9c0 	bl	8004254 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3720      	adds	r7, #32
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	20000004 	.word	0x20000004

08001ee8 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b088      	sub	sp, #32
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	460a      	mov	r2, r1
 8001ef2:	71fb      	strb	r3, [r7, #7]
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8001ef8:	4b2c      	ldr	r3, [pc, #176]	@ (8001fac <BSP_PB_Init+0xc4>)
 8001efa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001efc:	4a2b      	ldr	r2, [pc, #172]	@ (8001fac <BSP_PB_Init+0xc4>)
 8001efe:	f043 0304 	orr.w	r3, r3, #4
 8001f02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f04:	4b29      	ldr	r3, [pc, #164]	@ (8001fac <BSP_PB_Init+0xc4>)
 8001f06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f08:	f003 0304 	and.w	r3, r3, #4
 8001f0c:	60bb      	str	r3, [r7, #8]
 8001f0e:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8001f10:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f14:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001f16:	2302      	movs	r3, #2
 8001f18:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001f1e:	79bb      	ldrb	r3, [r7, #6]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d10c      	bne.n	8001f3e <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001f24:	2300      	movs	r3, #0
 8001f26:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001f28:	79fb      	ldrb	r3, [r7, #7]
 8001f2a:	4a21      	ldr	r2, [pc, #132]	@ (8001fb0 <BSP_PB_Init+0xc8>)
 8001f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f30:	f107 020c 	add.w	r2, r7, #12
 8001f34:	4611      	mov	r1, r2
 8001f36:	4618      	mov	r0, r3
 8001f38:	f002 f80a 	bl	8003f50 <HAL_GPIO_Init>
 8001f3c:	e031      	b.n	8001fa2 <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001f3e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f42:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001f44:	79fb      	ldrb	r3, [r7, #7]
 8001f46:	4a1a      	ldr	r2, [pc, #104]	@ (8001fb0 <BSP_PB_Init+0xc8>)
 8001f48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f4c:	f107 020c 	add.w	r2, r7, #12
 8001f50:	4611      	mov	r1, r2
 8001f52:	4618      	mov	r0, r3
 8001f54:	f001 fffc 	bl	8003f50 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001f58:	79fb      	ldrb	r3, [r7, #7]
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	4a15      	ldr	r2, [pc, #84]	@ (8001fb4 <BSP_PB_Init+0xcc>)
 8001f5e:	441a      	add	r2, r3
 8001f60:	79fb      	ldrb	r3, [r7, #7]
 8001f62:	4915      	ldr	r1, [pc, #84]	@ (8001fb8 <BSP_PB_Init+0xd0>)
 8001f64:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4610      	mov	r0, r2
 8001f6c:	f001 ffac 	bl	8003ec8 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001f70:	79fb      	ldrb	r3, [r7, #7]
 8001f72:	00db      	lsls	r3, r3, #3
 8001f74:	4a0f      	ldr	r2, [pc, #60]	@ (8001fb4 <BSP_PB_Init+0xcc>)
 8001f76:	1898      	adds	r0, r3, r2
 8001f78:	79fb      	ldrb	r3, [r7, #7]
 8001f7a:	4a10      	ldr	r2, [pc, #64]	@ (8001fbc <BSP_PB_Init+0xd4>)
 8001f7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f80:	461a      	mov	r2, r3
 8001f82:	2100      	movs	r1, #0
 8001f84:	f001 ff83 	bl	8003e8e <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001f88:	2028      	movs	r0, #40	@ 0x28
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
 8001f8c:	4a0c      	ldr	r2, [pc, #48]	@ (8001fc0 <BSP_PB_Init+0xd8>)
 8001f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f92:	2200      	movs	r2, #0
 8001f94:	4619      	mov	r1, r3
 8001f96:	f001 ff46 	bl	8003e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001f9a:	2328      	movs	r3, #40	@ 0x28
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f001 ff5c 	bl	8003e5a <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001fa2:	2300      	movs	r3, #0
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3720      	adds	r7, #32
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	20000008 	.word	0x20000008
 8001fb4:	20000198 	.word	0x20000198
 8001fb8:	08007090 	.word	0x08007090
 8001fbc:	20000010 	.word	0x20000010
 8001fc0:	20000014 	.word	0x20000014

08001fc4 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	4603      	mov	r3, r0
 8001fcc:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	00db      	lsls	r3, r3, #3
 8001fd2:	4a04      	ldr	r2, [pc, #16]	@ (8001fe4 <BSP_PB_IRQHandler+0x20>)
 8001fd4:	4413      	add	r3, r2
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f001 ff8a 	bl	8003ef0 <HAL_EXTI_IRQHandler>
}
 8001fdc:	bf00      	nop
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	20000198 	.word	0x20000198

08001fe8 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001ff2:	bf00      	nop
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
	...

08002000 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	6039      	str	r1, [r7, #0]
 800200a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800200c:	2300      	movs	r3, #0
 800200e:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	2b01      	cmp	r3, #1
 8002014:	d903      	bls.n	800201e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002016:	f06f 0301 	mvn.w	r3, #1
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	e018      	b.n	8002050 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800201e:	79fb      	ldrb	r3, [r7, #7]
 8002020:	2294      	movs	r2, #148	@ 0x94
 8002022:	fb02 f303 	mul.w	r3, r2, r3
 8002026:	4a0d      	ldr	r2, [pc, #52]	@ (800205c <BSP_COM_Init+0x5c>)
 8002028:	4413      	add	r3, r2
 800202a:	4618      	mov	r0, r3
 800202c:	f000 f852 	bl	80020d4 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002030:	79fb      	ldrb	r3, [r7, #7]
 8002032:	2294      	movs	r2, #148	@ 0x94
 8002034:	fb02 f303 	mul.w	r3, r2, r3
 8002038:	4a08      	ldr	r2, [pc, #32]	@ (800205c <BSP_COM_Init+0x5c>)
 800203a:	4413      	add	r3, r2
 800203c:	6839      	ldr	r1, [r7, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f000 f80e 	bl	8002060 <MX_LPUART1_Init>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d002      	beq.n	8002050 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 800204a:	f06f 0303 	mvn.w	r3, #3
 800204e:	e000      	b.n	8002052 <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8002050:	68fb      	ldr	r3, [r7, #12]
}
 8002052:	4618      	mov	r0, r3
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	200001a0 	.word	0x200001a0

08002060 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800206a:	4b15      	ldr	r3, [pc, #84]	@ (80020c0 <MX_LPUART1_Init+0x60>)
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	220c      	movs	r2, #12
 800207e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	895b      	ldrh	r3, [r3, #10]
 8002084:	461a      	mov	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685a      	ldr	r2, [r3, #4]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	891b      	ldrh	r3, [r3, #8]
 8002096:	461a      	mov	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	899b      	ldrh	r3, [r3, #12]
 80020a0:	461a      	mov	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80020ac:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f004 fa33 	bl	800651a <HAL_UART_Init>
 80020b4:	4603      	mov	r3, r0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	2000000c 	.word	0x2000000c

080020c4 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80020c8:	2000      	movs	r0, #0
 80020ca:	f7ff ff8d 	bl	8001fe8 <BSP_PB_Callback>
}
 80020ce:	bf00      	nop
 80020d0:	bd80      	pop	{r7, pc}
	...

080020d4 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b08a      	sub	sp, #40	@ 0x28
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80020dc:	4b22      	ldr	r3, [pc, #136]	@ (8002168 <COM1_MspInit+0x94>)
 80020de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020e0:	4a21      	ldr	r2, [pc, #132]	@ (8002168 <COM1_MspInit+0x94>)
 80020e2:	f043 0301 	orr.w	r3, r3, #1
 80020e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002168 <COM1_MspInit+0x94>)
 80020ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	613b      	str	r3, [r7, #16]
 80020f2:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80020f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002168 <COM1_MspInit+0x94>)
 80020f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f8:	4a1b      	ldr	r2, [pc, #108]	@ (8002168 <COM1_MspInit+0x94>)
 80020fa:	f043 0301 	orr.w	r3, r3, #1
 80020fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002100:	4b19      	ldr	r3, [pc, #100]	@ (8002168 <COM1_MspInit+0x94>)
 8002102:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002104:	f003 0301 	and.w	r3, r3, #1
 8002108:	60fb      	str	r3, [r7, #12]
 800210a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 800210c:	4b16      	ldr	r3, [pc, #88]	@ (8002168 <COM1_MspInit+0x94>)
 800210e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002110:	4a15      	ldr	r2, [pc, #84]	@ (8002168 <COM1_MspInit+0x94>)
 8002112:	f043 0301 	orr.w	r3, r3, #1
 8002116:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002118:	4b13      	ldr	r3, [pc, #76]	@ (8002168 <COM1_MspInit+0x94>)
 800211a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	60bb      	str	r3, [r7, #8]
 8002122:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8002124:	2304      	movs	r3, #4
 8002126:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002128:	2302      	movs	r3, #2
 800212a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800212c:	2302      	movs	r3, #2
 800212e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002130:	2301      	movs	r3, #1
 8002132:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8002134:	230c      	movs	r3, #12
 8002136:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8002138:	f107 0314 	add.w	r3, r7, #20
 800213c:	4619      	mov	r1, r3
 800213e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002142:	f001 ff05 	bl	8003f50 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8002146:	2308      	movs	r3, #8
 8002148:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800214a:	2302      	movs	r3, #2
 800214c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800214e:	230c      	movs	r3, #12
 8002150:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8002152:	f107 0314 	add.w	r3, r7, #20
 8002156:	4619      	mov	r1, r3
 8002158:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800215c:	f001 fef8 	bl	8003f50 <HAL_GPIO_Init>
}
 8002160:	bf00      	nop
 8002162:	3728      	adds	r7, #40	@ 0x28
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40021000 	.word	0x40021000

0800216c <arm_cos_f32>:
  @param[in]     x  input value in radians
  @return        cos(x)
 */
ARM_DSP_ATTRIBUTE float32_t arm_cos_f32(
  float32_t x)
{
 800216c:	b480      	push	{r7}
 800216e:	b08b      	sub	sp, #44	@ 0x2c
 8002170:	af00      	add	r7, sp, #0
 8002172:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi, add 0.25 (pi/2) to read sine table */
  in = x * 0.159154943092f + 0.25f;
 8002176:	edd7 7a01 	vldr	s15, [r7, #4]
 800217a:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 800226c <arm_cos_f32+0x100>
 800217e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002182:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8002186:	ee77 7a87 	vadd.f32	s15, s15, s14
 800218a:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 800218e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002192:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002196:	ee17 3a90 	vmov	r3, s15
 800219a:	623b      	str	r3, [r7, #32]

  /* Make negative values towards -infinity */
  if (in < 0.0f)
 800219c:	edd7 7a06 	vldr	s15, [r7, #24]
 80021a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80021a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021a8:	d502      	bpl.n	80021b0 <arm_cos_f32+0x44>
  {
    n--;
 80021aa:	6a3b      	ldr	r3, [r7, #32]
 80021ac:	3b01      	subs	r3, #1
 80021ae:	623b      	str	r3, [r7, #32]
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 80021b0:	6a3b      	ldr	r3, [r7, #32]
 80021b2:	ee07 3a90 	vmov	s15, r3
 80021b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021ba:	ed97 7a06 	vldr	s14, [r7, #24]
 80021be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021c2:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of index of the table */
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 80021c6:	edd7 7a06 	vldr	s15, [r7, #24]
 80021ca:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8002270 <arm_cos_f32+0x104>
 80021ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021d2:	edc7 7a07 	vstr	s15, [r7, #28]
  index = (uint16_t)findex;
 80021d6:	edd7 7a07 	vldr	s15, [r7, #28]
 80021da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021de:	ee17 3a90 	vmov	r3, s15
 80021e2:	84fb      	strh	r3, [r7, #38]	@ 0x26

  /* when "in" is exactly 1, we need to rotate the index down to 0 */
  if (index >= FAST_MATH_TABLE_SIZE) {
 80021e4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80021e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021ea:	d309      	bcc.n	8002200 <arm_cos_f32+0x94>
    index = 0;
 80021ec:	2300      	movs	r3, #0
 80021ee:	84fb      	strh	r3, [r7, #38]	@ 0x26
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 80021f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80021f4:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002270 <arm_cos_f32+0x104>
 80021f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80021fc:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 8002200:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002202:	ee07 3a90 	vmov	s15, r3
 8002206:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800220a:	ed97 7a07 	vldr	s14, [r7, #28]
 800220e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002212:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the cos table */
  a = sinTable_f32[index];
 8002216:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002218:	4a16      	ldr	r2, [pc, #88]	@ (8002274 <arm_cos_f32+0x108>)
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	4413      	add	r3, r2
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 8002222:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002224:	3301      	adds	r3, #1
 8002226:	4a13      	ldr	r2, [pc, #76]	@ (8002274 <arm_cos_f32+0x108>)
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	4413      	add	r3, r2
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  cosVal = (1.0f - fract) * a + fract * b;
 8002230:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002234:	edd7 7a05 	vldr	s15, [r7, #20]
 8002238:	ee37 7a67 	vsub.f32	s14, s14, s15
 800223c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002240:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002244:	edd7 6a05 	vldr	s13, [r7, #20]
 8002248:	edd7 7a03 	vldr	s15, [r7, #12]
 800224c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002250:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002254:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return output value */
  return (cosVal);
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	ee07 3a90 	vmov	s15, r3
}
 800225e:	eeb0 0a67 	vmov.f32	s0, s15
 8002262:	372c      	adds	r7, #44	@ 0x2c
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr
 800226c:	3e22f983 	.word	0x3e22f983
 8002270:	44000000 	.word	0x44000000
 8002274:	08007094 	.word	0x08007094

08002278 <arm_sin_f32>:
  @return        sin(x)
 */

ARM_DSP_ATTRIBUTE float32_t arm_sin_f32(
  float32_t x)
{
 8002278:	b480      	push	{r7}
 800227a:	b08b      	sub	sp, #44	@ 0x2c
 800227c:	af00      	add	r7, sp, #0
 800227e:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi */
  in = x * 0.159154943092f;
 8002282:	edd7 7a01 	vldr	s15, [r7, #4]
 8002286:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8002370 <arm_sin_f32+0xf8>
 800228a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800228e:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 8002292:	edd7 7a06 	vldr	s15, [r7, #24]
 8002296:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800229a:	ee17 3a90 	vmov	r3, s15
 800229e:	623b      	str	r3, [r7, #32]

  /* Make negative values towards -infinity */
  if (in < 0.0f)
 80022a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80022a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80022a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ac:	d502      	bpl.n	80022b4 <arm_sin_f32+0x3c>
  {
    n--;
 80022ae:	6a3b      	ldr	r3, [r7, #32]
 80022b0:	3b01      	subs	r3, #1
 80022b2:	623b      	str	r3, [r7, #32]
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 80022b4:	6a3b      	ldr	r3, [r7, #32]
 80022b6:	ee07 3a90 	vmov	s15, r3
 80022ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022be:	ed97 7a06 	vldr	s14, [r7, #24]
 80022c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022c6:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of index of the table */
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 80022ca:	edd7 7a06 	vldr	s15, [r7, #24]
 80022ce:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8002374 <arm_sin_f32+0xfc>
 80022d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022d6:	edc7 7a07 	vstr	s15, [r7, #28]
  index = (uint16_t)findex;
 80022da:	edd7 7a07 	vldr	s15, [r7, #28]
 80022de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022e2:	ee17 3a90 	vmov	r3, s15
 80022e6:	84fb      	strh	r3, [r7, #38]	@ 0x26

  /* when "in" is exactly 1, we need to rotate the index down to 0 */
  if (index >= FAST_MATH_TABLE_SIZE) {
 80022e8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80022ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022ee:	d309      	bcc.n	8002304 <arm_sin_f32+0x8c>
    index = 0;
 80022f0:	2300      	movs	r3, #0
 80022f2:	84fb      	strh	r3, [r7, #38]	@ 0x26
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 80022f4:	edd7 7a07 	vldr	s15, [r7, #28]
 80022f8:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002374 <arm_sin_f32+0xfc>
 80022fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002300:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 8002304:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002306:	ee07 3a90 	vmov	s15, r3
 800230a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800230e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002312:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002316:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the sin table */
  a = sinTable_f32[index];
 800231a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800231c:	4a16      	ldr	r2, [pc, #88]	@ (8002378 <arm_sin_f32+0x100>)
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	4413      	add	r3, r2
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 8002326:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002328:	3301      	adds	r3, #1
 800232a:	4a13      	ldr	r2, [pc, #76]	@ (8002378 <arm_sin_f32+0x100>)
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	4413      	add	r3, r2
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  sinVal = (1.0f - fract) * a + fract * b;
 8002334:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002338:	edd7 7a05 	vldr	s15, [r7, #20]
 800233c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002340:	edd7 7a04 	vldr	s15, [r7, #16]
 8002344:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002348:	edd7 6a05 	vldr	s13, [r7, #20]
 800234c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002350:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002354:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002358:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return output value */
  return (sinVal);
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	ee07 3a90 	vmov	s15, r3
}
 8002362:	eeb0 0a67 	vmov.f32	s0, s15
 8002366:	372c      	adds	r7, #44	@ 0x2c
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr
 8002370:	3e22f983 	.word	0x3e22f983
 8002374:	44000000 	.word	0x44000000
 8002378:	08007094 	.word	0x08007094

0800237c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002382:	2300      	movs	r3, #0
 8002384:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002386:	2003      	movs	r0, #3
 8002388:	f001 fd42 	bl	8003e10 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800238c:	2000      	movs	r0, #0
 800238e:	f000 f80d 	bl	80023ac <HAL_InitTick>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d002      	beq.n	800239e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	71fb      	strb	r3, [r7, #7]
 800239c:	e001      	b.n	80023a2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800239e:	f7ff fb5f 	bl	8001a60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023a2:	79fb      	ldrb	r3, [r7, #7]

}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3708      	adds	r7, #8
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023b4:	2300      	movs	r3, #0
 80023b6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80023b8:	4b16      	ldr	r3, [pc, #88]	@ (8002414 <HAL_InitTick+0x68>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d022      	beq.n	8002406 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80023c0:	4b15      	ldr	r3, [pc, #84]	@ (8002418 <HAL_InitTick+0x6c>)
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	4b13      	ldr	r3, [pc, #76]	@ (8002414 <HAL_InitTick+0x68>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80023cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80023d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d4:	4618      	mov	r0, r3
 80023d6:	f001 fd4e 	bl	8003e76 <HAL_SYSTICK_Config>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d10f      	bne.n	8002400 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2b0f      	cmp	r3, #15
 80023e4:	d809      	bhi.n	80023fa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023e6:	2200      	movs	r2, #0
 80023e8:	6879      	ldr	r1, [r7, #4]
 80023ea:	f04f 30ff 	mov.w	r0, #4294967295
 80023ee:	f001 fd1a 	bl	8003e26 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80023f2:	4a0a      	ldr	r2, [pc, #40]	@ (800241c <HAL_InitTick+0x70>)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6013      	str	r3, [r2, #0]
 80023f8:	e007      	b.n	800240a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	73fb      	strb	r3, [r7, #15]
 80023fe:	e004      	b.n	800240a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	73fb      	strb	r3, [r7, #15]
 8002404:	e001      	b.n	800240a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800240a:	7bfb      	ldrb	r3, [r7, #15]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	2000001c 	.word	0x2000001c
 8002418:	20000000 	.word	0x20000000
 800241c:	20000018 	.word	0x20000018

08002420 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002424:	4b05      	ldr	r3, [pc, #20]	@ (800243c <HAL_IncTick+0x1c>)
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	4b05      	ldr	r3, [pc, #20]	@ (8002440 <HAL_IncTick+0x20>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4413      	add	r3, r2
 800242e:	4a03      	ldr	r2, [pc, #12]	@ (800243c <HAL_IncTick+0x1c>)
 8002430:	6013      	str	r3, [r2, #0]
}
 8002432:	bf00      	nop
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr
 800243c:	20000234 	.word	0x20000234
 8002440:	2000001c 	.word	0x2000001c

08002444 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  return uwTick;
 8002448:	4b03      	ldr	r3, [pc, #12]	@ (8002458 <HAL_GetTick+0x14>)
 800244a:	681b      	ldr	r3, [r3, #0]
}
 800244c:	4618      	mov	r0, r3
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	20000234 	.word	0x20000234

0800245c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002464:	f7ff ffee 	bl	8002444 <HAL_GetTick>
 8002468:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002474:	d004      	beq.n	8002480 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002476:	4b09      	ldr	r3, [pc, #36]	@ (800249c <HAL_Delay+0x40>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	4413      	add	r3, r2
 800247e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002480:	bf00      	nop
 8002482:	f7ff ffdf 	bl	8002444 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	68fa      	ldr	r2, [r7, #12]
 800248e:	429a      	cmp	r2, r3
 8002490:	d8f7      	bhi.n	8002482 <HAL_Delay+0x26>
  {
  }
}
 8002492:	bf00      	nop
 8002494:	bf00      	nop
 8002496:	3710      	adds	r7, #16
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	2000001c 	.word	0x2000001c

080024a0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	431a      	orrs	r2, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	609a      	str	r2, [r3, #8]
}
 80024ba:	bf00      	nop
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr

080024c6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80024c6:	b480      	push	{r7}
 80024c8:	b083      	sub	sp, #12
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
 80024ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	431a      	orrs	r2, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	609a      	str	r2, [r3, #8]
}
 80024e0:	bf00      	nop
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002508:	b480      	push	{r7}
 800250a:	b087      	sub	sp, #28
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
 8002514:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	3360      	adds	r3, #96	@ 0x60
 800251a:	461a      	mov	r2, r3
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	4413      	add	r3, r2
 8002522:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	4b08      	ldr	r3, [pc, #32]	@ (800254c <LL_ADC_SetOffset+0x44>)
 800252a:	4013      	ands	r3, r2
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	430a      	orrs	r2, r1
 8002536:	4313      	orrs	r3, r2
 8002538:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002540:	bf00      	nop
 8002542:	371c      	adds	r7, #28
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	03fff000 	.word	0x03fff000

08002550 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	3360      	adds	r3, #96	@ 0x60
 800255e:	461a      	mov	r2, r3
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	4413      	add	r3, r2
 8002566:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002570:	4618      	mov	r0, r3
 8002572:	3714      	adds	r7, #20
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800257c:	b480      	push	{r7}
 800257e:	b087      	sub	sp, #28
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	3360      	adds	r3, #96	@ 0x60
 800258c:	461a      	mov	r2, r3
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	4413      	add	r3, r2
 8002594:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	431a      	orrs	r2, r3
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80025a6:	bf00      	nop
 80025a8:	371c      	adds	r7, #28
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr

080025b2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80025b2:	b480      	push	{r7}
 80025b4:	b087      	sub	sp, #28
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	60f8      	str	r0, [r7, #12]
 80025ba:	60b9      	str	r1, [r7, #8]
 80025bc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	3360      	adds	r3, #96	@ 0x60
 80025c2:	461a      	mov	r2, r3
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	4413      	add	r3, r2
 80025ca:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	431a      	orrs	r2, r3
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80025dc:	bf00      	nop
 80025de:	371c      	adds	r7, #28
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b087      	sub	sp, #28
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	3360      	adds	r3, #96	@ 0x60
 80025f8:	461a      	mov	r2, r3
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	4413      	add	r3, r2
 8002600:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	431a      	orrs	r2, r3
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002612:	bf00      	nop
 8002614:	371c      	adds	r7, #28
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr

0800261e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800261e:	b480      	push	{r7}
 8002620:	b083      	sub	sp, #12
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
 8002626:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	431a      	orrs	r2, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	615a      	str	r2, [r3, #20]
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002654:	2b00      	cmp	r3, #0
 8002656:	d101      	bne.n	800265c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002658:	2301      	movs	r3, #1
 800265a:	e000      	b.n	800265e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr

0800266a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800266a:	b480      	push	{r7}
 800266c:	b087      	sub	sp, #28
 800266e:	af00      	add	r7, sp, #0
 8002670:	60f8      	str	r0, [r7, #12]
 8002672:	60b9      	str	r1, [r7, #8]
 8002674:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	3330      	adds	r3, #48	@ 0x30
 800267a:	461a      	mov	r2, r3
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	0a1b      	lsrs	r3, r3, #8
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	f003 030c 	and.w	r3, r3, #12
 8002686:	4413      	add	r3, r2
 8002688:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	f003 031f 	and.w	r3, r3, #31
 8002694:	211f      	movs	r1, #31
 8002696:	fa01 f303 	lsl.w	r3, r1, r3
 800269a:	43db      	mvns	r3, r3
 800269c:	401a      	ands	r2, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	0e9b      	lsrs	r3, r3, #26
 80026a2:	f003 011f 	and.w	r1, r3, #31
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	f003 031f 	and.w	r3, r3, #31
 80026ac:	fa01 f303 	lsl.w	r3, r1, r3
 80026b0:	431a      	orrs	r2, r3
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80026b6:	bf00      	nop
 80026b8:	371c      	adds	r7, #28
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr

080026c2 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80026c2:	b480      	push	{r7}
 80026c4:	b083      	sub	sp, #12
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ce:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d101      	bne.n	80026da <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80026d6:	2301      	movs	r3, #1
 80026d8:	e000      	b.n	80026dc <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80026da:	2300      	movs	r3, #0
}
 80026dc:	4618      	mov	r0, r3
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b087      	sub	sp, #28
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	3314      	adds	r3, #20
 80026f8:	461a      	mov	r2, r3
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	0e5b      	lsrs	r3, r3, #25
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	f003 0304 	and.w	r3, r3, #4
 8002704:	4413      	add	r3, r2
 8002706:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	0d1b      	lsrs	r3, r3, #20
 8002710:	f003 031f 	and.w	r3, r3, #31
 8002714:	2107      	movs	r1, #7
 8002716:	fa01 f303 	lsl.w	r3, r1, r3
 800271a:	43db      	mvns	r3, r3
 800271c:	401a      	ands	r2, r3
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	0d1b      	lsrs	r3, r3, #20
 8002722:	f003 031f 	and.w	r3, r3, #31
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	fa01 f303 	lsl.w	r3, r1, r3
 800272c:	431a      	orrs	r2, r3
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002732:	bf00      	nop
 8002734:	371c      	adds	r7, #28
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
	...

08002740 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002740:	b480      	push	{r7}
 8002742:	b085      	sub	sp, #20
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002758:	43db      	mvns	r3, r3
 800275a:	401a      	ands	r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f003 0318 	and.w	r3, r3, #24
 8002762:	4908      	ldr	r1, [pc, #32]	@ (8002784 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002764:	40d9      	lsrs	r1, r3
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	400b      	ands	r3, r1
 800276a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800276e:	431a      	orrs	r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002776:	bf00      	nop
 8002778:	3714      	adds	r7, #20
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	0007ffff 	.word	0x0007ffff

08002788 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 031f 	and.w	r3, r3, #31
}
 8002798:	4618      	mov	r0, r3
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	370c      	adds	r7, #12
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr

080027c0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80027d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	6093      	str	r3, [r2, #8]
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80027f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80027f8:	d101      	bne.n	80027fe <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80027fa:	2301      	movs	r3, #1
 80027fc:	e000      	b.n	8002800 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800281c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002820:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002828:	bf00      	nop
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002844:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002848:	d101      	bne.n	800284e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800284a:	2301      	movs	r3, #1
 800284c:	e000      	b.n	8002850 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr

0800285c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f003 0301 	and.w	r3, r3, #1
 800286c:	2b01      	cmp	r3, #1
 800286e:	d101      	bne.n	8002874 <LL_ADC_IsEnabled+0x18>
 8002870:	2301      	movs	r3, #1
 8002872:	e000      	b.n	8002876 <LL_ADC_IsEnabled+0x1a>
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr

08002882 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002882:	b480      	push	{r7}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 0304 	and.w	r3, r3, #4
 8002892:	2b04      	cmp	r3, #4
 8002894:	d101      	bne.n	800289a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002896:	2301      	movs	r3, #1
 8002898:	e000      	b.n	800289c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f003 0308 	and.w	r3, r3, #8
 80028b8:	2b08      	cmp	r3, #8
 80028ba:	d101      	bne.n	80028c0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80028bc:	2301      	movs	r3, #1
 80028be:	e000      	b.n	80028c2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
	...

080028d0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028d0:	b590      	push	{r4, r7, lr}
 80028d2:	b089      	sub	sp, #36	@ 0x24
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028d8:	2300      	movs	r3, #0
 80028da:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80028dc:	2300      	movs	r3, #0
 80028de:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d101      	bne.n	80028ea <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e1a9      	b.n	8002c3e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	695b      	ldr	r3, [r3, #20]
 80028ee:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d109      	bne.n	800290c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f7ff f8d5 	bl	8001aa8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff ff67 	bl	80027e4 <LL_ADC_IsDeepPowerDownEnabled>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d004      	beq.n	8002926 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4618      	mov	r0, r3
 8002922:	f7ff ff4d 	bl	80027c0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff ff82 	bl	8002834 <LL_ADC_IsInternalRegulatorEnabled>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d115      	bne.n	8002962 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff ff66 	bl	800280c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002940:	4b9c      	ldr	r3, [pc, #624]	@ (8002bb4 <HAL_ADC_Init+0x2e4>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	099b      	lsrs	r3, r3, #6
 8002946:	4a9c      	ldr	r2, [pc, #624]	@ (8002bb8 <HAL_ADC_Init+0x2e8>)
 8002948:	fba2 2303 	umull	r2, r3, r2, r3
 800294c:	099b      	lsrs	r3, r3, #6
 800294e:	3301      	adds	r3, #1
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002954:	e002      	b.n	800295c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	3b01      	subs	r3, #1
 800295a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d1f9      	bne.n	8002956 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff ff64 	bl	8002834 <LL_ADC_IsInternalRegulatorEnabled>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d10d      	bne.n	800298e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002976:	f043 0210 	orr.w	r2, r3, #16
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002982:	f043 0201 	orr.w	r2, r3, #1
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4618      	mov	r0, r3
 8002994:	f7ff ff75 	bl	8002882 <LL_ADC_REG_IsConversionOngoing>
 8002998:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800299e:	f003 0310 	and.w	r3, r3, #16
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f040 8142 	bne.w	8002c2c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	f040 813e 	bne.w	8002c2c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80029b8:	f043 0202 	orr.w	r2, r3, #2
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7ff ff49 	bl	800285c <LL_ADC_IsEnabled>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d141      	bne.n	8002a54 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80029d8:	d004      	beq.n	80029e4 <HAL_ADC_Init+0x114>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a77      	ldr	r2, [pc, #476]	@ (8002bbc <HAL_ADC_Init+0x2ec>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d10f      	bne.n	8002a04 <HAL_ADC_Init+0x134>
 80029e4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80029e8:	f7ff ff38 	bl	800285c <LL_ADC_IsEnabled>
 80029ec:	4604      	mov	r4, r0
 80029ee:	4873      	ldr	r0, [pc, #460]	@ (8002bbc <HAL_ADC_Init+0x2ec>)
 80029f0:	f7ff ff34 	bl	800285c <LL_ADC_IsEnabled>
 80029f4:	4603      	mov	r3, r0
 80029f6:	4323      	orrs	r3, r4
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	bf0c      	ite	eq
 80029fc:	2301      	moveq	r3, #1
 80029fe:	2300      	movne	r3, #0
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	e012      	b.n	8002a2a <HAL_ADC_Init+0x15a>
 8002a04:	486e      	ldr	r0, [pc, #440]	@ (8002bc0 <HAL_ADC_Init+0x2f0>)
 8002a06:	f7ff ff29 	bl	800285c <LL_ADC_IsEnabled>
 8002a0a:	4604      	mov	r4, r0
 8002a0c:	486d      	ldr	r0, [pc, #436]	@ (8002bc4 <HAL_ADC_Init+0x2f4>)
 8002a0e:	f7ff ff25 	bl	800285c <LL_ADC_IsEnabled>
 8002a12:	4603      	mov	r3, r0
 8002a14:	431c      	orrs	r4, r3
 8002a16:	486c      	ldr	r0, [pc, #432]	@ (8002bc8 <HAL_ADC_Init+0x2f8>)
 8002a18:	f7ff ff20 	bl	800285c <LL_ADC_IsEnabled>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	4323      	orrs	r3, r4
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	bf0c      	ite	eq
 8002a24:	2301      	moveq	r3, #1
 8002a26:	2300      	movne	r3, #0
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d012      	beq.n	8002a54 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a36:	d004      	beq.n	8002a42 <HAL_ADC_Init+0x172>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a5f      	ldr	r2, [pc, #380]	@ (8002bbc <HAL_ADC_Init+0x2ec>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d101      	bne.n	8002a46 <HAL_ADC_Init+0x176>
 8002a42:	4a62      	ldr	r2, [pc, #392]	@ (8002bcc <HAL_ADC_Init+0x2fc>)
 8002a44:	e000      	b.n	8002a48 <HAL_ADC_Init+0x178>
 8002a46:	4a62      	ldr	r2, [pc, #392]	@ (8002bd0 <HAL_ADC_Init+0x300>)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	4610      	mov	r0, r2
 8002a50:	f7ff fd26 	bl	80024a0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	7f5b      	ldrb	r3, [r3, #29]
 8002a58:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a5e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002a64:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002a6a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a72:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a74:	4313      	orrs	r3, r2
 8002a76:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d106      	bne.n	8002a90 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a86:	3b01      	subs	r3, #1
 8002a88:	045b      	lsls	r3, r3, #17
 8002a8a:	69ba      	ldr	r2, [r7, #24]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d009      	beq.n	8002aac <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a9c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002aa6:	69ba      	ldr	r2, [r7, #24]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68da      	ldr	r2, [r3, #12]
 8002ab2:	4b48      	ldr	r3, [pc, #288]	@ (8002bd4 <HAL_ADC_Init+0x304>)
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	6812      	ldr	r2, [r2, #0]
 8002aba:	69b9      	ldr	r1, [r7, #24]
 8002abc:	430b      	orrs	r3, r1
 8002abe:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	691b      	ldr	r3, [r3, #16]
 8002ac6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff fee4 	bl	80028a8 <LL_ADC_INJ_IsConversionOngoing>
 8002ae0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d17f      	bne.n	8002be8 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d17c      	bne.n	8002be8 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002af2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002afa:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002afc:	4313      	orrs	r3, r2
 8002afe:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b0a:	f023 0302 	bic.w	r3, r3, #2
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	6812      	ldr	r2, [r2, #0]
 8002b12:	69b9      	ldr	r1, [r7, #24]
 8002b14:	430b      	orrs	r3, r1
 8002b16:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	691b      	ldr	r3, [r3, #16]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d017      	beq.n	8002b50 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	691a      	ldr	r2, [r3, #16]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002b2e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002b38:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002b3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b40:	687a      	ldr	r2, [r7, #4]
 8002b42:	6911      	ldr	r1, [r2, #16]
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	6812      	ldr	r2, [r2, #0]
 8002b48:	430b      	orrs	r3, r1
 8002b4a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002b4e:	e013      	b.n	8002b78 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	691a      	ldr	r2, [r3, #16]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002b5e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	6812      	ldr	r2, [r2, #0]
 8002b6c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002b70:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b74:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d12a      	bne.n	8002bd8 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	691b      	ldr	r3, [r3, #16]
 8002b88:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002b8c:	f023 0304 	bic.w	r3, r3, #4
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b98:	4311      	orrs	r1, r2
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002b9e:	4311      	orrs	r1, r2
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	431a      	orrs	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f042 0201 	orr.w	r2, r2, #1
 8002bb0:	611a      	str	r2, [r3, #16]
 8002bb2:	e019      	b.n	8002be8 <HAL_ADC_Init+0x318>
 8002bb4:	20000000 	.word	0x20000000
 8002bb8:	053e2d63 	.word	0x053e2d63
 8002bbc:	50000100 	.word	0x50000100
 8002bc0:	50000400 	.word	0x50000400
 8002bc4:	50000500 	.word	0x50000500
 8002bc8:	50000600 	.word	0x50000600
 8002bcc:	50000300 	.word	0x50000300
 8002bd0:	50000700 	.word	0x50000700
 8002bd4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	691a      	ldr	r2, [r3, #16]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f022 0201 	bic.w	r2, r2, #1
 8002be6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	695b      	ldr	r3, [r3, #20]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d10c      	bne.n	8002c0a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf6:	f023 010f 	bic.w	r1, r3, #15
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a1b      	ldr	r3, [r3, #32]
 8002bfe:	1e5a      	subs	r2, r3, #1
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	430a      	orrs	r2, r1
 8002c06:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c08:	e007      	b.n	8002c1a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f022 020f 	bic.w	r2, r2, #15
 8002c18:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c1e:	f023 0303 	bic.w	r3, r3, #3
 8002c22:	f043 0201 	orr.w	r2, r3, #1
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c2a:	e007      	b.n	8002c3c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c30:	f043 0210 	orr.w	r2, r3, #16
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c3c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3724      	adds	r7, #36	@ 0x24
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd90      	pop	{r4, r7, pc}
 8002c46:	bf00      	nop

08002c48 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b08a      	sub	sp, #40	@ 0x28
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002c50:	2300      	movs	r3, #0
 8002c52:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c6c:	d004      	beq.n	8002c78 <HAL_ADC_IRQHandler+0x30>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a8e      	ldr	r2, [pc, #568]	@ (8002eac <HAL_ADC_IRQHandler+0x264>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d101      	bne.n	8002c7c <HAL_ADC_IRQHandler+0x34>
 8002c78:	4b8d      	ldr	r3, [pc, #564]	@ (8002eb0 <HAL_ADC_IRQHandler+0x268>)
 8002c7a:	e000      	b.n	8002c7e <HAL_ADC_IRQHandler+0x36>
 8002c7c:	4b8d      	ldr	r3, [pc, #564]	@ (8002eb4 <HAL_ADC_IRQHandler+0x26c>)
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7ff fd82 	bl	8002788 <LL_ADC_GetMultimode>
 8002c84:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	f003 0302 	and.w	r3, r3, #2
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d017      	beq.n	8002cc0 <HAL_ADC_IRQHandler+0x78>
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d012      	beq.n	8002cc0 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c9e:	f003 0310 	and.w	r3, r3, #16
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d105      	bne.n	8002cb2 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002caa:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 feca 	bl	8003a4c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2202      	movs	r2, #2
 8002cbe:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	f003 0304 	and.w	r3, r3, #4
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d004      	beq.n	8002cd4 <HAL_ADC_IRQHandler+0x8c>
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	f003 0304 	and.w	r3, r3, #4
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d10b      	bne.n	8002cec <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f000 8094 	beq.w	8002e08 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	f003 0308 	and.w	r3, r3, #8
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f000 808e 	beq.w	8002e08 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf0:	f003 0310 	and.w	r3, r3, #16
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d105      	bne.n	8002d04 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cfc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7ff fc9b 	bl	8002644 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d072      	beq.n	8002dfa <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a64      	ldr	r2, [pc, #400]	@ (8002eac <HAL_ADC_IRQHandler+0x264>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d009      	beq.n	8002d32 <HAL_ADC_IRQHandler+0xea>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a65      	ldr	r2, [pc, #404]	@ (8002eb8 <HAL_ADC_IRQHandler+0x270>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d002      	beq.n	8002d2e <HAL_ADC_IRQHandler+0xe6>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	e003      	b.n	8002d36 <HAL_ADC_IRQHandler+0xee>
 8002d2e:	4b63      	ldr	r3, [pc, #396]	@ (8002ebc <HAL_ADC_IRQHandler+0x274>)
 8002d30:	e001      	b.n	8002d36 <HAL_ADC_IRQHandler+0xee>
 8002d32:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	6812      	ldr	r2, [r2, #0]
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d008      	beq.n	8002d50 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d005      	beq.n	8002d50 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	2b05      	cmp	r3, #5
 8002d48:	d002      	beq.n	8002d50 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	2b09      	cmp	r3, #9
 8002d4e:	d104      	bne.n	8002d5a <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	623b      	str	r3, [r7, #32]
 8002d58:	e014      	b.n	8002d84 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a53      	ldr	r2, [pc, #332]	@ (8002eac <HAL_ADC_IRQHandler+0x264>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d009      	beq.n	8002d78 <HAL_ADC_IRQHandler+0x130>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a53      	ldr	r2, [pc, #332]	@ (8002eb8 <HAL_ADC_IRQHandler+0x270>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d002      	beq.n	8002d74 <HAL_ADC_IRQHandler+0x12c>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	e003      	b.n	8002d7c <HAL_ADC_IRQHandler+0x134>
 8002d74:	4b51      	ldr	r3, [pc, #324]	@ (8002ebc <HAL_ADC_IRQHandler+0x274>)
 8002d76:	e001      	b.n	8002d7c <HAL_ADC_IRQHandler+0x134>
 8002d78:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002d7c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002d84:	6a3b      	ldr	r3, [r7, #32]
 8002d86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d135      	bne.n	8002dfa <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0308 	and.w	r3, r3, #8
 8002d98:	2b08      	cmp	r3, #8
 8002d9a:	d12e      	bne.n	8002dfa <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff fd6e 	bl	8002882 <LL_ADC_REG_IsConversionOngoing>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d11a      	bne.n	8002de2 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	685a      	ldr	r2, [r3, #4]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f022 020c 	bic.w	r2, r2, #12
 8002dba:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dcc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d112      	bne.n	8002dfa <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd8:	f043 0201 	orr.w	r2, r3, #1
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002de0:	e00b      	b.n	8002dfa <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de6:	f043 0210 	orr.w	r2, r3, #16
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002df2:	f043 0201 	orr.w	r2, r3, #1
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7fe fe1a 	bl	8001a34 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	220c      	movs	r2, #12
 8002e06:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	f003 0320 	and.w	r3, r3, #32
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d004      	beq.n	8002e1c <HAL_ADC_IRQHandler+0x1d4>
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	f003 0320 	and.w	r3, r3, #32
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d10b      	bne.n	8002e34 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f000 80b3 	beq.w	8002f8e <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	f000 80ad 	beq.w	8002f8e <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e38:	f003 0310 	and.w	r3, r3, #16
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d105      	bne.n	8002e4c <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e44:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7ff fc36 	bl	80026c2 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002e56:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7ff fbf1 	bl	8002644 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e62:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a10      	ldr	r2, [pc, #64]	@ (8002eac <HAL_ADC_IRQHandler+0x264>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d009      	beq.n	8002e82 <HAL_ADC_IRQHandler+0x23a>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a11      	ldr	r2, [pc, #68]	@ (8002eb8 <HAL_ADC_IRQHandler+0x270>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d002      	beq.n	8002e7e <HAL_ADC_IRQHandler+0x236>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	e003      	b.n	8002e86 <HAL_ADC_IRQHandler+0x23e>
 8002e7e:	4b0f      	ldr	r3, [pc, #60]	@ (8002ebc <HAL_ADC_IRQHandler+0x274>)
 8002e80:	e001      	b.n	8002e86 <HAL_ADC_IRQHandler+0x23e>
 8002e82:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	6812      	ldr	r2, [r2, #0]
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d008      	beq.n	8002ea0 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d005      	beq.n	8002ea0 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	2b06      	cmp	r3, #6
 8002e98:	d002      	beq.n	8002ea0 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	2b07      	cmp	r3, #7
 8002e9e:	d10f      	bne.n	8002ec0 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68db      	ldr	r3, [r3, #12]
 8002ea6:	623b      	str	r3, [r7, #32]
 8002ea8:	e01f      	b.n	8002eea <HAL_ADC_IRQHandler+0x2a2>
 8002eaa:	bf00      	nop
 8002eac:	50000100 	.word	0x50000100
 8002eb0:	50000300 	.word	0x50000300
 8002eb4:	50000700 	.word	0x50000700
 8002eb8:	50000500 	.word	0x50000500
 8002ebc:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a8b      	ldr	r2, [pc, #556]	@ (80030f4 <HAL_ADC_IRQHandler+0x4ac>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d009      	beq.n	8002ede <HAL_ADC_IRQHandler+0x296>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a8a      	ldr	r2, [pc, #552]	@ (80030f8 <HAL_ADC_IRQHandler+0x4b0>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d002      	beq.n	8002eda <HAL_ADC_IRQHandler+0x292>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	e003      	b.n	8002ee2 <HAL_ADC_IRQHandler+0x29a>
 8002eda:	4b88      	ldr	r3, [pc, #544]	@ (80030fc <HAL_ADC_IRQHandler+0x4b4>)
 8002edc:	e001      	b.n	8002ee2 <HAL_ADC_IRQHandler+0x29a>
 8002ede:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002ee2:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d047      	beq.n	8002f80 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002ef0:	6a3b      	ldr	r3, [r7, #32]
 8002ef2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d007      	beq.n	8002f0a <HAL_ADC_IRQHandler+0x2c2>
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d03f      	beq.n	8002f80 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002f00:	6a3b      	ldr	r3, [r7, #32]
 8002f02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d13a      	bne.n	8002f80 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f14:	2b40      	cmp	r3, #64	@ 0x40
 8002f16:	d133      	bne.n	8002f80 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002f18:	6a3b      	ldr	r3, [r7, #32]
 8002f1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d12e      	bne.n	8002f80 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7ff fcbe 	bl	80028a8 <LL_ADC_INJ_IsConversionOngoing>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d11a      	bne.n	8002f68 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	685a      	ldr	r2, [r3, #4]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002f40:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f46:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d112      	bne.n	8002f80 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5e:	f043 0201 	orr.w	r2, r3, #1
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f66:	e00b      	b.n	8002f80 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f6c:	f043 0210 	orr.w	r2, r3, #16
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f78:	f043 0201 	orr.w	r2, r3, #1
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f000 fd3b 	bl	80039fc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2260      	movs	r2, #96	@ 0x60
 8002f8c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d011      	beq.n	8002fbc <HAL_ADC_IRQHandler+0x374>
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00c      	beq.n	8002fbc <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f000 f8aa 	bl	8003108 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2280      	movs	r2, #128	@ 0x80
 8002fba:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d012      	beq.n	8002fec <HAL_ADC_IRQHandler+0x3a4>
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d00d      	beq.n	8002fec <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fd4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f000 fd21 	bl	8003a24 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fea:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d012      	beq.n	800301c <HAL_ADC_IRQHandler+0x3d4>
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d00d      	beq.n	800301c <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003004:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f000 fd13 	bl	8003a38 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800301a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	f003 0310 	and.w	r3, r3, #16
 8003022:	2b00      	cmp	r3, #0
 8003024:	d043      	beq.n	80030ae <HAL_ADC_IRQHandler+0x466>
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	f003 0310 	and.w	r3, r3, #16
 800302c:	2b00      	cmp	r3, #0
 800302e:	d03e      	beq.n	80030ae <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003034:	2b00      	cmp	r3, #0
 8003036:	d102      	bne.n	800303e <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8003038:	2301      	movs	r3, #1
 800303a:	627b      	str	r3, [r7, #36]	@ 0x24
 800303c:	e021      	b.n	8003082 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d015      	beq.n	8003070 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800304c:	d004      	beq.n	8003058 <HAL_ADC_IRQHandler+0x410>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a28      	ldr	r2, [pc, #160]	@ (80030f4 <HAL_ADC_IRQHandler+0x4ac>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d101      	bne.n	800305c <HAL_ADC_IRQHandler+0x414>
 8003058:	4b29      	ldr	r3, [pc, #164]	@ (8003100 <HAL_ADC_IRQHandler+0x4b8>)
 800305a:	e000      	b.n	800305e <HAL_ADC_IRQHandler+0x416>
 800305c:	4b29      	ldr	r3, [pc, #164]	@ (8003104 <HAL_ADC_IRQHandler+0x4bc>)
 800305e:	4618      	mov	r0, r3
 8003060:	f7ff fba0 	bl	80027a4 <LL_ADC_GetMultiDMATransfer>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00b      	beq.n	8003082 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 800306a:	2301      	movs	r3, #1
 800306c:	627b      	str	r3, [r7, #36]	@ 0x24
 800306e:	e008      	b.n	8003082 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	f003 0301 	and.w	r3, r3, #1
 800307a:	2b00      	cmp	r3, #0
 800307c:	d001      	beq.n	8003082 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 800307e:	2301      	movs	r3, #1
 8003080:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003084:	2b01      	cmp	r3, #1
 8003086:	d10e      	bne.n	80030a6 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800308c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003098:	f043 0202 	orr.w	r2, r3, #2
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	f000 f83b 	bl	800311c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2210      	movs	r2, #16
 80030ac:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d018      	beq.n	80030ea <HAL_ADC_IRQHandler+0x4a2>
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d013      	beq.n	80030ea <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c6:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030d2:	f043 0208 	orr.w	r2, r3, #8
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80030e2:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f000 fc93 	bl	8003a10 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80030ea:	bf00      	nop
 80030ec:	3728      	adds	r7, #40	@ 0x28
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	50000100 	.word	0x50000100
 80030f8:	50000500 	.word	0x50000500
 80030fc:	50000400 	.word	0x50000400
 8003100:	50000300 	.word	0x50000300
 8003104:	50000700 	.word	0x50000700

08003108 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b0b6      	sub	sp, #216	@ 0xd8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800313a:	2300      	movs	r3, #0
 800313c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003140:	2300      	movs	r3, #0
 8003142:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800314a:	2b01      	cmp	r3, #1
 800314c:	d102      	bne.n	8003154 <HAL_ADC_ConfigChannel+0x24>
 800314e:	2302      	movs	r3, #2
 8003150:	f000 bc13 	b.w	800397a <HAL_ADC_ConfigChannel+0x84a>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff fb8e 	bl	8002882 <LL_ADC_REG_IsConversionOngoing>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	f040 83f3 	bne.w	8003954 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6818      	ldr	r0, [r3, #0]
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	6859      	ldr	r1, [r3, #4]
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	461a      	mov	r2, r3
 800317c:	f7ff fa75 	bl	800266a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4618      	mov	r0, r3
 8003186:	f7ff fb7c 	bl	8002882 <LL_ADC_REG_IsConversionOngoing>
 800318a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4618      	mov	r0, r3
 8003194:	f7ff fb88 	bl	80028a8 <LL_ADC_INJ_IsConversionOngoing>
 8003198:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800319c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	f040 81d9 	bne.w	8003558 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80031a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	f040 81d4 	bne.w	8003558 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80031b8:	d10f      	bne.n	80031da <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6818      	ldr	r0, [r3, #0]
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	2200      	movs	r2, #0
 80031c4:	4619      	mov	r1, r3
 80031c6:	f7ff fa8f 	bl	80026e8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7ff fa23 	bl	800261e <LL_ADC_SetSamplingTimeCommonConfig>
 80031d8:	e00e      	b.n	80031f8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6818      	ldr	r0, [r3, #0]
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	6819      	ldr	r1, [r3, #0]
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	461a      	mov	r2, r3
 80031e8:	f7ff fa7e 	bl	80026e8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2100      	movs	r1, #0
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7ff fa13 	bl	800261e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	695a      	ldr	r2, [r3, #20]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	08db      	lsrs	r3, r3, #3
 8003204:	f003 0303 	and.w	r3, r3, #3
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	fa02 f303 	lsl.w	r3, r2, r3
 800320e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	2b04      	cmp	r3, #4
 8003218:	d022      	beq.n	8003260 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6818      	ldr	r0, [r3, #0]
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	6919      	ldr	r1, [r3, #16]
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800322a:	f7ff f96d 	bl	8002508 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6818      	ldr	r0, [r3, #0]
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	6919      	ldr	r1, [r3, #16]
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	699b      	ldr	r3, [r3, #24]
 800323a:	461a      	mov	r2, r3
 800323c:	f7ff f9b9 	bl	80025b2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6818      	ldr	r0, [r3, #0]
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800324c:	2b01      	cmp	r3, #1
 800324e:	d102      	bne.n	8003256 <HAL_ADC_ConfigChannel+0x126>
 8003250:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003254:	e000      	b.n	8003258 <HAL_ADC_ConfigChannel+0x128>
 8003256:	2300      	movs	r3, #0
 8003258:	461a      	mov	r2, r3
 800325a:	f7ff f9c5 	bl	80025e8 <LL_ADC_SetOffsetSaturation>
 800325e:	e17b      	b.n	8003558 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	2100      	movs	r1, #0
 8003266:	4618      	mov	r0, r3
 8003268:	f7ff f972 	bl	8002550 <LL_ADC_GetOffsetChannel>
 800326c:	4603      	mov	r3, r0
 800326e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003272:	2b00      	cmp	r3, #0
 8003274:	d10a      	bne.n	800328c <HAL_ADC_ConfigChannel+0x15c>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2100      	movs	r1, #0
 800327c:	4618      	mov	r0, r3
 800327e:	f7ff f967 	bl	8002550 <LL_ADC_GetOffsetChannel>
 8003282:	4603      	mov	r3, r0
 8003284:	0e9b      	lsrs	r3, r3, #26
 8003286:	f003 021f 	and.w	r2, r3, #31
 800328a:	e01e      	b.n	80032ca <HAL_ADC_ConfigChannel+0x19a>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2100      	movs	r1, #0
 8003292:	4618      	mov	r0, r3
 8003294:	f7ff f95c 	bl	8002550 <LL_ADC_GetOffsetChannel>
 8003298:	4603      	mov	r3, r0
 800329a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80032a2:	fa93 f3a3 	rbit	r3, r3
 80032a6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80032aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80032b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80032ba:	2320      	movs	r3, #32
 80032bc:	e004      	b.n	80032c8 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80032be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80032c2:	fab3 f383 	clz	r3, r3
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d105      	bne.n	80032e2 <HAL_ADC_ConfigChannel+0x1b2>
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	0e9b      	lsrs	r3, r3, #26
 80032dc:	f003 031f 	and.w	r3, r3, #31
 80032e0:	e018      	b.n	8003314 <HAL_ADC_ConfigChannel+0x1e4>
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80032ee:	fa93 f3a3 	rbit	r3, r3
 80032f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80032f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80032fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80032fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003306:	2320      	movs	r3, #32
 8003308:	e004      	b.n	8003314 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800330a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800330e:	fab3 f383 	clz	r3, r3
 8003312:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003314:	429a      	cmp	r2, r3
 8003316:	d106      	bne.n	8003326 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2200      	movs	r2, #0
 800331e:	2100      	movs	r1, #0
 8003320:	4618      	mov	r0, r3
 8003322:	f7ff f92b 	bl	800257c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2101      	movs	r1, #1
 800332c:	4618      	mov	r0, r3
 800332e:	f7ff f90f 	bl	8002550 <LL_ADC_GetOffsetChannel>
 8003332:	4603      	mov	r3, r0
 8003334:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003338:	2b00      	cmp	r3, #0
 800333a:	d10a      	bne.n	8003352 <HAL_ADC_ConfigChannel+0x222>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2101      	movs	r1, #1
 8003342:	4618      	mov	r0, r3
 8003344:	f7ff f904 	bl	8002550 <LL_ADC_GetOffsetChannel>
 8003348:	4603      	mov	r3, r0
 800334a:	0e9b      	lsrs	r3, r3, #26
 800334c:	f003 021f 	and.w	r2, r3, #31
 8003350:	e01e      	b.n	8003390 <HAL_ADC_ConfigChannel+0x260>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2101      	movs	r1, #1
 8003358:	4618      	mov	r0, r3
 800335a:	f7ff f8f9 	bl	8002550 <LL_ADC_GetOffsetChannel>
 800335e:	4603      	mov	r3, r0
 8003360:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003364:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003368:	fa93 f3a3 	rbit	r3, r3
 800336c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003370:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003374:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003378:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800337c:	2b00      	cmp	r3, #0
 800337e:	d101      	bne.n	8003384 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003380:	2320      	movs	r3, #32
 8003382:	e004      	b.n	800338e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003384:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003388:	fab3 f383 	clz	r3, r3
 800338c:	b2db      	uxtb	r3, r3
 800338e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003398:	2b00      	cmp	r3, #0
 800339a:	d105      	bne.n	80033a8 <HAL_ADC_ConfigChannel+0x278>
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	0e9b      	lsrs	r3, r3, #26
 80033a2:	f003 031f 	and.w	r3, r3, #31
 80033a6:	e018      	b.n	80033da <HAL_ADC_ConfigChannel+0x2aa>
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80033b4:	fa93 f3a3 	rbit	r3, r3
 80033b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80033bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80033c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d101      	bne.n	80033d0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80033cc:	2320      	movs	r3, #32
 80033ce:	e004      	b.n	80033da <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80033d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80033d4:	fab3 f383 	clz	r3, r3
 80033d8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80033da:	429a      	cmp	r2, r3
 80033dc:	d106      	bne.n	80033ec <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2200      	movs	r2, #0
 80033e4:	2101      	movs	r1, #1
 80033e6:	4618      	mov	r0, r3
 80033e8:	f7ff f8c8 	bl	800257c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2102      	movs	r1, #2
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7ff f8ac 	bl	8002550 <LL_ADC_GetOffsetChannel>
 80033f8:	4603      	mov	r3, r0
 80033fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d10a      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x2e8>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2102      	movs	r1, #2
 8003408:	4618      	mov	r0, r3
 800340a:	f7ff f8a1 	bl	8002550 <LL_ADC_GetOffsetChannel>
 800340e:	4603      	mov	r3, r0
 8003410:	0e9b      	lsrs	r3, r3, #26
 8003412:	f003 021f 	and.w	r2, r3, #31
 8003416:	e01e      	b.n	8003456 <HAL_ADC_ConfigChannel+0x326>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2102      	movs	r1, #2
 800341e:	4618      	mov	r0, r3
 8003420:	f7ff f896 	bl	8002550 <LL_ADC_GetOffsetChannel>
 8003424:	4603      	mov	r3, r0
 8003426:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800342a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800342e:	fa93 f3a3 	rbit	r3, r3
 8003432:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003436:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800343a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800343e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003442:	2b00      	cmp	r3, #0
 8003444:	d101      	bne.n	800344a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003446:	2320      	movs	r3, #32
 8003448:	e004      	b.n	8003454 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800344a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800344e:	fab3 f383 	clz	r3, r3
 8003452:	b2db      	uxtb	r3, r3
 8003454:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800345e:	2b00      	cmp	r3, #0
 8003460:	d105      	bne.n	800346e <HAL_ADC_ConfigChannel+0x33e>
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	0e9b      	lsrs	r3, r3, #26
 8003468:	f003 031f 	and.w	r3, r3, #31
 800346c:	e016      	b.n	800349c <HAL_ADC_ConfigChannel+0x36c>
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003476:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800347a:	fa93 f3a3 	rbit	r3, r3
 800347e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003480:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003482:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003486:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800348e:	2320      	movs	r3, #32
 8003490:	e004      	b.n	800349c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003492:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003496:	fab3 f383 	clz	r3, r3
 800349a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800349c:	429a      	cmp	r2, r3
 800349e:	d106      	bne.n	80034ae <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2200      	movs	r2, #0
 80034a6:	2102      	movs	r1, #2
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7ff f867 	bl	800257c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2103      	movs	r1, #3
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7ff f84b 	bl	8002550 <LL_ADC_GetOffsetChannel>
 80034ba:	4603      	mov	r3, r0
 80034bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d10a      	bne.n	80034da <HAL_ADC_ConfigChannel+0x3aa>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	2103      	movs	r1, #3
 80034ca:	4618      	mov	r0, r3
 80034cc:	f7ff f840 	bl	8002550 <LL_ADC_GetOffsetChannel>
 80034d0:	4603      	mov	r3, r0
 80034d2:	0e9b      	lsrs	r3, r3, #26
 80034d4:	f003 021f 	and.w	r2, r3, #31
 80034d8:	e017      	b.n	800350a <HAL_ADC_ConfigChannel+0x3da>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2103      	movs	r1, #3
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7ff f835 	bl	8002550 <LL_ADC_GetOffsetChannel>
 80034e6:	4603      	mov	r3, r0
 80034e8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034ec:	fa93 f3a3 	rbit	r3, r3
 80034f0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80034f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80034f4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80034f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d101      	bne.n	8003500 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80034fc:	2320      	movs	r3, #32
 80034fe:	e003      	b.n	8003508 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003500:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003502:	fab3 f383 	clz	r3, r3
 8003506:	b2db      	uxtb	r3, r3
 8003508:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003512:	2b00      	cmp	r3, #0
 8003514:	d105      	bne.n	8003522 <HAL_ADC_ConfigChannel+0x3f2>
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	0e9b      	lsrs	r3, r3, #26
 800351c:	f003 031f 	and.w	r3, r3, #31
 8003520:	e011      	b.n	8003546 <HAL_ADC_ConfigChannel+0x416>
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003528:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800352a:	fa93 f3a3 	rbit	r3, r3
 800352e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003530:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003532:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003534:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003536:	2b00      	cmp	r3, #0
 8003538:	d101      	bne.n	800353e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800353a:	2320      	movs	r3, #32
 800353c:	e003      	b.n	8003546 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800353e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003540:	fab3 f383 	clz	r3, r3
 8003544:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003546:	429a      	cmp	r2, r3
 8003548:	d106      	bne.n	8003558 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2200      	movs	r2, #0
 8003550:	2103      	movs	r1, #3
 8003552:	4618      	mov	r0, r3
 8003554:	f7ff f812 	bl	800257c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4618      	mov	r0, r3
 800355e:	f7ff f97d 	bl	800285c <LL_ADC_IsEnabled>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	f040 813d 	bne.w	80037e4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6818      	ldr	r0, [r3, #0]
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	6819      	ldr	r1, [r3, #0]
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	461a      	mov	r2, r3
 8003578:	f7ff f8e2 	bl	8002740 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	4aa2      	ldr	r2, [pc, #648]	@ (800380c <HAL_ADC_ConfigChannel+0x6dc>)
 8003582:	4293      	cmp	r3, r2
 8003584:	f040 812e 	bne.w	80037e4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003594:	2b00      	cmp	r3, #0
 8003596:	d10b      	bne.n	80035b0 <HAL_ADC_ConfigChannel+0x480>
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	0e9b      	lsrs	r3, r3, #26
 800359e:	3301      	adds	r3, #1
 80035a0:	f003 031f 	and.w	r3, r3, #31
 80035a4:	2b09      	cmp	r3, #9
 80035a6:	bf94      	ite	ls
 80035a8:	2301      	movls	r3, #1
 80035aa:	2300      	movhi	r3, #0
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	e019      	b.n	80035e4 <HAL_ADC_ConfigChannel+0x4b4>
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80035b8:	fa93 f3a3 	rbit	r3, r3
 80035bc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80035be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80035c0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80035c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d101      	bne.n	80035cc <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80035c8:	2320      	movs	r3, #32
 80035ca:	e003      	b.n	80035d4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80035cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80035ce:	fab3 f383 	clz	r3, r3
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	3301      	adds	r3, #1
 80035d6:	f003 031f 	and.w	r3, r3, #31
 80035da:	2b09      	cmp	r3, #9
 80035dc:	bf94      	ite	ls
 80035de:	2301      	movls	r3, #1
 80035e0:	2300      	movhi	r3, #0
 80035e2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d079      	beq.n	80036dc <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d107      	bne.n	8003604 <HAL_ADC_ConfigChannel+0x4d4>
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	0e9b      	lsrs	r3, r3, #26
 80035fa:	3301      	adds	r3, #1
 80035fc:	069b      	lsls	r3, r3, #26
 80035fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003602:	e015      	b.n	8003630 <HAL_ADC_ConfigChannel+0x500>
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800360a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800360c:	fa93 f3a3 	rbit	r3, r3
 8003610:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003612:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003614:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003616:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003618:	2b00      	cmp	r3, #0
 800361a:	d101      	bne.n	8003620 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800361c:	2320      	movs	r3, #32
 800361e:	e003      	b.n	8003628 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003620:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003622:	fab3 f383 	clz	r3, r3
 8003626:	b2db      	uxtb	r3, r3
 8003628:	3301      	adds	r3, #1
 800362a:	069b      	lsls	r3, r3, #26
 800362c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003638:	2b00      	cmp	r3, #0
 800363a:	d109      	bne.n	8003650 <HAL_ADC_ConfigChannel+0x520>
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	0e9b      	lsrs	r3, r3, #26
 8003642:	3301      	adds	r3, #1
 8003644:	f003 031f 	and.w	r3, r3, #31
 8003648:	2101      	movs	r1, #1
 800364a:	fa01 f303 	lsl.w	r3, r1, r3
 800364e:	e017      	b.n	8003680 <HAL_ADC_ConfigChannel+0x550>
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003656:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003658:	fa93 f3a3 	rbit	r3, r3
 800365c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800365e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003660:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003662:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003664:	2b00      	cmp	r3, #0
 8003666:	d101      	bne.n	800366c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003668:	2320      	movs	r3, #32
 800366a:	e003      	b.n	8003674 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800366c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800366e:	fab3 f383 	clz	r3, r3
 8003672:	b2db      	uxtb	r3, r3
 8003674:	3301      	adds	r3, #1
 8003676:	f003 031f 	and.w	r3, r3, #31
 800367a:	2101      	movs	r1, #1
 800367c:	fa01 f303 	lsl.w	r3, r1, r3
 8003680:	ea42 0103 	orr.w	r1, r2, r3
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800368c:	2b00      	cmp	r3, #0
 800368e:	d10a      	bne.n	80036a6 <HAL_ADC_ConfigChannel+0x576>
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	0e9b      	lsrs	r3, r3, #26
 8003696:	3301      	adds	r3, #1
 8003698:	f003 021f 	and.w	r2, r3, #31
 800369c:	4613      	mov	r3, r2
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	4413      	add	r3, r2
 80036a2:	051b      	lsls	r3, r3, #20
 80036a4:	e018      	b.n	80036d8 <HAL_ADC_ConfigChannel+0x5a8>
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036ae:	fa93 f3a3 	rbit	r3, r3
 80036b2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80036b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80036b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d101      	bne.n	80036c2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80036be:	2320      	movs	r3, #32
 80036c0:	e003      	b.n	80036ca <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80036c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036c4:	fab3 f383 	clz	r3, r3
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	3301      	adds	r3, #1
 80036cc:	f003 021f 	and.w	r2, r3, #31
 80036d0:	4613      	mov	r3, r2
 80036d2:	005b      	lsls	r3, r3, #1
 80036d4:	4413      	add	r3, r2
 80036d6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036d8:	430b      	orrs	r3, r1
 80036da:	e07e      	b.n	80037da <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d107      	bne.n	80036f8 <HAL_ADC_ConfigChannel+0x5c8>
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	0e9b      	lsrs	r3, r3, #26
 80036ee:	3301      	adds	r3, #1
 80036f0:	069b      	lsls	r3, r3, #26
 80036f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036f6:	e015      	b.n	8003724 <HAL_ADC_ConfigChannel+0x5f4>
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003700:	fa93 f3a3 	rbit	r3, r3
 8003704:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003708:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800370a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800370c:	2b00      	cmp	r3, #0
 800370e:	d101      	bne.n	8003714 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003710:	2320      	movs	r3, #32
 8003712:	e003      	b.n	800371c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003716:	fab3 f383 	clz	r3, r3
 800371a:	b2db      	uxtb	r3, r3
 800371c:	3301      	adds	r3, #1
 800371e:	069b      	lsls	r3, r3, #26
 8003720:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800372c:	2b00      	cmp	r3, #0
 800372e:	d109      	bne.n	8003744 <HAL_ADC_ConfigChannel+0x614>
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	0e9b      	lsrs	r3, r3, #26
 8003736:	3301      	adds	r3, #1
 8003738:	f003 031f 	and.w	r3, r3, #31
 800373c:	2101      	movs	r1, #1
 800373e:	fa01 f303 	lsl.w	r3, r1, r3
 8003742:	e017      	b.n	8003774 <HAL_ADC_ConfigChannel+0x644>
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374a:	6a3b      	ldr	r3, [r7, #32]
 800374c:	fa93 f3a3 	rbit	r3, r3
 8003750:	61fb      	str	r3, [r7, #28]
  return result;
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003758:	2b00      	cmp	r3, #0
 800375a:	d101      	bne.n	8003760 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800375c:	2320      	movs	r3, #32
 800375e:	e003      	b.n	8003768 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003762:	fab3 f383 	clz	r3, r3
 8003766:	b2db      	uxtb	r3, r3
 8003768:	3301      	adds	r3, #1
 800376a:	f003 031f 	and.w	r3, r3, #31
 800376e:	2101      	movs	r1, #1
 8003770:	fa01 f303 	lsl.w	r3, r1, r3
 8003774:	ea42 0103 	orr.w	r1, r2, r3
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003780:	2b00      	cmp	r3, #0
 8003782:	d10d      	bne.n	80037a0 <HAL_ADC_ConfigChannel+0x670>
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	0e9b      	lsrs	r3, r3, #26
 800378a:	3301      	adds	r3, #1
 800378c:	f003 021f 	and.w	r2, r3, #31
 8003790:	4613      	mov	r3, r2
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	4413      	add	r3, r2
 8003796:	3b1e      	subs	r3, #30
 8003798:	051b      	lsls	r3, r3, #20
 800379a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800379e:	e01b      	b.n	80037d8 <HAL_ADC_ConfigChannel+0x6a8>
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	fa93 f3a3 	rbit	r3, r3
 80037ac:	613b      	str	r3, [r7, #16]
  return result;
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d101      	bne.n	80037bc <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80037b8:	2320      	movs	r3, #32
 80037ba:	e003      	b.n	80037c4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	fab3 f383 	clz	r3, r3
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	3301      	adds	r3, #1
 80037c6:	f003 021f 	and.w	r2, r3, #31
 80037ca:	4613      	mov	r3, r2
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	4413      	add	r3, r2
 80037d0:	3b1e      	subs	r3, #30
 80037d2:	051b      	lsls	r3, r3, #20
 80037d4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037d8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80037da:	683a      	ldr	r2, [r7, #0]
 80037dc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037de:	4619      	mov	r1, r3
 80037e0:	f7fe ff82 	bl	80026e8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	4b09      	ldr	r3, [pc, #36]	@ (8003810 <HAL_ADC_ConfigChannel+0x6e0>)
 80037ea:	4013      	ands	r3, r2
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	f000 80be 	beq.w	800396e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037fa:	d004      	beq.n	8003806 <HAL_ADC_ConfigChannel+0x6d6>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a04      	ldr	r2, [pc, #16]	@ (8003814 <HAL_ADC_ConfigChannel+0x6e4>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d10a      	bne.n	800381c <HAL_ADC_ConfigChannel+0x6ec>
 8003806:	4b04      	ldr	r3, [pc, #16]	@ (8003818 <HAL_ADC_ConfigChannel+0x6e8>)
 8003808:	e009      	b.n	800381e <HAL_ADC_ConfigChannel+0x6ee>
 800380a:	bf00      	nop
 800380c:	407f0000 	.word	0x407f0000
 8003810:	80080000 	.word	0x80080000
 8003814:	50000100 	.word	0x50000100
 8003818:	50000300 	.word	0x50000300
 800381c:	4b59      	ldr	r3, [pc, #356]	@ (8003984 <HAL_ADC_ConfigChannel+0x854>)
 800381e:	4618      	mov	r0, r3
 8003820:	f7fe fe64 	bl	80024ec <LL_ADC_GetCommonPathInternalCh>
 8003824:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a56      	ldr	r2, [pc, #344]	@ (8003988 <HAL_ADC_ConfigChannel+0x858>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d004      	beq.n	800383c <HAL_ADC_ConfigChannel+0x70c>
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a55      	ldr	r2, [pc, #340]	@ (800398c <HAL_ADC_ConfigChannel+0x85c>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d13a      	bne.n	80038b2 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800383c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003840:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d134      	bne.n	80038b2 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003850:	d005      	beq.n	800385e <HAL_ADC_ConfigChannel+0x72e>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a4e      	ldr	r2, [pc, #312]	@ (8003990 <HAL_ADC_ConfigChannel+0x860>)
 8003858:	4293      	cmp	r3, r2
 800385a:	f040 8085 	bne.w	8003968 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003866:	d004      	beq.n	8003872 <HAL_ADC_ConfigChannel+0x742>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a49      	ldr	r2, [pc, #292]	@ (8003994 <HAL_ADC_ConfigChannel+0x864>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d101      	bne.n	8003876 <HAL_ADC_ConfigChannel+0x746>
 8003872:	4a49      	ldr	r2, [pc, #292]	@ (8003998 <HAL_ADC_ConfigChannel+0x868>)
 8003874:	e000      	b.n	8003878 <HAL_ADC_ConfigChannel+0x748>
 8003876:	4a43      	ldr	r2, [pc, #268]	@ (8003984 <HAL_ADC_ConfigChannel+0x854>)
 8003878:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800387c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003880:	4619      	mov	r1, r3
 8003882:	4610      	mov	r0, r2
 8003884:	f7fe fe1f 	bl	80024c6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003888:	4b44      	ldr	r3, [pc, #272]	@ (800399c <HAL_ADC_ConfigChannel+0x86c>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	099b      	lsrs	r3, r3, #6
 800388e:	4a44      	ldr	r2, [pc, #272]	@ (80039a0 <HAL_ADC_ConfigChannel+0x870>)
 8003890:	fba2 2303 	umull	r2, r3, r2, r3
 8003894:	099b      	lsrs	r3, r3, #6
 8003896:	1c5a      	adds	r2, r3, #1
 8003898:	4613      	mov	r3, r2
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	4413      	add	r3, r2
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80038a2:	e002      	b.n	80038aa <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	3b01      	subs	r3, #1
 80038a8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d1f9      	bne.n	80038a4 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038b0:	e05a      	b.n	8003968 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a3b      	ldr	r2, [pc, #236]	@ (80039a4 <HAL_ADC_ConfigChannel+0x874>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d125      	bne.n	8003908 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80038bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d11f      	bne.n	8003908 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a31      	ldr	r2, [pc, #196]	@ (8003994 <HAL_ADC_ConfigChannel+0x864>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d104      	bne.n	80038dc <HAL_ADC_ConfigChannel+0x7ac>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a34      	ldr	r2, [pc, #208]	@ (80039a8 <HAL_ADC_ConfigChannel+0x878>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d047      	beq.n	800396c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038e4:	d004      	beq.n	80038f0 <HAL_ADC_ConfigChannel+0x7c0>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a2a      	ldr	r2, [pc, #168]	@ (8003994 <HAL_ADC_ConfigChannel+0x864>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d101      	bne.n	80038f4 <HAL_ADC_ConfigChannel+0x7c4>
 80038f0:	4a29      	ldr	r2, [pc, #164]	@ (8003998 <HAL_ADC_ConfigChannel+0x868>)
 80038f2:	e000      	b.n	80038f6 <HAL_ADC_ConfigChannel+0x7c6>
 80038f4:	4a23      	ldr	r2, [pc, #140]	@ (8003984 <HAL_ADC_ConfigChannel+0x854>)
 80038f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038fe:	4619      	mov	r1, r3
 8003900:	4610      	mov	r0, r2
 8003902:	f7fe fde0 	bl	80024c6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003906:	e031      	b.n	800396c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a27      	ldr	r2, [pc, #156]	@ (80039ac <HAL_ADC_ConfigChannel+0x87c>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d12d      	bne.n	800396e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003912:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003916:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d127      	bne.n	800396e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a1c      	ldr	r2, [pc, #112]	@ (8003994 <HAL_ADC_ConfigChannel+0x864>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d022      	beq.n	800396e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003930:	d004      	beq.n	800393c <HAL_ADC_ConfigChannel+0x80c>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a17      	ldr	r2, [pc, #92]	@ (8003994 <HAL_ADC_ConfigChannel+0x864>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d101      	bne.n	8003940 <HAL_ADC_ConfigChannel+0x810>
 800393c:	4a16      	ldr	r2, [pc, #88]	@ (8003998 <HAL_ADC_ConfigChannel+0x868>)
 800393e:	e000      	b.n	8003942 <HAL_ADC_ConfigChannel+0x812>
 8003940:	4a10      	ldr	r2, [pc, #64]	@ (8003984 <HAL_ADC_ConfigChannel+0x854>)
 8003942:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003946:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800394a:	4619      	mov	r1, r3
 800394c:	4610      	mov	r0, r2
 800394e:	f7fe fdba 	bl	80024c6 <LL_ADC_SetCommonPathInternalCh>
 8003952:	e00c      	b.n	800396e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003958:	f043 0220 	orr.w	r2, r3, #32
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003966:	e002      	b.n	800396e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003968:	bf00      	nop
 800396a:	e000      	b.n	800396e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800396c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003976:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800397a:	4618      	mov	r0, r3
 800397c:	37d8      	adds	r7, #216	@ 0xd8
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	50000700 	.word	0x50000700
 8003988:	c3210000 	.word	0xc3210000
 800398c:	90c00010 	.word	0x90c00010
 8003990:	50000600 	.word	0x50000600
 8003994:	50000100 	.word	0x50000100
 8003998:	50000300 	.word	0x50000300
 800399c:	20000000 	.word	0x20000000
 80039a0:	053e2d63 	.word	0x053e2d63
 80039a4:	c7520000 	.word	0xc7520000
 80039a8:	50000500 	.word	0x50000500
 80039ac:	cb840000 	.word	0xcb840000

080039b0 <LL_ADC_IsEnabled>:
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	f003 0301 	and.w	r3, r3, #1
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d101      	bne.n	80039c8 <LL_ADC_IsEnabled+0x18>
 80039c4:	2301      	movs	r3, #1
 80039c6:	e000      	b.n	80039ca <LL_ADC_IsEnabled+0x1a>
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	370c      	adds	r7, #12
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr

080039d6 <LL_ADC_REG_IsConversionOngoing>:
{
 80039d6:	b480      	push	{r7}
 80039d8:	b083      	sub	sp, #12
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f003 0304 	and.w	r3, r3, #4
 80039e6:	2b04      	cmp	r3, #4
 80039e8:	d101      	bne.n	80039ee <LL_ADC_REG_IsConversionOngoing+0x18>
 80039ea:	2301      	movs	r3, #1
 80039ec:	e000      	b.n	80039f0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80039ee:	2300      	movs	r3, #0
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	370c      	adds	r7, #12
 80039f4:	46bd      	mov	sp, r7
 80039f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fa:	4770      	bx	lr

080039fc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003a04:	bf00      	nop
 8003a06:	370c      	adds	r7, #12
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr

08003a10 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr

08003a24 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003a54:	bf00      	nop
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003a60:	b590      	push	{r4, r7, lr}
 8003a62:	b0a1      	sub	sp, #132	@ 0x84
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d101      	bne.n	8003a7e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003a7a:	2302      	movs	r3, #2
 8003a7c:	e0e7      	b.n	8003c4e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2201      	movs	r2, #1
 8003a82:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003a86:	2300      	movs	r3, #0
 8003a88:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a96:	d102      	bne.n	8003a9e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003a98:	4b6f      	ldr	r3, [pc, #444]	@ (8003c58 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003a9a:	60bb      	str	r3, [r7, #8]
 8003a9c:	e009      	b.n	8003ab2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a6e      	ldr	r2, [pc, #440]	@ (8003c5c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d102      	bne.n	8003aae <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003aa8:	4b6d      	ldr	r3, [pc, #436]	@ (8003c60 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003aaa:	60bb      	str	r3, [r7, #8]
 8003aac:	e001      	b.n	8003ab2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003aae:	2300      	movs	r3, #0
 8003ab0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d10b      	bne.n	8003ad0 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003abc:	f043 0220 	orr.w	r2, r3, #32
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e0be      	b.n	8003c4e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7ff ff7f 	bl	80039d6 <LL_ADC_REG_IsConversionOngoing>
 8003ad8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7ff ff79 	bl	80039d6 <LL_ADC_REG_IsConversionOngoing>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f040 80a0 	bne.w	8003c2c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003aec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	f040 809c 	bne.w	8003c2c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003afc:	d004      	beq.n	8003b08 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a55      	ldr	r2, [pc, #340]	@ (8003c58 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d101      	bne.n	8003b0c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003b08:	4b56      	ldr	r3, [pc, #344]	@ (8003c64 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003b0a:	e000      	b.n	8003b0e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003b0c:	4b56      	ldr	r3, [pc, #344]	@ (8003c68 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003b0e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d04b      	beq.n	8003bb0 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003b18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	6859      	ldr	r1, [r3, #4]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003b2a:	035b      	lsls	r3, r3, #13
 8003b2c:	430b      	orrs	r3, r1
 8003b2e:	431a      	orrs	r2, r3
 8003b30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b32:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b3c:	d004      	beq.n	8003b48 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a45      	ldr	r2, [pc, #276]	@ (8003c58 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d10f      	bne.n	8003b68 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003b48:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003b4c:	f7ff ff30 	bl	80039b0 <LL_ADC_IsEnabled>
 8003b50:	4604      	mov	r4, r0
 8003b52:	4841      	ldr	r0, [pc, #260]	@ (8003c58 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003b54:	f7ff ff2c 	bl	80039b0 <LL_ADC_IsEnabled>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	4323      	orrs	r3, r4
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	bf0c      	ite	eq
 8003b60:	2301      	moveq	r3, #1
 8003b62:	2300      	movne	r3, #0
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	e012      	b.n	8003b8e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003b68:	483c      	ldr	r0, [pc, #240]	@ (8003c5c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003b6a:	f7ff ff21 	bl	80039b0 <LL_ADC_IsEnabled>
 8003b6e:	4604      	mov	r4, r0
 8003b70:	483b      	ldr	r0, [pc, #236]	@ (8003c60 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003b72:	f7ff ff1d 	bl	80039b0 <LL_ADC_IsEnabled>
 8003b76:	4603      	mov	r3, r0
 8003b78:	431c      	orrs	r4, r3
 8003b7a:	483c      	ldr	r0, [pc, #240]	@ (8003c6c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003b7c:	f7ff ff18 	bl	80039b0 <LL_ADC_IsEnabled>
 8003b80:	4603      	mov	r3, r0
 8003b82:	4323      	orrs	r3, r4
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	bf0c      	ite	eq
 8003b88:	2301      	moveq	r3, #1
 8003b8a:	2300      	movne	r3, #0
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d056      	beq.n	8003c40 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003b92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003b9a:	f023 030f 	bic.w	r3, r3, #15
 8003b9e:	683a      	ldr	r2, [r7, #0]
 8003ba0:	6811      	ldr	r1, [r2, #0]
 8003ba2:	683a      	ldr	r2, [r7, #0]
 8003ba4:	6892      	ldr	r2, [r2, #8]
 8003ba6:	430a      	orrs	r2, r1
 8003ba8:	431a      	orrs	r2, r3
 8003baa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bac:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003bae:	e047      	b.n	8003c40 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003bb0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003bb8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bba:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bc4:	d004      	beq.n	8003bd0 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a23      	ldr	r2, [pc, #140]	@ (8003c58 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d10f      	bne.n	8003bf0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003bd0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003bd4:	f7ff feec 	bl	80039b0 <LL_ADC_IsEnabled>
 8003bd8:	4604      	mov	r4, r0
 8003bda:	481f      	ldr	r0, [pc, #124]	@ (8003c58 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003bdc:	f7ff fee8 	bl	80039b0 <LL_ADC_IsEnabled>
 8003be0:	4603      	mov	r3, r0
 8003be2:	4323      	orrs	r3, r4
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	bf0c      	ite	eq
 8003be8:	2301      	moveq	r3, #1
 8003bea:	2300      	movne	r3, #0
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	e012      	b.n	8003c16 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003bf0:	481a      	ldr	r0, [pc, #104]	@ (8003c5c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003bf2:	f7ff fedd 	bl	80039b0 <LL_ADC_IsEnabled>
 8003bf6:	4604      	mov	r4, r0
 8003bf8:	4819      	ldr	r0, [pc, #100]	@ (8003c60 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003bfa:	f7ff fed9 	bl	80039b0 <LL_ADC_IsEnabled>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	431c      	orrs	r4, r3
 8003c02:	481a      	ldr	r0, [pc, #104]	@ (8003c6c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003c04:	f7ff fed4 	bl	80039b0 <LL_ADC_IsEnabled>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	4323      	orrs	r3, r4
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	bf0c      	ite	eq
 8003c10:	2301      	moveq	r3, #1
 8003c12:	2300      	movne	r3, #0
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d012      	beq.n	8003c40 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003c1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003c22:	f023 030f 	bic.w	r3, r3, #15
 8003c26:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003c28:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003c2a:	e009      	b.n	8003c40 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c30:	f043 0220 	orr.w	r2, r3, #32
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003c3e:	e000      	b.n	8003c42 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003c40:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003c4a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3784      	adds	r7, #132	@ 0x84
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd90      	pop	{r4, r7, pc}
 8003c56:	bf00      	nop
 8003c58:	50000100 	.word	0x50000100
 8003c5c:	50000400 	.word	0x50000400
 8003c60:	50000500 	.word	0x50000500
 8003c64:	50000300 	.word	0x50000300
 8003c68:	50000700 	.word	0x50000700
 8003c6c:	50000600 	.word	0x50000600

08003c70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b085      	sub	sp, #20
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f003 0307 	and.w	r3, r3, #7
 8003c7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c80:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb4 <__NVIC_SetPriorityGrouping+0x44>)
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c86:	68ba      	ldr	r2, [r7, #8]
 8003c88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ca0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ca2:	4a04      	ldr	r2, [pc, #16]	@ (8003cb4 <__NVIC_SetPriorityGrouping+0x44>)
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	60d3      	str	r3, [r2, #12]
}
 8003ca8:	bf00      	nop
 8003caa:	3714      	adds	r7, #20
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr
 8003cb4:	e000ed00 	.word	0xe000ed00

08003cb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cbc:	4b04      	ldr	r3, [pc, #16]	@ (8003cd0 <__NVIC_GetPriorityGrouping+0x18>)
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	0a1b      	lsrs	r3, r3, #8
 8003cc2:	f003 0307 	and.w	r3, r3, #7
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr
 8003cd0:	e000ed00 	.word	0xe000ed00

08003cd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	4603      	mov	r3, r0
 8003cdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	db0b      	blt.n	8003cfe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ce6:	79fb      	ldrb	r3, [r7, #7]
 8003ce8:	f003 021f 	and.w	r2, r3, #31
 8003cec:	4907      	ldr	r1, [pc, #28]	@ (8003d0c <__NVIC_EnableIRQ+0x38>)
 8003cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cf2:	095b      	lsrs	r3, r3, #5
 8003cf4:	2001      	movs	r0, #1
 8003cf6:	fa00 f202 	lsl.w	r2, r0, r2
 8003cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003cfe:	bf00      	nop
 8003d00:	370c      	adds	r7, #12
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	e000e100 	.word	0xe000e100

08003d10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	4603      	mov	r3, r0
 8003d18:	6039      	str	r1, [r7, #0]
 8003d1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	db0a      	blt.n	8003d3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	b2da      	uxtb	r2, r3
 8003d28:	490c      	ldr	r1, [pc, #48]	@ (8003d5c <__NVIC_SetPriority+0x4c>)
 8003d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d2e:	0112      	lsls	r2, r2, #4
 8003d30:	b2d2      	uxtb	r2, r2
 8003d32:	440b      	add	r3, r1
 8003d34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d38:	e00a      	b.n	8003d50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	b2da      	uxtb	r2, r3
 8003d3e:	4908      	ldr	r1, [pc, #32]	@ (8003d60 <__NVIC_SetPriority+0x50>)
 8003d40:	79fb      	ldrb	r3, [r7, #7]
 8003d42:	f003 030f 	and.w	r3, r3, #15
 8003d46:	3b04      	subs	r3, #4
 8003d48:	0112      	lsls	r2, r2, #4
 8003d4a:	b2d2      	uxtb	r2, r2
 8003d4c:	440b      	add	r3, r1
 8003d4e:	761a      	strb	r2, [r3, #24]
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr
 8003d5c:	e000e100 	.word	0xe000e100
 8003d60:	e000ed00 	.word	0xe000ed00

08003d64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b089      	sub	sp, #36	@ 0x24
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	60b9      	str	r1, [r7, #8]
 8003d6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f003 0307 	and.w	r3, r3, #7
 8003d76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d78:	69fb      	ldr	r3, [r7, #28]
 8003d7a:	f1c3 0307 	rsb	r3, r3, #7
 8003d7e:	2b04      	cmp	r3, #4
 8003d80:	bf28      	it	cs
 8003d82:	2304      	movcs	r3, #4
 8003d84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	3304      	adds	r3, #4
 8003d8a:	2b06      	cmp	r3, #6
 8003d8c:	d902      	bls.n	8003d94 <NVIC_EncodePriority+0x30>
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	3b03      	subs	r3, #3
 8003d92:	e000      	b.n	8003d96 <NVIC_EncodePriority+0x32>
 8003d94:	2300      	movs	r3, #0
 8003d96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d98:	f04f 32ff 	mov.w	r2, #4294967295
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003da2:	43da      	mvns	r2, r3
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	401a      	ands	r2, r3
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dac:	f04f 31ff 	mov.w	r1, #4294967295
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	fa01 f303 	lsl.w	r3, r1, r3
 8003db6:	43d9      	mvns	r1, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dbc:	4313      	orrs	r3, r2
         );
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3724      	adds	r7, #36	@ 0x24
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
	...

08003dcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ddc:	d301      	bcc.n	8003de2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003dde:	2301      	movs	r3, #1
 8003de0:	e00f      	b.n	8003e02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003de2:	4a0a      	ldr	r2, [pc, #40]	@ (8003e0c <SysTick_Config+0x40>)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	3b01      	subs	r3, #1
 8003de8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003dea:	210f      	movs	r1, #15
 8003dec:	f04f 30ff 	mov.w	r0, #4294967295
 8003df0:	f7ff ff8e 	bl	8003d10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003df4:	4b05      	ldr	r3, [pc, #20]	@ (8003e0c <SysTick_Config+0x40>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003dfa:	4b04      	ldr	r3, [pc, #16]	@ (8003e0c <SysTick_Config+0x40>)
 8003dfc:	2207      	movs	r2, #7
 8003dfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e00:	2300      	movs	r3, #0
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3708      	adds	r7, #8
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	e000e010 	.word	0xe000e010

08003e10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	f7ff ff29 	bl	8003c70 <__NVIC_SetPriorityGrouping>
}
 8003e1e:	bf00      	nop
 8003e20:	3708      	adds	r7, #8
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}

08003e26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e26:	b580      	push	{r7, lr}
 8003e28:	b086      	sub	sp, #24
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	60b9      	str	r1, [r7, #8]
 8003e30:	607a      	str	r2, [r7, #4]
 8003e32:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e34:	f7ff ff40 	bl	8003cb8 <__NVIC_GetPriorityGrouping>
 8003e38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	68b9      	ldr	r1, [r7, #8]
 8003e3e:	6978      	ldr	r0, [r7, #20]
 8003e40:	f7ff ff90 	bl	8003d64 <NVIC_EncodePriority>
 8003e44:	4602      	mov	r2, r0
 8003e46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e4a:	4611      	mov	r1, r2
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7ff ff5f 	bl	8003d10 <__NVIC_SetPriority>
}
 8003e52:	bf00      	nop
 8003e54:	3718      	adds	r7, #24
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}

08003e5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e5a:	b580      	push	{r7, lr}
 8003e5c:	b082      	sub	sp, #8
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	4603      	mov	r3, r0
 8003e62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7ff ff33 	bl	8003cd4 <__NVIC_EnableIRQ>
}
 8003e6e:	bf00      	nop
 8003e70:	3708      	adds	r7, #8
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}

08003e76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e76:	b580      	push	{r7, lr}
 8003e78:	b082      	sub	sp, #8
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f7ff ffa4 	bl	8003dcc <SysTick_Config>
 8003e84:	4603      	mov	r3, r0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3708      	adds	r7, #8
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8003e8e:	b480      	push	{r7}
 8003e90:	b087      	sub	sp, #28
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	60f8      	str	r0, [r7, #12]
 8003e96:	460b      	mov	r3, r1
 8003e98:	607a      	str	r2, [r7, #4]
 8003e9a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8003ea0:	7afb      	ldrb	r3, [r7, #11]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d103      	bne.n	8003eae <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	605a      	str	r2, [r3, #4]
      break;
 8003eac:	e005      	b.n	8003eba <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	75fb      	strb	r3, [r7, #23]
      break;
 8003eb8:	bf00      	nop
  }

  return status;
 8003eba:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	371c      	adds	r7, #28
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d101      	bne.n	8003edc <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e003      	b.n	8003ee4 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	683a      	ldr	r2, [r7, #0]
 8003ee0:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003ee2:	2300      	movs	r3, #0
  }
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b086      	sub	sp, #24
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	0c1b      	lsrs	r3, r3, #16
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 031f 	and.w	r3, r3, #31
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f12:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	015a      	lsls	r2, r3, #5
 8003f18:	4b0c      	ldr	r3, [pc, #48]	@ (8003f4c <HAL_EXTI_IRQHandler+0x5c>)
 8003f1a:	4413      	add	r3, r2
 8003f1c:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	4013      	ands	r3, r2
 8003f26:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d009      	beq.n	8003f42 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	693a      	ldr	r2, [r7, #16]
 8003f32:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d002      	beq.n	8003f42 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	4798      	blx	r3
    }
  }
}
 8003f42:	bf00      	nop
 8003f44:	3718      	adds	r7, #24
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	40010414 	.word	0x40010414

08003f50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b087      	sub	sp, #28
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003f5e:	e15a      	b.n	8004216 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	2101      	movs	r1, #1
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	fa01 f303 	lsl.w	r3, r1, r3
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	f000 814c 	beq.w	8004210 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	f003 0303 	and.w	r3, r3, #3
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d005      	beq.n	8003f90 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d130      	bne.n	8003ff2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	005b      	lsls	r3, r3, #1
 8003f9a:	2203      	movs	r2, #3
 8003f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa0:	43db      	mvns	r3, r3
 8003fa2:	693a      	ldr	r2, [r7, #16]
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	68da      	ldr	r2, [r3, #12]
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	005b      	lsls	r3, r3, #1
 8003fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	693a      	ldr	r2, [r7, #16]
 8003fbe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	fa02 f303 	lsl.w	r3, r2, r3
 8003fce:	43db      	mvns	r3, r3
 8003fd0:	693a      	ldr	r2, [r7, #16]
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	091b      	lsrs	r3, r3, #4
 8003fdc:	f003 0201 	and.w	r2, r3, #1
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe6:	693a      	ldr	r2, [r7, #16]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	693a      	ldr	r2, [r7, #16]
 8003ff0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f003 0303 	and.w	r3, r3, #3
 8003ffa:	2b03      	cmp	r3, #3
 8003ffc:	d017      	beq.n	800402e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	005b      	lsls	r3, r3, #1
 8004008:	2203      	movs	r2, #3
 800400a:	fa02 f303 	lsl.w	r3, r2, r3
 800400e:	43db      	mvns	r3, r3
 8004010:	693a      	ldr	r2, [r7, #16]
 8004012:	4013      	ands	r3, r2
 8004014:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	689a      	ldr	r2, [r3, #8]
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	005b      	lsls	r3, r3, #1
 800401e:	fa02 f303 	lsl.w	r3, r2, r3
 8004022:	693a      	ldr	r2, [r7, #16]
 8004024:	4313      	orrs	r3, r2
 8004026:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	693a      	ldr	r2, [r7, #16]
 800402c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f003 0303 	and.w	r3, r3, #3
 8004036:	2b02      	cmp	r3, #2
 8004038:	d123      	bne.n	8004082 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	08da      	lsrs	r2, r3, #3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	3208      	adds	r2, #8
 8004042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004046:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	f003 0307 	and.w	r3, r3, #7
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	220f      	movs	r2, #15
 8004052:	fa02 f303 	lsl.w	r3, r2, r3
 8004056:	43db      	mvns	r3, r3
 8004058:	693a      	ldr	r2, [r7, #16]
 800405a:	4013      	ands	r3, r2
 800405c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	691a      	ldr	r2, [r3, #16]
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	f003 0307 	and.w	r3, r3, #7
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	fa02 f303 	lsl.w	r3, r2, r3
 800406e:	693a      	ldr	r2, [r7, #16]
 8004070:	4313      	orrs	r3, r2
 8004072:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	08da      	lsrs	r2, r3, #3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	3208      	adds	r2, #8
 800407c:	6939      	ldr	r1, [r7, #16]
 800407e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	005b      	lsls	r3, r3, #1
 800408c:	2203      	movs	r2, #3
 800408e:	fa02 f303 	lsl.w	r3, r2, r3
 8004092:	43db      	mvns	r3, r3
 8004094:	693a      	ldr	r2, [r7, #16]
 8004096:	4013      	ands	r3, r2
 8004098:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f003 0203 	and.w	r2, r3, #3
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	005b      	lsls	r3, r3, #1
 80040a6:	fa02 f303 	lsl.w	r3, r2, r3
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	693a      	ldr	r2, [r7, #16]
 80040b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	f000 80a6 	beq.w	8004210 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040c4:	4b5b      	ldr	r3, [pc, #364]	@ (8004234 <HAL_GPIO_Init+0x2e4>)
 80040c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040c8:	4a5a      	ldr	r2, [pc, #360]	@ (8004234 <HAL_GPIO_Init+0x2e4>)
 80040ca:	f043 0301 	orr.w	r3, r3, #1
 80040ce:	6613      	str	r3, [r2, #96]	@ 0x60
 80040d0:	4b58      	ldr	r3, [pc, #352]	@ (8004234 <HAL_GPIO_Init+0x2e4>)
 80040d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040d4:	f003 0301 	and.w	r3, r3, #1
 80040d8:	60bb      	str	r3, [r7, #8]
 80040da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80040dc:	4a56      	ldr	r2, [pc, #344]	@ (8004238 <HAL_GPIO_Init+0x2e8>)
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	089b      	lsrs	r3, r3, #2
 80040e2:	3302      	adds	r3, #2
 80040e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	f003 0303 	and.w	r3, r3, #3
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	220f      	movs	r2, #15
 80040f4:	fa02 f303 	lsl.w	r3, r2, r3
 80040f8:	43db      	mvns	r3, r3
 80040fa:	693a      	ldr	r2, [r7, #16]
 80040fc:	4013      	ands	r3, r2
 80040fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004106:	d01f      	beq.n	8004148 <HAL_GPIO_Init+0x1f8>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a4c      	ldr	r2, [pc, #304]	@ (800423c <HAL_GPIO_Init+0x2ec>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d019      	beq.n	8004144 <HAL_GPIO_Init+0x1f4>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	4a4b      	ldr	r2, [pc, #300]	@ (8004240 <HAL_GPIO_Init+0x2f0>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d013      	beq.n	8004140 <HAL_GPIO_Init+0x1f0>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	4a4a      	ldr	r2, [pc, #296]	@ (8004244 <HAL_GPIO_Init+0x2f4>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d00d      	beq.n	800413c <HAL_GPIO_Init+0x1ec>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4a49      	ldr	r2, [pc, #292]	@ (8004248 <HAL_GPIO_Init+0x2f8>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d007      	beq.n	8004138 <HAL_GPIO_Init+0x1e8>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a48      	ldr	r2, [pc, #288]	@ (800424c <HAL_GPIO_Init+0x2fc>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d101      	bne.n	8004134 <HAL_GPIO_Init+0x1e4>
 8004130:	2305      	movs	r3, #5
 8004132:	e00a      	b.n	800414a <HAL_GPIO_Init+0x1fa>
 8004134:	2306      	movs	r3, #6
 8004136:	e008      	b.n	800414a <HAL_GPIO_Init+0x1fa>
 8004138:	2304      	movs	r3, #4
 800413a:	e006      	b.n	800414a <HAL_GPIO_Init+0x1fa>
 800413c:	2303      	movs	r3, #3
 800413e:	e004      	b.n	800414a <HAL_GPIO_Init+0x1fa>
 8004140:	2302      	movs	r3, #2
 8004142:	e002      	b.n	800414a <HAL_GPIO_Init+0x1fa>
 8004144:	2301      	movs	r3, #1
 8004146:	e000      	b.n	800414a <HAL_GPIO_Init+0x1fa>
 8004148:	2300      	movs	r3, #0
 800414a:	697a      	ldr	r2, [r7, #20]
 800414c:	f002 0203 	and.w	r2, r2, #3
 8004150:	0092      	lsls	r2, r2, #2
 8004152:	4093      	lsls	r3, r2
 8004154:	693a      	ldr	r2, [r7, #16]
 8004156:	4313      	orrs	r3, r2
 8004158:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800415a:	4937      	ldr	r1, [pc, #220]	@ (8004238 <HAL_GPIO_Init+0x2e8>)
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	089b      	lsrs	r3, r3, #2
 8004160:	3302      	adds	r3, #2
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004168:	4b39      	ldr	r3, [pc, #228]	@ (8004250 <HAL_GPIO_Init+0x300>)
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	43db      	mvns	r3, r3
 8004172:	693a      	ldr	r2, [r7, #16]
 8004174:	4013      	ands	r3, r2
 8004176:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004180:	2b00      	cmp	r3, #0
 8004182:	d003      	beq.n	800418c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004184:	693a      	ldr	r2, [r7, #16]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	4313      	orrs	r3, r2
 800418a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800418c:	4a30      	ldr	r2, [pc, #192]	@ (8004250 <HAL_GPIO_Init+0x300>)
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004192:	4b2f      	ldr	r3, [pc, #188]	@ (8004250 <HAL_GPIO_Init+0x300>)
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	43db      	mvns	r3, r3
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	4013      	ands	r3, r2
 80041a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d003      	beq.n	80041b6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80041ae:	693a      	ldr	r2, [r7, #16]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80041b6:	4a26      	ldr	r2, [pc, #152]	@ (8004250 <HAL_GPIO_Init+0x300>)
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80041bc:	4b24      	ldr	r3, [pc, #144]	@ (8004250 <HAL_GPIO_Init+0x300>)
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	43db      	mvns	r3, r3
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	4013      	ands	r3, r2
 80041ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d003      	beq.n	80041e0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	4313      	orrs	r3, r2
 80041de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80041e0:	4a1b      	ldr	r2, [pc, #108]	@ (8004250 <HAL_GPIO_Init+0x300>)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80041e6:	4b1a      	ldr	r3, [pc, #104]	@ (8004250 <HAL_GPIO_Init+0x300>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	43db      	mvns	r3, r3
 80041f0:	693a      	ldr	r2, [r7, #16]
 80041f2:	4013      	ands	r3, r2
 80041f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d003      	beq.n	800420a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004202:	693a      	ldr	r2, [r7, #16]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	4313      	orrs	r3, r2
 8004208:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800420a:	4a11      	ldr	r2, [pc, #68]	@ (8004250 <HAL_GPIO_Init+0x300>)
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	3301      	adds	r3, #1
 8004214:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	fa22 f303 	lsr.w	r3, r2, r3
 8004220:	2b00      	cmp	r3, #0
 8004222:	f47f ae9d 	bne.w	8003f60 <HAL_GPIO_Init+0x10>
  }
}
 8004226:	bf00      	nop
 8004228:	bf00      	nop
 800422a:	371c      	adds	r7, #28
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr
 8004234:	40021000 	.word	0x40021000
 8004238:	40010000 	.word	0x40010000
 800423c:	48000400 	.word	0x48000400
 8004240:	48000800 	.word	0x48000800
 8004244:	48000c00 	.word	0x48000c00
 8004248:	48001000 	.word	0x48001000
 800424c:	48001400 	.word	0x48001400
 8004250:	40010400 	.word	0x40010400

08004254 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	460b      	mov	r3, r1
 800425e:	807b      	strh	r3, [r7, #2]
 8004260:	4613      	mov	r3, r2
 8004262:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004264:	787b      	ldrb	r3, [r7, #1]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d003      	beq.n	8004272 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800426a:	887a      	ldrh	r2, [r7, #2]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004270:	e002      	b.n	8004278 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004272:	887a      	ldrh	r2, [r7, #2]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004278:	bf00      	nop
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr

08004284 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	4603      	mov	r3, r0
 800428c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800428e:	4b08      	ldr	r3, [pc, #32]	@ (80042b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004290:	695a      	ldr	r2, [r3, #20]
 8004292:	88fb      	ldrh	r3, [r7, #6]
 8004294:	4013      	ands	r3, r2
 8004296:	2b00      	cmp	r3, #0
 8004298:	d006      	beq.n	80042a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800429a:	4a05      	ldr	r2, [pc, #20]	@ (80042b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800429c:	88fb      	ldrh	r3, [r7, #6]
 800429e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80042a0:	88fb      	ldrh	r3, [r7, #6]
 80042a2:	4618      	mov	r0, r3
 80042a4:	f7fd fb60 	bl	8001968 <HAL_GPIO_EXTI_Callback>
  }
}
 80042a8:	bf00      	nop
 80042aa:	3708      	adds	r7, #8
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	40010400 	.word	0x40010400

080042b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b085      	sub	sp, #20
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d141      	bne.n	8004346 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80042c2:	4b4b      	ldr	r3, [pc, #300]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80042ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042ce:	d131      	bne.n	8004334 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80042d0:	4b47      	ldr	r3, [pc, #284]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042d6:	4a46      	ldr	r2, [pc, #280]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80042e0:	4b43      	ldr	r3, [pc, #268]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80042e8:	4a41      	ldr	r2, [pc, #260]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80042ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80042f0:	4b40      	ldr	r3, [pc, #256]	@ (80043f4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2232      	movs	r2, #50	@ 0x32
 80042f6:	fb02 f303 	mul.w	r3, r2, r3
 80042fa:	4a3f      	ldr	r2, [pc, #252]	@ (80043f8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80042fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004300:	0c9b      	lsrs	r3, r3, #18
 8004302:	3301      	adds	r3, #1
 8004304:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004306:	e002      	b.n	800430e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	3b01      	subs	r3, #1
 800430c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800430e:	4b38      	ldr	r3, [pc, #224]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004310:	695b      	ldr	r3, [r3, #20]
 8004312:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004316:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800431a:	d102      	bne.n	8004322 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1f2      	bne.n	8004308 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004322:	4b33      	ldr	r3, [pc, #204]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800432a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800432e:	d158      	bne.n	80043e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e057      	b.n	80043e4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004334:	4b2e      	ldr	r3, [pc, #184]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800433a:	4a2d      	ldr	r2, [pc, #180]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800433c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004340:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004344:	e04d      	b.n	80043e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800434c:	d141      	bne.n	80043d2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800434e:	4b28      	ldr	r3, [pc, #160]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004356:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800435a:	d131      	bne.n	80043c0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800435c:	4b24      	ldr	r3, [pc, #144]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800435e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004362:	4a23      	ldr	r2, [pc, #140]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004364:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004368:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800436c:	4b20      	ldr	r3, [pc, #128]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004374:	4a1e      	ldr	r2, [pc, #120]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004376:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800437a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800437c:	4b1d      	ldr	r3, [pc, #116]	@ (80043f4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2232      	movs	r2, #50	@ 0x32
 8004382:	fb02 f303 	mul.w	r3, r2, r3
 8004386:	4a1c      	ldr	r2, [pc, #112]	@ (80043f8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004388:	fba2 2303 	umull	r2, r3, r2, r3
 800438c:	0c9b      	lsrs	r3, r3, #18
 800438e:	3301      	adds	r3, #1
 8004390:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004392:	e002      	b.n	800439a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	3b01      	subs	r3, #1
 8004398:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800439a:	4b15      	ldr	r3, [pc, #84]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043a6:	d102      	bne.n	80043ae <HAL_PWREx_ControlVoltageScaling+0xfa>
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1f2      	bne.n	8004394 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043ae:	4b10      	ldr	r3, [pc, #64]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043ba:	d112      	bne.n	80043e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80043bc:	2303      	movs	r3, #3
 80043be:	e011      	b.n	80043e4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80043c0:	4b0b      	ldr	r3, [pc, #44]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043c6:	4a0a      	ldr	r2, [pc, #40]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80043d0:	e007      	b.n	80043e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80043d2:	4b07      	ldr	r3, [pc, #28]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80043da:	4a05      	ldr	r2, [pc, #20]	@ (80043f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043dc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80043e0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3714      	adds	r7, #20
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr
 80043f0:	40007000 	.word	0x40007000
 80043f4:	20000000 	.word	0x20000000
 80043f8:	431bde83 	.word	0x431bde83

080043fc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80043fc:	b480      	push	{r7}
 80043fe:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004400:	4b05      	ldr	r3, [pc, #20]	@ (8004418 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	4a04      	ldr	r2, [pc, #16]	@ (8004418 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004406:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800440a:	6093      	str	r3, [r2, #8]
}
 800440c:	bf00      	nop
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	40007000 	.word	0x40007000

0800441c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b088      	sub	sp, #32
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d101      	bne.n	800442e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e2fe      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d075      	beq.n	8004526 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800443a:	4b97      	ldr	r3, [pc, #604]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f003 030c 	and.w	r3, r3, #12
 8004442:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004444:	4b94      	ldr	r3, [pc, #592]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	f003 0303 	and.w	r3, r3, #3
 800444c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	2b0c      	cmp	r3, #12
 8004452:	d102      	bne.n	800445a <HAL_RCC_OscConfig+0x3e>
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	2b03      	cmp	r3, #3
 8004458:	d002      	beq.n	8004460 <HAL_RCC_OscConfig+0x44>
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	2b08      	cmp	r3, #8
 800445e:	d10b      	bne.n	8004478 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004460:	4b8d      	ldr	r3, [pc, #564]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004468:	2b00      	cmp	r3, #0
 800446a:	d05b      	beq.n	8004524 <HAL_RCC_OscConfig+0x108>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d157      	bne.n	8004524 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e2d9      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004480:	d106      	bne.n	8004490 <HAL_RCC_OscConfig+0x74>
 8004482:	4b85      	ldr	r3, [pc, #532]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a84      	ldr	r2, [pc, #528]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 8004488:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800448c:	6013      	str	r3, [r2, #0]
 800448e:	e01d      	b.n	80044cc <HAL_RCC_OscConfig+0xb0>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004498:	d10c      	bne.n	80044b4 <HAL_RCC_OscConfig+0x98>
 800449a:	4b7f      	ldr	r3, [pc, #508]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a7e      	ldr	r2, [pc, #504]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 80044a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044a4:	6013      	str	r3, [r2, #0]
 80044a6:	4b7c      	ldr	r3, [pc, #496]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a7b      	ldr	r2, [pc, #492]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 80044ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044b0:	6013      	str	r3, [r2, #0]
 80044b2:	e00b      	b.n	80044cc <HAL_RCC_OscConfig+0xb0>
 80044b4:	4b78      	ldr	r3, [pc, #480]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a77      	ldr	r2, [pc, #476]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 80044ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044be:	6013      	str	r3, [r2, #0]
 80044c0:	4b75      	ldr	r3, [pc, #468]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a74      	ldr	r2, [pc, #464]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 80044c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d013      	beq.n	80044fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d4:	f7fd ffb6 	bl	8002444 <HAL_GetTick>
 80044d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044da:	e008      	b.n	80044ee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044dc:	f7fd ffb2 	bl	8002444 <HAL_GetTick>
 80044e0:	4602      	mov	r2, r0
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	2b64      	cmp	r3, #100	@ 0x64
 80044e8:	d901      	bls.n	80044ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044ea:	2303      	movs	r3, #3
 80044ec:	e29e      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044ee:	4b6a      	ldr	r3, [pc, #424]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d0f0      	beq.n	80044dc <HAL_RCC_OscConfig+0xc0>
 80044fa:	e014      	b.n	8004526 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044fc:	f7fd ffa2 	bl	8002444 <HAL_GetTick>
 8004500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004502:	e008      	b.n	8004516 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004504:	f7fd ff9e 	bl	8002444 <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	2b64      	cmp	r3, #100	@ 0x64
 8004510:	d901      	bls.n	8004516 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e28a      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004516:	4b60      	ldr	r3, [pc, #384]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1f0      	bne.n	8004504 <HAL_RCC_OscConfig+0xe8>
 8004522:	e000      	b.n	8004526 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004524:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0302 	and.w	r3, r3, #2
 800452e:	2b00      	cmp	r3, #0
 8004530:	d075      	beq.n	800461e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004532:	4b59      	ldr	r3, [pc, #356]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	f003 030c 	and.w	r3, r3, #12
 800453a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800453c:	4b56      	ldr	r3, [pc, #344]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	f003 0303 	and.w	r3, r3, #3
 8004544:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	2b0c      	cmp	r3, #12
 800454a:	d102      	bne.n	8004552 <HAL_RCC_OscConfig+0x136>
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	2b02      	cmp	r3, #2
 8004550:	d002      	beq.n	8004558 <HAL_RCC_OscConfig+0x13c>
 8004552:	69bb      	ldr	r3, [r7, #24]
 8004554:	2b04      	cmp	r3, #4
 8004556:	d11f      	bne.n	8004598 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004558:	4b4f      	ldr	r3, [pc, #316]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004560:	2b00      	cmp	r3, #0
 8004562:	d005      	beq.n	8004570 <HAL_RCC_OscConfig+0x154>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d101      	bne.n	8004570 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e25d      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004570:	4b49      	ldr	r3, [pc, #292]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	061b      	lsls	r3, r3, #24
 800457e:	4946      	ldr	r1, [pc, #280]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 8004580:	4313      	orrs	r3, r2
 8004582:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004584:	4b45      	ldr	r3, [pc, #276]	@ (800469c <HAL_RCC_OscConfig+0x280>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4618      	mov	r0, r3
 800458a:	f7fd ff0f 	bl	80023ac <HAL_InitTick>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d043      	beq.n	800461c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e249      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d023      	beq.n	80045e8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045a0:	4b3d      	ldr	r3, [pc, #244]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a3c      	ldr	r2, [pc, #240]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 80045a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ac:	f7fd ff4a 	bl	8002444 <HAL_GetTick>
 80045b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045b2:	e008      	b.n	80045c6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045b4:	f7fd ff46 	bl	8002444 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e232      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045c6:	4b34      	ldr	r3, [pc, #208]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d0f0      	beq.n	80045b4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045d2:	4b31      	ldr	r3, [pc, #196]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	061b      	lsls	r3, r3, #24
 80045e0:	492d      	ldr	r1, [pc, #180]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 80045e2:	4313      	orrs	r3, r2
 80045e4:	604b      	str	r3, [r1, #4]
 80045e6:	e01a      	b.n	800461e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045e8:	4b2b      	ldr	r3, [pc, #172]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a2a      	ldr	r2, [pc, #168]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 80045ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f4:	f7fd ff26 	bl	8002444 <HAL_GetTick>
 80045f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80045fa:	e008      	b.n	800460e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045fc:	f7fd ff22 	bl	8002444 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	2b02      	cmp	r3, #2
 8004608:	d901      	bls.n	800460e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e20e      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800460e:	4b22      	ldr	r3, [pc, #136]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004616:	2b00      	cmp	r3, #0
 8004618:	d1f0      	bne.n	80045fc <HAL_RCC_OscConfig+0x1e0>
 800461a:	e000      	b.n	800461e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800461c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0308 	and.w	r3, r3, #8
 8004626:	2b00      	cmp	r3, #0
 8004628:	d041      	beq.n	80046ae <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d01c      	beq.n	800466c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004632:	4b19      	ldr	r3, [pc, #100]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 8004634:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004638:	4a17      	ldr	r2, [pc, #92]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 800463a:	f043 0301 	orr.w	r3, r3, #1
 800463e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004642:	f7fd feff 	bl	8002444 <HAL_GetTick>
 8004646:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004648:	e008      	b.n	800465c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800464a:	f7fd fefb 	bl	8002444 <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	2b02      	cmp	r3, #2
 8004656:	d901      	bls.n	800465c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e1e7      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800465c:	4b0e      	ldr	r3, [pc, #56]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 800465e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004662:	f003 0302 	and.w	r3, r3, #2
 8004666:	2b00      	cmp	r3, #0
 8004668:	d0ef      	beq.n	800464a <HAL_RCC_OscConfig+0x22e>
 800466a:	e020      	b.n	80046ae <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800466c:	4b0a      	ldr	r3, [pc, #40]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 800466e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004672:	4a09      	ldr	r2, [pc, #36]	@ (8004698 <HAL_RCC_OscConfig+0x27c>)
 8004674:	f023 0301 	bic.w	r3, r3, #1
 8004678:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800467c:	f7fd fee2 	bl	8002444 <HAL_GetTick>
 8004680:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004682:	e00d      	b.n	80046a0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004684:	f7fd fede 	bl	8002444 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	2b02      	cmp	r3, #2
 8004690:	d906      	bls.n	80046a0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e1ca      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
 8004696:	bf00      	nop
 8004698:	40021000 	.word	0x40021000
 800469c:	20000018 	.word	0x20000018
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80046a0:	4b8c      	ldr	r3, [pc, #560]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 80046a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046a6:	f003 0302 	and.w	r3, r3, #2
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d1ea      	bne.n	8004684 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0304 	and.w	r3, r3, #4
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	f000 80a6 	beq.w	8004808 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046bc:	2300      	movs	r3, #0
 80046be:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80046c0:	4b84      	ldr	r3, [pc, #528]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 80046c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d101      	bne.n	80046d0 <HAL_RCC_OscConfig+0x2b4>
 80046cc:	2301      	movs	r3, #1
 80046ce:	e000      	b.n	80046d2 <HAL_RCC_OscConfig+0x2b6>
 80046d0:	2300      	movs	r3, #0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00d      	beq.n	80046f2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046d6:	4b7f      	ldr	r3, [pc, #508]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 80046d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046da:	4a7e      	ldr	r2, [pc, #504]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 80046dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80046e2:	4b7c      	ldr	r3, [pc, #496]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 80046e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ea:	60fb      	str	r3, [r7, #12]
 80046ec:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80046ee:	2301      	movs	r3, #1
 80046f0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046f2:	4b79      	ldr	r3, [pc, #484]	@ (80048d8 <HAL_RCC_OscConfig+0x4bc>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d118      	bne.n	8004730 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046fe:	4b76      	ldr	r3, [pc, #472]	@ (80048d8 <HAL_RCC_OscConfig+0x4bc>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a75      	ldr	r2, [pc, #468]	@ (80048d8 <HAL_RCC_OscConfig+0x4bc>)
 8004704:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004708:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800470a:	f7fd fe9b 	bl	8002444 <HAL_GetTick>
 800470e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004710:	e008      	b.n	8004724 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004712:	f7fd fe97 	bl	8002444 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	2b02      	cmp	r3, #2
 800471e:	d901      	bls.n	8004724 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	e183      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004724:	4b6c      	ldr	r3, [pc, #432]	@ (80048d8 <HAL_RCC_OscConfig+0x4bc>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800472c:	2b00      	cmp	r3, #0
 800472e:	d0f0      	beq.n	8004712 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d108      	bne.n	800474a <HAL_RCC_OscConfig+0x32e>
 8004738:	4b66      	ldr	r3, [pc, #408]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 800473a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800473e:	4a65      	ldr	r2, [pc, #404]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 8004740:	f043 0301 	orr.w	r3, r3, #1
 8004744:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004748:	e024      	b.n	8004794 <HAL_RCC_OscConfig+0x378>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	2b05      	cmp	r3, #5
 8004750:	d110      	bne.n	8004774 <HAL_RCC_OscConfig+0x358>
 8004752:	4b60      	ldr	r3, [pc, #384]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 8004754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004758:	4a5e      	ldr	r2, [pc, #376]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 800475a:	f043 0304 	orr.w	r3, r3, #4
 800475e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004762:	4b5c      	ldr	r3, [pc, #368]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 8004764:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004768:	4a5a      	ldr	r2, [pc, #360]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 800476a:	f043 0301 	orr.w	r3, r3, #1
 800476e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004772:	e00f      	b.n	8004794 <HAL_RCC_OscConfig+0x378>
 8004774:	4b57      	ldr	r3, [pc, #348]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 8004776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800477a:	4a56      	ldr	r2, [pc, #344]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 800477c:	f023 0301 	bic.w	r3, r3, #1
 8004780:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004784:	4b53      	ldr	r3, [pc, #332]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 8004786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800478a:	4a52      	ldr	r2, [pc, #328]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 800478c:	f023 0304 	bic.w	r3, r3, #4
 8004790:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d016      	beq.n	80047ca <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800479c:	f7fd fe52 	bl	8002444 <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047a2:	e00a      	b.n	80047ba <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047a4:	f7fd fe4e 	bl	8002444 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d901      	bls.n	80047ba <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e138      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047ba:	4b46      	ldr	r3, [pc, #280]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 80047bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047c0:	f003 0302 	and.w	r3, r3, #2
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d0ed      	beq.n	80047a4 <HAL_RCC_OscConfig+0x388>
 80047c8:	e015      	b.n	80047f6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ca:	f7fd fe3b 	bl	8002444 <HAL_GetTick>
 80047ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047d0:	e00a      	b.n	80047e8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047d2:	f7fd fe37 	bl	8002444 <HAL_GetTick>
 80047d6:	4602      	mov	r2, r0
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d901      	bls.n	80047e8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e121      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047e8:	4b3a      	ldr	r3, [pc, #232]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 80047ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047ee:	f003 0302 	and.w	r3, r3, #2
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d1ed      	bne.n	80047d2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047f6:	7ffb      	ldrb	r3, [r7, #31]
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d105      	bne.n	8004808 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047fc:	4b35      	ldr	r3, [pc, #212]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 80047fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004800:	4a34      	ldr	r2, [pc, #208]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 8004802:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004806:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 0320 	and.w	r3, r3, #32
 8004810:	2b00      	cmp	r3, #0
 8004812:	d03c      	beq.n	800488e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d01c      	beq.n	8004856 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800481c:	4b2d      	ldr	r3, [pc, #180]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 800481e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004822:	4a2c      	ldr	r2, [pc, #176]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 8004824:	f043 0301 	orr.w	r3, r3, #1
 8004828:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800482c:	f7fd fe0a 	bl	8002444 <HAL_GetTick>
 8004830:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004832:	e008      	b.n	8004846 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004834:	f7fd fe06 	bl	8002444 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	2b02      	cmp	r3, #2
 8004840:	d901      	bls.n	8004846 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e0f2      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004846:	4b23      	ldr	r3, [pc, #140]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 8004848:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800484c:	f003 0302 	and.w	r3, r3, #2
 8004850:	2b00      	cmp	r3, #0
 8004852:	d0ef      	beq.n	8004834 <HAL_RCC_OscConfig+0x418>
 8004854:	e01b      	b.n	800488e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004856:	4b1f      	ldr	r3, [pc, #124]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 8004858:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800485c:	4a1d      	ldr	r2, [pc, #116]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 800485e:	f023 0301 	bic.w	r3, r3, #1
 8004862:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004866:	f7fd fded 	bl	8002444 <HAL_GetTick>
 800486a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800486c:	e008      	b.n	8004880 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800486e:	f7fd fde9 	bl	8002444 <HAL_GetTick>
 8004872:	4602      	mov	r2, r0
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	2b02      	cmp	r3, #2
 800487a:	d901      	bls.n	8004880 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e0d5      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004880:	4b14      	ldr	r3, [pc, #80]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 8004882:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1ef      	bne.n	800486e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	69db      	ldr	r3, [r3, #28]
 8004892:	2b00      	cmp	r3, #0
 8004894:	f000 80c9 	beq.w	8004a2a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004898:	4b0e      	ldr	r3, [pc, #56]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	f003 030c 	and.w	r3, r3, #12
 80048a0:	2b0c      	cmp	r3, #12
 80048a2:	f000 8083 	beq.w	80049ac <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	69db      	ldr	r3, [r3, #28]
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d15e      	bne.n	800496c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048ae:	4b09      	ldr	r3, [pc, #36]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a08      	ldr	r2, [pc, #32]	@ (80048d4 <HAL_RCC_OscConfig+0x4b8>)
 80048b4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ba:	f7fd fdc3 	bl	8002444 <HAL_GetTick>
 80048be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048c0:	e00c      	b.n	80048dc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048c2:	f7fd fdbf 	bl	8002444 <HAL_GetTick>
 80048c6:	4602      	mov	r2, r0
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d905      	bls.n	80048dc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80048d0:	2303      	movs	r3, #3
 80048d2:	e0ab      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
 80048d4:	40021000 	.word	0x40021000
 80048d8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048dc:	4b55      	ldr	r3, [pc, #340]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d1ec      	bne.n	80048c2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048e8:	4b52      	ldr	r3, [pc, #328]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80048ea:	68da      	ldr	r2, [r3, #12]
 80048ec:	4b52      	ldr	r3, [pc, #328]	@ (8004a38 <HAL_RCC_OscConfig+0x61c>)
 80048ee:	4013      	ands	r3, r2
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	6a11      	ldr	r1, [r2, #32]
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048f8:	3a01      	subs	r2, #1
 80048fa:	0112      	lsls	r2, r2, #4
 80048fc:	4311      	orrs	r1, r2
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004902:	0212      	lsls	r2, r2, #8
 8004904:	4311      	orrs	r1, r2
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800490a:	0852      	lsrs	r2, r2, #1
 800490c:	3a01      	subs	r2, #1
 800490e:	0552      	lsls	r2, r2, #21
 8004910:	4311      	orrs	r1, r2
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004916:	0852      	lsrs	r2, r2, #1
 8004918:	3a01      	subs	r2, #1
 800491a:	0652      	lsls	r2, r2, #25
 800491c:	4311      	orrs	r1, r2
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004922:	06d2      	lsls	r2, r2, #27
 8004924:	430a      	orrs	r2, r1
 8004926:	4943      	ldr	r1, [pc, #268]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004928:	4313      	orrs	r3, r2
 800492a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800492c:	4b41      	ldr	r3, [pc, #260]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a40      	ldr	r2, [pc, #256]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004932:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004936:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004938:	4b3e      	ldr	r3, [pc, #248]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	4a3d      	ldr	r2, [pc, #244]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 800493e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004942:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004944:	f7fd fd7e 	bl	8002444 <HAL_GetTick>
 8004948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800494a:	e008      	b.n	800495e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800494c:	f7fd fd7a 	bl	8002444 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	2b02      	cmp	r3, #2
 8004958:	d901      	bls.n	800495e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e066      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800495e:	4b35      	ldr	r3, [pc, #212]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d0f0      	beq.n	800494c <HAL_RCC_OscConfig+0x530>
 800496a:	e05e      	b.n	8004a2a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800496c:	4b31      	ldr	r3, [pc, #196]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a30      	ldr	r2, [pc, #192]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004972:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004976:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004978:	f7fd fd64 	bl	8002444 <HAL_GetTick>
 800497c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800497e:	e008      	b.n	8004992 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004980:	f7fd fd60 	bl	8002444 <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	2b02      	cmp	r3, #2
 800498c:	d901      	bls.n	8004992 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e04c      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004992:	4b28      	ldr	r3, [pc, #160]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d1f0      	bne.n	8004980 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800499e:	4b25      	ldr	r3, [pc, #148]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80049a0:	68da      	ldr	r2, [r3, #12]
 80049a2:	4924      	ldr	r1, [pc, #144]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80049a4:	4b25      	ldr	r3, [pc, #148]	@ (8004a3c <HAL_RCC_OscConfig+0x620>)
 80049a6:	4013      	ands	r3, r2
 80049a8:	60cb      	str	r3, [r1, #12]
 80049aa:	e03e      	b.n	8004a2a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	69db      	ldr	r3, [r3, #28]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d101      	bne.n	80049b8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e039      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80049b8:	4b1e      	ldr	r3, [pc, #120]	@ (8004a34 <HAL_RCC_OscConfig+0x618>)
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	f003 0203 	and.w	r2, r3, #3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6a1b      	ldr	r3, [r3, #32]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d12c      	bne.n	8004a26 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d6:	3b01      	subs	r3, #1
 80049d8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049da:	429a      	cmp	r2, r3
 80049dc:	d123      	bne.n	8004a26 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d11b      	bne.n	8004a26 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049f8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d113      	bne.n	8004a26 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a08:	085b      	lsrs	r3, r3, #1
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d109      	bne.n	8004a26 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a1c:	085b      	lsrs	r3, r3, #1
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d001      	beq.n	8004a2a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e000      	b.n	8004a2c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004a2a:	2300      	movs	r3, #0
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3720      	adds	r7, #32
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	40021000 	.word	0x40021000
 8004a38:	019f800c 	.word	0x019f800c
 8004a3c:	feeefffc 	.word	0xfeeefffc

08004a40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b086      	sub	sp, #24
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d101      	bne.n	8004a58 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e11e      	b.n	8004c96 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a58:	4b91      	ldr	r3, [pc, #580]	@ (8004ca0 <HAL_RCC_ClockConfig+0x260>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 030f 	and.w	r3, r3, #15
 8004a60:	683a      	ldr	r2, [r7, #0]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d910      	bls.n	8004a88 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a66:	4b8e      	ldr	r3, [pc, #568]	@ (8004ca0 <HAL_RCC_ClockConfig+0x260>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f023 020f 	bic.w	r2, r3, #15
 8004a6e:	498c      	ldr	r1, [pc, #560]	@ (8004ca0 <HAL_RCC_ClockConfig+0x260>)
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a76:	4b8a      	ldr	r3, [pc, #552]	@ (8004ca0 <HAL_RCC_ClockConfig+0x260>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 030f 	and.w	r3, r3, #15
 8004a7e:	683a      	ldr	r2, [r7, #0]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d001      	beq.n	8004a88 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e106      	b.n	8004c96 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0301 	and.w	r3, r3, #1
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d073      	beq.n	8004b7c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	2b03      	cmp	r3, #3
 8004a9a:	d129      	bne.n	8004af0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a9c:	4b81      	ldr	r3, [pc, #516]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d101      	bne.n	8004aac <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e0f4      	b.n	8004c96 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004aac:	f000 f99e 	bl	8004dec <RCC_GetSysClockFreqFromPLLSource>
 8004ab0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	4a7c      	ldr	r2, [pc, #496]	@ (8004ca8 <HAL_RCC_ClockConfig+0x268>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d93f      	bls.n	8004b3a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004aba:	4b7a      	ldr	r3, [pc, #488]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d009      	beq.n	8004ada <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d033      	beq.n	8004b3a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d12f      	bne.n	8004b3a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004ada:	4b72      	ldr	r3, [pc, #456]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ae2:	4a70      	ldr	r2, [pc, #448]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004ae4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ae8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004aea:	2380      	movs	r3, #128	@ 0x80
 8004aec:	617b      	str	r3, [r7, #20]
 8004aee:	e024      	b.n	8004b3a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d107      	bne.n	8004b08 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004af8:	4b6a      	ldr	r3, [pc, #424]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d109      	bne.n	8004b18 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e0c6      	b.n	8004c96 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b08:	4b66      	ldr	r3, [pc, #408]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d101      	bne.n	8004b18 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e0be      	b.n	8004c96 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004b18:	f000 f8ce 	bl	8004cb8 <HAL_RCC_GetSysClockFreq>
 8004b1c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	4a61      	ldr	r2, [pc, #388]	@ (8004ca8 <HAL_RCC_ClockConfig+0x268>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d909      	bls.n	8004b3a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004b26:	4b5f      	ldr	r3, [pc, #380]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b2e:	4a5d      	ldr	r2, [pc, #372]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004b30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b34:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004b36:	2380      	movs	r3, #128	@ 0x80
 8004b38:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b3a:	4b5a      	ldr	r3, [pc, #360]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f023 0203 	bic.w	r2, r3, #3
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	4957      	ldr	r1, [pc, #348]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b4c:	f7fd fc7a 	bl	8002444 <HAL_GetTick>
 8004b50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b52:	e00a      	b.n	8004b6a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b54:	f7fd fc76 	bl	8002444 <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d901      	bls.n	8004b6a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e095      	b.n	8004c96 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b6a:	4b4e      	ldr	r3, [pc, #312]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	f003 020c 	and.w	r2, r3, #12
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d1eb      	bne.n	8004b54 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 0302 	and.w	r3, r3, #2
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d023      	beq.n	8004bd0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0304 	and.w	r3, r3, #4
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d005      	beq.n	8004ba0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b94:	4b43      	ldr	r3, [pc, #268]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	4a42      	ldr	r2, [pc, #264]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004b9a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004b9e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0308 	and.w	r3, r3, #8
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d007      	beq.n	8004bbc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004bac:	4b3d      	ldr	r3, [pc, #244]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004bb4:	4a3b      	ldr	r2, [pc, #236]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004bb6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004bba:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bbc:	4b39      	ldr	r3, [pc, #228]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	4936      	ldr	r1, [pc, #216]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	608b      	str	r3, [r1, #8]
 8004bce:	e008      	b.n	8004be2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	2b80      	cmp	r3, #128	@ 0x80
 8004bd4:	d105      	bne.n	8004be2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004bd6:	4b33      	ldr	r3, [pc, #204]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	4a32      	ldr	r2, [pc, #200]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004bdc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004be0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004be2:	4b2f      	ldr	r3, [pc, #188]	@ (8004ca0 <HAL_RCC_ClockConfig+0x260>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 030f 	and.w	r3, r3, #15
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d21d      	bcs.n	8004c2c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bf0:	4b2b      	ldr	r3, [pc, #172]	@ (8004ca0 <HAL_RCC_ClockConfig+0x260>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f023 020f 	bic.w	r2, r3, #15
 8004bf8:	4929      	ldr	r1, [pc, #164]	@ (8004ca0 <HAL_RCC_ClockConfig+0x260>)
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004c00:	f7fd fc20 	bl	8002444 <HAL_GetTick>
 8004c04:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c06:	e00a      	b.n	8004c1e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c08:	f7fd fc1c 	bl	8002444 <HAL_GetTick>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d901      	bls.n	8004c1e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e03b      	b.n	8004c96 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c1e:	4b20      	ldr	r3, [pc, #128]	@ (8004ca0 <HAL_RCC_ClockConfig+0x260>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 030f 	and.w	r3, r3, #15
 8004c26:	683a      	ldr	r2, [r7, #0]
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d1ed      	bne.n	8004c08 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 0304 	and.w	r3, r3, #4
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d008      	beq.n	8004c4a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c38:	4b1a      	ldr	r3, [pc, #104]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	4917      	ldr	r1, [pc, #92]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004c46:	4313      	orrs	r3, r2
 8004c48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0308 	and.w	r3, r3, #8
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d009      	beq.n	8004c6a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c56:	4b13      	ldr	r3, [pc, #76]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	00db      	lsls	r3, r3, #3
 8004c64:	490f      	ldr	r1, [pc, #60]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004c66:	4313      	orrs	r3, r2
 8004c68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c6a:	f000 f825 	bl	8004cb8 <HAL_RCC_GetSysClockFreq>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca4 <HAL_RCC_ClockConfig+0x264>)
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	091b      	lsrs	r3, r3, #4
 8004c76:	f003 030f 	and.w	r3, r3, #15
 8004c7a:	490c      	ldr	r1, [pc, #48]	@ (8004cac <HAL_RCC_ClockConfig+0x26c>)
 8004c7c:	5ccb      	ldrb	r3, [r1, r3]
 8004c7e:	f003 031f 	and.w	r3, r3, #31
 8004c82:	fa22 f303 	lsr.w	r3, r2, r3
 8004c86:	4a0a      	ldr	r2, [pc, #40]	@ (8004cb0 <HAL_RCC_ClockConfig+0x270>)
 8004c88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8004cb4 <HAL_RCC_ClockConfig+0x274>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f7fd fb8c 	bl	80023ac <HAL_InitTick>
 8004c94:	4603      	mov	r3, r0
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3718      	adds	r7, #24
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	40022000 	.word	0x40022000
 8004ca4:	40021000 	.word	0x40021000
 8004ca8:	04c4b400 	.word	0x04c4b400
 8004cac:	08007078 	.word	0x08007078
 8004cb0:	20000000 	.word	0x20000000
 8004cb4:	20000018 	.word	0x20000018

08004cb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b087      	sub	sp, #28
 8004cbc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004cbe:	4b2c      	ldr	r3, [pc, #176]	@ (8004d70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	f003 030c 	and.w	r3, r3, #12
 8004cc6:	2b04      	cmp	r3, #4
 8004cc8:	d102      	bne.n	8004cd0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004cca:	4b2a      	ldr	r3, [pc, #168]	@ (8004d74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ccc:	613b      	str	r3, [r7, #16]
 8004cce:	e047      	b.n	8004d60 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004cd0:	4b27      	ldr	r3, [pc, #156]	@ (8004d70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f003 030c 	and.w	r3, r3, #12
 8004cd8:	2b08      	cmp	r3, #8
 8004cda:	d102      	bne.n	8004ce2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004cdc:	4b26      	ldr	r3, [pc, #152]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004cde:	613b      	str	r3, [r7, #16]
 8004ce0:	e03e      	b.n	8004d60 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004ce2:	4b23      	ldr	r3, [pc, #140]	@ (8004d70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f003 030c 	and.w	r3, r3, #12
 8004cea:	2b0c      	cmp	r3, #12
 8004cec:	d136      	bne.n	8004d5c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004cee:	4b20      	ldr	r3, [pc, #128]	@ (8004d70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	f003 0303 	and.w	r3, r3, #3
 8004cf6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8004d70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	091b      	lsrs	r3, r3, #4
 8004cfe:	f003 030f 	and.w	r3, r3, #15
 8004d02:	3301      	adds	r3, #1
 8004d04:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2b03      	cmp	r3, #3
 8004d0a:	d10c      	bne.n	8004d26 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d0c:	4a1a      	ldr	r2, [pc, #104]	@ (8004d78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d14:	4a16      	ldr	r2, [pc, #88]	@ (8004d70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d16:	68d2      	ldr	r2, [r2, #12]
 8004d18:	0a12      	lsrs	r2, r2, #8
 8004d1a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d1e:	fb02 f303 	mul.w	r3, r2, r3
 8004d22:	617b      	str	r3, [r7, #20]
      break;
 8004d24:	e00c      	b.n	8004d40 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d26:	4a13      	ldr	r2, [pc, #76]	@ (8004d74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d2e:	4a10      	ldr	r2, [pc, #64]	@ (8004d70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d30:	68d2      	ldr	r2, [r2, #12]
 8004d32:	0a12      	lsrs	r2, r2, #8
 8004d34:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d38:	fb02 f303 	mul.w	r3, r2, r3
 8004d3c:	617b      	str	r3, [r7, #20]
      break;
 8004d3e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004d40:	4b0b      	ldr	r3, [pc, #44]	@ (8004d70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	0e5b      	lsrs	r3, r3, #25
 8004d46:	f003 0303 	and.w	r3, r3, #3
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	005b      	lsls	r3, r3, #1
 8004d4e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d58:	613b      	str	r3, [r7, #16]
 8004d5a:	e001      	b.n	8004d60 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004d60:	693b      	ldr	r3, [r7, #16]
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	371c      	adds	r7, #28
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr
 8004d6e:	bf00      	nop
 8004d70:	40021000 	.word	0x40021000
 8004d74:	00f42400 	.word	0x00f42400
 8004d78:	016e3600 	.word	0x016e3600

08004d7c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d80:	4b03      	ldr	r3, [pc, #12]	@ (8004d90 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d82:	681b      	ldr	r3, [r3, #0]
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	20000000 	.word	0x20000000

08004d94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004d98:	f7ff fff0 	bl	8004d7c <HAL_RCC_GetHCLKFreq>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	4b06      	ldr	r3, [pc, #24]	@ (8004db8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	0a1b      	lsrs	r3, r3, #8
 8004da4:	f003 0307 	and.w	r3, r3, #7
 8004da8:	4904      	ldr	r1, [pc, #16]	@ (8004dbc <HAL_RCC_GetPCLK1Freq+0x28>)
 8004daa:	5ccb      	ldrb	r3, [r1, r3]
 8004dac:	f003 031f 	and.w	r3, r3, #31
 8004db0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	40021000 	.word	0x40021000
 8004dbc:	08007088 	.word	0x08007088

08004dc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004dc4:	f7ff ffda 	bl	8004d7c <HAL_RCC_GetHCLKFreq>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	4b06      	ldr	r3, [pc, #24]	@ (8004de4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	0adb      	lsrs	r3, r3, #11
 8004dd0:	f003 0307 	and.w	r3, r3, #7
 8004dd4:	4904      	ldr	r1, [pc, #16]	@ (8004de8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004dd6:	5ccb      	ldrb	r3, [r1, r3]
 8004dd8:	f003 031f 	and.w	r3, r3, #31
 8004ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	40021000 	.word	0x40021000
 8004de8:	08007088 	.word	0x08007088

08004dec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b087      	sub	sp, #28
 8004df0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004df2:	4b1e      	ldr	r3, [pc, #120]	@ (8004e6c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004df4:	68db      	ldr	r3, [r3, #12]
 8004df6:	f003 0303 	and.w	r3, r3, #3
 8004dfa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8004e6c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	091b      	lsrs	r3, r3, #4
 8004e02:	f003 030f 	and.w	r3, r3, #15
 8004e06:	3301      	adds	r3, #1
 8004e08:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	2b03      	cmp	r3, #3
 8004e0e:	d10c      	bne.n	8004e2a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e10:	4a17      	ldr	r2, [pc, #92]	@ (8004e70 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e18:	4a14      	ldr	r2, [pc, #80]	@ (8004e6c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e1a:	68d2      	ldr	r2, [r2, #12]
 8004e1c:	0a12      	lsrs	r2, r2, #8
 8004e1e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004e22:	fb02 f303 	mul.w	r3, r2, r3
 8004e26:	617b      	str	r3, [r7, #20]
    break;
 8004e28:	e00c      	b.n	8004e44 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e2a:	4a12      	ldr	r2, [pc, #72]	@ (8004e74 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e32:	4a0e      	ldr	r2, [pc, #56]	@ (8004e6c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e34:	68d2      	ldr	r2, [r2, #12]
 8004e36:	0a12      	lsrs	r2, r2, #8
 8004e38:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004e3c:	fb02 f303 	mul.w	r3, r2, r3
 8004e40:	617b      	str	r3, [r7, #20]
    break;
 8004e42:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004e44:	4b09      	ldr	r3, [pc, #36]	@ (8004e6c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	0e5b      	lsrs	r3, r3, #25
 8004e4a:	f003 0303 	and.w	r3, r3, #3
 8004e4e:	3301      	adds	r3, #1
 8004e50:	005b      	lsls	r3, r3, #1
 8004e52:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004e54:	697a      	ldr	r2, [r7, #20]
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e5c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004e5e:	687b      	ldr	r3, [r7, #4]
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	371c      	adds	r7, #28
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr
 8004e6c:	40021000 	.word	0x40021000
 8004e70:	016e3600 	.word	0x016e3600
 8004e74:	00f42400 	.word	0x00f42400

08004e78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b086      	sub	sp, #24
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e80:	2300      	movs	r3, #0
 8004e82:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e84:	2300      	movs	r3, #0
 8004e86:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f000 8098 	beq.w	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e96:	2300      	movs	r3, #0
 8004e98:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e9a:	4b43      	ldr	r3, [pc, #268]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d10d      	bne.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ea6:	4b40      	ldr	r3, [pc, #256]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eaa:	4a3f      	ldr	r2, [pc, #252]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004eac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004eb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8004eb2:	4b3d      	ldr	r3, [pc, #244]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eba:	60bb      	str	r3, [r7, #8]
 8004ebc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ec2:	4b3a      	ldr	r3, [pc, #232]	@ (8004fac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a39      	ldr	r2, [pc, #228]	@ (8004fac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ec8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ecc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004ece:	f7fd fab9 	bl	8002444 <HAL_GetTick>
 8004ed2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ed4:	e009      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ed6:	f7fd fab5 	bl	8002444 <HAL_GetTick>
 8004eda:	4602      	mov	r2, r0
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	1ad3      	subs	r3, r2, r3
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d902      	bls.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004ee4:	2303      	movs	r3, #3
 8004ee6:	74fb      	strb	r3, [r7, #19]
        break;
 8004ee8:	e005      	b.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004eea:	4b30      	ldr	r3, [pc, #192]	@ (8004fac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d0ef      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004ef6:	7cfb      	ldrb	r3, [r7, #19]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d159      	bne.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004efc:	4b2a      	ldr	r3, [pc, #168]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f06:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d01e      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f12:	697a      	ldr	r2, [r7, #20]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d019      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004f18:	4b23      	ldr	r3, [pc, #140]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f22:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f24:	4b20      	ldr	r3, [pc, #128]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f2a:	4a1f      	ldr	r2, [pc, #124]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f34:	4b1c      	ldr	r3, [pc, #112]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f3a:	4a1b      	ldr	r2, [pc, #108]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004f44:	4a18      	ldr	r2, [pc, #96]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d016      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f56:	f7fd fa75 	bl	8002444 <HAL_GetTick>
 8004f5a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f5c:	e00b      	b.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f5e:	f7fd fa71 	bl	8002444 <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d902      	bls.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	74fb      	strb	r3, [r7, #19]
            break;
 8004f74:	e006      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f76:	4b0c      	ldr	r3, [pc, #48]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f7c:	f003 0302 	and.w	r3, r3, #2
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d0ec      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004f84:	7cfb      	ldrb	r3, [r7, #19]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d10b      	bne.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f8a:	4b07      	ldr	r3, [pc, #28]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f90:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f98:	4903      	ldr	r1, [pc, #12]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004fa0:	e008      	b.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004fa2:	7cfb      	ldrb	r3, [r7, #19]
 8004fa4:	74bb      	strb	r3, [r7, #18]
 8004fa6:	e005      	b.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004fa8:	40021000 	.word	0x40021000
 8004fac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fb0:	7cfb      	ldrb	r3, [r7, #19]
 8004fb2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004fb4:	7c7b      	ldrb	r3, [r7, #17]
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d105      	bne.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fba:	4ba7      	ldr	r3, [pc, #668]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fbe:	4aa6      	ldr	r2, [pc, #664]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fc0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fc4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 0301 	and.w	r3, r3, #1
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00a      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004fd2:	4ba1      	ldr	r3, [pc, #644]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd8:	f023 0203 	bic.w	r2, r3, #3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	499d      	ldr	r1, [pc, #628]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0302 	and.w	r3, r3, #2
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d00a      	beq.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ff4:	4b98      	ldr	r3, [pc, #608]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ffa:	f023 020c 	bic.w	r2, r3, #12
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	4995      	ldr	r1, [pc, #596]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005004:	4313      	orrs	r3, r2
 8005006:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f003 0304 	and.w	r3, r3, #4
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00a      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005016:	4b90      	ldr	r3, [pc, #576]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800501c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	498c      	ldr	r1, [pc, #560]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005026:	4313      	orrs	r3, r2
 8005028:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0308 	and.w	r3, r3, #8
 8005034:	2b00      	cmp	r3, #0
 8005036:	d00a      	beq.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005038:	4b87      	ldr	r3, [pc, #540]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800503a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800503e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	4984      	ldr	r1, [pc, #528]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005048:	4313      	orrs	r3, r2
 800504a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0310 	and.w	r3, r3, #16
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00a      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800505a:	4b7f      	ldr	r3, [pc, #508]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800505c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005060:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	695b      	ldr	r3, [r3, #20]
 8005068:	497b      	ldr	r1, [pc, #492]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800506a:	4313      	orrs	r3, r2
 800506c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 0320 	and.w	r3, r3, #32
 8005078:	2b00      	cmp	r3, #0
 800507a:	d00a      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800507c:	4b76      	ldr	r3, [pc, #472]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800507e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005082:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	699b      	ldr	r3, [r3, #24]
 800508a:	4973      	ldr	r1, [pc, #460]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800508c:	4313      	orrs	r3, r2
 800508e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800509a:	2b00      	cmp	r3, #0
 800509c:	d00a      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800509e:	4b6e      	ldr	r3, [pc, #440]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	69db      	ldr	r3, [r3, #28]
 80050ac:	496a      	ldr	r1, [pc, #424]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050ae:	4313      	orrs	r3, r2
 80050b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d00a      	beq.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80050c0:	4b65      	ldr	r3, [pc, #404]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050c6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a1b      	ldr	r3, [r3, #32]
 80050ce:	4962      	ldr	r1, [pc, #392]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050d0:	4313      	orrs	r3, r2
 80050d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d00a      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80050e2:	4b5d      	ldr	r3, [pc, #372]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f0:	4959      	ldr	r1, [pc, #356]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050f2:	4313      	orrs	r3, r2
 80050f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d00a      	beq.n	800511a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005104:	4b54      	ldr	r3, [pc, #336]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005106:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800510a:	f023 0203 	bic.w	r2, r3, #3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005112:	4951      	ldr	r1, [pc, #324]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005114:	4313      	orrs	r3, r2
 8005116:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00a      	beq.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005126:	4b4c      	ldr	r3, [pc, #304]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800512c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005134:	4948      	ldr	r1, [pc, #288]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005136:	4313      	orrs	r3, r2
 8005138:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005144:	2b00      	cmp	r3, #0
 8005146:	d015      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005148:	4b43      	ldr	r3, [pc, #268]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800514a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800514e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005156:	4940      	ldr	r1, [pc, #256]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005158:	4313      	orrs	r3, r2
 800515a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005162:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005166:	d105      	bne.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005168:	4b3b      	ldr	r3, [pc, #236]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	4a3a      	ldr	r2, [pc, #232]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800516e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005172:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800517c:	2b00      	cmp	r3, #0
 800517e:	d015      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005180:	4b35      	ldr	r3, [pc, #212]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005186:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800518e:	4932      	ldr	r1, [pc, #200]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005190:	4313      	orrs	r3, r2
 8005192:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800519a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800519e:	d105      	bne.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051a0:	4b2d      	ldr	r3, [pc, #180]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	4a2c      	ldr	r2, [pc, #176]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051aa:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d015      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80051b8:	4b27      	ldr	r3, [pc, #156]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051be:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051c6:	4924      	ldr	r1, [pc, #144]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051c8:	4313      	orrs	r3, r2
 80051ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051d6:	d105      	bne.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051d8:	4b1f      	ldr	r3, [pc, #124]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051da:	68db      	ldr	r3, [r3, #12]
 80051dc:	4a1e      	ldr	r2, [pc, #120]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051e2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d015      	beq.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80051f0:	4b19      	ldr	r3, [pc, #100]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051fe:	4916      	ldr	r1, [pc, #88]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005200:	4313      	orrs	r3, r2
 8005202:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800520a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800520e:	d105      	bne.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005210:	4b11      	ldr	r3, [pc, #68]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	4a10      	ldr	r2, [pc, #64]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005216:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800521a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d019      	beq.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005228:	4b0b      	ldr	r3, [pc, #44]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800522a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800522e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005236:	4908      	ldr	r1, [pc, #32]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005238:	4313      	orrs	r3, r2
 800523a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005242:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005246:	d109      	bne.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005248:	4b03      	ldr	r3, [pc, #12]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	4a02      	ldr	r2, [pc, #8]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800524e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005252:	60d3      	str	r3, [r2, #12]
 8005254:	e002      	b.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005256:	bf00      	nop
 8005258:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005264:	2b00      	cmp	r3, #0
 8005266:	d015      	beq.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005268:	4b29      	ldr	r3, [pc, #164]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800526a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800526e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005276:	4926      	ldr	r1, [pc, #152]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005278:	4313      	orrs	r3, r2
 800527a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005282:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005286:	d105      	bne.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005288:	4b21      	ldr	r3, [pc, #132]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	4a20      	ldr	r2, [pc, #128]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800528e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005292:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800529c:	2b00      	cmp	r3, #0
 800529e:	d015      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80052a0:	4b1b      	ldr	r3, [pc, #108]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052a6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052ae:	4918      	ldr	r1, [pc, #96]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052b0:	4313      	orrs	r3, r2
 80052b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052be:	d105      	bne.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80052c0:	4b13      	ldr	r3, [pc, #76]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	4a12      	ldr	r2, [pc, #72]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052ca:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d015      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80052d8:	4b0d      	ldr	r3, [pc, #52]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052e6:	490a      	ldr	r1, [pc, #40]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052e8:	4313      	orrs	r3, r2
 80052ea:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80052f6:	d105      	bne.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052f8:	4b05      	ldr	r3, [pc, #20]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	4a04      	ldr	r2, [pc, #16]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005302:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005304:	7cbb      	ldrb	r3, [r7, #18]
}
 8005306:	4618      	mov	r0, r3
 8005308:	3718      	adds	r7, #24
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}
 800530e:	bf00      	nop
 8005310:	40021000 	.word	0x40021000

08005314 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005314:	b480      	push	{r7}
 8005316:	b085      	sub	sp, #20
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005322:	b2db      	uxtb	r3, r3
 8005324:	2b01      	cmp	r3, #1
 8005326:	d001      	beq.n	800532c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	e04c      	b.n	80053c6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2202      	movs	r2, #2
 8005330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a26      	ldr	r2, [pc, #152]	@ (80053d4 <HAL_TIM_Base_Start+0xc0>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d022      	beq.n	8005384 <HAL_TIM_Base_Start+0x70>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005346:	d01d      	beq.n	8005384 <HAL_TIM_Base_Start+0x70>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a22      	ldr	r2, [pc, #136]	@ (80053d8 <HAL_TIM_Base_Start+0xc4>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d018      	beq.n	8005384 <HAL_TIM_Base_Start+0x70>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a21      	ldr	r2, [pc, #132]	@ (80053dc <HAL_TIM_Base_Start+0xc8>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d013      	beq.n	8005384 <HAL_TIM_Base_Start+0x70>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a1f      	ldr	r2, [pc, #124]	@ (80053e0 <HAL_TIM_Base_Start+0xcc>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d00e      	beq.n	8005384 <HAL_TIM_Base_Start+0x70>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a1e      	ldr	r2, [pc, #120]	@ (80053e4 <HAL_TIM_Base_Start+0xd0>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d009      	beq.n	8005384 <HAL_TIM_Base_Start+0x70>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a1c      	ldr	r2, [pc, #112]	@ (80053e8 <HAL_TIM_Base_Start+0xd4>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d004      	beq.n	8005384 <HAL_TIM_Base_Start+0x70>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a1b      	ldr	r2, [pc, #108]	@ (80053ec <HAL_TIM_Base_Start+0xd8>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d115      	bne.n	80053b0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	689a      	ldr	r2, [r3, #8]
 800538a:	4b19      	ldr	r3, [pc, #100]	@ (80053f0 <HAL_TIM_Base_Start+0xdc>)
 800538c:	4013      	ands	r3, r2
 800538e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2b06      	cmp	r3, #6
 8005394:	d015      	beq.n	80053c2 <HAL_TIM_Base_Start+0xae>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800539c:	d011      	beq.n	80053c2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f042 0201 	orr.w	r2, r2, #1
 80053ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053ae:	e008      	b.n	80053c2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f042 0201 	orr.w	r2, r2, #1
 80053be:	601a      	str	r2, [r3, #0]
 80053c0:	e000      	b.n	80053c4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3714      	adds	r7, #20
 80053ca:	46bd      	mov	sp, r7
 80053cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d0:	4770      	bx	lr
 80053d2:	bf00      	nop
 80053d4:	40012c00 	.word	0x40012c00
 80053d8:	40000400 	.word	0x40000400
 80053dc:	40000800 	.word	0x40000800
 80053e0:	40000c00 	.word	0x40000c00
 80053e4:	40013400 	.word	0x40013400
 80053e8:	40014000 	.word	0x40014000
 80053ec:	40015000 	.word	0x40015000
 80053f0:	00010007 	.word	0x00010007

080053f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d101      	bne.n	8005406 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e049      	b.n	800549a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800540c:	b2db      	uxtb	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d106      	bne.n	8005420 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f7fc fc14 	bl	8001c48 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2202      	movs	r2, #2
 8005424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	3304      	adds	r3, #4
 8005430:	4619      	mov	r1, r3
 8005432:	4610      	mov	r0, r2
 8005434:	f000 fa5c 	bl	80058f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2201      	movs	r2, #1
 8005444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3708      	adds	r7, #8
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
	...

080054a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d109      	bne.n	80054c8 <HAL_TIM_PWM_Start+0x24>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	2b01      	cmp	r3, #1
 80054be:	bf14      	ite	ne
 80054c0:	2301      	movne	r3, #1
 80054c2:	2300      	moveq	r3, #0
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	e03c      	b.n	8005542 <HAL_TIM_PWM_Start+0x9e>
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	2b04      	cmp	r3, #4
 80054cc:	d109      	bne.n	80054e2 <HAL_TIM_PWM_Start+0x3e>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	bf14      	ite	ne
 80054da:	2301      	movne	r3, #1
 80054dc:	2300      	moveq	r3, #0
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	e02f      	b.n	8005542 <HAL_TIM_PWM_Start+0x9e>
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	2b08      	cmp	r3, #8
 80054e6:	d109      	bne.n	80054fc <HAL_TIM_PWM_Start+0x58>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	bf14      	ite	ne
 80054f4:	2301      	movne	r3, #1
 80054f6:	2300      	moveq	r3, #0
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	e022      	b.n	8005542 <HAL_TIM_PWM_Start+0x9e>
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	2b0c      	cmp	r3, #12
 8005500:	d109      	bne.n	8005516 <HAL_TIM_PWM_Start+0x72>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005508:	b2db      	uxtb	r3, r3
 800550a:	2b01      	cmp	r3, #1
 800550c:	bf14      	ite	ne
 800550e:	2301      	movne	r3, #1
 8005510:	2300      	moveq	r3, #0
 8005512:	b2db      	uxtb	r3, r3
 8005514:	e015      	b.n	8005542 <HAL_TIM_PWM_Start+0x9e>
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	2b10      	cmp	r3, #16
 800551a:	d109      	bne.n	8005530 <HAL_TIM_PWM_Start+0x8c>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005522:	b2db      	uxtb	r3, r3
 8005524:	2b01      	cmp	r3, #1
 8005526:	bf14      	ite	ne
 8005528:	2301      	movne	r3, #1
 800552a:	2300      	moveq	r3, #0
 800552c:	b2db      	uxtb	r3, r3
 800552e:	e008      	b.n	8005542 <HAL_TIM_PWM_Start+0x9e>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005536:	b2db      	uxtb	r3, r3
 8005538:	2b01      	cmp	r3, #1
 800553a:	bf14      	ite	ne
 800553c:	2301      	movne	r3, #1
 800553e:	2300      	moveq	r3, #0
 8005540:	b2db      	uxtb	r3, r3
 8005542:	2b00      	cmp	r3, #0
 8005544:	d001      	beq.n	800554a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e0a6      	b.n	8005698 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d104      	bne.n	800555a <HAL_TIM_PWM_Start+0xb6>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2202      	movs	r2, #2
 8005554:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005558:	e023      	b.n	80055a2 <HAL_TIM_PWM_Start+0xfe>
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	2b04      	cmp	r3, #4
 800555e:	d104      	bne.n	800556a <HAL_TIM_PWM_Start+0xc6>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2202      	movs	r2, #2
 8005564:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005568:	e01b      	b.n	80055a2 <HAL_TIM_PWM_Start+0xfe>
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	2b08      	cmp	r3, #8
 800556e:	d104      	bne.n	800557a <HAL_TIM_PWM_Start+0xd6>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2202      	movs	r2, #2
 8005574:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005578:	e013      	b.n	80055a2 <HAL_TIM_PWM_Start+0xfe>
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	2b0c      	cmp	r3, #12
 800557e:	d104      	bne.n	800558a <HAL_TIM_PWM_Start+0xe6>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2202      	movs	r2, #2
 8005584:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005588:	e00b      	b.n	80055a2 <HAL_TIM_PWM_Start+0xfe>
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	2b10      	cmp	r3, #16
 800558e:	d104      	bne.n	800559a <HAL_TIM_PWM_Start+0xf6>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2202      	movs	r2, #2
 8005594:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005598:	e003      	b.n	80055a2 <HAL_TIM_PWM_Start+0xfe>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2202      	movs	r2, #2
 800559e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	2201      	movs	r2, #1
 80055a8:	6839      	ldr	r1, [r7, #0]
 80055aa:	4618      	mov	r0, r3
 80055ac:	f000 fd7e 	bl	80060ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a3a      	ldr	r2, [pc, #232]	@ (80056a0 <HAL_TIM_PWM_Start+0x1fc>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d018      	beq.n	80055ec <HAL_TIM_PWM_Start+0x148>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a39      	ldr	r2, [pc, #228]	@ (80056a4 <HAL_TIM_PWM_Start+0x200>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d013      	beq.n	80055ec <HAL_TIM_PWM_Start+0x148>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a37      	ldr	r2, [pc, #220]	@ (80056a8 <HAL_TIM_PWM_Start+0x204>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d00e      	beq.n	80055ec <HAL_TIM_PWM_Start+0x148>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a36      	ldr	r2, [pc, #216]	@ (80056ac <HAL_TIM_PWM_Start+0x208>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d009      	beq.n	80055ec <HAL_TIM_PWM_Start+0x148>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a34      	ldr	r2, [pc, #208]	@ (80056b0 <HAL_TIM_PWM_Start+0x20c>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d004      	beq.n	80055ec <HAL_TIM_PWM_Start+0x148>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a33      	ldr	r2, [pc, #204]	@ (80056b4 <HAL_TIM_PWM_Start+0x210>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d101      	bne.n	80055f0 <HAL_TIM_PWM_Start+0x14c>
 80055ec:	2301      	movs	r3, #1
 80055ee:	e000      	b.n	80055f2 <HAL_TIM_PWM_Start+0x14e>
 80055f0:	2300      	movs	r3, #0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d007      	beq.n	8005606 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005604:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a25      	ldr	r2, [pc, #148]	@ (80056a0 <HAL_TIM_PWM_Start+0x1fc>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d022      	beq.n	8005656 <HAL_TIM_PWM_Start+0x1b2>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005618:	d01d      	beq.n	8005656 <HAL_TIM_PWM_Start+0x1b2>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a26      	ldr	r2, [pc, #152]	@ (80056b8 <HAL_TIM_PWM_Start+0x214>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d018      	beq.n	8005656 <HAL_TIM_PWM_Start+0x1b2>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a24      	ldr	r2, [pc, #144]	@ (80056bc <HAL_TIM_PWM_Start+0x218>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d013      	beq.n	8005656 <HAL_TIM_PWM_Start+0x1b2>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a23      	ldr	r2, [pc, #140]	@ (80056c0 <HAL_TIM_PWM_Start+0x21c>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d00e      	beq.n	8005656 <HAL_TIM_PWM_Start+0x1b2>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a19      	ldr	r2, [pc, #100]	@ (80056a4 <HAL_TIM_PWM_Start+0x200>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d009      	beq.n	8005656 <HAL_TIM_PWM_Start+0x1b2>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a18      	ldr	r2, [pc, #96]	@ (80056a8 <HAL_TIM_PWM_Start+0x204>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d004      	beq.n	8005656 <HAL_TIM_PWM_Start+0x1b2>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a18      	ldr	r2, [pc, #96]	@ (80056b4 <HAL_TIM_PWM_Start+0x210>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d115      	bne.n	8005682 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689a      	ldr	r2, [r3, #8]
 800565c:	4b19      	ldr	r3, [pc, #100]	@ (80056c4 <HAL_TIM_PWM_Start+0x220>)
 800565e:	4013      	ands	r3, r2
 8005660:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2b06      	cmp	r3, #6
 8005666:	d015      	beq.n	8005694 <HAL_TIM_PWM_Start+0x1f0>
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800566e:	d011      	beq.n	8005694 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0201 	orr.w	r2, r2, #1
 800567e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005680:	e008      	b.n	8005694 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f042 0201 	orr.w	r2, r2, #1
 8005690:	601a      	str	r2, [r3, #0]
 8005692:	e000      	b.n	8005696 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005694:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005696:	2300      	movs	r3, #0
}
 8005698:	4618      	mov	r0, r3
 800569a:	3710      	adds	r7, #16
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	40012c00 	.word	0x40012c00
 80056a4:	40013400 	.word	0x40013400
 80056a8:	40014000 	.word	0x40014000
 80056ac:	40014400 	.word	0x40014400
 80056b0:	40014800 	.word	0x40014800
 80056b4:	40015000 	.word	0x40015000
 80056b8:	40000400 	.word	0x40000400
 80056bc:	40000800 	.word	0x40000800
 80056c0:	40000c00 	.word	0x40000c00
 80056c4:	00010007 	.word	0x00010007

080056c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b086      	sub	sp, #24
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056d4:	2300      	movs	r3, #0
 80056d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d101      	bne.n	80056e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80056e2:	2302      	movs	r3, #2
 80056e4:	e0ff      	b.n	80058e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2201      	movs	r2, #1
 80056ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2b14      	cmp	r3, #20
 80056f2:	f200 80f0 	bhi.w	80058d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80056f6:	a201      	add	r2, pc, #4	@ (adr r2, 80056fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80056f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056fc:	08005751 	.word	0x08005751
 8005700:	080058d7 	.word	0x080058d7
 8005704:	080058d7 	.word	0x080058d7
 8005708:	080058d7 	.word	0x080058d7
 800570c:	08005791 	.word	0x08005791
 8005710:	080058d7 	.word	0x080058d7
 8005714:	080058d7 	.word	0x080058d7
 8005718:	080058d7 	.word	0x080058d7
 800571c:	080057d3 	.word	0x080057d3
 8005720:	080058d7 	.word	0x080058d7
 8005724:	080058d7 	.word	0x080058d7
 8005728:	080058d7 	.word	0x080058d7
 800572c:	08005813 	.word	0x08005813
 8005730:	080058d7 	.word	0x080058d7
 8005734:	080058d7 	.word	0x080058d7
 8005738:	080058d7 	.word	0x080058d7
 800573c:	08005855 	.word	0x08005855
 8005740:	080058d7 	.word	0x080058d7
 8005744:	080058d7 	.word	0x080058d7
 8005748:	080058d7 	.word	0x080058d7
 800574c:	08005895 	.word	0x08005895
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68b9      	ldr	r1, [r7, #8]
 8005756:	4618      	mov	r0, r3
 8005758:	f000 f97e 	bl	8005a58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	699a      	ldr	r2, [r3, #24]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f042 0208 	orr.w	r2, r2, #8
 800576a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	699a      	ldr	r2, [r3, #24]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 0204 	bic.w	r2, r2, #4
 800577a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	6999      	ldr	r1, [r3, #24]
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	691a      	ldr	r2, [r3, #16]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	430a      	orrs	r2, r1
 800578c:	619a      	str	r2, [r3, #24]
      break;
 800578e:	e0a5      	b.n	80058dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68b9      	ldr	r1, [r7, #8]
 8005796:	4618      	mov	r0, r3
 8005798:	f000 f9f8 	bl	8005b8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	699a      	ldr	r2, [r3, #24]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	699a      	ldr	r2, [r3, #24]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	6999      	ldr	r1, [r3, #24]
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	021a      	lsls	r2, r3, #8
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	430a      	orrs	r2, r1
 80057ce:	619a      	str	r2, [r3, #24]
      break;
 80057d0:	e084      	b.n	80058dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68b9      	ldr	r1, [r7, #8]
 80057d8:	4618      	mov	r0, r3
 80057da:	f000 fa6b 	bl	8005cb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	69da      	ldr	r2, [r3, #28]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f042 0208 	orr.w	r2, r2, #8
 80057ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	69da      	ldr	r2, [r3, #28]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f022 0204 	bic.w	r2, r2, #4
 80057fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	69d9      	ldr	r1, [r3, #28]
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	691a      	ldr	r2, [r3, #16]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	430a      	orrs	r2, r1
 800580e:	61da      	str	r2, [r3, #28]
      break;
 8005810:	e064      	b.n	80058dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68b9      	ldr	r1, [r7, #8]
 8005818:	4618      	mov	r0, r3
 800581a:	f000 fadd 	bl	8005dd8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	69da      	ldr	r2, [r3, #28]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800582c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	69da      	ldr	r2, [r3, #28]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800583c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	69d9      	ldr	r1, [r3, #28]
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	691b      	ldr	r3, [r3, #16]
 8005848:	021a      	lsls	r2, r3, #8
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	430a      	orrs	r2, r1
 8005850:	61da      	str	r2, [r3, #28]
      break;
 8005852:	e043      	b.n	80058dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68b9      	ldr	r1, [r7, #8]
 800585a:	4618      	mov	r0, r3
 800585c:	f000 fb50 	bl	8005f00 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f042 0208 	orr.w	r2, r2, #8
 800586e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f022 0204 	bic.w	r2, r2, #4
 800587e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	691a      	ldr	r2, [r3, #16]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	430a      	orrs	r2, r1
 8005890:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005892:	e023      	b.n	80058dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	68b9      	ldr	r1, [r7, #8]
 800589a:	4618      	mov	r0, r3
 800589c:	f000 fb9a 	bl	8005fd4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058ae:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058be:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	691b      	ldr	r3, [r3, #16]
 80058ca:	021a      	lsls	r2, r3, #8
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	430a      	orrs	r2, r1
 80058d2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80058d4:	e002      	b.n	80058dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	75fb      	strb	r3, [r7, #23]
      break;
 80058da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2200      	movs	r2, #0
 80058e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80058e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3718      	adds	r7, #24
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop

080058f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a4c      	ldr	r2, [pc, #304]	@ (8005a34 <TIM_Base_SetConfig+0x144>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d017      	beq.n	8005938 <TIM_Base_SetConfig+0x48>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800590e:	d013      	beq.n	8005938 <TIM_Base_SetConfig+0x48>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a49      	ldr	r2, [pc, #292]	@ (8005a38 <TIM_Base_SetConfig+0x148>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d00f      	beq.n	8005938 <TIM_Base_SetConfig+0x48>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a48      	ldr	r2, [pc, #288]	@ (8005a3c <TIM_Base_SetConfig+0x14c>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d00b      	beq.n	8005938 <TIM_Base_SetConfig+0x48>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a47      	ldr	r2, [pc, #284]	@ (8005a40 <TIM_Base_SetConfig+0x150>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d007      	beq.n	8005938 <TIM_Base_SetConfig+0x48>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a46      	ldr	r2, [pc, #280]	@ (8005a44 <TIM_Base_SetConfig+0x154>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d003      	beq.n	8005938 <TIM_Base_SetConfig+0x48>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a45      	ldr	r2, [pc, #276]	@ (8005a48 <TIM_Base_SetConfig+0x158>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d108      	bne.n	800594a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800593e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	68fa      	ldr	r2, [r7, #12]
 8005946:	4313      	orrs	r3, r2
 8005948:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a39      	ldr	r2, [pc, #228]	@ (8005a34 <TIM_Base_SetConfig+0x144>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d023      	beq.n	800599a <TIM_Base_SetConfig+0xaa>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005958:	d01f      	beq.n	800599a <TIM_Base_SetConfig+0xaa>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a36      	ldr	r2, [pc, #216]	@ (8005a38 <TIM_Base_SetConfig+0x148>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d01b      	beq.n	800599a <TIM_Base_SetConfig+0xaa>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a35      	ldr	r2, [pc, #212]	@ (8005a3c <TIM_Base_SetConfig+0x14c>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d017      	beq.n	800599a <TIM_Base_SetConfig+0xaa>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a34      	ldr	r2, [pc, #208]	@ (8005a40 <TIM_Base_SetConfig+0x150>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d013      	beq.n	800599a <TIM_Base_SetConfig+0xaa>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a33      	ldr	r2, [pc, #204]	@ (8005a44 <TIM_Base_SetConfig+0x154>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d00f      	beq.n	800599a <TIM_Base_SetConfig+0xaa>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a33      	ldr	r2, [pc, #204]	@ (8005a4c <TIM_Base_SetConfig+0x15c>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d00b      	beq.n	800599a <TIM_Base_SetConfig+0xaa>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a32      	ldr	r2, [pc, #200]	@ (8005a50 <TIM_Base_SetConfig+0x160>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d007      	beq.n	800599a <TIM_Base_SetConfig+0xaa>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a31      	ldr	r2, [pc, #196]	@ (8005a54 <TIM_Base_SetConfig+0x164>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d003      	beq.n	800599a <TIM_Base_SetConfig+0xaa>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a2c      	ldr	r2, [pc, #176]	@ (8005a48 <TIM_Base_SetConfig+0x158>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d108      	bne.n	80059ac <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	68db      	ldr	r3, [r3, #12]
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	68fa      	ldr	r2, [r7, #12]
 80059be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	689a      	ldr	r2, [r3, #8]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a18      	ldr	r2, [pc, #96]	@ (8005a34 <TIM_Base_SetConfig+0x144>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d013      	beq.n	8005a00 <TIM_Base_SetConfig+0x110>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a1a      	ldr	r2, [pc, #104]	@ (8005a44 <TIM_Base_SetConfig+0x154>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d00f      	beq.n	8005a00 <TIM_Base_SetConfig+0x110>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a1a      	ldr	r2, [pc, #104]	@ (8005a4c <TIM_Base_SetConfig+0x15c>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d00b      	beq.n	8005a00 <TIM_Base_SetConfig+0x110>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	4a19      	ldr	r2, [pc, #100]	@ (8005a50 <TIM_Base_SetConfig+0x160>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d007      	beq.n	8005a00 <TIM_Base_SetConfig+0x110>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	4a18      	ldr	r2, [pc, #96]	@ (8005a54 <TIM_Base_SetConfig+0x164>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d003      	beq.n	8005a00 <TIM_Base_SetConfig+0x110>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a13      	ldr	r2, [pc, #76]	@ (8005a48 <TIM_Base_SetConfig+0x158>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d103      	bne.n	8005a08 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	691a      	ldr	r2, [r3, #16]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	f003 0301 	and.w	r3, r3, #1
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d105      	bne.n	8005a26 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	691b      	ldr	r3, [r3, #16]
 8005a1e:	f023 0201 	bic.w	r2, r3, #1
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	611a      	str	r2, [r3, #16]
  }
}
 8005a26:	bf00      	nop
 8005a28:	3714      	adds	r7, #20
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop
 8005a34:	40012c00 	.word	0x40012c00
 8005a38:	40000400 	.word	0x40000400
 8005a3c:	40000800 	.word	0x40000800
 8005a40:	40000c00 	.word	0x40000c00
 8005a44:	40013400 	.word	0x40013400
 8005a48:	40015000 	.word	0x40015000
 8005a4c:	40014000 	.word	0x40014000
 8005a50:	40014400 	.word	0x40014400
 8005a54:	40014800 	.word	0x40014800

08005a58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b087      	sub	sp, #28
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a1b      	ldr	r3, [r3, #32]
 8005a66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a1b      	ldr	r3, [r3, #32]
 8005a6c:	f023 0201 	bic.w	r2, r3, #1
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	699b      	ldr	r3, [r3, #24]
 8005a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f023 0303 	bic.w	r3, r3, #3
 8005a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	f023 0302 	bic.w	r3, r3, #2
 8005aa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	697a      	ldr	r2, [r7, #20]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a30      	ldr	r2, [pc, #192]	@ (8005b74 <TIM_OC1_SetConfig+0x11c>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d013      	beq.n	8005ae0 <TIM_OC1_SetConfig+0x88>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a2f      	ldr	r2, [pc, #188]	@ (8005b78 <TIM_OC1_SetConfig+0x120>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d00f      	beq.n	8005ae0 <TIM_OC1_SetConfig+0x88>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a2e      	ldr	r2, [pc, #184]	@ (8005b7c <TIM_OC1_SetConfig+0x124>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d00b      	beq.n	8005ae0 <TIM_OC1_SetConfig+0x88>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a2d      	ldr	r2, [pc, #180]	@ (8005b80 <TIM_OC1_SetConfig+0x128>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d007      	beq.n	8005ae0 <TIM_OC1_SetConfig+0x88>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a2c      	ldr	r2, [pc, #176]	@ (8005b84 <TIM_OC1_SetConfig+0x12c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d003      	beq.n	8005ae0 <TIM_OC1_SetConfig+0x88>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a2b      	ldr	r2, [pc, #172]	@ (8005b88 <TIM_OC1_SetConfig+0x130>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d10c      	bne.n	8005afa <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	f023 0308 	bic.w	r3, r3, #8
 8005ae6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	697a      	ldr	r2, [r7, #20]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	f023 0304 	bic.w	r3, r3, #4
 8005af8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a1d      	ldr	r2, [pc, #116]	@ (8005b74 <TIM_OC1_SetConfig+0x11c>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d013      	beq.n	8005b2a <TIM_OC1_SetConfig+0xd2>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a1c      	ldr	r2, [pc, #112]	@ (8005b78 <TIM_OC1_SetConfig+0x120>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d00f      	beq.n	8005b2a <TIM_OC1_SetConfig+0xd2>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a1b      	ldr	r2, [pc, #108]	@ (8005b7c <TIM_OC1_SetConfig+0x124>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d00b      	beq.n	8005b2a <TIM_OC1_SetConfig+0xd2>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a1a      	ldr	r2, [pc, #104]	@ (8005b80 <TIM_OC1_SetConfig+0x128>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d007      	beq.n	8005b2a <TIM_OC1_SetConfig+0xd2>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a19      	ldr	r2, [pc, #100]	@ (8005b84 <TIM_OC1_SetConfig+0x12c>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d003      	beq.n	8005b2a <TIM_OC1_SetConfig+0xd2>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a18      	ldr	r2, [pc, #96]	@ (8005b88 <TIM_OC1_SetConfig+0x130>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d111      	bne.n	8005b4e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	693a      	ldr	r2, [r7, #16]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	699b      	ldr	r3, [r3, #24]
 8005b48:	693a      	ldr	r2, [r7, #16]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	693a      	ldr	r2, [r7, #16]
 8005b52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	68fa      	ldr	r2, [r7, #12]
 8005b58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	685a      	ldr	r2, [r3, #4]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	697a      	ldr	r2, [r7, #20]
 8005b66:	621a      	str	r2, [r3, #32]
}
 8005b68:	bf00      	nop
 8005b6a:	371c      	adds	r7, #28
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr
 8005b74:	40012c00 	.word	0x40012c00
 8005b78:	40013400 	.word	0x40013400
 8005b7c:	40014000 	.word	0x40014000
 8005b80:	40014400 	.word	0x40014400
 8005b84:	40014800 	.word	0x40014800
 8005b88:	40015000 	.word	0x40015000

08005b8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b087      	sub	sp, #28
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a1b      	ldr	r3, [r3, #32]
 8005b9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6a1b      	ldr	r3, [r3, #32]
 8005ba0:	f023 0210 	bic.w	r2, r3, #16
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	699b      	ldr	r3, [r3, #24]
 8005bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005bba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	021b      	lsls	r3, r3, #8
 8005bce:	68fa      	ldr	r2, [r7, #12]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	f023 0320 	bic.w	r3, r3, #32
 8005bda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	011b      	lsls	r3, r3, #4
 8005be2:	697a      	ldr	r2, [r7, #20]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	4a2c      	ldr	r2, [pc, #176]	@ (8005c9c <TIM_OC2_SetConfig+0x110>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d007      	beq.n	8005c00 <TIM_OC2_SetConfig+0x74>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	4a2b      	ldr	r2, [pc, #172]	@ (8005ca0 <TIM_OC2_SetConfig+0x114>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d003      	beq.n	8005c00 <TIM_OC2_SetConfig+0x74>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	4a2a      	ldr	r2, [pc, #168]	@ (8005ca4 <TIM_OC2_SetConfig+0x118>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d10d      	bne.n	8005c1c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	011b      	lsls	r3, r3, #4
 8005c0e:	697a      	ldr	r2, [r7, #20]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a1f      	ldr	r2, [pc, #124]	@ (8005c9c <TIM_OC2_SetConfig+0x110>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d013      	beq.n	8005c4c <TIM_OC2_SetConfig+0xc0>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	4a1e      	ldr	r2, [pc, #120]	@ (8005ca0 <TIM_OC2_SetConfig+0x114>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d00f      	beq.n	8005c4c <TIM_OC2_SetConfig+0xc0>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a1e      	ldr	r2, [pc, #120]	@ (8005ca8 <TIM_OC2_SetConfig+0x11c>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d00b      	beq.n	8005c4c <TIM_OC2_SetConfig+0xc0>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a1d      	ldr	r2, [pc, #116]	@ (8005cac <TIM_OC2_SetConfig+0x120>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d007      	beq.n	8005c4c <TIM_OC2_SetConfig+0xc0>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a1c      	ldr	r2, [pc, #112]	@ (8005cb0 <TIM_OC2_SetConfig+0x124>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d003      	beq.n	8005c4c <TIM_OC2_SetConfig+0xc0>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a17      	ldr	r2, [pc, #92]	@ (8005ca4 <TIM_OC2_SetConfig+0x118>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d113      	bne.n	8005c74 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	695b      	ldr	r3, [r3, #20]
 8005c60:	009b      	lsls	r3, r3, #2
 8005c62:	693a      	ldr	r2, [r7, #16]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	699b      	ldr	r3, [r3, #24]
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	693a      	ldr	r2, [r7, #16]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	68fa      	ldr	r2, [r7, #12]
 8005c7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	685a      	ldr	r2, [r3, #4]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	697a      	ldr	r2, [r7, #20]
 8005c8c:	621a      	str	r2, [r3, #32]
}
 8005c8e:	bf00      	nop
 8005c90:	371c      	adds	r7, #28
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop
 8005c9c:	40012c00 	.word	0x40012c00
 8005ca0:	40013400 	.word	0x40013400
 8005ca4:	40015000 	.word	0x40015000
 8005ca8:	40014000 	.word	0x40014000
 8005cac:	40014400 	.word	0x40014400
 8005cb0:	40014800 	.word	0x40014800

08005cb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b087      	sub	sp, #28
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a1b      	ldr	r3, [r3, #32]
 8005cc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a1b      	ldr	r3, [r3, #32]
 8005cc8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	69db      	ldr	r3, [r3, #28]
 8005cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f023 0303 	bic.w	r3, r3, #3
 8005cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	021b      	lsls	r3, r3, #8
 8005d08:	697a      	ldr	r2, [r7, #20]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a2b      	ldr	r2, [pc, #172]	@ (8005dc0 <TIM_OC3_SetConfig+0x10c>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d007      	beq.n	8005d26 <TIM_OC3_SetConfig+0x72>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4a2a      	ldr	r2, [pc, #168]	@ (8005dc4 <TIM_OC3_SetConfig+0x110>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d003      	beq.n	8005d26 <TIM_OC3_SetConfig+0x72>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a29      	ldr	r2, [pc, #164]	@ (8005dc8 <TIM_OC3_SetConfig+0x114>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d10d      	bne.n	8005d42 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	68db      	ldr	r3, [r3, #12]
 8005d32:	021b      	lsls	r3, r3, #8
 8005d34:	697a      	ldr	r2, [r7, #20]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	4a1e      	ldr	r2, [pc, #120]	@ (8005dc0 <TIM_OC3_SetConfig+0x10c>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d013      	beq.n	8005d72 <TIM_OC3_SetConfig+0xbe>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a1d      	ldr	r2, [pc, #116]	@ (8005dc4 <TIM_OC3_SetConfig+0x110>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d00f      	beq.n	8005d72 <TIM_OC3_SetConfig+0xbe>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a1d      	ldr	r2, [pc, #116]	@ (8005dcc <TIM_OC3_SetConfig+0x118>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d00b      	beq.n	8005d72 <TIM_OC3_SetConfig+0xbe>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a1c      	ldr	r2, [pc, #112]	@ (8005dd0 <TIM_OC3_SetConfig+0x11c>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d007      	beq.n	8005d72 <TIM_OC3_SetConfig+0xbe>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a1b      	ldr	r2, [pc, #108]	@ (8005dd4 <TIM_OC3_SetConfig+0x120>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d003      	beq.n	8005d72 <TIM_OC3_SetConfig+0xbe>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a16      	ldr	r2, [pc, #88]	@ (8005dc8 <TIM_OC3_SetConfig+0x114>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d113      	bne.n	8005d9a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	695b      	ldr	r3, [r3, #20]
 8005d86:	011b      	lsls	r3, r3, #4
 8005d88:	693a      	ldr	r2, [r7, #16]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	699b      	ldr	r3, [r3, #24]
 8005d92:	011b      	lsls	r3, r3, #4
 8005d94:	693a      	ldr	r2, [r7, #16]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	693a      	ldr	r2, [r7, #16]
 8005d9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	685a      	ldr	r2, [r3, #4]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	697a      	ldr	r2, [r7, #20]
 8005db2:	621a      	str	r2, [r3, #32]
}
 8005db4:	bf00      	nop
 8005db6:	371c      	adds	r7, #28
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr
 8005dc0:	40012c00 	.word	0x40012c00
 8005dc4:	40013400 	.word	0x40013400
 8005dc8:	40015000 	.word	0x40015000
 8005dcc:	40014000 	.word	0x40014000
 8005dd0:	40014400 	.word	0x40014400
 8005dd4:	40014800 	.word	0x40014800

08005dd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b087      	sub	sp, #28
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a1b      	ldr	r3, [r3, #32]
 8005de6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6a1b      	ldr	r3, [r3, #32]
 8005dec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	69db      	ldr	r3, [r3, #28]
 8005dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	021b      	lsls	r3, r3, #8
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	031b      	lsls	r3, r3, #12
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	4a2c      	ldr	r2, [pc, #176]	@ (8005ee8 <TIM_OC4_SetConfig+0x110>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d007      	beq.n	8005e4c <TIM_OC4_SetConfig+0x74>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4a2b      	ldr	r2, [pc, #172]	@ (8005eec <TIM_OC4_SetConfig+0x114>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d003      	beq.n	8005e4c <TIM_OC4_SetConfig+0x74>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4a2a      	ldr	r2, [pc, #168]	@ (8005ef0 <TIM_OC4_SetConfig+0x118>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d10d      	bne.n	8005e68 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005e52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	031b      	lsls	r3, r3, #12
 8005e5a:	697a      	ldr	r2, [r7, #20]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e66:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a1f      	ldr	r2, [pc, #124]	@ (8005ee8 <TIM_OC4_SetConfig+0x110>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d013      	beq.n	8005e98 <TIM_OC4_SetConfig+0xc0>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a1e      	ldr	r2, [pc, #120]	@ (8005eec <TIM_OC4_SetConfig+0x114>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d00f      	beq.n	8005e98 <TIM_OC4_SetConfig+0xc0>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a1e      	ldr	r2, [pc, #120]	@ (8005ef4 <TIM_OC4_SetConfig+0x11c>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d00b      	beq.n	8005e98 <TIM_OC4_SetConfig+0xc0>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a1d      	ldr	r2, [pc, #116]	@ (8005ef8 <TIM_OC4_SetConfig+0x120>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d007      	beq.n	8005e98 <TIM_OC4_SetConfig+0xc0>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	4a1c      	ldr	r2, [pc, #112]	@ (8005efc <TIM_OC4_SetConfig+0x124>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d003      	beq.n	8005e98 <TIM_OC4_SetConfig+0xc0>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	4a17      	ldr	r2, [pc, #92]	@ (8005ef0 <TIM_OC4_SetConfig+0x118>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d113      	bne.n	8005ec0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e9e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005ea6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	695b      	ldr	r3, [r3, #20]
 8005eac:	019b      	lsls	r3, r3, #6
 8005eae:	693a      	ldr	r2, [r7, #16]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	699b      	ldr	r3, [r3, #24]
 8005eb8:	019b      	lsls	r3, r3, #6
 8005eba:	693a      	ldr	r2, [r7, #16]
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	693a      	ldr	r2, [r7, #16]
 8005ec4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	685a      	ldr	r2, [r3, #4]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	697a      	ldr	r2, [r7, #20]
 8005ed8:	621a      	str	r2, [r3, #32]
}
 8005eda:	bf00      	nop
 8005edc:	371c      	adds	r7, #28
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop
 8005ee8:	40012c00 	.word	0x40012c00
 8005eec:	40013400 	.word	0x40013400
 8005ef0:	40015000 	.word	0x40015000
 8005ef4:	40014000 	.word	0x40014000
 8005ef8:	40014400 	.word	0x40014400
 8005efc:	40014800 	.word	0x40014800

08005f00 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b087      	sub	sp, #28
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a1b      	ldr	r3, [r3, #32]
 8005f0e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6a1b      	ldr	r3, [r3, #32]
 8005f14:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	68fa      	ldr	r2, [r7, #12]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005f44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	041b      	lsls	r3, r3, #16
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a19      	ldr	r2, [pc, #100]	@ (8005fbc <TIM_OC5_SetConfig+0xbc>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d013      	beq.n	8005f82 <TIM_OC5_SetConfig+0x82>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a18      	ldr	r2, [pc, #96]	@ (8005fc0 <TIM_OC5_SetConfig+0xc0>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d00f      	beq.n	8005f82 <TIM_OC5_SetConfig+0x82>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a17      	ldr	r2, [pc, #92]	@ (8005fc4 <TIM_OC5_SetConfig+0xc4>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d00b      	beq.n	8005f82 <TIM_OC5_SetConfig+0x82>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a16      	ldr	r2, [pc, #88]	@ (8005fc8 <TIM_OC5_SetConfig+0xc8>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d007      	beq.n	8005f82 <TIM_OC5_SetConfig+0x82>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a15      	ldr	r2, [pc, #84]	@ (8005fcc <TIM_OC5_SetConfig+0xcc>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d003      	beq.n	8005f82 <TIM_OC5_SetConfig+0x82>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a14      	ldr	r2, [pc, #80]	@ (8005fd0 <TIM_OC5_SetConfig+0xd0>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d109      	bne.n	8005f96 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f88:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	695b      	ldr	r3, [r3, #20]
 8005f8e:	021b      	lsls	r3, r3, #8
 8005f90:	697a      	ldr	r2, [r7, #20]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	697a      	ldr	r2, [r7, #20]
 8005f9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	685a      	ldr	r2, [r3, #4]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	693a      	ldr	r2, [r7, #16]
 8005fae:	621a      	str	r2, [r3, #32]
}
 8005fb0:	bf00      	nop
 8005fb2:	371c      	adds	r7, #28
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr
 8005fbc:	40012c00 	.word	0x40012c00
 8005fc0:	40013400 	.word	0x40013400
 8005fc4:	40014000 	.word	0x40014000
 8005fc8:	40014400 	.word	0x40014400
 8005fcc:	40014800 	.word	0x40014800
 8005fd0:	40015000 	.word	0x40015000

08005fd4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b087      	sub	sp, #28
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a1b      	ldr	r3, [r3, #32]
 8005fe2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a1b      	ldr	r3, [r3, #32]
 8005fe8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006002:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006006:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	021b      	lsls	r3, r3, #8
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	4313      	orrs	r3, r2
 8006012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800601a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	051b      	lsls	r3, r3, #20
 8006022:	693a      	ldr	r2, [r7, #16]
 8006024:	4313      	orrs	r3, r2
 8006026:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a1a      	ldr	r2, [pc, #104]	@ (8006094 <TIM_OC6_SetConfig+0xc0>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d013      	beq.n	8006058 <TIM_OC6_SetConfig+0x84>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a19      	ldr	r2, [pc, #100]	@ (8006098 <TIM_OC6_SetConfig+0xc4>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d00f      	beq.n	8006058 <TIM_OC6_SetConfig+0x84>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a18      	ldr	r2, [pc, #96]	@ (800609c <TIM_OC6_SetConfig+0xc8>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d00b      	beq.n	8006058 <TIM_OC6_SetConfig+0x84>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a17      	ldr	r2, [pc, #92]	@ (80060a0 <TIM_OC6_SetConfig+0xcc>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d007      	beq.n	8006058 <TIM_OC6_SetConfig+0x84>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4a16      	ldr	r2, [pc, #88]	@ (80060a4 <TIM_OC6_SetConfig+0xd0>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d003      	beq.n	8006058 <TIM_OC6_SetConfig+0x84>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	4a15      	ldr	r2, [pc, #84]	@ (80060a8 <TIM_OC6_SetConfig+0xd4>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d109      	bne.n	800606c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800605e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	695b      	ldr	r3, [r3, #20]
 8006064:	029b      	lsls	r3, r3, #10
 8006066:	697a      	ldr	r2, [r7, #20]
 8006068:	4313      	orrs	r3, r2
 800606a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	697a      	ldr	r2, [r7, #20]
 8006070:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	68fa      	ldr	r2, [r7, #12]
 8006076:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	685a      	ldr	r2, [r3, #4]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	693a      	ldr	r2, [r7, #16]
 8006084:	621a      	str	r2, [r3, #32]
}
 8006086:	bf00      	nop
 8006088:	371c      	adds	r7, #28
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr
 8006092:	bf00      	nop
 8006094:	40012c00 	.word	0x40012c00
 8006098:	40013400 	.word	0x40013400
 800609c:	40014000 	.word	0x40014000
 80060a0:	40014400 	.word	0x40014400
 80060a4:	40014800 	.word	0x40014800
 80060a8:	40015000 	.word	0x40015000

080060ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b087      	sub	sp, #28
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	f003 031f 	and.w	r3, r3, #31
 80060be:	2201      	movs	r2, #1
 80060c0:	fa02 f303 	lsl.w	r3, r2, r3
 80060c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	6a1a      	ldr	r2, [r3, #32]
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	43db      	mvns	r3, r3
 80060ce:	401a      	ands	r2, r3
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6a1a      	ldr	r2, [r3, #32]
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	f003 031f 	and.w	r3, r3, #31
 80060de:	6879      	ldr	r1, [r7, #4]
 80060e0:	fa01 f303 	lsl.w	r3, r1, r3
 80060e4:	431a      	orrs	r2, r3
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	621a      	str	r2, [r3, #32]
}
 80060ea:	bf00      	nop
 80060ec:	371c      	adds	r7, #28
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr
	...

080060f8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d109      	bne.n	800611c <HAL_TIMEx_PWMN_Start+0x24>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800610e:	b2db      	uxtb	r3, r3
 8006110:	2b01      	cmp	r3, #1
 8006112:	bf14      	ite	ne
 8006114:	2301      	movne	r3, #1
 8006116:	2300      	moveq	r3, #0
 8006118:	b2db      	uxtb	r3, r3
 800611a:	e022      	b.n	8006162 <HAL_TIMEx_PWMN_Start+0x6a>
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	2b04      	cmp	r3, #4
 8006120:	d109      	bne.n	8006136 <HAL_TIMEx_PWMN_Start+0x3e>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006128:	b2db      	uxtb	r3, r3
 800612a:	2b01      	cmp	r3, #1
 800612c:	bf14      	ite	ne
 800612e:	2301      	movne	r3, #1
 8006130:	2300      	moveq	r3, #0
 8006132:	b2db      	uxtb	r3, r3
 8006134:	e015      	b.n	8006162 <HAL_TIMEx_PWMN_Start+0x6a>
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	2b08      	cmp	r3, #8
 800613a:	d109      	bne.n	8006150 <HAL_TIMEx_PWMN_Start+0x58>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006142:	b2db      	uxtb	r3, r3
 8006144:	2b01      	cmp	r3, #1
 8006146:	bf14      	ite	ne
 8006148:	2301      	movne	r3, #1
 800614a:	2300      	moveq	r3, #0
 800614c:	b2db      	uxtb	r3, r3
 800614e:	e008      	b.n	8006162 <HAL_TIMEx_PWMN_Start+0x6a>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8006156:	b2db      	uxtb	r3, r3
 8006158:	2b01      	cmp	r3, #1
 800615a:	bf14      	ite	ne
 800615c:	2301      	movne	r3, #1
 800615e:	2300      	moveq	r3, #0
 8006160:	b2db      	uxtb	r3, r3
 8006162:	2b00      	cmp	r3, #0
 8006164:	d001      	beq.n	800616a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	e073      	b.n	8006252 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d104      	bne.n	800617a <HAL_TIMEx_PWMN_Start+0x82>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2202      	movs	r2, #2
 8006174:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006178:	e013      	b.n	80061a2 <HAL_TIMEx_PWMN_Start+0xaa>
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	2b04      	cmp	r3, #4
 800617e:	d104      	bne.n	800618a <HAL_TIMEx_PWMN_Start+0x92>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2202      	movs	r2, #2
 8006184:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006188:	e00b      	b.n	80061a2 <HAL_TIMEx_PWMN_Start+0xaa>
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	2b08      	cmp	r3, #8
 800618e:	d104      	bne.n	800619a <HAL_TIMEx_PWMN_Start+0xa2>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2202      	movs	r2, #2
 8006194:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006198:	e003      	b.n	80061a2 <HAL_TIMEx_PWMN_Start+0xaa>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2202      	movs	r2, #2
 800619e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2204      	movs	r2, #4
 80061a8:	6839      	ldr	r1, [r7, #0]
 80061aa:	4618      	mov	r0, r3
 80061ac:	f000 f990 	bl	80064d0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80061be:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a25      	ldr	r2, [pc, #148]	@ (800625c <HAL_TIMEx_PWMN_Start+0x164>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d022      	beq.n	8006210 <HAL_TIMEx_PWMN_Start+0x118>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061d2:	d01d      	beq.n	8006210 <HAL_TIMEx_PWMN_Start+0x118>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a21      	ldr	r2, [pc, #132]	@ (8006260 <HAL_TIMEx_PWMN_Start+0x168>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d018      	beq.n	8006210 <HAL_TIMEx_PWMN_Start+0x118>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a20      	ldr	r2, [pc, #128]	@ (8006264 <HAL_TIMEx_PWMN_Start+0x16c>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d013      	beq.n	8006210 <HAL_TIMEx_PWMN_Start+0x118>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a1e      	ldr	r2, [pc, #120]	@ (8006268 <HAL_TIMEx_PWMN_Start+0x170>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d00e      	beq.n	8006210 <HAL_TIMEx_PWMN_Start+0x118>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a1d      	ldr	r2, [pc, #116]	@ (800626c <HAL_TIMEx_PWMN_Start+0x174>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d009      	beq.n	8006210 <HAL_TIMEx_PWMN_Start+0x118>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a1b      	ldr	r2, [pc, #108]	@ (8006270 <HAL_TIMEx_PWMN_Start+0x178>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d004      	beq.n	8006210 <HAL_TIMEx_PWMN_Start+0x118>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a1a      	ldr	r2, [pc, #104]	@ (8006274 <HAL_TIMEx_PWMN_Start+0x17c>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d115      	bne.n	800623c <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	689a      	ldr	r2, [r3, #8]
 8006216:	4b18      	ldr	r3, [pc, #96]	@ (8006278 <HAL_TIMEx_PWMN_Start+0x180>)
 8006218:	4013      	ands	r3, r2
 800621a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2b06      	cmp	r3, #6
 8006220:	d015      	beq.n	800624e <HAL_TIMEx_PWMN_Start+0x156>
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006228:	d011      	beq.n	800624e <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f042 0201 	orr.w	r2, r2, #1
 8006238:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800623a:	e008      	b.n	800624e <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f042 0201 	orr.w	r2, r2, #1
 800624a:	601a      	str	r2, [r3, #0]
 800624c:	e000      	b.n	8006250 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800624e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006250:	2300      	movs	r3, #0
}
 8006252:	4618      	mov	r0, r3
 8006254:	3710      	adds	r7, #16
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}
 800625a:	bf00      	nop
 800625c:	40012c00 	.word	0x40012c00
 8006260:	40000400 	.word	0x40000400
 8006264:	40000800 	.word	0x40000800
 8006268:	40000c00 	.word	0x40000c00
 800626c:	40013400 	.word	0x40013400
 8006270:	40014000 	.word	0x40014000
 8006274:	40015000 	.word	0x40015000
 8006278:	00010007 	.word	0x00010007

0800627c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800627c:	b480      	push	{r7}
 800627e:	b085      	sub	sp, #20
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800628c:	2b01      	cmp	r3, #1
 800628e:	d101      	bne.n	8006294 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006290:	2302      	movs	r3, #2
 8006292:	e074      	b.n	800637e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2202      	movs	r2, #2
 80062a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a34      	ldr	r2, [pc, #208]	@ (800638c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d009      	beq.n	80062d2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a33      	ldr	r2, [pc, #204]	@ (8006390 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d004      	beq.n	80062d2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a31      	ldr	r2, [pc, #196]	@ (8006394 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d108      	bne.n	80062e4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80062d8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80062ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68fa      	ldr	r2, [r7, #12]
 80062f6:	4313      	orrs	r3, r2
 80062f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68fa      	ldr	r2, [r7, #12]
 8006300:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a21      	ldr	r2, [pc, #132]	@ (800638c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d022      	beq.n	8006352 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006314:	d01d      	beq.n	8006352 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a1f      	ldr	r2, [pc, #124]	@ (8006398 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d018      	beq.n	8006352 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a1d      	ldr	r2, [pc, #116]	@ (800639c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d013      	beq.n	8006352 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a1c      	ldr	r2, [pc, #112]	@ (80063a0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d00e      	beq.n	8006352 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a15      	ldr	r2, [pc, #84]	@ (8006390 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d009      	beq.n	8006352 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a18      	ldr	r2, [pc, #96]	@ (80063a4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d004      	beq.n	8006352 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a11      	ldr	r2, [pc, #68]	@ (8006394 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d10c      	bne.n	800636c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006358:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	68ba      	ldr	r2, [r7, #8]
 8006360:	4313      	orrs	r3, r2
 8006362:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68ba      	ldr	r2, [r7, #8]
 800636a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2201      	movs	r2, #1
 8006370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800637c:	2300      	movs	r3, #0
}
 800637e:	4618      	mov	r0, r3
 8006380:	3714      	adds	r7, #20
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr
 800638a:	bf00      	nop
 800638c:	40012c00 	.word	0x40012c00
 8006390:	40013400 	.word	0x40013400
 8006394:	40015000 	.word	0x40015000
 8006398:	40000400 	.word	0x40000400
 800639c:	40000800 	.word	0x40000800
 80063a0:	40000c00 	.word	0x40000c00
 80063a4:	40014000 	.word	0x40014000

080063a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b085      	sub	sp, #20
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80063b2:	2300      	movs	r3, #0
 80063b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d101      	bne.n	80063c4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80063c0:	2302      	movs	r3, #2
 80063c2:	e078      	b.n	80064b6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2201      	movs	r2, #1
 80063c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	4313      	orrs	r3, r2
 80063f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4313      	orrs	r3, r2
 8006402:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	691b      	ldr	r3, [r3, #16]
 800640e:	4313      	orrs	r3, r2
 8006410:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	695b      	ldr	r3, [r3, #20]
 800641c:	4313      	orrs	r3, r2
 800641e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800642a:	4313      	orrs	r3, r2
 800642c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	699b      	ldr	r3, [r3, #24]
 8006438:	041b      	lsls	r3, r3, #16
 800643a:	4313      	orrs	r3, r2
 800643c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	69db      	ldr	r3, [r3, #28]
 8006448:	4313      	orrs	r3, r2
 800644a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a1c      	ldr	r2, [pc, #112]	@ (80064c4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d009      	beq.n	800646a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a1b      	ldr	r2, [pc, #108]	@ (80064c8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d004      	beq.n	800646a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a19      	ldr	r2, [pc, #100]	@ (80064cc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d11c      	bne.n	80064a4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006474:	051b      	lsls	r3, r3, #20
 8006476:	4313      	orrs	r3, r2
 8006478:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	6a1b      	ldr	r3, [r3, #32]
 8006484:	4313      	orrs	r3, r2
 8006486:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006492:	4313      	orrs	r3, r2
 8006494:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a0:	4313      	orrs	r3, r2
 80064a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	68fa      	ldr	r2, [r7, #12]
 80064aa:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3714      	adds	r7, #20
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	40012c00 	.word	0x40012c00
 80064c8:	40013400 	.word	0x40013400
 80064cc:	40015000 	.word	0x40015000

080064d0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b087      	sub	sp, #28
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	60f8      	str	r0, [r7, #12]
 80064d8:	60b9      	str	r1, [r7, #8]
 80064da:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	f003 030f 	and.w	r3, r3, #15
 80064e2:	2204      	movs	r2, #4
 80064e4:	fa02 f303 	lsl.w	r3, r2, r3
 80064e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	6a1a      	ldr	r2, [r3, #32]
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	43db      	mvns	r3, r3
 80064f2:	401a      	ands	r2, r3
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6a1a      	ldr	r2, [r3, #32]
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	f003 030f 	and.w	r3, r3, #15
 8006502:	6879      	ldr	r1, [r7, #4]
 8006504:	fa01 f303 	lsl.w	r3, r1, r3
 8006508:	431a      	orrs	r2, r3
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	621a      	str	r2, [r3, #32]
}
 800650e:	bf00      	nop
 8006510:	371c      	adds	r7, #28
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr

0800651a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800651a:	b580      	push	{r7, lr}
 800651c:	b082      	sub	sp, #8
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d101      	bne.n	800652c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006528:	2301      	movs	r3, #1
 800652a:	e042      	b.n	80065b2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006532:	2b00      	cmp	r3, #0
 8006534:	d106      	bne.n	8006544 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f000 f83b 	bl	80065ba <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2224      	movs	r2, #36	@ 0x24
 8006548:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f022 0201 	bic.w	r2, r2, #1
 800655a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006560:	2b00      	cmp	r3, #0
 8006562:	d002      	beq.n	800656a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f000 fb2f 	bl	8006bc8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f000 f830 	bl	80065d0 <UART_SetConfig>
 8006570:	4603      	mov	r3, r0
 8006572:	2b01      	cmp	r3, #1
 8006574:	d101      	bne.n	800657a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e01b      	b.n	80065b2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	685a      	ldr	r2, [r3, #4]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006588:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	689a      	ldr	r2, [r3, #8]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006598:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	681a      	ldr	r2, [r3, #0]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f042 0201 	orr.w	r2, r2, #1
 80065a8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f000 fbae 	bl	8006d0c <UART_CheckIdleState>
 80065b0:	4603      	mov	r3, r0
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3708      	adds	r7, #8
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}

080065ba <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80065ba:	b480      	push	{r7}
 80065bc:	b083      	sub	sp, #12
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80065c2:	bf00      	nop
 80065c4:	370c      	adds	r7, #12
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr
	...

080065d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065d4:	b08c      	sub	sp, #48	@ 0x30
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80065da:	2300      	movs	r3, #0
 80065dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	689a      	ldr	r2, [r3, #8]
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	691b      	ldr	r3, [r3, #16]
 80065e8:	431a      	orrs	r2, r3
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	695b      	ldr	r3, [r3, #20]
 80065ee:	431a      	orrs	r2, r3
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	69db      	ldr	r3, [r3, #28]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	4baa      	ldr	r3, [pc, #680]	@ (80068a8 <UART_SetConfig+0x2d8>)
 8006600:	4013      	ands	r3, r2
 8006602:	697a      	ldr	r2, [r7, #20]
 8006604:	6812      	ldr	r2, [r2, #0]
 8006606:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006608:	430b      	orrs	r3, r1
 800660a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	68da      	ldr	r2, [r3, #12]
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	430a      	orrs	r2, r1
 8006620:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	699b      	ldr	r3, [r3, #24]
 8006626:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a9f      	ldr	r2, [pc, #636]	@ (80068ac <UART_SetConfig+0x2dc>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d004      	beq.n	800663c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	6a1b      	ldr	r3, [r3, #32]
 8006636:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006638:	4313      	orrs	r3, r2
 800663a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006646:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800664a:	697a      	ldr	r2, [r7, #20]
 800664c:	6812      	ldr	r2, [r2, #0]
 800664e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006650:	430b      	orrs	r3, r1
 8006652:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800665a:	f023 010f 	bic.w	r1, r3, #15
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	430a      	orrs	r2, r1
 8006668:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a90      	ldr	r2, [pc, #576]	@ (80068b0 <UART_SetConfig+0x2e0>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d125      	bne.n	80066c0 <UART_SetConfig+0xf0>
 8006674:	4b8f      	ldr	r3, [pc, #572]	@ (80068b4 <UART_SetConfig+0x2e4>)
 8006676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800667a:	f003 0303 	and.w	r3, r3, #3
 800667e:	2b03      	cmp	r3, #3
 8006680:	d81a      	bhi.n	80066b8 <UART_SetConfig+0xe8>
 8006682:	a201      	add	r2, pc, #4	@ (adr r2, 8006688 <UART_SetConfig+0xb8>)
 8006684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006688:	08006699 	.word	0x08006699
 800668c:	080066a9 	.word	0x080066a9
 8006690:	080066a1 	.word	0x080066a1
 8006694:	080066b1 	.word	0x080066b1
 8006698:	2301      	movs	r3, #1
 800669a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800669e:	e116      	b.n	80068ce <UART_SetConfig+0x2fe>
 80066a0:	2302      	movs	r3, #2
 80066a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066a6:	e112      	b.n	80068ce <UART_SetConfig+0x2fe>
 80066a8:	2304      	movs	r3, #4
 80066aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066ae:	e10e      	b.n	80068ce <UART_SetConfig+0x2fe>
 80066b0:	2308      	movs	r3, #8
 80066b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066b6:	e10a      	b.n	80068ce <UART_SetConfig+0x2fe>
 80066b8:	2310      	movs	r3, #16
 80066ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066be:	e106      	b.n	80068ce <UART_SetConfig+0x2fe>
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a7c      	ldr	r2, [pc, #496]	@ (80068b8 <UART_SetConfig+0x2e8>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d138      	bne.n	800673c <UART_SetConfig+0x16c>
 80066ca:	4b7a      	ldr	r3, [pc, #488]	@ (80068b4 <UART_SetConfig+0x2e4>)
 80066cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066d0:	f003 030c 	and.w	r3, r3, #12
 80066d4:	2b0c      	cmp	r3, #12
 80066d6:	d82d      	bhi.n	8006734 <UART_SetConfig+0x164>
 80066d8:	a201      	add	r2, pc, #4	@ (adr r2, 80066e0 <UART_SetConfig+0x110>)
 80066da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066de:	bf00      	nop
 80066e0:	08006715 	.word	0x08006715
 80066e4:	08006735 	.word	0x08006735
 80066e8:	08006735 	.word	0x08006735
 80066ec:	08006735 	.word	0x08006735
 80066f0:	08006725 	.word	0x08006725
 80066f4:	08006735 	.word	0x08006735
 80066f8:	08006735 	.word	0x08006735
 80066fc:	08006735 	.word	0x08006735
 8006700:	0800671d 	.word	0x0800671d
 8006704:	08006735 	.word	0x08006735
 8006708:	08006735 	.word	0x08006735
 800670c:	08006735 	.word	0x08006735
 8006710:	0800672d 	.word	0x0800672d
 8006714:	2300      	movs	r3, #0
 8006716:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800671a:	e0d8      	b.n	80068ce <UART_SetConfig+0x2fe>
 800671c:	2302      	movs	r3, #2
 800671e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006722:	e0d4      	b.n	80068ce <UART_SetConfig+0x2fe>
 8006724:	2304      	movs	r3, #4
 8006726:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800672a:	e0d0      	b.n	80068ce <UART_SetConfig+0x2fe>
 800672c:	2308      	movs	r3, #8
 800672e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006732:	e0cc      	b.n	80068ce <UART_SetConfig+0x2fe>
 8006734:	2310      	movs	r3, #16
 8006736:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800673a:	e0c8      	b.n	80068ce <UART_SetConfig+0x2fe>
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a5e      	ldr	r2, [pc, #376]	@ (80068bc <UART_SetConfig+0x2ec>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d125      	bne.n	8006792 <UART_SetConfig+0x1c2>
 8006746:	4b5b      	ldr	r3, [pc, #364]	@ (80068b4 <UART_SetConfig+0x2e4>)
 8006748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800674c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006750:	2b30      	cmp	r3, #48	@ 0x30
 8006752:	d016      	beq.n	8006782 <UART_SetConfig+0x1b2>
 8006754:	2b30      	cmp	r3, #48	@ 0x30
 8006756:	d818      	bhi.n	800678a <UART_SetConfig+0x1ba>
 8006758:	2b20      	cmp	r3, #32
 800675a:	d00a      	beq.n	8006772 <UART_SetConfig+0x1a2>
 800675c:	2b20      	cmp	r3, #32
 800675e:	d814      	bhi.n	800678a <UART_SetConfig+0x1ba>
 8006760:	2b00      	cmp	r3, #0
 8006762:	d002      	beq.n	800676a <UART_SetConfig+0x19a>
 8006764:	2b10      	cmp	r3, #16
 8006766:	d008      	beq.n	800677a <UART_SetConfig+0x1aa>
 8006768:	e00f      	b.n	800678a <UART_SetConfig+0x1ba>
 800676a:	2300      	movs	r3, #0
 800676c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006770:	e0ad      	b.n	80068ce <UART_SetConfig+0x2fe>
 8006772:	2302      	movs	r3, #2
 8006774:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006778:	e0a9      	b.n	80068ce <UART_SetConfig+0x2fe>
 800677a:	2304      	movs	r3, #4
 800677c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006780:	e0a5      	b.n	80068ce <UART_SetConfig+0x2fe>
 8006782:	2308      	movs	r3, #8
 8006784:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006788:	e0a1      	b.n	80068ce <UART_SetConfig+0x2fe>
 800678a:	2310      	movs	r3, #16
 800678c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006790:	e09d      	b.n	80068ce <UART_SetConfig+0x2fe>
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a4a      	ldr	r2, [pc, #296]	@ (80068c0 <UART_SetConfig+0x2f0>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d125      	bne.n	80067e8 <UART_SetConfig+0x218>
 800679c:	4b45      	ldr	r3, [pc, #276]	@ (80068b4 <UART_SetConfig+0x2e4>)
 800679e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80067a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80067a8:	d016      	beq.n	80067d8 <UART_SetConfig+0x208>
 80067aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80067ac:	d818      	bhi.n	80067e0 <UART_SetConfig+0x210>
 80067ae:	2b80      	cmp	r3, #128	@ 0x80
 80067b0:	d00a      	beq.n	80067c8 <UART_SetConfig+0x1f8>
 80067b2:	2b80      	cmp	r3, #128	@ 0x80
 80067b4:	d814      	bhi.n	80067e0 <UART_SetConfig+0x210>
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d002      	beq.n	80067c0 <UART_SetConfig+0x1f0>
 80067ba:	2b40      	cmp	r3, #64	@ 0x40
 80067bc:	d008      	beq.n	80067d0 <UART_SetConfig+0x200>
 80067be:	e00f      	b.n	80067e0 <UART_SetConfig+0x210>
 80067c0:	2300      	movs	r3, #0
 80067c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067c6:	e082      	b.n	80068ce <UART_SetConfig+0x2fe>
 80067c8:	2302      	movs	r3, #2
 80067ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067ce:	e07e      	b.n	80068ce <UART_SetConfig+0x2fe>
 80067d0:	2304      	movs	r3, #4
 80067d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067d6:	e07a      	b.n	80068ce <UART_SetConfig+0x2fe>
 80067d8:	2308      	movs	r3, #8
 80067da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067de:	e076      	b.n	80068ce <UART_SetConfig+0x2fe>
 80067e0:	2310      	movs	r3, #16
 80067e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067e6:	e072      	b.n	80068ce <UART_SetConfig+0x2fe>
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a35      	ldr	r2, [pc, #212]	@ (80068c4 <UART_SetConfig+0x2f4>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d12a      	bne.n	8006848 <UART_SetConfig+0x278>
 80067f2:	4b30      	ldr	r3, [pc, #192]	@ (80068b4 <UART_SetConfig+0x2e4>)
 80067f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006800:	d01a      	beq.n	8006838 <UART_SetConfig+0x268>
 8006802:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006806:	d81b      	bhi.n	8006840 <UART_SetConfig+0x270>
 8006808:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800680c:	d00c      	beq.n	8006828 <UART_SetConfig+0x258>
 800680e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006812:	d815      	bhi.n	8006840 <UART_SetConfig+0x270>
 8006814:	2b00      	cmp	r3, #0
 8006816:	d003      	beq.n	8006820 <UART_SetConfig+0x250>
 8006818:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800681c:	d008      	beq.n	8006830 <UART_SetConfig+0x260>
 800681e:	e00f      	b.n	8006840 <UART_SetConfig+0x270>
 8006820:	2300      	movs	r3, #0
 8006822:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006826:	e052      	b.n	80068ce <UART_SetConfig+0x2fe>
 8006828:	2302      	movs	r3, #2
 800682a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800682e:	e04e      	b.n	80068ce <UART_SetConfig+0x2fe>
 8006830:	2304      	movs	r3, #4
 8006832:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006836:	e04a      	b.n	80068ce <UART_SetConfig+0x2fe>
 8006838:	2308      	movs	r3, #8
 800683a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800683e:	e046      	b.n	80068ce <UART_SetConfig+0x2fe>
 8006840:	2310      	movs	r3, #16
 8006842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006846:	e042      	b.n	80068ce <UART_SetConfig+0x2fe>
 8006848:	697b      	ldr	r3, [r7, #20]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a17      	ldr	r2, [pc, #92]	@ (80068ac <UART_SetConfig+0x2dc>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d13a      	bne.n	80068c8 <UART_SetConfig+0x2f8>
 8006852:	4b18      	ldr	r3, [pc, #96]	@ (80068b4 <UART_SetConfig+0x2e4>)
 8006854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006858:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800685c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006860:	d01a      	beq.n	8006898 <UART_SetConfig+0x2c8>
 8006862:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006866:	d81b      	bhi.n	80068a0 <UART_SetConfig+0x2d0>
 8006868:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800686c:	d00c      	beq.n	8006888 <UART_SetConfig+0x2b8>
 800686e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006872:	d815      	bhi.n	80068a0 <UART_SetConfig+0x2d0>
 8006874:	2b00      	cmp	r3, #0
 8006876:	d003      	beq.n	8006880 <UART_SetConfig+0x2b0>
 8006878:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800687c:	d008      	beq.n	8006890 <UART_SetConfig+0x2c0>
 800687e:	e00f      	b.n	80068a0 <UART_SetConfig+0x2d0>
 8006880:	2300      	movs	r3, #0
 8006882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006886:	e022      	b.n	80068ce <UART_SetConfig+0x2fe>
 8006888:	2302      	movs	r3, #2
 800688a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800688e:	e01e      	b.n	80068ce <UART_SetConfig+0x2fe>
 8006890:	2304      	movs	r3, #4
 8006892:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006896:	e01a      	b.n	80068ce <UART_SetConfig+0x2fe>
 8006898:	2308      	movs	r3, #8
 800689a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800689e:	e016      	b.n	80068ce <UART_SetConfig+0x2fe>
 80068a0:	2310      	movs	r3, #16
 80068a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068a6:	e012      	b.n	80068ce <UART_SetConfig+0x2fe>
 80068a8:	cfff69f3 	.word	0xcfff69f3
 80068ac:	40008000 	.word	0x40008000
 80068b0:	40013800 	.word	0x40013800
 80068b4:	40021000 	.word	0x40021000
 80068b8:	40004400 	.word	0x40004400
 80068bc:	40004800 	.word	0x40004800
 80068c0:	40004c00 	.word	0x40004c00
 80068c4:	40005000 	.word	0x40005000
 80068c8:	2310      	movs	r3, #16
 80068ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4aae      	ldr	r2, [pc, #696]	@ (8006b8c <UART_SetConfig+0x5bc>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	f040 8097 	bne.w	8006a08 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80068da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80068de:	2b08      	cmp	r3, #8
 80068e0:	d823      	bhi.n	800692a <UART_SetConfig+0x35a>
 80068e2:	a201      	add	r2, pc, #4	@ (adr r2, 80068e8 <UART_SetConfig+0x318>)
 80068e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068e8:	0800690d 	.word	0x0800690d
 80068ec:	0800692b 	.word	0x0800692b
 80068f0:	08006915 	.word	0x08006915
 80068f4:	0800692b 	.word	0x0800692b
 80068f8:	0800691b 	.word	0x0800691b
 80068fc:	0800692b 	.word	0x0800692b
 8006900:	0800692b 	.word	0x0800692b
 8006904:	0800692b 	.word	0x0800692b
 8006908:	08006923 	.word	0x08006923
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800690c:	f7fe fa42 	bl	8004d94 <HAL_RCC_GetPCLK1Freq>
 8006910:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006912:	e010      	b.n	8006936 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006914:	4b9e      	ldr	r3, [pc, #632]	@ (8006b90 <UART_SetConfig+0x5c0>)
 8006916:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006918:	e00d      	b.n	8006936 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800691a:	f7fe f9cd 	bl	8004cb8 <HAL_RCC_GetSysClockFreq>
 800691e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006920:	e009      	b.n	8006936 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006922:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006926:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006928:	e005      	b.n	8006936 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800692a:	2300      	movs	r3, #0
 800692c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006934:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006938:	2b00      	cmp	r3, #0
 800693a:	f000 8130 	beq.w	8006b9e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006942:	4a94      	ldr	r2, [pc, #592]	@ (8006b94 <UART_SetConfig+0x5c4>)
 8006944:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006948:	461a      	mov	r2, r3
 800694a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006950:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	685a      	ldr	r2, [r3, #4]
 8006956:	4613      	mov	r3, r2
 8006958:	005b      	lsls	r3, r3, #1
 800695a:	4413      	add	r3, r2
 800695c:	69ba      	ldr	r2, [r7, #24]
 800695e:	429a      	cmp	r2, r3
 8006960:	d305      	bcc.n	800696e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006968:	69ba      	ldr	r2, [r7, #24]
 800696a:	429a      	cmp	r2, r3
 800696c:	d903      	bls.n	8006976 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006974:	e113      	b.n	8006b9e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006978:	2200      	movs	r2, #0
 800697a:	60bb      	str	r3, [r7, #8]
 800697c:	60fa      	str	r2, [r7, #12]
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006982:	4a84      	ldr	r2, [pc, #528]	@ (8006b94 <UART_SetConfig+0x5c4>)
 8006984:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006988:	b29b      	uxth	r3, r3
 800698a:	2200      	movs	r2, #0
 800698c:	603b      	str	r3, [r7, #0]
 800698e:	607a      	str	r2, [r7, #4]
 8006990:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006994:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006998:	f7fa f85c 	bl	8000a54 <__aeabi_uldivmod>
 800699c:	4602      	mov	r2, r0
 800699e:	460b      	mov	r3, r1
 80069a0:	4610      	mov	r0, r2
 80069a2:	4619      	mov	r1, r3
 80069a4:	f04f 0200 	mov.w	r2, #0
 80069a8:	f04f 0300 	mov.w	r3, #0
 80069ac:	020b      	lsls	r3, r1, #8
 80069ae:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80069b2:	0202      	lsls	r2, r0, #8
 80069b4:	6979      	ldr	r1, [r7, #20]
 80069b6:	6849      	ldr	r1, [r1, #4]
 80069b8:	0849      	lsrs	r1, r1, #1
 80069ba:	2000      	movs	r0, #0
 80069bc:	460c      	mov	r4, r1
 80069be:	4605      	mov	r5, r0
 80069c0:	eb12 0804 	adds.w	r8, r2, r4
 80069c4:	eb43 0905 	adc.w	r9, r3, r5
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	469a      	mov	sl, r3
 80069d0:	4693      	mov	fp, r2
 80069d2:	4652      	mov	r2, sl
 80069d4:	465b      	mov	r3, fp
 80069d6:	4640      	mov	r0, r8
 80069d8:	4649      	mov	r1, r9
 80069da:	f7fa f83b 	bl	8000a54 <__aeabi_uldivmod>
 80069de:	4602      	mov	r2, r0
 80069e0:	460b      	mov	r3, r1
 80069e2:	4613      	mov	r3, r2
 80069e4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80069e6:	6a3b      	ldr	r3, [r7, #32]
 80069e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069ec:	d308      	bcc.n	8006a00 <UART_SetConfig+0x430>
 80069ee:	6a3b      	ldr	r3, [r7, #32]
 80069f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069f4:	d204      	bcs.n	8006a00 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	6a3a      	ldr	r2, [r7, #32]
 80069fc:	60da      	str	r2, [r3, #12]
 80069fe:	e0ce      	b.n	8006b9e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006a06:	e0ca      	b.n	8006b9e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	69db      	ldr	r3, [r3, #28]
 8006a0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a10:	d166      	bne.n	8006ae0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006a12:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006a16:	2b08      	cmp	r3, #8
 8006a18:	d827      	bhi.n	8006a6a <UART_SetConfig+0x49a>
 8006a1a:	a201      	add	r2, pc, #4	@ (adr r2, 8006a20 <UART_SetConfig+0x450>)
 8006a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a20:	08006a45 	.word	0x08006a45
 8006a24:	08006a4d 	.word	0x08006a4d
 8006a28:	08006a55 	.word	0x08006a55
 8006a2c:	08006a6b 	.word	0x08006a6b
 8006a30:	08006a5b 	.word	0x08006a5b
 8006a34:	08006a6b 	.word	0x08006a6b
 8006a38:	08006a6b 	.word	0x08006a6b
 8006a3c:	08006a6b 	.word	0x08006a6b
 8006a40:	08006a63 	.word	0x08006a63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a44:	f7fe f9a6 	bl	8004d94 <HAL_RCC_GetPCLK1Freq>
 8006a48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a4a:	e014      	b.n	8006a76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a4c:	f7fe f9b8 	bl	8004dc0 <HAL_RCC_GetPCLK2Freq>
 8006a50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a52:	e010      	b.n	8006a76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a54:	4b4e      	ldr	r3, [pc, #312]	@ (8006b90 <UART_SetConfig+0x5c0>)
 8006a56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a58:	e00d      	b.n	8006a76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a5a:	f7fe f92d 	bl	8004cb8 <HAL_RCC_GetSysClockFreq>
 8006a5e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a60:	e009      	b.n	8006a76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a68:	e005      	b.n	8006a76 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006a74:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	f000 8090 	beq.w	8006b9e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a82:	4a44      	ldr	r2, [pc, #272]	@ (8006b94 <UART_SetConfig+0x5c4>)
 8006a84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a88:	461a      	mov	r2, r3
 8006a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a90:	005a      	lsls	r2, r3, #1
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	085b      	lsrs	r3, r3, #1
 8006a98:	441a      	add	r2, r3
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aa2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006aa4:	6a3b      	ldr	r3, [r7, #32]
 8006aa6:	2b0f      	cmp	r3, #15
 8006aa8:	d916      	bls.n	8006ad8 <UART_SetConfig+0x508>
 8006aaa:	6a3b      	ldr	r3, [r7, #32]
 8006aac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ab0:	d212      	bcs.n	8006ad8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ab2:	6a3b      	ldr	r3, [r7, #32]
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	f023 030f 	bic.w	r3, r3, #15
 8006aba:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006abc:	6a3b      	ldr	r3, [r7, #32]
 8006abe:	085b      	lsrs	r3, r3, #1
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	f003 0307 	and.w	r3, r3, #7
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	8bfb      	ldrh	r3, [r7, #30]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	8bfa      	ldrh	r2, [r7, #30]
 8006ad4:	60da      	str	r2, [r3, #12]
 8006ad6:	e062      	b.n	8006b9e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006ade:	e05e      	b.n	8006b9e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006ae0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ae4:	2b08      	cmp	r3, #8
 8006ae6:	d828      	bhi.n	8006b3a <UART_SetConfig+0x56a>
 8006ae8:	a201      	add	r2, pc, #4	@ (adr r2, 8006af0 <UART_SetConfig+0x520>)
 8006aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aee:	bf00      	nop
 8006af0:	08006b15 	.word	0x08006b15
 8006af4:	08006b1d 	.word	0x08006b1d
 8006af8:	08006b25 	.word	0x08006b25
 8006afc:	08006b3b 	.word	0x08006b3b
 8006b00:	08006b2b 	.word	0x08006b2b
 8006b04:	08006b3b 	.word	0x08006b3b
 8006b08:	08006b3b 	.word	0x08006b3b
 8006b0c:	08006b3b 	.word	0x08006b3b
 8006b10:	08006b33 	.word	0x08006b33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b14:	f7fe f93e 	bl	8004d94 <HAL_RCC_GetPCLK1Freq>
 8006b18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b1a:	e014      	b.n	8006b46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b1c:	f7fe f950 	bl	8004dc0 <HAL_RCC_GetPCLK2Freq>
 8006b20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b22:	e010      	b.n	8006b46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b24:	4b1a      	ldr	r3, [pc, #104]	@ (8006b90 <UART_SetConfig+0x5c0>)
 8006b26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b28:	e00d      	b.n	8006b46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b2a:	f7fe f8c5 	bl	8004cb8 <HAL_RCC_GetSysClockFreq>
 8006b2e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b30:	e009      	b.n	8006b46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b38:	e005      	b.n	8006b46 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006b44:	bf00      	nop
    }

    if (pclk != 0U)
 8006b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d028      	beq.n	8006b9e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b50:	4a10      	ldr	r2, [pc, #64]	@ (8006b94 <UART_SetConfig+0x5c4>)
 8006b52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b56:	461a      	mov	r2, r3
 8006b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b5a:	fbb3 f2f2 	udiv	r2, r3, r2
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	085b      	lsrs	r3, r3, #1
 8006b64:	441a      	add	r2, r3
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b6e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b70:	6a3b      	ldr	r3, [r7, #32]
 8006b72:	2b0f      	cmp	r3, #15
 8006b74:	d910      	bls.n	8006b98 <UART_SetConfig+0x5c8>
 8006b76:	6a3b      	ldr	r3, [r7, #32]
 8006b78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b7c:	d20c      	bcs.n	8006b98 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006b7e:	6a3b      	ldr	r3, [r7, #32]
 8006b80:	b29a      	uxth	r2, r3
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	60da      	str	r2, [r3, #12]
 8006b88:	e009      	b.n	8006b9e <UART_SetConfig+0x5ce>
 8006b8a:	bf00      	nop
 8006b8c:	40008000 	.word	0x40008000
 8006b90:	00f42400 	.word	0x00f42400
 8006b94:	08007898 	.word	0x08007898
      }
      else
      {
        ret = HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	2201      	movs	r2, #1
 8006baa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006bba:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3730      	adds	r7, #48	@ 0x30
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006bc8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bd4:	f003 0308 	and.w	r3, r3, #8
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d00a      	beq.n	8006bf2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	430a      	orrs	r2, r1
 8006bf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bf6:	f003 0301 	and.w	r3, r3, #1
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d00a      	beq.n	8006c14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	430a      	orrs	r2, r1
 8006c12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c18:	f003 0302 	and.w	r3, r3, #2
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d00a      	beq.n	8006c36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	430a      	orrs	r2, r1
 8006c34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c3a:	f003 0304 	and.w	r3, r3, #4
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d00a      	beq.n	8006c58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	430a      	orrs	r2, r1
 8006c56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c5c:	f003 0310 	and.w	r3, r3, #16
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d00a      	beq.n	8006c7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	430a      	orrs	r2, r1
 8006c78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c7e:	f003 0320 	and.w	r3, r3, #32
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d00a      	beq.n	8006c9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	430a      	orrs	r2, r1
 8006c9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d01a      	beq.n	8006cde <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	430a      	orrs	r2, r1
 8006cbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006cc6:	d10a      	bne.n	8006cde <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	430a      	orrs	r2, r1
 8006cdc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d00a      	beq.n	8006d00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	430a      	orrs	r2, r1
 8006cfe:	605a      	str	r2, [r3, #4]
  }
}
 8006d00:	bf00      	nop
 8006d02:	370c      	adds	r7, #12
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr

08006d0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b098      	sub	sp, #96	@ 0x60
 8006d10:	af02      	add	r7, sp, #8
 8006d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2200      	movs	r2, #0
 8006d18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d1c:	f7fb fb92 	bl	8002444 <HAL_GetTick>
 8006d20:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f003 0308 	and.w	r3, r3, #8
 8006d2c:	2b08      	cmp	r3, #8
 8006d2e:	d12f      	bne.n	8006d90 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d30:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006d34:	9300      	str	r3, [sp, #0]
 8006d36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 f88e 	bl	8006e60 <UART_WaitOnFlagUntilTimeout>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d022      	beq.n	8006d90 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d52:	e853 3f00 	ldrex	r3, [r3]
 8006d56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	461a      	mov	r2, r3
 8006d66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d68:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d6a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d70:	e841 2300 	strex	r3, r2, [r1]
 8006d74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d1e6      	bne.n	8006d4a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2220      	movs	r2, #32
 8006d80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2200      	movs	r2, #0
 8006d88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d8c:	2303      	movs	r3, #3
 8006d8e:	e063      	b.n	8006e58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f003 0304 	and.w	r3, r3, #4
 8006d9a:	2b04      	cmp	r3, #4
 8006d9c:	d149      	bne.n	8006e32 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d9e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006da2:	9300      	str	r3, [sp, #0]
 8006da4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006da6:	2200      	movs	r2, #0
 8006da8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f000 f857 	bl	8006e60 <UART_WaitOnFlagUntilTimeout>
 8006db2:	4603      	mov	r3, r0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d03c      	beq.n	8006e32 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc0:	e853 3f00 	ldrex	r3, [r3]
 8006dc4:	623b      	str	r3, [r7, #32]
   return(result);
 8006dc6:	6a3b      	ldr	r3, [r7, #32]
 8006dc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006dcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dd6:	633b      	str	r3, [r7, #48]	@ 0x30
 8006dd8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ddc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006dde:	e841 2300 	strex	r3, r2, [r1]
 8006de2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d1e6      	bne.n	8006db8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	3308      	adds	r3, #8
 8006df0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	e853 3f00 	ldrex	r3, [r3]
 8006df8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f023 0301 	bic.w	r3, r3, #1
 8006e00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	3308      	adds	r3, #8
 8006e08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e0a:	61fa      	str	r2, [r7, #28]
 8006e0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e0e:	69b9      	ldr	r1, [r7, #24]
 8006e10:	69fa      	ldr	r2, [r7, #28]
 8006e12:	e841 2300 	strex	r3, r2, [r1]
 8006e16:	617b      	str	r3, [r7, #20]
   return(result);
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d1e5      	bne.n	8006dea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2220      	movs	r2, #32
 8006e22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e2e:	2303      	movs	r3, #3
 8006e30:	e012      	b.n	8006e58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2220      	movs	r2, #32
 8006e36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2220      	movs	r2, #32
 8006e3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2200      	movs	r2, #0
 8006e46:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e56:	2300      	movs	r3, #0
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3758      	adds	r7, #88	@ 0x58
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}

08006e60 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b084      	sub	sp, #16
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	60f8      	str	r0, [r7, #12]
 8006e68:	60b9      	str	r1, [r7, #8]
 8006e6a:	603b      	str	r3, [r7, #0]
 8006e6c:	4613      	mov	r3, r2
 8006e6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e70:	e04f      	b.n	8006f12 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e78:	d04b      	beq.n	8006f12 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e7a:	f7fb fae3 	bl	8002444 <HAL_GetTick>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	1ad3      	subs	r3, r2, r3
 8006e84:	69ba      	ldr	r2, [r7, #24]
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d302      	bcc.n	8006e90 <UART_WaitOnFlagUntilTimeout+0x30>
 8006e8a:	69bb      	ldr	r3, [r7, #24]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d101      	bne.n	8006e94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e04e      	b.n	8006f32 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f003 0304 	and.w	r3, r3, #4
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d037      	beq.n	8006f12 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	2b80      	cmp	r3, #128	@ 0x80
 8006ea6:	d034      	beq.n	8006f12 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	2b40      	cmp	r3, #64	@ 0x40
 8006eac:	d031      	beq.n	8006f12 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	69db      	ldr	r3, [r3, #28]
 8006eb4:	f003 0308 	and.w	r3, r3, #8
 8006eb8:	2b08      	cmp	r3, #8
 8006eba:	d110      	bne.n	8006ede <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2208      	movs	r2, #8
 8006ec2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ec4:	68f8      	ldr	r0, [r7, #12]
 8006ec6:	f000 f838 	bl	8006f3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2208      	movs	r2, #8
 8006ece:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e029      	b.n	8006f32 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	69db      	ldr	r3, [r3, #28]
 8006ee4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ee8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006eec:	d111      	bne.n	8006f12 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006ef6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ef8:	68f8      	ldr	r0, [r7, #12]
 8006efa:	f000 f81e 	bl	8006f3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	2220      	movs	r2, #32
 8006f02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006f0e:	2303      	movs	r3, #3
 8006f10:	e00f      	b.n	8006f32 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	69da      	ldr	r2, [r3, #28]
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	68ba      	ldr	r2, [r7, #8]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	bf0c      	ite	eq
 8006f22:	2301      	moveq	r3, #1
 8006f24:	2300      	movne	r3, #0
 8006f26:	b2db      	uxtb	r3, r3
 8006f28:	461a      	mov	r2, r3
 8006f2a:	79fb      	ldrb	r3, [r7, #7]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d0a0      	beq.n	8006e72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f30:	2300      	movs	r3, #0
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3710      	adds	r7, #16
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}

08006f3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f3a:	b480      	push	{r7}
 8006f3c:	b095      	sub	sp, #84	@ 0x54
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f4a:	e853 3f00 	ldrex	r3, [r3]
 8006f4e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	461a      	mov	r2, r3
 8006f5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f60:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f62:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f64:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006f66:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f68:	e841 2300 	strex	r3, r2, [r1]
 8006f6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d1e6      	bne.n	8006f42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	3308      	adds	r3, #8
 8006f7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7c:	6a3b      	ldr	r3, [r7, #32]
 8006f7e:	e853 3f00 	ldrex	r3, [r3]
 8006f82:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f84:	69fb      	ldr	r3, [r7, #28]
 8006f86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f8a:	f023 0301 	bic.w	r3, r3, #1
 8006f8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	3308      	adds	r3, #8
 8006f96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006fa0:	e841 2300 	strex	r3, r2, [r1]
 8006fa4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d1e3      	bne.n	8006f74 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d118      	bne.n	8006fe6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	e853 3f00 	ldrex	r3, [r3]
 8006fc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	f023 0310 	bic.w	r3, r3, #16
 8006fc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	461a      	mov	r2, r3
 8006fd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fd2:	61bb      	str	r3, [r7, #24]
 8006fd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd6:	6979      	ldr	r1, [r7, #20]
 8006fd8:	69ba      	ldr	r2, [r7, #24]
 8006fda:	e841 2300 	strex	r3, r2, [r1]
 8006fde:	613b      	str	r3, [r7, #16]
   return(result);
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1e6      	bne.n	8006fb4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2220      	movs	r2, #32
 8006fea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006ffa:	bf00      	nop
 8006ffc:	3754      	adds	r7, #84	@ 0x54
 8006ffe:	46bd      	mov	sp, r7
 8007000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007004:	4770      	bx	lr

08007006 <memset>:
 8007006:	4402      	add	r2, r0
 8007008:	4603      	mov	r3, r0
 800700a:	4293      	cmp	r3, r2
 800700c:	d100      	bne.n	8007010 <memset+0xa>
 800700e:	4770      	bx	lr
 8007010:	f803 1b01 	strb.w	r1, [r3], #1
 8007014:	e7f9      	b.n	800700a <memset+0x4>
	...

08007018 <__libc_init_array>:
 8007018:	b570      	push	{r4, r5, r6, lr}
 800701a:	4d0d      	ldr	r5, [pc, #52]	@ (8007050 <__libc_init_array+0x38>)
 800701c:	4c0d      	ldr	r4, [pc, #52]	@ (8007054 <__libc_init_array+0x3c>)
 800701e:	1b64      	subs	r4, r4, r5
 8007020:	10a4      	asrs	r4, r4, #2
 8007022:	2600      	movs	r6, #0
 8007024:	42a6      	cmp	r6, r4
 8007026:	d109      	bne.n	800703c <__libc_init_array+0x24>
 8007028:	4d0b      	ldr	r5, [pc, #44]	@ (8007058 <__libc_init_array+0x40>)
 800702a:	4c0c      	ldr	r4, [pc, #48]	@ (800705c <__libc_init_array+0x44>)
 800702c:	f000 f818 	bl	8007060 <_init>
 8007030:	1b64      	subs	r4, r4, r5
 8007032:	10a4      	asrs	r4, r4, #2
 8007034:	2600      	movs	r6, #0
 8007036:	42a6      	cmp	r6, r4
 8007038:	d105      	bne.n	8007046 <__libc_init_array+0x2e>
 800703a:	bd70      	pop	{r4, r5, r6, pc}
 800703c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007040:	4798      	blx	r3
 8007042:	3601      	adds	r6, #1
 8007044:	e7ee      	b.n	8007024 <__libc_init_array+0xc>
 8007046:	f855 3b04 	ldr.w	r3, [r5], #4
 800704a:	4798      	blx	r3
 800704c:	3601      	adds	r6, #1
 800704e:	e7f2      	b.n	8007036 <__libc_init_array+0x1e>
 8007050:	080078b8 	.word	0x080078b8
 8007054:	080078b8 	.word	0x080078b8
 8007058:	080078b8 	.word	0x080078b8
 800705c:	080078bc 	.word	0x080078bc

08007060 <_init>:
 8007060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007062:	bf00      	nop
 8007064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007066:	bc08      	pop	{r3}
 8007068:	469e      	mov	lr, r3
 800706a:	4770      	bx	lr

0800706c <_fini>:
 800706c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800706e:	bf00      	nop
 8007070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007072:	bc08      	pop	{r3}
 8007074:	469e      	mov	lr, r3
 8007076:	4770      	bx	lr
