# running in /home/ssayin/.repos/riscv/my/riscv32-cosim-model/src/tb/formal/axixbar/model/
read_ilang design_prep.il
hierarchy -smtcheck
formalff -assume
dffunmap
stat
write_smt2 -wires design_smt2.smt2
