{"vcs1":{"timestamp_begin":1730976364.643415828, "rt":1.52, "ut":0.41, "st":0.26}}
{"vcselab":{"timestamp_begin":1730976366.254542688, "rt":1.16, "ut":0.33, "st":0.19}}
{"link":{"timestamp_begin":1730976367.493360133, "rt":0.33, "ut":0.11, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730976363.891979417}
{"VCS_COMP_START_TIME": 1730976363.891979417}
{"VCS_COMP_END_TIME": 1730976369.177043574}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329944}}
{"stitch_vcselab": {"peak_mem": 215160}}
