<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64Subtarget.h source code [llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AArch64Subtarget "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64Subtarget.h.html'>AArch64Subtarget.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===--- AArch64Subtarget.h - Define Subtarget for the AArch64 -*- C++ -*--===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file declares the AArch64 specific subclass of TargetSubtarget.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AARCH64_AARCH64SUBTARGET_H">LLVM_LIB_TARGET_AARCH64_AARCH64SUBTARGET_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AARCH64_AARCH64SUBTARGET_H" data-ref="_M/LLVM_LIB_TARGET_AARCH64_AARCH64SUBTARGET_H">LLVM_LIB_TARGET_AARCH64_AARCH64SUBTARGET_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AArch64FrameLowering.h.html">"AArch64FrameLowering.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64ISelLowering.h.html">"AArch64ISelLowering.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="AArch64RegisterInfo.h.html">"AArch64RegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="AArch64SelectionDAGInfo.h.html">"AArch64SelectionDAGInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html">"llvm/CodeGen/GlobalISel/CallLowering.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html">"llvm/CodeGen/GlobalISel/InstructionSelector.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html">"llvm/CodeGen/GlobalISel/LegalizerInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_HEADER" data-ref="_M/GET_SUBTARGETINFO_HEADER">GET_SUBTARGETINFO_HEADER</dfn></u></td></tr>
<tr><th id="30">30</th><td><u>#include <span class='error' title="&apos;AArch64GenSubtargetInfo.inc&apos; file not found">"AArch64GenSubtargetInfo.inc"</span></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" id="llvm::GlobalValue">GlobalValue</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" id="llvm::StringRef">StringRef</a>;</td></tr>
<tr><th id="35">35</th><td><b>class</b> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" id="llvm::Triple">Triple</a>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>class</b> <dfn class="type def" id="llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</dfn> final : <b>public</b> AArch64GenSubtargetInfo {</td></tr>
<tr><th id="38">38</th><td><b>public</b>:</td></tr>
<tr><th id="39">39</th><td>  <b>enum</b> <dfn class="type def" id="llvm::AArch64Subtarget::ARMProcFamilyEnum" title='llvm::AArch64Subtarget::ARMProcFamilyEnum' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum">ARMProcFamilyEnum</dfn> : uint8_t {</td></tr>
<tr><th id="40">40</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::Others" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::Others' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::Others">Others</dfn>,</td></tr>
<tr><th id="41">41</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA35" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA35' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA35">CortexA35</dfn>,</td></tr>
<tr><th id="42">42</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA53" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA53' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA53">CortexA53</dfn>,</td></tr>
<tr><th id="43">43</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA55" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA55' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA55">CortexA55</dfn>,</td></tr>
<tr><th id="44">44</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA57" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA57' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA57">CortexA57</dfn>,</td></tr>
<tr><th id="45">45</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA72" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA72' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA72">CortexA72</dfn>,</td></tr>
<tr><th id="46">46</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA73" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA73' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA73">CortexA73</dfn>,</td></tr>
<tr><th id="47">47</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA75" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA75' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA75">CortexA75</dfn>,</td></tr>
<tr><th id="48">48</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA76" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA76' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::CortexA76">CortexA76</dfn>,</td></tr>
<tr><th id="49">49</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::Cyclone" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::Cyclone' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::Cyclone">Cyclone</dfn>,</td></tr>
<tr><th id="50">50</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::ExynosM1" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::ExynosM1' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::ExynosM1">ExynosM1</dfn>,</td></tr>
<tr><th id="51">51</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::ExynosM3" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::ExynosM3' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::ExynosM3">ExynosM3</dfn>,</td></tr>
<tr><th id="52">52</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::Falkor" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::Falkor' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::Falkor">Falkor</dfn>,</td></tr>
<tr><th id="53">53</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::Kryo" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::Kryo' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::Kryo">Kryo</dfn>,</td></tr>
<tr><th id="54">54</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::Saphira" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::Saphira' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::Saphira">Saphira</dfn>,</td></tr>
<tr><th id="55">55</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::ThunderX2T99" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::ThunderX2T99' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::ThunderX2T99">ThunderX2T99</dfn>,</td></tr>
<tr><th id="56">56</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::ThunderX" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::ThunderX' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::ThunderX">ThunderX</dfn>,</td></tr>
<tr><th id="57">57</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::ThunderXT81" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::ThunderXT81' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::ThunderXT81">ThunderXT81</dfn>,</td></tr>
<tr><th id="58">58</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::ThunderXT83" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::ThunderXT83' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::ThunderXT83">ThunderXT83</dfn>,</td></tr>
<tr><th id="59">59</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::ThunderXT88" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::ThunderXT88' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::ThunderXT88">ThunderXT88</dfn>,</td></tr>
<tr><th id="60">60</th><td>    <dfn class="enum" id="llvm::AArch64Subtarget::ARMProcFamilyEnum::TSV110" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::TSV110' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::TSV110">TSV110</dfn></td></tr>
<tr><th id="61">61</th><td>  };</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><b>protected</b>:</td></tr>
<tr><th id="64">64</th><td>  <i class="doc">/// ARMProcFamily - ARM processor family: Cortex-A53, Cortex-A57, and others.</i></td></tr>
<tr><th id="65">65</th><td>  <a class="type" href="#llvm::AArch64Subtarget::ARMProcFamilyEnum" title='llvm::AArch64Subtarget::ARMProcFamilyEnum' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum">ARMProcFamilyEnum</a> <dfn class="decl" id="llvm::AArch64Subtarget::ARMProcFamily" title='llvm::AArch64Subtarget::ARMProcFamily' data-ref="llvm::AArch64Subtarget::ARMProcFamily">ARMProcFamily</dfn> = <a class="enum" href="#llvm::AArch64Subtarget::ARMProcFamilyEnum::Others" title='llvm::AArch64Subtarget::ARMProcFamilyEnum::Others' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum::Others">Others</a>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasV8_1aOps" title='llvm::AArch64Subtarget::HasV8_1aOps' data-ref="llvm::AArch64Subtarget::HasV8_1aOps">HasV8_1aOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="68">68</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasV8_2aOps" title='llvm::AArch64Subtarget::HasV8_2aOps' data-ref="llvm::AArch64Subtarget::HasV8_2aOps">HasV8_2aOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="69">69</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasV8_3aOps" title='llvm::AArch64Subtarget::HasV8_3aOps' data-ref="llvm::AArch64Subtarget::HasV8_3aOps">HasV8_3aOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="70">70</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasV8_4aOps" title='llvm::AArch64Subtarget::HasV8_4aOps' data-ref="llvm::AArch64Subtarget::HasV8_4aOps">HasV8_4aOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="71">71</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasV8_5aOps" title='llvm::AArch64Subtarget::HasV8_5aOps' data-ref="llvm::AArch64Subtarget::HasV8_5aOps">HasV8_5aOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasFPARMv8" title='llvm::AArch64Subtarget::HasFPARMv8' data-ref="llvm::AArch64Subtarget::HasFPARMv8">HasFPARMv8</dfn> = <b>false</b>;</td></tr>
<tr><th id="74">74</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasNEON" title='llvm::AArch64Subtarget::HasNEON' data-ref="llvm::AArch64Subtarget::HasNEON">HasNEON</dfn> = <b>false</b>;</td></tr>
<tr><th id="75">75</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasCrypto" title='llvm::AArch64Subtarget::HasCrypto' data-ref="llvm::AArch64Subtarget::HasCrypto">HasCrypto</dfn> = <b>false</b>;</td></tr>
<tr><th id="76">76</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasDotProd" title='llvm::AArch64Subtarget::HasDotProd' data-ref="llvm::AArch64Subtarget::HasDotProd">HasDotProd</dfn> = <b>false</b>;</td></tr>
<tr><th id="77">77</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasCRC" title='llvm::AArch64Subtarget::HasCRC' data-ref="llvm::AArch64Subtarget::HasCRC">HasCRC</dfn> = <b>false</b>;</td></tr>
<tr><th id="78">78</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasLSE" title='llvm::AArch64Subtarget::HasLSE' data-ref="llvm::AArch64Subtarget::HasLSE">HasLSE</dfn> = <b>false</b>;</td></tr>
<tr><th id="79">79</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasRAS" title='llvm::AArch64Subtarget::HasRAS' data-ref="llvm::AArch64Subtarget::HasRAS">HasRAS</dfn> = <b>false</b>;</td></tr>
<tr><th id="80">80</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasRDM" title='llvm::AArch64Subtarget::HasRDM' data-ref="llvm::AArch64Subtarget::HasRDM">HasRDM</dfn> = <b>false</b>;</td></tr>
<tr><th id="81">81</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasPerfMon" title='llvm::AArch64Subtarget::HasPerfMon' data-ref="llvm::AArch64Subtarget::HasPerfMon">HasPerfMon</dfn> = <b>false</b>;</td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasFullFP16" title='llvm::AArch64Subtarget::HasFullFP16' data-ref="llvm::AArch64Subtarget::HasFullFP16">HasFullFP16</dfn> = <b>false</b>;</td></tr>
<tr><th id="83">83</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasFP16FML" title='llvm::AArch64Subtarget::HasFP16FML' data-ref="llvm::AArch64Subtarget::HasFP16FML">HasFP16FML</dfn> = <b>false</b>;</td></tr>
<tr><th id="84">84</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasSPE" title='llvm::AArch64Subtarget::HasSPE' data-ref="llvm::AArch64Subtarget::HasSPE">HasSPE</dfn> = <b>false</b>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <i>// ARMv8.1 extensions</i></td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasVH" title='llvm::AArch64Subtarget::HasVH' data-ref="llvm::AArch64Subtarget::HasVH">HasVH</dfn> = <b>false</b>;</td></tr>
<tr><th id="88">88</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasPAN" title='llvm::AArch64Subtarget::HasPAN' data-ref="llvm::AArch64Subtarget::HasPAN">HasPAN</dfn> = <b>false</b>;</td></tr>
<tr><th id="89">89</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasLOR" title='llvm::AArch64Subtarget::HasLOR' data-ref="llvm::AArch64Subtarget::HasLOR">HasLOR</dfn> = <b>false</b>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i>// ARMv8.2 extensions</i></td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasPsUAO" title='llvm::AArch64Subtarget::HasPsUAO' data-ref="llvm::AArch64Subtarget::HasPsUAO">HasPsUAO</dfn> = <b>false</b>;</td></tr>
<tr><th id="93">93</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasPAN_RWV" title='llvm::AArch64Subtarget::HasPAN_RWV' data-ref="llvm::AArch64Subtarget::HasPAN_RWV">HasPAN_RWV</dfn> = <b>false</b>;</td></tr>
<tr><th id="94">94</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasCCPP" title='llvm::AArch64Subtarget::HasCCPP' data-ref="llvm::AArch64Subtarget::HasCCPP">HasCCPP</dfn> = <b>false</b>;</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <i>// Armv8.2 Crypto extensions</i></td></tr>
<tr><th id="97">97</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasSM4" title='llvm::AArch64Subtarget::HasSM4' data-ref="llvm::AArch64Subtarget::HasSM4">HasSM4</dfn> = <b>false</b>;</td></tr>
<tr><th id="98">98</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasSHA3" title='llvm::AArch64Subtarget::HasSHA3' data-ref="llvm::AArch64Subtarget::HasSHA3">HasSHA3</dfn> = <b>false</b>;</td></tr>
<tr><th id="99">99</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasSHA2" title='llvm::AArch64Subtarget::HasSHA2' data-ref="llvm::AArch64Subtarget::HasSHA2">HasSHA2</dfn> = <b>false</b>;</td></tr>
<tr><th id="100">100</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasAES" title='llvm::AArch64Subtarget::HasAES' data-ref="llvm::AArch64Subtarget::HasAES">HasAES</dfn> = <b>false</b>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i>// ARMv8.3 extensions</i></td></tr>
<tr><th id="103">103</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasPA" title='llvm::AArch64Subtarget::HasPA' data-ref="llvm::AArch64Subtarget::HasPA">HasPA</dfn> = <b>false</b>;</td></tr>
<tr><th id="104">104</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasJS" title='llvm::AArch64Subtarget::HasJS' data-ref="llvm::AArch64Subtarget::HasJS">HasJS</dfn> = <b>false</b>;</td></tr>
<tr><th id="105">105</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasCCIDX" title='llvm::AArch64Subtarget::HasCCIDX' data-ref="llvm::AArch64Subtarget::HasCCIDX">HasCCIDX</dfn> = <b>false</b>;</td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasComplxNum" title='llvm::AArch64Subtarget::HasComplxNum' data-ref="llvm::AArch64Subtarget::HasComplxNum">HasComplxNum</dfn> = <b>false</b>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i>// ARMv8.4 extensions</i></td></tr>
<tr><th id="109">109</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasNV" title='llvm::AArch64Subtarget::HasNV' data-ref="llvm::AArch64Subtarget::HasNV">HasNV</dfn> = <b>false</b>;</td></tr>
<tr><th id="110">110</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasRASv8_4" title='llvm::AArch64Subtarget::HasRASv8_4' data-ref="llvm::AArch64Subtarget::HasRASv8_4">HasRASv8_4</dfn> = <b>false</b>;</td></tr>
<tr><th id="111">111</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasMPAM" title='llvm::AArch64Subtarget::HasMPAM' data-ref="llvm::AArch64Subtarget::HasMPAM">HasMPAM</dfn> = <b>false</b>;</td></tr>
<tr><th id="112">112</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasDIT" title='llvm::AArch64Subtarget::HasDIT' data-ref="llvm::AArch64Subtarget::HasDIT">HasDIT</dfn> = <b>false</b>;</td></tr>
<tr><th id="113">113</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasTRACEV8_4" title='llvm::AArch64Subtarget::HasTRACEV8_4' data-ref="llvm::AArch64Subtarget::HasTRACEV8_4">HasTRACEV8_4</dfn> = <b>false</b>;</td></tr>
<tr><th id="114">114</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasAM" title='llvm::AArch64Subtarget::HasAM' data-ref="llvm::AArch64Subtarget::HasAM">HasAM</dfn> = <b>false</b>;</td></tr>
<tr><th id="115">115</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasSEL2" title='llvm::AArch64Subtarget::HasSEL2' data-ref="llvm::AArch64Subtarget::HasSEL2">HasSEL2</dfn> = <b>false</b>;</td></tr>
<tr><th id="116">116</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasTLB_RMI" title='llvm::AArch64Subtarget::HasTLB_RMI' data-ref="llvm::AArch64Subtarget::HasTLB_RMI">HasTLB_RMI</dfn> = <b>false</b>;</td></tr>
<tr><th id="117">117</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasFMI" title='llvm::AArch64Subtarget::HasFMI' data-ref="llvm::AArch64Subtarget::HasFMI">HasFMI</dfn> = <b>false</b>;</td></tr>
<tr><th id="118">118</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasRCPC_IMMO" title='llvm::AArch64Subtarget::HasRCPC_IMMO' data-ref="llvm::AArch64Subtarget::HasRCPC_IMMO">HasRCPC_IMMO</dfn> = <b>false</b>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasLSLFast" title='llvm::AArch64Subtarget::HasLSLFast' data-ref="llvm::AArch64Subtarget::HasLSLFast">HasLSLFast</dfn> = <b>false</b>;</td></tr>
<tr><th id="121">121</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasSVE" title='llvm::AArch64Subtarget::HasSVE' data-ref="llvm::AArch64Subtarget::HasSVE">HasSVE</dfn> = <b>false</b>;</td></tr>
<tr><th id="122">122</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasSVE2" title='llvm::AArch64Subtarget::HasSVE2' data-ref="llvm::AArch64Subtarget::HasSVE2">HasSVE2</dfn> = <b>false</b>;</td></tr>
<tr><th id="123">123</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasRCPC" title='llvm::AArch64Subtarget::HasRCPC' data-ref="llvm::AArch64Subtarget::HasRCPC">HasRCPC</dfn> = <b>false</b>;</td></tr>
<tr><th id="124">124</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasAggressiveFMA" title='llvm::AArch64Subtarget::HasAggressiveFMA' data-ref="llvm::AArch64Subtarget::HasAggressiveFMA">HasAggressiveFMA</dfn> = <b>false</b>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <i>// Armv8.5-A Extensions</i></td></tr>
<tr><th id="127">127</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasAlternativeNZCV" title='llvm::AArch64Subtarget::HasAlternativeNZCV' data-ref="llvm::AArch64Subtarget::HasAlternativeNZCV">HasAlternativeNZCV</dfn> = <b>false</b>;</td></tr>
<tr><th id="128">128</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasFRInt3264" title='llvm::AArch64Subtarget::HasFRInt3264' data-ref="llvm::AArch64Subtarget::HasFRInt3264">HasFRInt3264</dfn> = <b>false</b>;</td></tr>
<tr><th id="129">129</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasSpecRestrict" title='llvm::AArch64Subtarget::HasSpecRestrict' data-ref="llvm::AArch64Subtarget::HasSpecRestrict">HasSpecRestrict</dfn> = <b>false</b>;</td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasSSBS" title='llvm::AArch64Subtarget::HasSSBS' data-ref="llvm::AArch64Subtarget::HasSSBS">HasSSBS</dfn> = <b>false</b>;</td></tr>
<tr><th id="131">131</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasSB" title='llvm::AArch64Subtarget::HasSB' data-ref="llvm::AArch64Subtarget::HasSB">HasSB</dfn> = <b>false</b>;</td></tr>
<tr><th id="132">132</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasPredRes" title='llvm::AArch64Subtarget::HasPredRes' data-ref="llvm::AArch64Subtarget::HasPredRes">HasPredRes</dfn> = <b>false</b>;</td></tr>
<tr><th id="133">133</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasCCDP" title='llvm::AArch64Subtarget::HasCCDP' data-ref="llvm::AArch64Subtarget::HasCCDP">HasCCDP</dfn> = <b>false</b>;</td></tr>
<tr><th id="134">134</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasBTI" title='llvm::AArch64Subtarget::HasBTI' data-ref="llvm::AArch64Subtarget::HasBTI">HasBTI</dfn> = <b>false</b>;</td></tr>
<tr><th id="135">135</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasRandGen" title='llvm::AArch64Subtarget::HasRandGen' data-ref="llvm::AArch64Subtarget::HasRandGen">HasRandGen</dfn> = <b>false</b>;</td></tr>
<tr><th id="136">136</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasMTE" title='llvm::AArch64Subtarget::HasMTE' data-ref="llvm::AArch64Subtarget::HasMTE">HasMTE</dfn> = <b>false</b>;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <i>// Arm SVE2 extensions</i></td></tr>
<tr><th id="139">139</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasSVE2AES" title='llvm::AArch64Subtarget::HasSVE2AES' data-ref="llvm::AArch64Subtarget::HasSVE2AES">HasSVE2AES</dfn> = <b>false</b>;</td></tr>
<tr><th id="140">140</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasSVE2SM4" title='llvm::AArch64Subtarget::HasSVE2SM4' data-ref="llvm::AArch64Subtarget::HasSVE2SM4">HasSVE2SM4</dfn> = <b>false</b>;</td></tr>
<tr><th id="141">141</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasSVE2SHA3" title='llvm::AArch64Subtarget::HasSVE2SHA3' data-ref="llvm::AArch64Subtarget::HasSVE2SHA3">HasSVE2SHA3</dfn> = <b>false</b>;</td></tr>
<tr><th id="142">142</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasSVE2BitPerm" title='llvm::AArch64Subtarget::HasSVE2BitPerm' data-ref="llvm::AArch64Subtarget::HasSVE2BitPerm">HasSVE2BitPerm</dfn> = <b>false</b>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i>// HasZeroCycleRegMove - Has zero-cycle register mov instructions.</i></td></tr>
<tr><th id="145">145</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasZeroCycleRegMove" title='llvm::AArch64Subtarget::HasZeroCycleRegMove' data-ref="llvm::AArch64Subtarget::HasZeroCycleRegMove">HasZeroCycleRegMove</dfn> = <b>false</b>;</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <i>// HasZeroCycleZeroing - Has zero-cycle zeroing instructions.</i></td></tr>
<tr><th id="148">148</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasZeroCycleZeroing" title='llvm::AArch64Subtarget::HasZeroCycleZeroing' data-ref="llvm::AArch64Subtarget::HasZeroCycleZeroing">HasZeroCycleZeroing</dfn> = <b>false</b>;</td></tr>
<tr><th id="149">149</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasZeroCycleZeroingGP" title='llvm::AArch64Subtarget::HasZeroCycleZeroingGP' data-ref="llvm::AArch64Subtarget::HasZeroCycleZeroingGP">HasZeroCycleZeroingGP</dfn> = <b>false</b>;</td></tr>
<tr><th id="150">150</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasZeroCycleZeroingFP" title='llvm::AArch64Subtarget::HasZeroCycleZeroingFP' data-ref="llvm::AArch64Subtarget::HasZeroCycleZeroingFP">HasZeroCycleZeroingFP</dfn> = <b>false</b>;</td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasZeroCycleZeroingFPWorkaround" title='llvm::AArch64Subtarget::HasZeroCycleZeroingFPWorkaround' data-ref="llvm::AArch64Subtarget::HasZeroCycleZeroingFPWorkaround">HasZeroCycleZeroingFPWorkaround</dfn> = <b>false</b>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i>// StrictAlign - Disallow unaligned memory accesses.</i></td></tr>
<tr><th id="154">154</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::StrictAlign" title='llvm::AArch64Subtarget::StrictAlign' data-ref="llvm::AArch64Subtarget::StrictAlign">StrictAlign</dfn> = <b>false</b>;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <i>// NegativeImmediates - transform instructions with negative immediates</i></td></tr>
<tr><th id="157">157</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::NegativeImmediates" title='llvm::AArch64Subtarget::NegativeImmediates' data-ref="llvm::AArch64Subtarget::NegativeImmediates">NegativeImmediates</dfn> = <b>true</b>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <i>// Enable 64-bit vectorization in SLP.</i></td></tr>
<tr><th id="160">160</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::AArch64Subtarget::MinVectorRegisterBitWidth" title='llvm::AArch64Subtarget::MinVectorRegisterBitWidth' data-ref="llvm::AArch64Subtarget::MinVectorRegisterBitWidth">MinVectorRegisterBitWidth</dfn> = <var>64</var>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::UseAA" title='llvm::AArch64Subtarget::UseAA' data-ref="llvm::AArch64Subtarget::UseAA">UseAA</dfn> = <b>false</b>;</td></tr>
<tr><th id="163">163</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::PredictableSelectIsExpensive" title='llvm::AArch64Subtarget::PredictableSelectIsExpensive' data-ref="llvm::AArch64Subtarget::PredictableSelectIsExpensive">PredictableSelectIsExpensive</dfn> = <b>false</b>;</td></tr>
<tr><th id="164">164</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::BalanceFPOps" title='llvm::AArch64Subtarget::BalanceFPOps' data-ref="llvm::AArch64Subtarget::BalanceFPOps">BalanceFPOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="165">165</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::CustomAsCheapAsMove" title='llvm::AArch64Subtarget::CustomAsCheapAsMove' data-ref="llvm::AArch64Subtarget::CustomAsCheapAsMove">CustomAsCheapAsMove</dfn> = <b>false</b>;</td></tr>
<tr><th id="166">166</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::ExynosAsCheapAsMove" title='llvm::AArch64Subtarget::ExynosAsCheapAsMove' data-ref="llvm::AArch64Subtarget::ExynosAsCheapAsMove">ExynosAsCheapAsMove</dfn> = <b>false</b>;</td></tr>
<tr><th id="167">167</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::UsePostRAScheduler" title='llvm::AArch64Subtarget::UsePostRAScheduler' data-ref="llvm::AArch64Subtarget::UsePostRAScheduler">UsePostRAScheduler</dfn> = <b>false</b>;</td></tr>
<tr><th id="168">168</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::Misaligned128StoreIsSlow" title='llvm::AArch64Subtarget::Misaligned128StoreIsSlow' data-ref="llvm::AArch64Subtarget::Misaligned128StoreIsSlow">Misaligned128StoreIsSlow</dfn> = <b>false</b>;</td></tr>
<tr><th id="169">169</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::Paired128IsSlow" title='llvm::AArch64Subtarget::Paired128IsSlow' data-ref="llvm::AArch64Subtarget::Paired128IsSlow">Paired128IsSlow</dfn> = <b>false</b>;</td></tr>
<tr><th id="170">170</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::STRQroIsSlow" title='llvm::AArch64Subtarget::STRQroIsSlow' data-ref="llvm::AArch64Subtarget::STRQroIsSlow">STRQroIsSlow</dfn> = <b>false</b>;</td></tr>
<tr><th id="171">171</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::UseAlternateSExtLoadCVTF32Pattern" title='llvm::AArch64Subtarget::UseAlternateSExtLoadCVTF32Pattern' data-ref="llvm::AArch64Subtarget::UseAlternateSExtLoadCVTF32Pattern">UseAlternateSExtLoadCVTF32Pattern</dfn> = <b>false</b>;</td></tr>
<tr><th id="172">172</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasArithmeticBccFusion" title='llvm::AArch64Subtarget::HasArithmeticBccFusion' data-ref="llvm::AArch64Subtarget::HasArithmeticBccFusion">HasArithmeticBccFusion</dfn> = <b>false</b>;</td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasArithmeticCbzFusion" title='llvm::AArch64Subtarget::HasArithmeticCbzFusion' data-ref="llvm::AArch64Subtarget::HasArithmeticCbzFusion">HasArithmeticCbzFusion</dfn> = <b>false</b>;</td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasFuseAddress" title='llvm::AArch64Subtarget::HasFuseAddress' data-ref="llvm::AArch64Subtarget::HasFuseAddress">HasFuseAddress</dfn> = <b>false</b>;</td></tr>
<tr><th id="175">175</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasFuseAES" title='llvm::AArch64Subtarget::HasFuseAES' data-ref="llvm::AArch64Subtarget::HasFuseAES">HasFuseAES</dfn> = <b>false</b>;</td></tr>
<tr><th id="176">176</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasFuseArithmeticLogic" title='llvm::AArch64Subtarget::HasFuseArithmeticLogic' data-ref="llvm::AArch64Subtarget::HasFuseArithmeticLogic">HasFuseArithmeticLogic</dfn> = <b>false</b>;</td></tr>
<tr><th id="177">177</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasFuseCCSelect" title='llvm::AArch64Subtarget::HasFuseCCSelect' data-ref="llvm::AArch64Subtarget::HasFuseCCSelect">HasFuseCCSelect</dfn> = <b>false</b>;</td></tr>
<tr><th id="178">178</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasFuseCryptoEOR" title='llvm::AArch64Subtarget::HasFuseCryptoEOR' data-ref="llvm::AArch64Subtarget::HasFuseCryptoEOR">HasFuseCryptoEOR</dfn> = <b>false</b>;</td></tr>
<tr><th id="179">179</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::HasFuseLiterals" title='llvm::AArch64Subtarget::HasFuseLiterals' data-ref="llvm::AArch64Subtarget::HasFuseLiterals">HasFuseLiterals</dfn> = <b>false</b>;</td></tr>
<tr><th id="180">180</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::DisableLatencySchedHeuristic" title='llvm::AArch64Subtarget::DisableLatencySchedHeuristic' data-ref="llvm::AArch64Subtarget::DisableLatencySchedHeuristic">DisableLatencySchedHeuristic</dfn> = <b>false</b>;</td></tr>
<tr><th id="181">181</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::UseRSqrt" title='llvm::AArch64Subtarget::UseRSqrt' data-ref="llvm::AArch64Subtarget::UseRSqrt">UseRSqrt</dfn> = <b>false</b>;</td></tr>
<tr><th id="182">182</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::Force32BitJumpTables" title='llvm::AArch64Subtarget::Force32BitJumpTables' data-ref="llvm::AArch64Subtarget::Force32BitJumpTables">Force32BitJumpTables</dfn> = <b>false</b>;</td></tr>
<tr><th id="183">183</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::UseEL1ForTP" title='llvm::AArch64Subtarget::UseEL1ForTP' data-ref="llvm::AArch64Subtarget::UseEL1ForTP">UseEL1ForTP</dfn> = <b>false</b>;</td></tr>
<tr><th id="184">184</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::UseEL2ForTP" title='llvm::AArch64Subtarget::UseEL2ForTP' data-ref="llvm::AArch64Subtarget::UseEL2ForTP">UseEL2ForTP</dfn> = <b>false</b>;</td></tr>
<tr><th id="185">185</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::UseEL3ForTP" title='llvm::AArch64Subtarget::UseEL3ForTP' data-ref="llvm::AArch64Subtarget::UseEL3ForTP">UseEL3ForTP</dfn> = <b>false</b>;</td></tr>
<tr><th id="186">186</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::AArch64Subtarget::MaxInterleaveFactor" title='llvm::AArch64Subtarget::MaxInterleaveFactor' data-ref="llvm::AArch64Subtarget::MaxInterleaveFactor">MaxInterleaveFactor</dfn> = <var>2</var>;</td></tr>
<tr><th id="187">187</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::AArch64Subtarget::VectorInsertExtractBaseCost" title='llvm::AArch64Subtarget::VectorInsertExtractBaseCost' data-ref="llvm::AArch64Subtarget::VectorInsertExtractBaseCost">VectorInsertExtractBaseCost</dfn> = <var>3</var>;</td></tr>
<tr><th id="188">188</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::AArch64Subtarget::CacheLineSize" title='llvm::AArch64Subtarget::CacheLineSize' data-ref="llvm::AArch64Subtarget::CacheLineSize">CacheLineSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="189">189</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::AArch64Subtarget::PrefetchDistance" title='llvm::AArch64Subtarget::PrefetchDistance' data-ref="llvm::AArch64Subtarget::PrefetchDistance">PrefetchDistance</dfn> = <var>0</var>;</td></tr>
<tr><th id="190">190</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::AArch64Subtarget::MinPrefetchStride" title='llvm::AArch64Subtarget::MinPrefetchStride' data-ref="llvm::AArch64Subtarget::MinPrefetchStride">MinPrefetchStride</dfn> = <var>1</var>;</td></tr>
<tr><th id="191">191</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::AArch64Subtarget::MaxPrefetchIterationsAhead" title='llvm::AArch64Subtarget::MaxPrefetchIterationsAhead' data-ref="llvm::AArch64Subtarget::MaxPrefetchIterationsAhead">MaxPrefetchIterationsAhead</dfn> = <span class="macro" title="(2147483647 *2U +1U)" data-ref="_M/UINT_MAX">UINT_MAX</span>;</td></tr>
<tr><th id="192">192</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::AArch64Subtarget::PrefFunctionAlignment" title='llvm::AArch64Subtarget::PrefFunctionAlignment' data-ref="llvm::AArch64Subtarget::PrefFunctionAlignment">PrefFunctionAlignment</dfn> = <var>0</var>;</td></tr>
<tr><th id="193">193</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::AArch64Subtarget::PrefLoopAlignment" title='llvm::AArch64Subtarget::PrefLoopAlignment' data-ref="llvm::AArch64Subtarget::PrefLoopAlignment">PrefLoopAlignment</dfn> = <var>0</var>;</td></tr>
<tr><th id="194">194</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::AArch64Subtarget::MaxJumpTableSize" title='llvm::AArch64Subtarget::MaxJumpTableSize' data-ref="llvm::AArch64Subtarget::MaxJumpTableSize">MaxJumpTableSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="195">195</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::AArch64Subtarget::WideningBaseCost" title='llvm::AArch64Subtarget::WideningBaseCost' data-ref="llvm::AArch64Subtarget::WideningBaseCost">WideningBaseCost</dfn> = <var>0</var>;</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <i>// ReserveXRegister[i] - X#i is not available as a general purpose register.</i></td></tr>
<tr><th id="198">198</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::AArch64Subtarget::ReserveXRegister" title='llvm::AArch64Subtarget::ReserveXRegister' data-ref="llvm::AArch64Subtarget::ReserveXRegister">ReserveXRegister</dfn>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <i>// CustomCallUsedXRegister[i] - X#i call saved.</i></td></tr>
<tr><th id="201">201</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::AArch64Subtarget::CustomCallSavedXRegs" title='llvm::AArch64Subtarget::CustomCallSavedXRegs' data-ref="llvm::AArch64Subtarget::CustomCallSavedXRegs">CustomCallSavedXRegs</dfn>;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <em>bool</em> <dfn class="decl" id="llvm::AArch64Subtarget::IsLittle" title='llvm::AArch64Subtarget::IsLittle' data-ref="llvm::AArch64Subtarget::IsLittle">IsLittle</dfn>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <i class="doc">/// TargetTriple - What processor and OS we're targeting.</i></td></tr>
<tr><th id="206">206</th><td>  <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> <dfn class="decl" id="llvm::AArch64Subtarget::TargetTriple" title='llvm::AArch64Subtarget::TargetTriple' data-ref="llvm::AArch64Subtarget::TargetTriple">TargetTriple</dfn>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <a class="type" href="AArch64FrameLowering.h.html#llvm::AArch64FrameLowering" title='llvm::AArch64FrameLowering' data-ref="llvm::AArch64FrameLowering">AArch64FrameLowering</a> <dfn class="decl" id="llvm::AArch64Subtarget::FrameLowering" title='llvm::AArch64Subtarget::FrameLowering' data-ref="llvm::AArch64Subtarget::FrameLowering">FrameLowering</dfn>;</td></tr>
<tr><th id="209">209</th><td>  <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a> <dfn class="decl" id="llvm::AArch64Subtarget::InstrInfo" title='llvm::AArch64Subtarget::InstrInfo' data-ref="llvm::AArch64Subtarget::InstrInfo">InstrInfo</dfn>;</td></tr>
<tr><th id="210">210</th><td>  <a class="type" href="AArch64SelectionDAGInfo.h.html#llvm::AArch64SelectionDAGInfo" title='llvm::AArch64SelectionDAGInfo' data-ref="llvm::AArch64SelectionDAGInfo">AArch64SelectionDAGInfo</a> <dfn class="decl" id="llvm::AArch64Subtarget::TSInfo" title='llvm::AArch64Subtarget::TSInfo' data-ref="llvm::AArch64Subtarget::TSInfo">TSInfo</dfn>;</td></tr>
<tr><th id="211">211</th><td>  <a class="type" href="AArch64ISelLowering.h.html#llvm::AArch64TargetLowering" title='llvm::AArch64TargetLowering' data-ref="llvm::AArch64TargetLowering">AArch64TargetLowering</a> <dfn class="decl" id="llvm::AArch64Subtarget::TLInfo" title='llvm::AArch64Subtarget::TLInfo' data-ref="llvm::AArch64Subtarget::TLInfo">TLInfo</dfn>;</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <i class="doc">/// GlobalISel related APIs.</i></td></tr>
<tr><th id="214">214</th><td>  std::unique_ptr&lt;CallLowering&gt; <dfn class="decl" id="llvm::AArch64Subtarget::CallLoweringInfo" title='llvm::AArch64Subtarget::CallLoweringInfo' data-ref="llvm::AArch64Subtarget::CallLoweringInfo">CallLoweringInfo</dfn>;</td></tr>
<tr><th id="215">215</th><td>  std::unique_ptr&lt;InstructionSelector&gt; <dfn class="decl" id="llvm::AArch64Subtarget::InstSelector" title='llvm::AArch64Subtarget::InstSelector' data-ref="llvm::AArch64Subtarget::InstSelector">InstSelector</dfn>;</td></tr>
<tr><th id="216">216</th><td>  std::unique_ptr&lt;LegalizerInfo&gt; <dfn class="decl" id="llvm::AArch64Subtarget::Legalizer" title='llvm::AArch64Subtarget::Legalizer' data-ref="llvm::AArch64Subtarget::Legalizer">Legalizer</dfn>;</td></tr>
<tr><th id="217">217</th><td>  std::unique_ptr&lt;RegisterBankInfo&gt; <dfn class="decl" id="llvm::AArch64Subtarget::RegBankInfo" title='llvm::AArch64Subtarget::RegBankInfo' data-ref="llvm::AArch64Subtarget::RegBankInfo">RegBankInfo</dfn>;</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><b>private</b>:</td></tr>
<tr><th id="220">220</th><td>  <i class="doc">/// initializeSubtargetDependencies - Initializes using CPUString and the</i></td></tr>
<tr><th id="221">221</th><td><i class="doc">  /// passed in feature string so that we can use initializer lists for</i></td></tr>
<tr><th id="222">222</th><td><i class="doc">  /// subtarget initialization.</i></td></tr>
<tr><th id="223">223</th><td>  <a class="type" href="#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="decl" id="_ZN4llvm16AArch64Subtarget31initializeSubtargetDependenciesENS_9StringRefES1_" title='llvm::AArch64Subtarget::initializeSubtargetDependencies' data-ref="_ZN4llvm16AArch64Subtarget31initializeSubtargetDependenciesENS_9StringRefES1_">initializeSubtargetDependencies</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="705FS" title='FS' data-type='llvm::StringRef' data-ref="705FS">FS</dfn>,</td></tr>
<tr><th id="224">224</th><td>                                                    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="706CPUString" title='CPUString' data-type='llvm::StringRef' data-ref="706CPUString">CPUString</dfn>);</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <i class="doc">/// Initialize properties based on the selected processor family.</i></td></tr>
<tr><th id="227">227</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16AArch64Subtarget20initializePropertiesEv" title='llvm::AArch64Subtarget::initializeProperties' data-ref="_ZN4llvm16AArch64Subtarget20initializePropertiesEv">initializeProperties</dfn>();</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><b>public</b>:</td></tr>
<tr><th id="230">230</th><td>  <i class="doc">/// This constructor initializes the data members to match that</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">  /// of the specified triple.</i></td></tr>
<tr><th id="232">232</th><td>  <dfn class="decl" id="_ZN4llvm16AArch64SubtargetC1ERKNS_6TripleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_RKNS_13TargetMachineEb" title='llvm::AArch64Subtarget::AArch64Subtarget' data-ref="_ZN4llvm16AArch64SubtargetC1ERKNS_6TripleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_RKNS_13TargetMachineEb">AArch64Subtarget</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col7 decl" id="707TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="707TT">TT</dfn>, <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col8 decl" id="708CPU" title='CPU' data-type='const std::string &amp;' data-ref="708CPU">CPU</dfn>,</td></tr>
<tr><th id="233">233</th><td>                   <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col9 decl" id="709FS" title='FS' data-type='const std::string &amp;' data-ref="709FS">FS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col0 decl" id="710TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="710TM">TM</dfn>,</td></tr>
<tr><th id="234">234</th><td>                   <em>bool</em> <dfn class="local col1 decl" id="711LittleEndian" title='LittleEndian' data-type='bool' data-ref="711LittleEndian">LittleEndian</dfn>);</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <em>const</em> <a class="type" href="AArch64SelectionDAGInfo.h.html#llvm::AArch64SelectionDAGInfo" title='llvm::AArch64SelectionDAGInfo' data-ref="llvm::AArch64SelectionDAGInfo">AArch64SelectionDAGInfo</a> *<dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget19getSelectionDAGInfoEv" title='llvm::AArch64Subtarget::getSelectionDAGInfo' data-ref="_ZNK4llvm16AArch64Subtarget19getSelectionDAGInfoEv">getSelectionDAGInfo</dfn>() <em>const</em> override {</td></tr>
<tr><th id="237">237</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::AArch64Subtarget::TSInfo" title='llvm::AArch64Subtarget::TSInfo' data-ref="llvm::AArch64Subtarget::TSInfo">TSInfo</a>;</td></tr>
<tr><th id="238">238</th><td>  }</td></tr>
<tr><th id="239">239</th><td>  <em>const</em> <a class="type" href="AArch64FrameLowering.h.html#llvm::AArch64FrameLowering" title='llvm::AArch64FrameLowering' data-ref="llvm::AArch64FrameLowering">AArch64FrameLowering</a> *<dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget16getFrameLoweringEv" title='llvm::AArch64Subtarget::getFrameLowering' data-ref="_ZNK4llvm16AArch64Subtarget16getFrameLoweringEv">getFrameLowering</dfn>() <em>const</em> override {</td></tr>
<tr><th id="240">240</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::AArch64Subtarget::FrameLowering" title='llvm::AArch64Subtarget::FrameLowering' data-ref="llvm::AArch64Subtarget::FrameLowering">FrameLowering</a>;</td></tr>
<tr><th id="241">241</th><td>  }</td></tr>
<tr><th id="242">242</th><td>  <em>const</em> <a class="type" href="AArch64ISelLowering.h.html#llvm::AArch64TargetLowering" title='llvm::AArch64TargetLowering' data-ref="llvm::AArch64TargetLowering">AArch64TargetLowering</a> *<dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv" title='llvm::AArch64Subtarget::getTargetLowering' data-ref="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv">getTargetLowering</dfn>() <em>const</em> override {</td></tr>
<tr><th id="243">243</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::AArch64Subtarget::TLInfo" title='llvm::AArch64Subtarget::TLInfo' data-ref="llvm::AArch64Subtarget::TLInfo">TLInfo</a>;</td></tr>
<tr><th id="244">244</th><td>  }</td></tr>
<tr><th id="245">245</th><td>  <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" title='llvm::AArch64Subtarget::getInstrInfo' data-ref="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv">getInstrInfo</dfn>() <em>const</em> override { <b>return</b> &amp;<a class="member" href="#llvm::AArch64Subtarget::InstrInfo" title='llvm::AArch64Subtarget::InstrInfo' data-ref="llvm::AArch64Subtarget::InstrInfo">InstrInfo</a>; }</td></tr>
<tr><th id="246">246</th><td>  <em>const</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a> *<dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" title='llvm::AArch64Subtarget::getRegisterInfo' data-ref="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> override {</td></tr>
<tr><th id="247">247</th><td>    <b>return</b> &amp;<a class="member" href="#_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" title='llvm::AArch64Subtarget::getInstrInfo' data-ref="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="248">248</th><td>  }</td></tr>
<tr><th id="249">249</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a> *<dfn class="decl" id="_ZNK4llvm16AArch64Subtarget15getCallLoweringEv" title='llvm::AArch64Subtarget::getCallLowering' data-ref="_ZNK4llvm16AArch64Subtarget15getCallLoweringEv">getCallLowering</dfn>() <em>const</em> override;</td></tr>
<tr><th id="250">250</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a> *<dfn class="decl" id="_ZNK4llvm16AArch64Subtarget22getInstructionSelectorEv" title='llvm::AArch64Subtarget::getInstructionSelector' data-ref="_ZNK4llvm16AArch64Subtarget22getInstructionSelectorEv">getInstructionSelector</dfn>() <em>const</em> override;</td></tr>
<tr><th id="251">251</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerInfo" title='llvm::LegalizerInfo' data-ref="llvm::LegalizerInfo">LegalizerInfo</a> *<dfn class="decl" id="_ZNK4llvm16AArch64Subtarget16getLegalizerInfoEv" title='llvm::AArch64Subtarget::getLegalizerInfo' data-ref="_ZNK4llvm16AArch64Subtarget16getLegalizerInfoEv">getLegalizerInfo</dfn>() <em>const</em> override;</td></tr>
<tr><th id="252">252</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> *<dfn class="decl" id="_ZNK4llvm16AArch64Subtarget14getRegBankInfoEv" title='llvm::AArch64Subtarget::getRegBankInfo' data-ref="_ZNK4llvm16AArch64Subtarget14getRegBankInfoEv">getRegBankInfo</dfn>() <em>const</em> override;</td></tr>
<tr><th id="253">253</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget15getTargetTripleEv" title='llvm::AArch64Subtarget::getTargetTriple' data-ref="_ZNK4llvm16AArch64Subtarget15getTargetTripleEv">getTargetTriple</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::TargetTriple" title='llvm::AArch64Subtarget::TargetTriple' data-ref="llvm::AArch64Subtarget::TargetTriple">TargetTriple</a>; }</td></tr>
<tr><th id="254">254</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget22enableMachineSchedulerEv" title='llvm::AArch64Subtarget::enableMachineScheduler' data-ref="_ZNK4llvm16AArch64Subtarget22enableMachineSchedulerEv">enableMachineScheduler</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="255">255</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget21enablePostRASchedulerEv" title='llvm::AArch64Subtarget::enablePostRAScheduler' data-ref="_ZNK4llvm16AArch64Subtarget21enablePostRASchedulerEv">enablePostRAScheduler</dfn>() <em>const</em> override {</td></tr>
<tr><th id="256">256</th><td>    <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::UsePostRAScheduler" title='llvm::AArch64Subtarget::UsePostRAScheduler' data-ref="llvm::AArch64Subtarget::UsePostRAScheduler">UsePostRAScheduler</a>;</td></tr>
<tr><th id="257">257</th><td>  }</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i class="doc">/// Returns ARM processor family.</i></td></tr>
<tr><th id="260">260</th><td><i class="doc">  /// Avoid this function! CPU specifics should be kept local to this class</i></td></tr>
<tr><th id="261">261</th><td><i class="doc">  /// and preferably modeled with SubtargetFeatures or properties in</i></td></tr>
<tr><th id="262">262</th><td><i class="doc">  /// initializeProperties().</i></td></tr>
<tr><th id="263">263</th><td>  <a class="type" href="#llvm::AArch64Subtarget::ARMProcFamilyEnum" title='llvm::AArch64Subtarget::ARMProcFamilyEnum' data-ref="llvm::AArch64Subtarget::ARMProcFamilyEnum">ARMProcFamilyEnum</a> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget13getProcFamilyEv" title='llvm::AArch64Subtarget::getProcFamily' data-ref="_ZNK4llvm16AArch64Subtarget13getProcFamilyEv">getProcFamily</dfn>() <em>const</em> {</td></tr>
<tr><th id="264">264</th><td>    <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::ARMProcFamily" title='llvm::AArch64Subtarget::ARMProcFamily' data-ref="llvm::AArch64Subtarget::ARMProcFamily">ARMProcFamily</a>;</td></tr>
<tr><th id="265">265</th><td>  }</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget11hasV8_1aOpsEv" title='llvm::AArch64Subtarget::hasV8_1aOps' data-ref="_ZNK4llvm16AArch64Subtarget11hasV8_1aOpsEv">hasV8_1aOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasV8_1aOps" title='llvm::AArch64Subtarget::HasV8_1aOps' data-ref="llvm::AArch64Subtarget::HasV8_1aOps">HasV8_1aOps</a>; }</td></tr>
<tr><th id="268">268</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget11hasV8_2aOpsEv" title='llvm::AArch64Subtarget::hasV8_2aOps' data-ref="_ZNK4llvm16AArch64Subtarget11hasV8_2aOpsEv">hasV8_2aOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasV8_2aOps" title='llvm::AArch64Subtarget::HasV8_2aOps' data-ref="llvm::AArch64Subtarget::HasV8_2aOps">HasV8_2aOps</a>; }</td></tr>
<tr><th id="269">269</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget11hasV8_3aOpsEv" title='llvm::AArch64Subtarget::hasV8_3aOps' data-ref="_ZNK4llvm16AArch64Subtarget11hasV8_3aOpsEv">hasV8_3aOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasV8_3aOps" title='llvm::AArch64Subtarget::HasV8_3aOps' data-ref="llvm::AArch64Subtarget::HasV8_3aOps">HasV8_3aOps</a>; }</td></tr>
<tr><th id="270">270</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget11hasV8_4aOpsEv" title='llvm::AArch64Subtarget::hasV8_4aOps' data-ref="_ZNK4llvm16AArch64Subtarget11hasV8_4aOpsEv">hasV8_4aOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasV8_4aOps" title='llvm::AArch64Subtarget::HasV8_4aOps' data-ref="llvm::AArch64Subtarget::HasV8_4aOps">HasV8_4aOps</a>; }</td></tr>
<tr><th id="271">271</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget11hasV8_5aOpsEv" title='llvm::AArch64Subtarget::hasV8_5aOps' data-ref="_ZNK4llvm16AArch64Subtarget11hasV8_5aOpsEv">hasV8_5aOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasV8_5aOps" title='llvm::AArch64Subtarget::HasV8_5aOps' data-ref="llvm::AArch64Subtarget::HasV8_5aOps">HasV8_5aOps</a>; }</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget19hasZeroCycleRegMoveEv" title='llvm::AArch64Subtarget::hasZeroCycleRegMove' data-ref="_ZNK4llvm16AArch64Subtarget19hasZeroCycleRegMoveEv">hasZeroCycleRegMove</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasZeroCycleRegMove" title='llvm::AArch64Subtarget::HasZeroCycleRegMove' data-ref="llvm::AArch64Subtarget::HasZeroCycleRegMove">HasZeroCycleRegMove</a>; }</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingGPEv" title='llvm::AArch64Subtarget::hasZeroCycleZeroingGP' data-ref="_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingGPEv">hasZeroCycleZeroingGP</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasZeroCycleZeroingGP" title='llvm::AArch64Subtarget::HasZeroCycleZeroingGP' data-ref="llvm::AArch64Subtarget::HasZeroCycleZeroingGP">HasZeroCycleZeroingGP</a>; }</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingFPEv" title='llvm::AArch64Subtarget::hasZeroCycleZeroingFP' data-ref="_ZNK4llvm16AArch64Subtarget21hasZeroCycleZeroingFPEv">hasZeroCycleZeroingFP</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasZeroCycleZeroingFP" title='llvm::AArch64Subtarget::HasZeroCycleZeroingFP' data-ref="llvm::AArch64Subtarget::HasZeroCycleZeroingFP">HasZeroCycleZeroingFP</a>; }</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget31hasZeroCycleZeroingFPWorkaroundEv" title='llvm::AArch64Subtarget::hasZeroCycleZeroingFPWorkaround' data-ref="_ZNK4llvm16AArch64Subtarget31hasZeroCycleZeroingFPWorkaroundEv">hasZeroCycleZeroingFPWorkaround</dfn>() <em>const</em> {</td></tr>
<tr><th id="280">280</th><td>    <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasZeroCycleZeroingFPWorkaround" title='llvm::AArch64Subtarget::HasZeroCycleZeroingFPWorkaround' data-ref="llvm::AArch64Subtarget::HasZeroCycleZeroingFPWorkaround">HasZeroCycleZeroingFPWorkaround</a>;</td></tr>
<tr><th id="281">281</th><td>  }</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget19requiresStrictAlignEv" title='llvm::AArch64Subtarget::requiresStrictAlign' data-ref="_ZNK4llvm16AArch64Subtarget19requiresStrictAlignEv">requiresStrictAlign</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::StrictAlign" title='llvm::AArch64Subtarget::StrictAlign' data-ref="llvm::AArch64Subtarget::StrictAlign">StrictAlign</a>; }</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget15isXRaySupportedEv" title='llvm::AArch64Subtarget::isXRaySupported' data-ref="_ZNK4llvm16AArch64Subtarget15isXRaySupportedEv">isXRaySupported</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget28getMinVectorRegisterBitWidthEv" title='llvm::AArch64Subtarget::getMinVectorRegisterBitWidth' data-ref="_ZNK4llvm16AArch64Subtarget28getMinVectorRegisterBitWidthEv">getMinVectorRegisterBitWidth</dfn>() <em>const</em> {</td></tr>
<tr><th id="288">288</th><td>    <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::MinVectorRegisterBitWidth" title='llvm::AArch64Subtarget::MinVectorRegisterBitWidth' data-ref="llvm::AArch64Subtarget::MinVectorRegisterBitWidth">MinVectorRegisterBitWidth</a>;</td></tr>
<tr><th id="289">289</th><td>  }</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget19isXRegisterReservedEm" title='llvm::AArch64Subtarget::isXRegisterReserved' data-ref="_ZNK4llvm16AArch64Subtarget19isXRegisterReservedEm">isXRegisterReserved</dfn>(<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col2 decl" id="712i" title='i' data-type='size_t' data-ref="712i">i</dfn>) <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::ReserveXRegister" title='llvm::AArch64Subtarget::ReserveXRegister' data-ref="llvm::AArch64Subtarget::ReserveXRegister">ReserveXRegister</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj">[<a class="local col2 ref" href="#712i" title='i' data-ref="712i">i</a>]</a>; }</td></tr>
<tr><th id="292">292</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget23getNumXRegisterReservedEv" title='llvm::AArch64Subtarget::getNumXRegisterReserved' data-ref="_ZNK4llvm16AArch64Subtarget23getNumXRegisterReservedEv">getNumXRegisterReserved</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::ReserveXRegister" title='llvm::AArch64Subtarget::ReserveXRegister' data-ref="llvm::AArch64Subtarget::ReserveXRegister">ReserveXRegister</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector5countEv" title='llvm::BitVector::count' data-ref="_ZNK4llvm9BitVector5countEv">count</a>(); }</td></tr>
<tr><th id="293">293</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget23isXRegCustomCalleeSavedEm" title='llvm::AArch64Subtarget::isXRegCustomCalleeSaved' data-ref="_ZNK4llvm16AArch64Subtarget23isXRegCustomCalleeSavedEm">isXRegCustomCalleeSaved</dfn>(<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col3 decl" id="713i" title='i' data-type='size_t' data-ref="713i">i</dfn>) <em>const</em> {</td></tr>
<tr><th id="294">294</th><td>    <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::CustomCallSavedXRegs" title='llvm::AArch64Subtarget::CustomCallSavedXRegs' data-ref="llvm::AArch64Subtarget::CustomCallSavedXRegs">CustomCallSavedXRegs</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj">[<a class="local col3 ref" href="#713i" title='i' data-ref="713i">i</a>]</a>;</td></tr>
<tr><th id="295">295</th><td>  }</td></tr>
<tr><th id="296">296</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget20hasCustomCallingConvEv" title='llvm::AArch64Subtarget::hasCustomCallingConv' data-ref="_ZNK4llvm16AArch64Subtarget20hasCustomCallingConvEv">hasCustomCallingConv</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::CustomCallSavedXRegs" title='llvm::AArch64Subtarget::CustomCallSavedXRegs' data-ref="llvm::AArch64Subtarget::CustomCallSavedXRegs">CustomCallSavedXRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector3anyEv" title='llvm::BitVector::any' data-ref="_ZNK4llvm9BitVector3anyEv">any</a>(); }</td></tr>
<tr><th id="297">297</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget10hasFPARMv8Ev" title='llvm::AArch64Subtarget::hasFPARMv8' data-ref="_ZNK4llvm16AArch64Subtarget10hasFPARMv8Ev">hasFPARMv8</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasFPARMv8" title='llvm::AArch64Subtarget::HasFPARMv8' data-ref="llvm::AArch64Subtarget::HasFPARMv8">HasFPARMv8</a>; }</td></tr>
<tr><th id="298">298</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasNEON" title='llvm::AArch64Subtarget::HasNEON' data-ref="llvm::AArch64Subtarget::HasNEON">HasNEON</a>; }</td></tr>
<tr><th id="299">299</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget9hasCryptoEv" title='llvm::AArch64Subtarget::hasCrypto' data-ref="_ZNK4llvm16AArch64Subtarget9hasCryptoEv">hasCrypto</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasCrypto" title='llvm::AArch64Subtarget::HasCrypto' data-ref="llvm::AArch64Subtarget::HasCrypto">HasCrypto</a>; }</td></tr>
<tr><th id="300">300</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget10hasDotProdEv" title='llvm::AArch64Subtarget::hasDotProd' data-ref="_ZNK4llvm16AArch64Subtarget10hasDotProdEv">hasDotProd</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasDotProd" title='llvm::AArch64Subtarget::HasDotProd' data-ref="llvm::AArch64Subtarget::HasDotProd">HasDotProd</a>; }</td></tr>
<tr><th id="301">301</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget6hasCRCEv" title='llvm::AArch64Subtarget::hasCRC' data-ref="_ZNK4llvm16AArch64Subtarget6hasCRCEv">hasCRC</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasCRC" title='llvm::AArch64Subtarget::HasCRC' data-ref="llvm::AArch64Subtarget::HasCRC">HasCRC</a>; }</td></tr>
<tr><th id="302">302</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget6hasLSEEv" title='llvm::AArch64Subtarget::hasLSE' data-ref="_ZNK4llvm16AArch64Subtarget6hasLSEEv">hasLSE</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasLSE" title='llvm::AArch64Subtarget::HasLSE' data-ref="llvm::AArch64Subtarget::HasLSE">HasLSE</a>; }</td></tr>
<tr><th id="303">303</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget6hasRASEv" title='llvm::AArch64Subtarget::hasRAS' data-ref="_ZNK4llvm16AArch64Subtarget6hasRASEv">hasRAS</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasRAS" title='llvm::AArch64Subtarget::HasRAS' data-ref="llvm::AArch64Subtarget::HasRAS">HasRAS</a>; }</td></tr>
<tr><th id="304">304</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget6hasRDMEv" title='llvm::AArch64Subtarget::hasRDM' data-ref="_ZNK4llvm16AArch64Subtarget6hasRDMEv">hasRDM</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasRDM" title='llvm::AArch64Subtarget::HasRDM' data-ref="llvm::AArch64Subtarget::HasRDM">HasRDM</a>; }</td></tr>
<tr><th id="305">305</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget6hasSM4Ev" title='llvm::AArch64Subtarget::hasSM4' data-ref="_ZNK4llvm16AArch64Subtarget6hasSM4Ev">hasSM4</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasSM4" title='llvm::AArch64Subtarget::HasSM4' data-ref="llvm::AArch64Subtarget::HasSM4">HasSM4</a>; }</td></tr>
<tr><th id="306">306</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget7hasSHA3Ev" title='llvm::AArch64Subtarget::hasSHA3' data-ref="_ZNK4llvm16AArch64Subtarget7hasSHA3Ev">hasSHA3</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasSHA3" title='llvm::AArch64Subtarget::HasSHA3' data-ref="llvm::AArch64Subtarget::HasSHA3">HasSHA3</a>; }</td></tr>
<tr><th id="307">307</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget7hasSHA2Ev" title='llvm::AArch64Subtarget::hasSHA2' data-ref="_ZNK4llvm16AArch64Subtarget7hasSHA2Ev">hasSHA2</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasSHA2" title='llvm::AArch64Subtarget::HasSHA2' data-ref="llvm::AArch64Subtarget::HasSHA2">HasSHA2</a>; }</td></tr>
<tr><th id="308">308</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget6hasAESEv" title='llvm::AArch64Subtarget::hasAES' data-ref="_ZNK4llvm16AArch64Subtarget6hasAESEv">hasAES</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasAES" title='llvm::AArch64Subtarget::HasAES' data-ref="llvm::AArch64Subtarget::HasAES">HasAES</a>; }</td></tr>
<tr><th id="309">309</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget12balanceFPOpsEv" title='llvm::AArch64Subtarget::balanceFPOps' data-ref="_ZNK4llvm16AArch64Subtarget12balanceFPOpsEv">balanceFPOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::BalanceFPOps" title='llvm::AArch64Subtarget::BalanceFPOps' data-ref="llvm::AArch64Subtarget::BalanceFPOps">BalanceFPOps</a>; }</td></tr>
<tr><th id="310">310</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget28predictableSelectIsExpensiveEv" title='llvm::AArch64Subtarget::predictableSelectIsExpensive' data-ref="_ZNK4llvm16AArch64Subtarget28predictableSelectIsExpensiveEv">predictableSelectIsExpensive</dfn>() <em>const</em> {</td></tr>
<tr><th id="311">311</th><td>    <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::PredictableSelectIsExpensive" title='llvm::AArch64Subtarget::PredictableSelectIsExpensive' data-ref="llvm::AArch64Subtarget::PredictableSelectIsExpensive">PredictableSelectIsExpensive</a>;</td></tr>
<tr><th id="312">312</th><td>  }</td></tr>
<tr><th id="313">313</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget28hasCustomCheapAsMoveHandlingEv" title='llvm::AArch64Subtarget::hasCustomCheapAsMoveHandling' data-ref="_ZNK4llvm16AArch64Subtarget28hasCustomCheapAsMoveHandlingEv">hasCustomCheapAsMoveHandling</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::CustomAsCheapAsMove" title='llvm::AArch64Subtarget::CustomAsCheapAsMove' data-ref="llvm::AArch64Subtarget::CustomAsCheapAsMove">CustomAsCheapAsMove</a>; }</td></tr>
<tr><th id="314">314</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget28hasExynosCheapAsMoveHandlingEv" title='llvm::AArch64Subtarget::hasExynosCheapAsMoveHandling' data-ref="_ZNK4llvm16AArch64Subtarget28hasExynosCheapAsMoveHandlingEv">hasExynosCheapAsMoveHandling</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::ExynosAsCheapAsMove" title='llvm::AArch64Subtarget::ExynosAsCheapAsMove' data-ref="llvm::AArch64Subtarget::ExynosAsCheapAsMove">ExynosAsCheapAsMove</a>; }</td></tr>
<tr><th id="315">315</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget24isMisaligned128StoreSlowEv" title='llvm::AArch64Subtarget::isMisaligned128StoreSlow' data-ref="_ZNK4llvm16AArch64Subtarget24isMisaligned128StoreSlowEv">isMisaligned128StoreSlow</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::Misaligned128StoreIsSlow" title='llvm::AArch64Subtarget::Misaligned128StoreIsSlow' data-ref="llvm::AArch64Subtarget::Misaligned128StoreIsSlow">Misaligned128StoreIsSlow</a>; }</td></tr>
<tr><th id="316">316</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget15isPaired128SlowEv" title='llvm::AArch64Subtarget::isPaired128Slow' data-ref="_ZNK4llvm16AArch64Subtarget15isPaired128SlowEv">isPaired128Slow</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::Paired128IsSlow" title='llvm::AArch64Subtarget::Paired128IsSlow' data-ref="llvm::AArch64Subtarget::Paired128IsSlow">Paired128IsSlow</a>; }</td></tr>
<tr><th id="317">317</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget12isSTRQroSlowEv" title='llvm::AArch64Subtarget::isSTRQroSlow' data-ref="_ZNK4llvm16AArch64Subtarget12isSTRQroSlowEv">isSTRQroSlow</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::STRQroIsSlow" title='llvm::AArch64Subtarget::STRQroIsSlow' data-ref="llvm::AArch64Subtarget::STRQroIsSlow">STRQroIsSlow</a>; }</td></tr>
<tr><th id="318">318</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget33useAlternateSExtLoadCVTF32PatternEv" title='llvm::AArch64Subtarget::useAlternateSExtLoadCVTF32Pattern' data-ref="_ZNK4llvm16AArch64Subtarget33useAlternateSExtLoadCVTF32PatternEv">useAlternateSExtLoadCVTF32Pattern</dfn>() <em>const</em> {</td></tr>
<tr><th id="319">319</th><td>    <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::UseAlternateSExtLoadCVTF32Pattern" title='llvm::AArch64Subtarget::UseAlternateSExtLoadCVTF32Pattern' data-ref="llvm::AArch64Subtarget::UseAlternateSExtLoadCVTF32Pattern">UseAlternateSExtLoadCVTF32Pattern</a>;</td></tr>
<tr><th id="320">320</th><td>  }</td></tr>
<tr><th id="321">321</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget22hasArithmeticBccFusionEv" title='llvm::AArch64Subtarget::hasArithmeticBccFusion' data-ref="_ZNK4llvm16AArch64Subtarget22hasArithmeticBccFusionEv">hasArithmeticBccFusion</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasArithmeticBccFusion" title='llvm::AArch64Subtarget::HasArithmeticBccFusion' data-ref="llvm::AArch64Subtarget::HasArithmeticBccFusion">HasArithmeticBccFusion</a>; }</td></tr>
<tr><th id="322">322</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget22hasArithmeticCbzFusionEv" title='llvm::AArch64Subtarget::hasArithmeticCbzFusion' data-ref="_ZNK4llvm16AArch64Subtarget22hasArithmeticCbzFusionEv">hasArithmeticCbzFusion</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasArithmeticCbzFusion" title='llvm::AArch64Subtarget::HasArithmeticCbzFusion' data-ref="llvm::AArch64Subtarget::HasArithmeticCbzFusion">HasArithmeticCbzFusion</a>; }</td></tr>
<tr><th id="323">323</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget14hasFuseAddressEv" title='llvm::AArch64Subtarget::hasFuseAddress' data-ref="_ZNK4llvm16AArch64Subtarget14hasFuseAddressEv">hasFuseAddress</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasFuseAddress" title='llvm::AArch64Subtarget::HasFuseAddress' data-ref="llvm::AArch64Subtarget::HasFuseAddress">HasFuseAddress</a>; }</td></tr>
<tr><th id="324">324</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget10hasFuseAESEv" title='llvm::AArch64Subtarget::hasFuseAES' data-ref="_ZNK4llvm16AArch64Subtarget10hasFuseAESEv">hasFuseAES</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasFuseAES" title='llvm::AArch64Subtarget::HasFuseAES' data-ref="llvm::AArch64Subtarget::HasFuseAES">HasFuseAES</a>; }</td></tr>
<tr><th id="325">325</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget22hasFuseArithmeticLogicEv" title='llvm::AArch64Subtarget::hasFuseArithmeticLogic' data-ref="_ZNK4llvm16AArch64Subtarget22hasFuseArithmeticLogicEv">hasFuseArithmeticLogic</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasFuseArithmeticLogic" title='llvm::AArch64Subtarget::HasFuseArithmeticLogic' data-ref="llvm::AArch64Subtarget::HasFuseArithmeticLogic">HasFuseArithmeticLogic</a>; }</td></tr>
<tr><th id="326">326</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget15hasFuseCCSelectEv" title='llvm::AArch64Subtarget::hasFuseCCSelect' data-ref="_ZNK4llvm16AArch64Subtarget15hasFuseCCSelectEv">hasFuseCCSelect</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasFuseCCSelect" title='llvm::AArch64Subtarget::HasFuseCCSelect' data-ref="llvm::AArch64Subtarget::HasFuseCCSelect">HasFuseCCSelect</a>; }</td></tr>
<tr><th id="327">327</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget16hasFuseCryptoEOREv" title='llvm::AArch64Subtarget::hasFuseCryptoEOR' data-ref="_ZNK4llvm16AArch64Subtarget16hasFuseCryptoEOREv">hasFuseCryptoEOR</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasFuseCryptoEOR" title='llvm::AArch64Subtarget::HasFuseCryptoEOR' data-ref="llvm::AArch64Subtarget::HasFuseCryptoEOR">HasFuseCryptoEOR</a>; }</td></tr>
<tr><th id="328">328</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget15hasFuseLiteralsEv" title='llvm::AArch64Subtarget::hasFuseLiterals' data-ref="_ZNK4llvm16AArch64Subtarget15hasFuseLiteralsEv">hasFuseLiterals</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasFuseLiterals" title='llvm::AArch64Subtarget::HasFuseLiterals' data-ref="llvm::AArch64Subtarget::HasFuseLiterals">HasFuseLiterals</a>; }</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <i class="doc">/// Return true if the CPU supports any kind of instruction fusion.</i></td></tr>
<tr><th id="331">331</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget9hasFusionEv" title='llvm::AArch64Subtarget::hasFusion' data-ref="_ZNK4llvm16AArch64Subtarget9hasFusionEv">hasFusion</dfn>() <em>const</em> {</td></tr>
<tr><th id="332">332</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16AArch64Subtarget22hasArithmeticBccFusionEv" title='llvm::AArch64Subtarget::hasArithmeticBccFusion' data-ref="_ZNK4llvm16AArch64Subtarget22hasArithmeticBccFusionEv">hasArithmeticBccFusion</a>() || <a class="member" href="#_ZNK4llvm16AArch64Subtarget22hasArithmeticCbzFusionEv" title='llvm::AArch64Subtarget::hasArithmeticCbzFusion' data-ref="_ZNK4llvm16AArch64Subtarget22hasArithmeticCbzFusionEv">hasArithmeticCbzFusion</a>() ||</td></tr>
<tr><th id="333">333</th><td>           <a class="member" href="#_ZNK4llvm16AArch64Subtarget10hasFuseAESEv" title='llvm::AArch64Subtarget::hasFuseAES' data-ref="_ZNK4llvm16AArch64Subtarget10hasFuseAESEv">hasFuseAES</a>() || <a class="member" href="#_ZNK4llvm16AArch64Subtarget22hasFuseArithmeticLogicEv" title='llvm::AArch64Subtarget::hasFuseArithmeticLogic' data-ref="_ZNK4llvm16AArch64Subtarget22hasFuseArithmeticLogicEv">hasFuseArithmeticLogic</a>() ||</td></tr>
<tr><th id="334">334</th><td>           <a class="member" href="#_ZNK4llvm16AArch64Subtarget15hasFuseCCSelectEv" title='llvm::AArch64Subtarget::hasFuseCCSelect' data-ref="_ZNK4llvm16AArch64Subtarget15hasFuseCCSelectEv">hasFuseCCSelect</a>() || <a class="member" href="#_ZNK4llvm16AArch64Subtarget15hasFuseLiteralsEv" title='llvm::AArch64Subtarget::hasFuseLiterals' data-ref="_ZNK4llvm16AArch64Subtarget15hasFuseLiteralsEv">hasFuseLiterals</a>();</td></tr>
<tr><th id="335">335</th><td>  }</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget11useEL1ForTPEv" title='llvm::AArch64Subtarget::useEL1ForTP' data-ref="_ZNK4llvm16AArch64Subtarget11useEL1ForTPEv">useEL1ForTP</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::UseEL1ForTP" title='llvm::AArch64Subtarget::UseEL1ForTP' data-ref="llvm::AArch64Subtarget::UseEL1ForTP">UseEL1ForTP</a>; }</td></tr>
<tr><th id="338">338</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget11useEL2ForTPEv" title='llvm::AArch64Subtarget::useEL2ForTP' data-ref="_ZNK4llvm16AArch64Subtarget11useEL2ForTPEv">useEL2ForTP</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::UseEL2ForTP" title='llvm::AArch64Subtarget::UseEL2ForTP' data-ref="llvm::AArch64Subtarget::UseEL2ForTP">UseEL2ForTP</a>; }</td></tr>
<tr><th id="339">339</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget11useEL3ForTPEv" title='llvm::AArch64Subtarget::useEL3ForTP' data-ref="_ZNK4llvm16AArch64Subtarget11useEL3ForTPEv">useEL3ForTP</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::UseEL3ForTP" title='llvm::AArch64Subtarget::UseEL3ForTP' data-ref="llvm::AArch64Subtarget::UseEL3ForTP">UseEL3ForTP</a>; }</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget8useRSqrtEv" title='llvm::AArch64Subtarget::useRSqrt' data-ref="_ZNK4llvm16AArch64Subtarget8useRSqrtEv">useRSqrt</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::UseRSqrt" title='llvm::AArch64Subtarget::UseRSqrt' data-ref="llvm::AArch64Subtarget::UseRSqrt">UseRSqrt</a>; }</td></tr>
<tr><th id="342">342</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget20force32BitJumpTablesEv" title='llvm::AArch64Subtarget::force32BitJumpTables' data-ref="_ZNK4llvm16AArch64Subtarget20force32BitJumpTablesEv">force32BitJumpTables</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::Force32BitJumpTables" title='llvm::AArch64Subtarget::Force32BitJumpTables' data-ref="llvm::AArch64Subtarget::Force32BitJumpTables">Force32BitJumpTables</a>; }</td></tr>
<tr><th id="343">343</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget22getMaxInterleaveFactorEv" title='llvm::AArch64Subtarget::getMaxInterleaveFactor' data-ref="_ZNK4llvm16AArch64Subtarget22getMaxInterleaveFactorEv">getMaxInterleaveFactor</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::MaxInterleaveFactor" title='llvm::AArch64Subtarget::MaxInterleaveFactor' data-ref="llvm::AArch64Subtarget::MaxInterleaveFactor">MaxInterleaveFactor</a>; }</td></tr>
<tr><th id="344">344</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget30getVectorInsertExtractBaseCostEv" title='llvm::AArch64Subtarget::getVectorInsertExtractBaseCost' data-ref="_ZNK4llvm16AArch64Subtarget30getVectorInsertExtractBaseCostEv">getVectorInsertExtractBaseCost</dfn>() <em>const</em> {</td></tr>
<tr><th id="345">345</th><td>    <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::VectorInsertExtractBaseCost" title='llvm::AArch64Subtarget::VectorInsertExtractBaseCost' data-ref="llvm::AArch64Subtarget::VectorInsertExtractBaseCost">VectorInsertExtractBaseCost</a>;</td></tr>
<tr><th id="346">346</th><td>  }</td></tr>
<tr><th id="347">347</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget16getCacheLineSizeEv" title='llvm::AArch64Subtarget::getCacheLineSize' data-ref="_ZNK4llvm16AArch64Subtarget16getCacheLineSizeEv">getCacheLineSize</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::CacheLineSize" title='llvm::AArch64Subtarget::CacheLineSize' data-ref="llvm::AArch64Subtarget::CacheLineSize">CacheLineSize</a>; }</td></tr>
<tr><th id="348">348</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget19getPrefetchDistanceEv" title='llvm::AArch64Subtarget::getPrefetchDistance' data-ref="_ZNK4llvm16AArch64Subtarget19getPrefetchDistanceEv">getPrefetchDistance</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::PrefetchDistance" title='llvm::AArch64Subtarget::PrefetchDistance' data-ref="llvm::AArch64Subtarget::PrefetchDistance">PrefetchDistance</a>; }</td></tr>
<tr><th id="349">349</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget20getMinPrefetchStrideEv" title='llvm::AArch64Subtarget::getMinPrefetchStride' data-ref="_ZNK4llvm16AArch64Subtarget20getMinPrefetchStrideEv">getMinPrefetchStride</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::MinPrefetchStride" title='llvm::AArch64Subtarget::MinPrefetchStride' data-ref="llvm::AArch64Subtarget::MinPrefetchStride">MinPrefetchStride</a>; }</td></tr>
<tr><th id="350">350</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget29getMaxPrefetchIterationsAheadEv" title='llvm::AArch64Subtarget::getMaxPrefetchIterationsAhead' data-ref="_ZNK4llvm16AArch64Subtarget29getMaxPrefetchIterationsAheadEv">getMaxPrefetchIterationsAhead</dfn>() <em>const</em> {</td></tr>
<tr><th id="351">351</th><td>    <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::MaxPrefetchIterationsAhead" title='llvm::AArch64Subtarget::MaxPrefetchIterationsAhead' data-ref="llvm::AArch64Subtarget::MaxPrefetchIterationsAhead">MaxPrefetchIterationsAhead</a>;</td></tr>
<tr><th id="352">352</th><td>  }</td></tr>
<tr><th id="353">353</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget24getPrefFunctionAlignmentEv" title='llvm::AArch64Subtarget::getPrefFunctionAlignment' data-ref="_ZNK4llvm16AArch64Subtarget24getPrefFunctionAlignmentEv">getPrefFunctionAlignment</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::PrefFunctionAlignment" title='llvm::AArch64Subtarget::PrefFunctionAlignment' data-ref="llvm::AArch64Subtarget::PrefFunctionAlignment">PrefFunctionAlignment</a>; }</td></tr>
<tr><th id="354">354</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget20getPrefLoopAlignmentEv" title='llvm::AArch64Subtarget::getPrefLoopAlignment' data-ref="_ZNK4llvm16AArch64Subtarget20getPrefLoopAlignmentEv">getPrefLoopAlignment</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::PrefLoopAlignment" title='llvm::AArch64Subtarget::PrefLoopAlignment' data-ref="llvm::AArch64Subtarget::PrefLoopAlignment">PrefLoopAlignment</a>; }</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget23getMaximumJumpTableSizeEv" title='llvm::AArch64Subtarget::getMaximumJumpTableSize' data-ref="_ZNK4llvm16AArch64Subtarget23getMaximumJumpTableSizeEv">getMaximumJumpTableSize</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::MaxJumpTableSize" title='llvm::AArch64Subtarget::MaxJumpTableSize' data-ref="llvm::AArch64Subtarget::MaxJumpTableSize">MaxJumpTableSize</a>; }</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget19getWideningBaseCostEv" title='llvm::AArch64Subtarget::getWideningBaseCost' data-ref="_ZNK4llvm16AArch64Subtarget19getWideningBaseCostEv">getWideningBaseCost</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::WideningBaseCost" title='llvm::AArch64Subtarget::WideningBaseCost' data-ref="llvm::AArch64Subtarget::WideningBaseCost">WideningBaseCost</a>; }</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <i class="doc">/// CPU has TBI (top byte of addresses is ignored during HW address</i></td></tr>
<tr><th id="361">361</th><td><i class="doc">  /// translation) and OS enables it.</i></td></tr>
<tr><th id="362">362</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64Subtarget29supportsAddressTopByteIgnoredEv" title='llvm::AArch64Subtarget::supportsAddressTopByteIgnored' data-ref="_ZNK4llvm16AArch64Subtarget29supportsAddressTopByteIgnoredEv">supportsAddressTopByteIgnored</dfn>() <em>const</em>;</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget10hasPerfMonEv" title='llvm::AArch64Subtarget::hasPerfMon' data-ref="_ZNK4llvm16AArch64Subtarget10hasPerfMonEv">hasPerfMon</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasPerfMon" title='llvm::AArch64Subtarget::HasPerfMon' data-ref="llvm::AArch64Subtarget::HasPerfMon">HasPerfMon</a>; }</td></tr>
<tr><th id="365">365</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget11hasFullFP16Ev" title='llvm::AArch64Subtarget::hasFullFP16' data-ref="_ZNK4llvm16AArch64Subtarget11hasFullFP16Ev">hasFullFP16</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasFullFP16" title='llvm::AArch64Subtarget::HasFullFP16' data-ref="llvm::AArch64Subtarget::HasFullFP16">HasFullFP16</a>; }</td></tr>
<tr><th id="366">366</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget10hasFP16FMLEv" title='llvm::AArch64Subtarget::hasFP16FML' data-ref="_ZNK4llvm16AArch64Subtarget10hasFP16FMLEv">hasFP16FML</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasFP16FML" title='llvm::AArch64Subtarget::HasFP16FML' data-ref="llvm::AArch64Subtarget::HasFP16FML">HasFP16FML</a>; }</td></tr>
<tr><th id="367">367</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget6hasSPEEv" title='llvm::AArch64Subtarget::hasSPE' data-ref="_ZNK4llvm16AArch64Subtarget6hasSPEEv">hasSPE</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasSPE" title='llvm::AArch64Subtarget::HasSPE' data-ref="llvm::AArch64Subtarget::HasSPE">HasSPE</a>; }</td></tr>
<tr><th id="368">368</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget10hasLSLFastEv" title='llvm::AArch64Subtarget::hasLSLFast' data-ref="_ZNK4llvm16AArch64Subtarget10hasLSLFastEv">hasLSLFast</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasLSLFast" title='llvm::AArch64Subtarget::HasLSLFast' data-ref="llvm::AArch64Subtarget::HasLSLFast">HasLSLFast</a>; }</td></tr>
<tr><th id="369">369</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget6hasSVEEv" title='llvm::AArch64Subtarget::hasSVE' data-ref="_ZNK4llvm16AArch64Subtarget6hasSVEEv">hasSVE</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasSVE" title='llvm::AArch64Subtarget::HasSVE' data-ref="llvm::AArch64Subtarget::HasSVE">HasSVE</a>; }</td></tr>
<tr><th id="370">370</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget7hasSVE2Ev" title='llvm::AArch64Subtarget::hasSVE2' data-ref="_ZNK4llvm16AArch64Subtarget7hasSVE2Ev">hasSVE2</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasSVE2" title='llvm::AArch64Subtarget::HasSVE2' data-ref="llvm::AArch64Subtarget::HasSVE2">HasSVE2</a>; }</td></tr>
<tr><th id="371">371</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget7hasRCPCEv" title='llvm::AArch64Subtarget::hasRCPC' data-ref="_ZNK4llvm16AArch64Subtarget7hasRCPCEv">hasRCPC</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasRCPC" title='llvm::AArch64Subtarget::HasRCPC' data-ref="llvm::AArch64Subtarget::HasRCPC">HasRCPC</a>; }</td></tr>
<tr><th id="372">372</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget16hasAggressiveFMAEv" title='llvm::AArch64Subtarget::hasAggressiveFMA' data-ref="_ZNK4llvm16AArch64Subtarget16hasAggressiveFMAEv">hasAggressiveFMA</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasAggressiveFMA" title='llvm::AArch64Subtarget::HasAggressiveFMA' data-ref="llvm::AArch64Subtarget::HasAggressiveFMA">HasAggressiveFMA</a>; }</td></tr>
<tr><th id="373">373</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget18hasAlternativeNZCVEv" title='llvm::AArch64Subtarget::hasAlternativeNZCV' data-ref="_ZNK4llvm16AArch64Subtarget18hasAlternativeNZCVEv">hasAlternativeNZCV</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasAlternativeNZCV" title='llvm::AArch64Subtarget::HasAlternativeNZCV' data-ref="llvm::AArch64Subtarget::HasAlternativeNZCV">HasAlternativeNZCV</a>; }</td></tr>
<tr><th id="374">374</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget12hasFRInt3264Ev" title='llvm::AArch64Subtarget::hasFRInt3264' data-ref="_ZNK4llvm16AArch64Subtarget12hasFRInt3264Ev">hasFRInt3264</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasFRInt3264" title='llvm::AArch64Subtarget::HasFRInt3264' data-ref="llvm::AArch64Subtarget::HasFRInt3264">HasFRInt3264</a>; }</td></tr>
<tr><th id="375">375</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget15hasSpecRestrictEv" title='llvm::AArch64Subtarget::hasSpecRestrict' data-ref="_ZNK4llvm16AArch64Subtarget15hasSpecRestrictEv">hasSpecRestrict</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasSpecRestrict" title='llvm::AArch64Subtarget::HasSpecRestrict' data-ref="llvm::AArch64Subtarget::HasSpecRestrict">HasSpecRestrict</a>; }</td></tr>
<tr><th id="376">376</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget7hasSSBSEv" title='llvm::AArch64Subtarget::hasSSBS' data-ref="_ZNK4llvm16AArch64Subtarget7hasSSBSEv">hasSSBS</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasSSBS" title='llvm::AArch64Subtarget::HasSSBS' data-ref="llvm::AArch64Subtarget::HasSSBS">HasSSBS</a>; }</td></tr>
<tr><th id="377">377</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget5hasSBEv" title='llvm::AArch64Subtarget::hasSB' data-ref="_ZNK4llvm16AArch64Subtarget5hasSBEv">hasSB</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasSB" title='llvm::AArch64Subtarget::HasSB' data-ref="llvm::AArch64Subtarget::HasSB">HasSB</a>; }</td></tr>
<tr><th id="378">378</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget10hasPredResEv" title='llvm::AArch64Subtarget::hasPredRes' data-ref="_ZNK4llvm16AArch64Subtarget10hasPredResEv">hasPredRes</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasPredRes" title='llvm::AArch64Subtarget::HasPredRes' data-ref="llvm::AArch64Subtarget::HasPredRes">HasPredRes</a>; }</td></tr>
<tr><th id="379">379</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget7hasCCDPEv" title='llvm::AArch64Subtarget::hasCCDP' data-ref="_ZNK4llvm16AArch64Subtarget7hasCCDPEv">hasCCDP</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasCCDP" title='llvm::AArch64Subtarget::HasCCDP' data-ref="llvm::AArch64Subtarget::HasCCDP">HasCCDP</a>; }</td></tr>
<tr><th id="380">380</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget6hasBTIEv" title='llvm::AArch64Subtarget::hasBTI' data-ref="_ZNK4llvm16AArch64Subtarget6hasBTIEv">hasBTI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasBTI" title='llvm::AArch64Subtarget::HasBTI' data-ref="llvm::AArch64Subtarget::HasBTI">HasBTI</a>; }</td></tr>
<tr><th id="381">381</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget10hasRandGenEv" title='llvm::AArch64Subtarget::hasRandGen' data-ref="_ZNK4llvm16AArch64Subtarget10hasRandGenEv">hasRandGen</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasRandGen" title='llvm::AArch64Subtarget::HasRandGen' data-ref="llvm::AArch64Subtarget::HasRandGen">HasRandGen</a>; }</td></tr>
<tr><th id="382">382</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget6hasMTEEv" title='llvm::AArch64Subtarget::hasMTE' data-ref="_ZNK4llvm16AArch64Subtarget6hasMTEEv">hasMTE</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasMTE" title='llvm::AArch64Subtarget::HasMTE' data-ref="llvm::AArch64Subtarget::HasMTE">HasMTE</a>; }</td></tr>
<tr><th id="383">383</th><td>  <i>// Arm SVE2 extensions</i></td></tr>
<tr><th id="384">384</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget10hasSVE2AESEv" title='llvm::AArch64Subtarget::hasSVE2AES' data-ref="_ZNK4llvm16AArch64Subtarget10hasSVE2AESEv">hasSVE2AES</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasSVE2AES" title='llvm::AArch64Subtarget::HasSVE2AES' data-ref="llvm::AArch64Subtarget::HasSVE2AES">HasSVE2AES</a>; }</td></tr>
<tr><th id="385">385</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget10hasSVE2SM4Ev" title='llvm::AArch64Subtarget::hasSVE2SM4' data-ref="_ZNK4llvm16AArch64Subtarget10hasSVE2SM4Ev">hasSVE2SM4</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasSVE2SM4" title='llvm::AArch64Subtarget::HasSVE2SM4' data-ref="llvm::AArch64Subtarget::HasSVE2SM4">HasSVE2SM4</a>; }</td></tr>
<tr><th id="386">386</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget11hasSVE2SHA3Ev" title='llvm::AArch64Subtarget::hasSVE2SHA3' data-ref="_ZNK4llvm16AArch64Subtarget11hasSVE2SHA3Ev">hasSVE2SHA3</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasSVE2SHA3" title='llvm::AArch64Subtarget::HasSVE2SHA3' data-ref="llvm::AArch64Subtarget::HasSVE2SHA3">HasSVE2SHA3</a>; }</td></tr>
<tr><th id="387">387</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget14hasSVE2BitPermEv" title='llvm::AArch64Subtarget::hasSVE2BitPerm' data-ref="_ZNK4llvm16AArch64Subtarget14hasSVE2BitPermEv">hasSVE2BitPerm</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasSVE2BitPerm" title='llvm::AArch64Subtarget::HasSVE2BitPerm' data-ref="llvm::AArch64Subtarget::HasSVE2BitPerm">HasSVE2BitPerm</a>; }</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget14isLittleEndianEv" title='llvm::AArch64Subtarget::isLittleEndian' data-ref="_ZNK4llvm16AArch64Subtarget14isLittleEndianEv">isLittleEndian</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::IsLittle" title='llvm::AArch64Subtarget::IsLittle' data-ref="llvm::AArch64Subtarget::IsLittle">IsLittle</a>; }</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" title='llvm::AArch64Subtarget::isTargetDarwin' data-ref="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv">isTargetDarwin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::TargetTriple" title='llvm::AArch64Subtarget::TargetTriple' data-ref="llvm::AArch64Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple10isOSDarwinEv" title='llvm::Triple::isOSDarwin' data-ref="_ZNK4llvm6Triple10isOSDarwinEv">isOSDarwin</a>(); }</td></tr>
<tr><th id="392">392</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget11isTargetIOSEv" title='llvm::AArch64Subtarget::isTargetIOS' data-ref="_ZNK4llvm16AArch64Subtarget11isTargetIOSEv">isTargetIOS</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::TargetTriple" title='llvm::AArch64Subtarget::TargetTriple' data-ref="llvm::AArch64Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple5isiOSEv" title='llvm::Triple::isiOS' data-ref="_ZNK4llvm6Triple5isiOSEv">isiOS</a>(); }</td></tr>
<tr><th id="393">393</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget13isTargetLinuxEv" title='llvm::AArch64Subtarget::isTargetLinux' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetLinuxEv">isTargetLinux</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::TargetTriple" title='llvm::AArch64Subtarget::TargetTriple' data-ref="llvm::AArch64Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple9isOSLinuxEv" title='llvm::Triple::isOSLinux' data-ref="_ZNK4llvm6Triple9isOSLinuxEv">isOSLinux</a>(); }</td></tr>
<tr><th id="394">394</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget15isTargetWindowsEv" title='llvm::AArch64Subtarget::isTargetWindows' data-ref="_ZNK4llvm16AArch64Subtarget15isTargetWindowsEv">isTargetWindows</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::TargetTriple" title='llvm::AArch64Subtarget::TargetTriple' data-ref="llvm::AArch64Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSWindowsEv" title='llvm::Triple::isOSWindows' data-ref="_ZNK4llvm6Triple11isOSWindowsEv">isOSWindows</a>(); }</td></tr>
<tr><th id="395">395</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget15isTargetAndroidEv" title='llvm::AArch64Subtarget::isTargetAndroid' data-ref="_ZNK4llvm16AArch64Subtarget15isTargetAndroidEv">isTargetAndroid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::TargetTriple" title='llvm::AArch64Subtarget::TargetTriple' data-ref="llvm::AArch64Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple9isAndroidEv" title='llvm::Triple::isAndroid' data-ref="_ZNK4llvm6Triple9isAndroidEv">isAndroid</a>(); }</td></tr>
<tr><th id="396">396</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget15isTargetFuchsiaEv" title='llvm::AArch64Subtarget::isTargetFuchsia' data-ref="_ZNK4llvm16AArch64Subtarget15isTargetFuchsiaEv">isTargetFuchsia</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::TargetTriple" title='llvm::AArch64Subtarget::TargetTriple' data-ref="llvm::AArch64Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSFuchsiaEv" title='llvm::Triple::isOSFuchsia' data-ref="_ZNK4llvm6Triple11isOSFuchsiaEv">isOSFuchsia</a>(); }</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget12isTargetCOFFEv" title='llvm::AArch64Subtarget::isTargetCOFF' data-ref="_ZNK4llvm16AArch64Subtarget12isTargetCOFFEv">isTargetCOFF</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::TargetTriple" title='llvm::AArch64Subtarget::TargetTriple' data-ref="llvm::AArch64Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple17isOSBinFormatCOFFEv" title='llvm::Triple::isOSBinFormatCOFF' data-ref="_ZNK4llvm6Triple17isOSBinFormatCOFFEv">isOSBinFormatCOFF</a>(); }</td></tr>
<tr><th id="399">399</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget11isTargetELFEv" title='llvm::AArch64Subtarget::isTargetELF' data-ref="_ZNK4llvm16AArch64Subtarget11isTargetELFEv">isTargetELF</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::TargetTriple" title='llvm::AArch64Subtarget::TargetTriple' data-ref="llvm::AArch64Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple16isOSBinFormatELFEv" title='llvm::Triple::isOSBinFormatELF' data-ref="_ZNK4llvm6Triple16isOSBinFormatELFEv">isOSBinFormatELF</a>(); }</td></tr>
<tr><th id="400">400</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv" title='llvm::AArch64Subtarget::isTargetMachO' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv">isTargetMachO</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::TargetTriple" title='llvm::AArch64Subtarget::TargetTriple' data-ref="llvm::AArch64Subtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple18isOSBinFormatMachOEv" title='llvm::Triple::isOSBinFormatMachO' data-ref="_ZNK4llvm6Triple18isOSBinFormatMachOEv">isOSBinFormatMachO</a>(); }</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget5useAAEv" title='llvm::AArch64Subtarget::useAA' data-ref="_ZNK4llvm16AArch64Subtarget5useAAEv">useAA</dfn>() <em>const</em> override { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::UseAA" title='llvm::AArch64Subtarget::UseAA' data-ref="llvm::AArch64Subtarget::UseAA">UseAA</a>; }</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget5hasVHEv" title='llvm::AArch64Subtarget::hasVH' data-ref="_ZNK4llvm16AArch64Subtarget5hasVHEv">hasVH</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasVH" title='llvm::AArch64Subtarget::HasVH' data-ref="llvm::AArch64Subtarget::HasVH">HasVH</a>; }</td></tr>
<tr><th id="405">405</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget6hasPANEv" title='llvm::AArch64Subtarget::hasPAN' data-ref="_ZNK4llvm16AArch64Subtarget6hasPANEv">hasPAN</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasPAN" title='llvm::AArch64Subtarget::HasPAN' data-ref="llvm::AArch64Subtarget::HasPAN">HasPAN</a>; }</td></tr>
<tr><th id="406">406</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget6hasLOREv" title='llvm::AArch64Subtarget::hasLOR' data-ref="_ZNK4llvm16AArch64Subtarget6hasLOREv">hasLOR</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasLOR" title='llvm::AArch64Subtarget::HasLOR' data-ref="llvm::AArch64Subtarget::HasLOR">HasLOR</a>; }</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget8hasPsUAOEv" title='llvm::AArch64Subtarget::hasPsUAO' data-ref="_ZNK4llvm16AArch64Subtarget8hasPsUAOEv">hasPsUAO</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasPsUAO" title='llvm::AArch64Subtarget::HasPsUAO' data-ref="llvm::AArch64Subtarget::HasPsUAO">HasPsUAO</a>; }</td></tr>
<tr><th id="409">409</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget10hasPAN_RWVEv" title='llvm::AArch64Subtarget::hasPAN_RWV' data-ref="_ZNK4llvm16AArch64Subtarget10hasPAN_RWVEv">hasPAN_RWV</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasPAN_RWV" title='llvm::AArch64Subtarget::HasPAN_RWV' data-ref="llvm::AArch64Subtarget::HasPAN_RWV">HasPAN_RWV</a>; }</td></tr>
<tr><th id="410">410</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget7hasCCPPEv" title='llvm::AArch64Subtarget::hasCCPP' data-ref="_ZNK4llvm16AArch64Subtarget7hasCCPPEv">hasCCPP</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasCCPP" title='llvm::AArch64Subtarget::HasCCPP' data-ref="llvm::AArch64Subtarget::HasCCPP">HasCCPP</a>; }</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget5hasPAEv" title='llvm::AArch64Subtarget::hasPA' data-ref="_ZNK4llvm16AArch64Subtarget5hasPAEv">hasPA</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasPA" title='llvm::AArch64Subtarget::HasPA' data-ref="llvm::AArch64Subtarget::HasPA">HasPA</a>; }</td></tr>
<tr><th id="413">413</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget5hasJSEv" title='llvm::AArch64Subtarget::hasJS' data-ref="_ZNK4llvm16AArch64Subtarget5hasJSEv">hasJS</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasJS" title='llvm::AArch64Subtarget::HasJS' data-ref="llvm::AArch64Subtarget::HasJS">HasJS</a>; }</td></tr>
<tr><th id="414">414</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget8hasCCIDXEv" title='llvm::AArch64Subtarget::hasCCIDX' data-ref="_ZNK4llvm16AArch64Subtarget8hasCCIDXEv">hasCCIDX</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasCCIDX" title='llvm::AArch64Subtarget::HasCCIDX' data-ref="llvm::AArch64Subtarget::HasCCIDX">HasCCIDX</a>; }</td></tr>
<tr><th id="415">415</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget12hasComplxNumEv" title='llvm::AArch64Subtarget::hasComplxNum' data-ref="_ZNK4llvm16AArch64Subtarget12hasComplxNumEv">hasComplxNum</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasComplxNum" title='llvm::AArch64Subtarget::HasComplxNum' data-ref="llvm::AArch64Subtarget::HasComplxNum">HasComplxNum</a>; }</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget5hasNVEv" title='llvm::AArch64Subtarget::hasNV' data-ref="_ZNK4llvm16AArch64Subtarget5hasNVEv">hasNV</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasNV" title='llvm::AArch64Subtarget::HasNV' data-ref="llvm::AArch64Subtarget::HasNV">HasNV</a>; }</td></tr>
<tr><th id="418">418</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget10hasRASv8_4Ev" title='llvm::AArch64Subtarget::hasRASv8_4' data-ref="_ZNK4llvm16AArch64Subtarget10hasRASv8_4Ev">hasRASv8_4</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasRASv8_4" title='llvm::AArch64Subtarget::HasRASv8_4' data-ref="llvm::AArch64Subtarget::HasRASv8_4">HasRASv8_4</a>; }</td></tr>
<tr><th id="419">419</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget7hasMPAMEv" title='llvm::AArch64Subtarget::hasMPAM' data-ref="_ZNK4llvm16AArch64Subtarget7hasMPAMEv">hasMPAM</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasMPAM" title='llvm::AArch64Subtarget::HasMPAM' data-ref="llvm::AArch64Subtarget::HasMPAM">HasMPAM</a>; }</td></tr>
<tr><th id="420">420</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget6hasDITEv" title='llvm::AArch64Subtarget::hasDIT' data-ref="_ZNK4llvm16AArch64Subtarget6hasDITEv">hasDIT</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasDIT" title='llvm::AArch64Subtarget::HasDIT' data-ref="llvm::AArch64Subtarget::HasDIT">HasDIT</a>; }</td></tr>
<tr><th id="421">421</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget12hasTRACEV8_4Ev" title='llvm::AArch64Subtarget::hasTRACEV8_4' data-ref="_ZNK4llvm16AArch64Subtarget12hasTRACEV8_4Ev">hasTRACEV8_4</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasTRACEV8_4" title='llvm::AArch64Subtarget::HasTRACEV8_4' data-ref="llvm::AArch64Subtarget::HasTRACEV8_4">HasTRACEV8_4</a>; }</td></tr>
<tr><th id="422">422</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget5hasAMEv" title='llvm::AArch64Subtarget::hasAM' data-ref="_ZNK4llvm16AArch64Subtarget5hasAMEv">hasAM</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasAM" title='llvm::AArch64Subtarget::HasAM' data-ref="llvm::AArch64Subtarget::HasAM">HasAM</a>; }</td></tr>
<tr><th id="423">423</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget7hasSEL2Ev" title='llvm::AArch64Subtarget::hasSEL2' data-ref="_ZNK4llvm16AArch64Subtarget7hasSEL2Ev">hasSEL2</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasSEL2" title='llvm::AArch64Subtarget::HasSEL2' data-ref="llvm::AArch64Subtarget::HasSEL2">HasSEL2</a>; }</td></tr>
<tr><th id="424">424</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget10hasTLB_RMIEv" title='llvm::AArch64Subtarget::hasTLB_RMI' data-ref="_ZNK4llvm16AArch64Subtarget10hasTLB_RMIEv">hasTLB_RMI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasTLB_RMI" title='llvm::AArch64Subtarget::HasTLB_RMI' data-ref="llvm::AArch64Subtarget::HasTLB_RMI">HasTLB_RMI</a>; }</td></tr>
<tr><th id="425">425</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget6hasFMIEv" title='llvm::AArch64Subtarget::hasFMI' data-ref="_ZNK4llvm16AArch64Subtarget6hasFMIEv">hasFMI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasFMI" title='llvm::AArch64Subtarget::HasFMI' data-ref="llvm::AArch64Subtarget::HasFMI">HasFMI</a>; }</td></tr>
<tr><th id="426">426</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget12hasRCPC_IMMOEv" title='llvm::AArch64Subtarget::hasRCPC_IMMO' data-ref="_ZNK4llvm16AArch64Subtarget12hasRCPC_IMMOEv">hasRCPC_IMMO</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64Subtarget::HasRCPC_IMMO" title='llvm::AArch64Subtarget::HasRCPC_IMMO' data-ref="llvm::AArch64Subtarget::HasRCPC_IMMO">HasRCPC_IMMO</a>; }</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget18useSmallAddressingEv" title='llvm::AArch64Subtarget::useSmallAddressing' data-ref="_ZNK4llvm16AArch64Subtarget18useSmallAddressingEv">useSmallAddressing</dfn>() <em>const</em> {</td></tr>
<tr><th id="429">429</th><td>    <b>switch</b> (<a class="member" href="#llvm::AArch64Subtarget::TLInfo" title='llvm::AArch64Subtarget::TLInfo' data-ref="llvm::AArch64Subtarget::TLInfo">TLInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase16getTargetMachineEv" title='llvm::TargetLoweringBase::getTargetMachine' data-ref="_ZNK4llvm18TargetLoweringBase16getTargetMachineEv">getTargetMachine</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>()) {</td></tr>
<tr><th id="430">430</th><td>      <b>case</b> <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Kernel" title='llvm::CodeModel::Model::Kernel' data-ref="llvm::CodeModel::Model::Kernel">Kernel</a>:</td></tr>
<tr><th id="431">431</th><td>        <i>// Kernel is currently allowed only for Fuchsia targets,</i></td></tr>
<tr><th id="432">432</th><td><i>        // where it is the same as Small for almost all purposes.</i></td></tr>
<tr><th id="433">433</th><td>      <b>case</b> <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a>:</td></tr>
<tr><th id="434">434</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="435">435</th><td>      <b>default</b>:</td></tr>
<tr><th id="436">436</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="437">437</th><td>    }</td></tr>
<tr><th id="438">438</th><td>  }</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>  <i class="doc">/// ParseSubtargetFeatures - Parses features string setting specified</i></td></tr>
<tr><th id="441">441</th><td><i class="doc">  /// subtarget options.  Definition of function is auto generated by tblgen.</i></td></tr>
<tr><th id="442">442</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16AArch64Subtarget22ParseSubtargetFeaturesENS_9StringRefES1_" title='llvm::AArch64Subtarget::ParseSubtargetFeatures' data-ref="_ZN4llvm16AArch64Subtarget22ParseSubtargetFeaturesENS_9StringRefES1_">ParseSubtargetFeatures</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="714CPU" title='CPU' data-type='llvm::StringRef' data-ref="714CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="715FS" title='FS' data-type='llvm::StringRef' data-ref="715FS">FS</dfn>);</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <i class="doc">/// ClassifyGlobalReference - Find the target operand flags that describe</i></td></tr>
<tr><th id="445">445</th><td><i class="doc">  /// how a global value should be referenced for the current subtarget.</i></td></tr>
<tr><th id="446">446</th><td>  <em>unsigned</em> <em>char</em> <dfn class="decl" id="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" title='llvm::AArch64Subtarget::ClassifyGlobalReference' data-ref="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE">ClassifyGlobalReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col6 decl" id="716GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="716GV">GV</dfn>,</td></tr>
<tr><th id="447">447</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col7 decl" id="717TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="717TM">TM</dfn>) <em>const</em>;</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <em>unsigned</em> <em>char</em> <dfn class="decl" id="_ZNK4llvm16AArch64Subtarget31classifyGlobalFunctionReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" title='llvm::AArch64Subtarget::classifyGlobalFunctionReference' data-ref="_ZNK4llvm16AArch64Subtarget31classifyGlobalFunctionReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE">classifyGlobalFunctionReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col8 decl" id="718GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="718GV">GV</dfn>,</td></tr>
<tr><th id="450">450</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col9 decl" id="719TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="719TM">TM</dfn>) <em>const</em>;</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16AArch64Subtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj" title='llvm::AArch64Subtarget::overrideSchedPolicy' data-ref="_ZNK4llvm16AArch64Subtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj">overrideSchedPolicy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::MachineSchedPolicy" title='llvm::MachineSchedPolicy' data-ref="llvm::MachineSchedPolicy">MachineSchedPolicy</a> &amp;<dfn class="local col0 decl" id="720Policy" title='Policy' data-type='llvm::MachineSchedPolicy &amp;' data-ref="720Policy">Policy</dfn>,</td></tr>
<tr><th id="453">453</th><td>                           <em>unsigned</em> <dfn class="local col1 decl" id="721NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="721NumRegionInstrs">NumRegionInstrs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64Subtarget23enableEarlyIfConversionEv" title='llvm::AArch64Subtarget::enableEarlyIfConversion' data-ref="_ZNK4llvm16AArch64Subtarget23enableEarlyIfConversionEv">enableEarlyIfConversion</dfn>() <em>const</em> override;</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  std::unique_ptr&lt;PBQPRAConstraint&gt; <dfn class="decl" id="_ZNK4llvm16AArch64Subtarget24getCustomPBQPConstraintsEv" title='llvm::AArch64Subtarget::getCustomPBQPConstraints' data-ref="_ZNK4llvm16AArch64Subtarget24getCustomPBQPConstraintsEv">getCustomPBQPConstraints</dfn>() <em>const</em> override;</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64Subtarget18isCallingConvWin64Ej" title='llvm::AArch64Subtarget::isCallingConvWin64' data-ref="_ZNK4llvm16AArch64Subtarget18isCallingConvWin64Ej">isCallingConvWin64</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="722CC" title='CC' data-type='CallingConv::ID' data-ref="722CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="460">460</th><td>    <b>switch</b> (<a class="local col2 ref" href="#722CC" title='CC' data-ref="722CC">CC</a>) {</td></tr>
<tr><th id="461">461</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::C" title='llvm::CallingConv::C' data-ref="llvm::CallingConv::C">C</a>:</td></tr>
<tr><th id="462">462</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Fast" title='llvm::CallingConv::Fast' data-ref="llvm::CallingConv::Fast">Fast</a>:</td></tr>
<tr><th id="463">463</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Swift" title='llvm::CallingConv::Swift' data-ref="llvm::CallingConv::Swift">Swift</a>:</td></tr>
<tr><th id="464">464</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm16AArch64Subtarget15isTargetWindowsEv" title='llvm::AArch64Subtarget::isTargetWindows' data-ref="_ZNK4llvm16AArch64Subtarget15isTargetWindowsEv">isTargetWindows</a>();</td></tr>
<tr><th id="465">465</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Win64" title='llvm::CallingConv::Win64' data-ref="llvm::CallingConv::Win64">Win64</a>:</td></tr>
<tr><th id="466">466</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="467">467</th><td>    <b>default</b>:</td></tr>
<tr><th id="468">468</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="469">469</th><td>    }</td></tr>
<tr><th id="470">470</th><td>  }</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16AArch64Subtarget13mirFileLoadedERNS_15MachineFunctionE" title='llvm::AArch64Subtarget::mirFileLoaded' data-ref="_ZNK4llvm16AArch64Subtarget13mirFileLoadedERNS_15MachineFunctionE">mirFileLoaded</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="723MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="723MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="473">473</th><td>};</td></tr>
<tr><th id="474">474</th><td>} <i>// End llvm namespace</i></td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="477">477</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AArch64A57FPLoadBalancing.cpp.html'>llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
