

================================================================
== Vivado HLS Report for 'Linear_layer_ds1'
================================================================
* Date:           Thu Aug 31 04:11:05 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.552 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  170238052|  170238052| 1.702 sec | 1.702 sec |  170238052|  170238052|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                 |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      36888|      36888|      3074|          -|          -|    12|    no    |
        | + Loop 1.1      |       3072|       3072|         1|          -|          -|  3072|    no    |
        |- Loop 2         |      36888|      36888|      3074|          -|          -|    12|    no    |
        | + Loop 2.1      |       3072|       3072|         1|          -|          -|  3072|    no    |
        |- l_gemm_i15     |  169943064|  169943064|  14161922|          -|          -|    12|    no    |
        | + l_j14         |   14161920|   14161920|      4610|          -|          -|  3072|    no    |
        |  ++ l_S_k_0_k4  |       4608|       4608|         6|          -|          -|   768|    no    |
        |- l_bias_i16     |     221208|     221208|     18434|          -|          -|    12|    no    |
        | + l_j15         |      18432|      18432|         6|          -|          -|  3072|    no    |
        +-----------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 6 
5 --> 5 4 
6 --> 7 14 
7 --> 8 6 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 
14 --> 15 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%outp1_V = alloca [36864 x i24], align 4" [kernel.cpp:310]   --->   Operation 21 'alloca' 'outp1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader464" [kernel.cpp:311]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%v182_0 = phi i4 [ 0, %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %v182, %.preheader464.loopexit ]"   --->   Operation 23 'phi' 'v182_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.30ns)   --->   "%icmp_ln311 = icmp eq i4 %v182_0, -4" [kernel.cpp:311]   --->   Operation 24 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%v182 = add i4 %v182_0, 1" [kernel.cpp:311]   --->   Operation 26 'add' 'v182' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln311, label %.preheader462.preheader, label %.preheader463.preheader" [kernel.cpp:311]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_43 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %v182_0, i12 0)" [kernel.cpp:313]   --->   Operation 28 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i16 %tmp_43 to i17" [kernel.cpp:313]   --->   Operation 29 'zext' 'zext_ln203' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_44 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v182_0, i10 0)" [kernel.cpp:313]   --->   Operation 30 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i14 %tmp_44 to i17" [kernel.cpp:313]   --->   Operation 31 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.07ns)   --->   "%sub_ln203 = sub i17 %zext_ln203, %zext_ln203_9" [kernel.cpp:313]   --->   Operation 32 'sub' 'sub_ln203' <Predicate = (!icmp_ln311)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader463" [kernel.cpp:312]   --->   Operation 33 'br' <Predicate = (!icmp_ln311)> <Delay = 1.76>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %.preheader462" [kernel.cpp:316]   --->   Operation 34 'br' <Predicate = (icmp_ln311)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.36>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%v183_0 = phi i12 [ %v183, %0 ], [ 0, %.preheader463.preheader ]"   --->   Operation 35 'phi' 'v183_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.99ns)   --->   "%icmp_ln312 = icmp eq i12 %v183_0, -1024" [kernel.cpp:312]   --->   Operation 36 'icmp' 'icmp_ln312' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_399 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 37 'speclooptripcount' 'empty_399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.54ns)   --->   "%v183 = add i12 %v183_0, 1" [kernel.cpp:312]   --->   Operation 38 'add' 'v183' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln312, label %.preheader464.loopexit, label %0" [kernel.cpp:312]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i12 %v183_0 to i17" [kernel.cpp:313]   --->   Operation 40 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.10ns)   --->   "%add_ln203 = add i17 %sub_ln203, %zext_ln203_10" [kernel.cpp:313]   --->   Operation 41 'add' 'add_ln203' <Predicate = (!icmp_ln312)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i17 %add_ln203 to i64" [kernel.cpp:313]   --->   Operation 42 'sext' 'sext_ln203' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%outp1_V_addr = getelementptr [36864 x i24]* %outp1_V, i64 0, i64 %sext_ln203" [kernel.cpp:313]   --->   Operation 43 'getelementptr' 'outp1_V_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "store i24 0, i24* %outp1_V_addr, align 4" [kernel.cpp:313]   --->   Operation 44 'store' <Predicate = (!icmp_ln312)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader463" [kernel.cpp:312]   --->   Operation 45 'br' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader464"   --->   Operation 46 'br' <Predicate = (icmp_ln312)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.07>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%v184_0 = phi i4 [ %v184, %.preheader462.loopexit ], [ 0, %.preheader462.preheader ]"   --->   Operation 47 'phi' 'v184_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.30ns)   --->   "%icmp_ln316 = icmp eq i4 %v184_0, -4" [kernel.cpp:316]   --->   Operation 48 'icmp' 'icmp_ln316' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_400 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 49 'speclooptripcount' 'empty_400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.73ns)   --->   "%v184 = add i4 %v184_0, 1" [kernel.cpp:316]   --->   Operation 50 'add' 'v184' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln316, label %.preheader460.preheader, label %.preheader461.preheader" [kernel.cpp:316]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_45 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %v184_0, i12 0)" [kernel.cpp:318]   --->   Operation 52 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i16 %tmp_45 to i17" [kernel.cpp:318]   --->   Operation 53 'zext' 'zext_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_46 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v184_0, i10 0)" [kernel.cpp:318]   --->   Operation 54 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln318_1 = zext i14 %tmp_46 to i17" [kernel.cpp:318]   --->   Operation 55 'zext' 'zext_ln318_1' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.07ns)   --->   "%sub_ln318 = sub i17 %zext_ln318, %zext_ln318_1" [kernel.cpp:318]   --->   Operation 56 'sub' 'sub_ln318' <Predicate = (!icmp_ln316)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader461" [kernel.cpp:317]   --->   Operation 57 'br' <Predicate = (!icmp_ln316)> <Delay = 1.76>
ST_4 : Operation 58 [1/1] (1.76ns)   --->   "br label %.preheader460" [kernel.cpp:321]   --->   Operation 58 'br' <Predicate = (icmp_ln316)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 5.36>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%v185_0 = phi i12 [ %v185, %1 ], [ 0, %.preheader461.preheader ]"   --->   Operation 59 'phi' 'v185_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.99ns)   --->   "%icmp_ln317 = icmp eq i12 %v185_0, -1024" [kernel.cpp:317]   --->   Operation 60 'icmp' 'icmp_ln317' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_401 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 61 'speclooptripcount' 'empty_401' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.54ns)   --->   "%v185 = add i12 %v185_0, 1" [kernel.cpp:317]   --->   Operation 62 'add' 'v185' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %.preheader462.loopexit, label %1" [kernel.cpp:317]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln318_2 = zext i12 %v185_0 to i17" [kernel.cpp:318]   --->   Operation 64 'zext' 'zext_ln318_2' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (2.10ns)   --->   "%add_ln318 = add i17 %sub_ln318, %zext_ln318_2" [kernel.cpp:318]   --->   Operation 65 'add' 'add_ln318' <Predicate = (!icmp_ln317)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln318 = sext i17 %add_ln318 to i64" [kernel.cpp:318]   --->   Operation 66 'sext' 'sext_ln318' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%v179_addr = getelementptr [36864 x float]* %v179, i64 0, i64 %sext_ln318" [kernel.cpp:318]   --->   Operation 67 'getelementptr' 'v179_addr' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v179_addr, align 4" [kernel.cpp:318]   --->   Operation 68 'store' <Predicate = (!icmp_ln317)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader461" [kernel.cpp:317]   --->   Operation 69 'br' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader462"   --->   Operation 70 'br' <Predicate = (icmp_ln317)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.07>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%i15_0 = phi i4 [ %i15, %l_gemm_i15_end ], [ 0, %.preheader460.preheader ]"   --->   Operation 71 'phi' 'i15_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.30ns)   --->   "%icmp_ln321 = icmp eq i4 %i15_0, -4" [kernel.cpp:321]   --->   Operation 72 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_402 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 73 'speclooptripcount' 'empty_402' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.73ns)   --->   "%i15 = add i4 %i15_0, 1" [kernel.cpp:321]   --->   Operation 74 'add' 'i15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321, label %.preheader.preheader, label %l_gemm_i15_begin" [kernel.cpp:321]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str34) nounwind" [kernel.cpp:321]   --->   Operation 76 'specloopname' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str34)" [kernel.cpp:321]   --->   Operation 77 'specregionbegin' 'tmp' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_47 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i15_0, i10 0)" [kernel.cpp:324]   --->   Operation 78 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i14 %tmp_47 to i17" [kernel.cpp:324]   --->   Operation 79 'zext' 'zext_ln324' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln324_1 = zext i14 %tmp_47 to i15" [kernel.cpp:324]   --->   Operation 80 'zext' 'zext_ln324_1' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_48 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i15_0, i8 0)" [kernel.cpp:324]   --->   Operation 81 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln324_2 = zext i12 %tmp_48 to i15" [kernel.cpp:324]   --->   Operation 82 'zext' 'zext_ln324_2' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.81ns)   --->   "%sub_ln324 = sub i15 %zext_ln324_1, %zext_ln324_2" [kernel.cpp:324]   --->   Operation 83 'sub' 'sub_ln324' <Predicate = (!icmp_ln321)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_49 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i15_0, i12 0)" [kernel.cpp:329]   --->   Operation 84 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i16 %tmp_49 to i17" [kernel.cpp:329]   --->   Operation 85 'zext' 'zext_ln329' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (2.07ns)   --->   "%sub_ln329 = sub i17 %zext_ln329, %zext_ln324" [kernel.cpp:329]   --->   Operation 86 'sub' 'sub_ln329' <Predicate = (!icmp_ln321)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:322]   --->   Operation 87 'br' <Predicate = (!icmp_ln321)> <Delay = 1.76>
ST_6 : Operation 88 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:336]   --->   Operation 88 'br' <Predicate = (icmp_ln321)> <Delay = 1.76>

State 7 <SV = 4> <Delay = 2.25>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%j14_0 = phi i12 [ 0, %l_gemm_i15_begin ], [ %j14, %l_j14_end ]"   --->   Operation 89 'phi' 'j14_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.99ns)   --->   "%icmp_ln322 = icmp eq i12 %j14_0, -1024" [kernel.cpp:322]   --->   Operation 90 'icmp' 'icmp_ln322' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%empty_403 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 91 'speclooptripcount' 'empty_403' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.54ns)   --->   "%j14 = add i12 %j14_0, 1" [kernel.cpp:322]   --->   Operation 92 'add' 'j14' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln322, label %l_gemm_i15_end, label %l_j14_begin" [kernel.cpp:322]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str35) nounwind" [kernel.cpp:322]   --->   Operation 94 'specloopname' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str35)" [kernel.cpp:322]   --->   Operation 95 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln325 = zext i12 %j14_0 to i17" [kernel.cpp:325]   --->   Operation 96 'zext' 'zext_ln325' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_52 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %j14_0, i10 0)" [kernel.cpp:325]   --->   Operation 97 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln325_1 = zext i22 %tmp_52 to i23" [kernel.cpp:325]   --->   Operation 98 'zext' 'zext_ln325_1' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_53 = call i20 @_ssdm_op_BitConcatenate.i20.i12.i8(i12 %j14_0, i8 0)" [kernel.cpp:325]   --->   Operation 99 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln325_2 = zext i20 %tmp_53 to i23" [kernel.cpp:325]   --->   Operation 100 'zext' 'zext_ln325_2' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (2.25ns)   --->   "%sub_ln325 = sub i23 %zext_ln325_1, %zext_ln325_2" [kernel.cpp:325]   --->   Operation 101 'sub' 'sub_ln325' <Predicate = (!icmp_ln322)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (2.10ns)   --->   "%add_ln329 = add i17 %sub_ln329, %zext_ln325" [kernel.cpp:329]   --->   Operation 102 'add' 'add_ln329' <Predicate = (!icmp_ln322)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i17 %add_ln329 to i64" [kernel.cpp:329]   --->   Operation 103 'sext' 'sext_ln329' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%outp1_V_addr_1 = getelementptr [36864 x i24]* %outp1_V, i64 0, i64 %sext_ln329" [kernel.cpp:329]   --->   Operation 104 'getelementptr' 'outp1_V_addr_1' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:323]   --->   Operation 105 'br' <Predicate = (!icmp_ln322)> <Delay = 1.76>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%empty_406 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str34, i32 %tmp)" [kernel.cpp:335]   --->   Operation 106 'specregionend' 'empty_406' <Predicate = (icmp_ln322)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader460" [kernel.cpp:321]   --->   Operation 107 'br' <Predicate = (icmp_ln322)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 5.53>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%k4_0 = phi i10 [ 0, %l_j14_begin ], [ %k4, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97 ]"   --->   Operation 108 'phi' 'k4_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.77ns)   --->   "%icmp_ln323 = icmp eq i10 %k4_0, -256" [kernel.cpp:323]   --->   Operation 109 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%empty_404 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 110 'speclooptripcount' 'empty_404' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.73ns)   --->   "%k4 = add i10 %k4_0, 1" [kernel.cpp:323]   --->   Operation 111 'add' 'k4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %icmp_ln323, label %l_j14_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit97" [kernel.cpp:323]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln324_3 = zext i10 %k4_0 to i23" [kernel.cpp:324]   --->   Operation 113 'zext' 'zext_ln324_3' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln324_4 = zext i10 %k4_0 to i15" [kernel.cpp:324]   --->   Operation 114 'zext' 'zext_ln324_4' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.94ns)   --->   "%add_ln324 = add i15 %zext_ln324_4, %sub_ln324" [kernel.cpp:324]   --->   Operation 115 'add' 'add_ln324' <Predicate = (!icmp_ln323)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (2.28ns)   --->   "%add_ln325 = add i23 %zext_ln324_3, %sub_ln325" [kernel.cpp:325]   --->   Operation 116 'add' 'add_ln325' <Predicate = (!icmp_ln323)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln325 = sext i23 %add_ln325 to i64" [kernel.cpp:325]   --->   Operation 117 'sext' 'sext_ln325' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%v177_V_addr = getelementptr [2359296 x i24]* %v177_V, i64 0, i64 %sext_ln325" [kernel.cpp:325]   --->   Operation 118 'getelementptr' 'v177_V_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 119 [4/4] (3.25ns)   --->   "%v190_V = load i24* %v177_V_addr, align 4" [kernel.cpp:325]   --->   Operation 119 'load' 'v190_V' <Predicate = (!icmp_ln323)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%empty_405 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str35, i32 %tmp_1)" [kernel.cpp:334]   --->   Operation 120 'specregionend' 'empty_405' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:322]   --->   Operation 121 'br' <Predicate = (icmp_ln323)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 122 [3/4] (3.25ns)   --->   "%v190_V = load i24* %v177_V_addr, align 4" [kernel.cpp:325]   --->   Operation 122 'load' 'v190_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>

State 10 <SV = 7> <Delay = 3.25>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i15 %add_ln324 to i64" [kernel.cpp:324]   --->   Operation 123 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%v176_V_addr = getelementptr [9216 x i24]* %v176_V, i64 0, i64 %sext_ln324" [kernel.cpp:324]   --->   Operation 124 'getelementptr' 'v176_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [2/2] (3.25ns)   --->   "%v189_V = load i24* %v176_V_addr, align 4" [kernel.cpp:324]   --->   Operation 125 'load' 'v189_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_10 : Operation 126 [2/4] (3.25ns)   --->   "%v190_V = load i24* %v177_V_addr, align 4" [kernel.cpp:325]   --->   Operation 126 'load' 'v190_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>

State 11 <SV = 8> <Delay = 3.25>
ST_11 : Operation 127 [1/2] (3.25ns)   --->   "%v189_V = load i24* %v176_V_addr, align 4" [kernel.cpp:324]   --->   Operation 127 'load' 'v189_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_11 : Operation 128 [1/4] (3.25ns)   --->   "%v190_V = load i24* %v177_V_addr, align 4" [kernel.cpp:325]   --->   Operation 128 'load' 'v190_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_11 : Operation 129 [2/2] (3.25ns)   --->   "%v194_V = load i24* %outp1_V_addr_1, align 4" [kernel.cpp:329]   --->   Operation 129 'load' 'v194_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>

State 12 <SV = 9> <Delay = 8.51>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%v191_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v189_V, i16 0)" [kernel.cpp:326]   --->   Operation 130 'bitconcatenate' 'v191_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%v192_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v190_V, i16 0)" [kernel.cpp:327]   --->   Operation 131 'bitconcatenate' 'v192_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i40 %v191_V to i72" [kernel.cpp:328]   --->   Operation 132 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %v192_V to i72" [kernel.cpp:328]   --->   Operation 133 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (8.51ns)   --->   "%r_V = mul i72 %sext_ln1116, %sext_ln1118" [kernel.cpp:328]   --->   Operation 134 'mul' 'r_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/2] (3.25ns)   --->   "%v194_V = load i24* %outp1_V_addr_1, align 4" [kernel.cpp:329]   --->   Operation 135 'load' 'v194_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%v195_V = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %r_V, i32 48, i32 71)" [kernel.cpp:330]   --->   Operation 136 'partselect' 'v195_V' <Predicate = true> <Delay = 0.00>

State 13 <SV = 10> <Delay = 5.56>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str36) nounwind" [kernel.cpp:323]   --->   Operation 137 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (2.31ns)   --->   "%v196_V = add i24 %v194_V, %v195_V" [kernel.cpp:331]   --->   Operation 138 'add' 'v196_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (3.25ns)   --->   "store i24 %v196_V, i24* %outp1_V_addr_1, align 4" [kernel.cpp:332]   --->   Operation 139 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:323]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 2.07>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%i16_0 = phi i4 [ %i16, %l_bias_i16_end ], [ 0, %.preheader.preheader ]"   --->   Operation 141 'phi' 'i16_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (1.30ns)   --->   "%icmp_ln336 = icmp eq i4 %i16_0, -4" [kernel.cpp:336]   --->   Operation 142 'icmp' 'icmp_ln336' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%empty_407 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 143 'speclooptripcount' 'empty_407' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (1.73ns)   --->   "%i16 = add i4 %i16_0, 1" [kernel.cpp:336]   --->   Operation 144 'add' 'i16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln336, label %5, label %l_bias_i16_begin" [kernel.cpp:336]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str37) nounwind" [kernel.cpp:336]   --->   Operation 146 'specloopname' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str37)" [kernel.cpp:336]   --->   Operation 147 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_50 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i16_0, i12 0)" [kernel.cpp:344]   --->   Operation 148 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i16 %tmp_50 to i17" [kernel.cpp:344]   --->   Operation 149 'zext' 'zext_ln344' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_51 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i16_0, i10 0)" [kernel.cpp:344]   --->   Operation 150 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln344_1 = zext i14 %tmp_51 to i17" [kernel.cpp:344]   --->   Operation 151 'zext' 'zext_ln344_1' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (2.07ns)   --->   "%sub_ln344 = sub i17 %zext_ln344, %zext_ln344_1" [kernel.cpp:344]   --->   Operation 152 'sub' 'sub_ln344' <Predicate = (!icmp_ln336)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:337]   --->   Operation 153 'br' <Predicate = (!icmp_ln336)> <Delay = 1.76>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:347]   --->   Operation 154 'ret' <Predicate = (icmp_ln336)> <Delay = 0.00>

State 15 <SV = 5> <Delay = 5.36>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%j15_0 = phi i12 [ 0, %l_bias_i16_begin ], [ %j15, %_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33_ifconv ]"   --->   Operation 155 'phi' 'j15_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (1.99ns)   --->   "%icmp_ln337 = icmp eq i12 %j15_0, -1024" [kernel.cpp:337]   --->   Operation 156 'icmp' 'icmp_ln337' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%empty_408 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 157 'speclooptripcount' 'empty_408' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (1.54ns)   --->   "%j15 = add i12 %j15_0, 1" [kernel.cpp:337]   --->   Operation 158 'add' 'j15' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln337, label %l_bias_i16_end, label %_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit33_ifconv" [kernel.cpp:337]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln338 = zext i12 %j15_0 to i64" [kernel.cpp:338]   --->   Operation 160 'zext' 'zext_ln338' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln344_2 = zext i12 %j15_0 to i17" [kernel.cpp:344]   --->   Operation 161 'zext' 'zext_ln344_2' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (2.10ns)   --->   "%add_ln344 = add i17 %zext_ln344_2, %sub_ln344" [kernel.cpp:344]   --->   Operation 162 'add' 'add_ln344' <Predicate = (!icmp_ln337)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln344 = sext i17 %add_ln344 to i64" [kernel.cpp:344]   --->   Operation 163 'sext' 'sext_ln344' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%outp1_V_addr_2 = getelementptr [36864 x i24]* %outp1_V, i64 0, i64 %sext_ln344" [kernel.cpp:338]   --->   Operation 164 'getelementptr' 'outp1_V_addr_2' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_15 : Operation 165 [2/2] (3.25ns)   --->   "%v199_V = load i24* %outp1_V_addr_2, align 4" [kernel.cpp:338]   --->   Operation 165 'load' 'v199_V' <Predicate = (!icmp_ln337)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%v178_V_addr = getelementptr [3072 x i24]* %v178_V, i64 0, i64 %zext_ln338" [kernel.cpp:339]   --->   Operation 166 'getelementptr' 'v178_V_addr' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_15 : Operation 167 [2/2] (3.25ns)   --->   "%v200_V = load i24* %v178_V_addr, align 4" [kernel.cpp:339]   --->   Operation 167 'load' 'v200_V' <Predicate = (!icmp_ln337)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%empty_409 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str37, i32 %tmp_s)" [kernel.cpp:346]   --->   Operation 168 'specregionend' 'empty_409' <Predicate = (icmp_ln337)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:336]   --->   Operation 169 'br' <Predicate = (icmp_ln337)> <Delay = 0.00>

State 16 <SV = 6> <Delay = 5.56>
ST_16 : Operation 170 [1/2] (3.25ns)   --->   "%v199_V = load i24* %outp1_V_addr_2, align 4" [kernel.cpp:338]   --->   Operation 170 'load' 'v199_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_16 : Operation 171 [1/2] (3.25ns)   --->   "%v200_V = load i24* %v178_V_addr, align 4" [kernel.cpp:339]   --->   Operation 171 'load' 'v200_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i24 %v199_V to i25" [kernel.cpp:342]   --->   Operation 172 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i24 %v200_V to i25" [kernel.cpp:342]   --->   Operation 173 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (2.31ns)   --->   "%tmp_V_15 = add i25 %sext_ln703_2, %sext_ln703" [kernel.cpp:342]   --->   Operation 174 'add' 'tmp_V_15' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%p_Result_83 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_V_15, i32 24)" [kernel.cpp:343]   --->   Operation 175 'bitselect' 'p_Result_83' <Predicate = true> <Delay = 0.00>

State 17 <SV = 7> <Delay = 6.47>
ST_17 : Operation 176 [1/1] (2.45ns)   --->   "%icmp_ln935 = icmp eq i25 %tmp_V_15, 0" [kernel.cpp:343]   --->   Operation 176 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 177 [1/1] (2.34ns)   --->   "%tmp_V = sub i25 0, %tmp_V_15" [kernel.cpp:343]   --->   Operation 177 'sub' 'tmp_V' <Predicate = (p_Result_83)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [1/1] (0.73ns)   --->   "%tmp_V_16 = select i1 %p_Result_83, i25 %tmp_V, i25 %tmp_V_15" [kernel.cpp:343]   --->   Operation 178 'select' 'tmp_V_16' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%p_Result_s = call i25 @llvm.part.select.i25(i25 %tmp_V_16, i32 24, i32 0) nounwind" [kernel.cpp:343]   --->   Operation 179 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_84 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 -1, i25 %p_Result_s)" [kernel.cpp:343]   --->   Operation 180 'bitconcatenate' 'p_Result_84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_84, i1 true) nounwind" [kernel.cpp:343]   --->   Operation 181 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [kernel.cpp:343]   --->   Operation 182 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 18 <SV = 8> <Delay = 8.55>
ST_18 : Operation 183 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 25, %l" [kernel.cpp:343]   --->   Operation 183 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i25" [kernel.cpp:343]   --->   Operation 184 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [kernel.cpp:343]   --->   Operation 185 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_34 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [kernel.cpp:343]   --->   Operation 186 'partselect' 'tmp_34' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_34, 0" [kernel.cpp:343]   --->   Operation 187 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [kernel.cpp:343]   --->   Operation 188 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 -14, %trunc_ln947" [kernel.cpp:343]   --->   Operation 189 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_2)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i25" [kernel.cpp:343]   --->   Operation 190 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_2)   --->   "%lshr_ln947 = lshr i25 -1, %zext_ln947" [kernel.cpp:343]   --->   Operation 191 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_2)   --->   "%p_Result_80 = and i25 %tmp_V_16, %lshr_ln947" [kernel.cpp:343]   --->   Operation 192 'and' 'p_Result_80' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_2 = icmp ne i25 %p_Result_80, 0" [kernel.cpp:343]   --->   Operation 193 'icmp' 'icmp_ln947_2' <Predicate = (!icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_2" [kernel.cpp:343]   --->   Operation 194 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [kernel.cpp:343]   --->   Operation 195 'bitselect' 'tmp_35' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_35, true" [kernel.cpp:343]   --->   Operation 196 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/1] (2.34ns)   --->   "%add_ln949 = add i25 -24, %trunc_ln944" [kernel.cpp:343]   --->   Operation 197 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_81 = call i1 @_ssdm_op_BitSelect.i1.i25.i25(i25 %tmp_V_16, i25 %add_ln949)" [kernel.cpp:343]   --->   Operation 198 'bitselect' 'p_Result_81' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_81, %xor_ln949" [kernel.cpp:343]   --->   Operation 199 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [kernel.cpp:343]   --->   Operation 200 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [kernel.cpp:343]   --->   Operation 201 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_18 : Operation 202 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [kernel.cpp:343]   --->   Operation 202 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 8.22>
ST_19 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m = zext i25 %tmp_V_16 to i64" [kernel.cpp:343]   --->   Operation 203 'zext' 'm' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln957_2 = zext i25 %tmp_V_16 to i32" [kernel.cpp:343]   --->   Operation 204 'zext' 'zext_ln957_2' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [kernel.cpp:343]   --->   Operation 205 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_2, %add_ln958" [kernel.cpp:343]   --->   Operation 206 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [kernel.cpp:343]   --->   Operation 207 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln958_2 = zext i32 %l to i64" [kernel.cpp:343]   --->   Operation 208 'zext' 'zext_ln958_2' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_2" [kernel.cpp:343]   --->   Operation 209 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_7 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [kernel.cpp:343]   --->   Operation 210 'select' 'm_7' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln961 = zext i32 %or_ln to i64" [kernel.cpp:343]   --->   Operation 211 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_8 = add i64 %zext_ln961, %m_7" [kernel.cpp:343]   --->   Operation 212 'add' 'm_8' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_8, i32 1, i32 63)" [kernel.cpp:343]   --->   Operation 213 'partselect' 'm_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_8, i32 25)" [kernel.cpp:343]   --->   Operation 214 'bitselect' 'tmp_36' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_36, i8 127, i8 126" [kernel.cpp:343]   --->   Operation 215 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 10> <Delay = 7.62>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str38) nounwind" [kernel.cpp:337]   --->   Operation 216 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%v179_addr_1 = getelementptr [36864 x float]* %v179, i64 0, i64 %sext_ln344" [kernel.cpp:344]   --->   Operation 217 'getelementptr' 'v179_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%m_11 = zext i63 %m_s to i64" [kernel.cpp:343]   --->   Operation 218 'zext' 'm_11' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 9, %trunc_ln943" [kernel.cpp:343]   --->   Operation 219 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 220 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [kernel.cpp:343]   --->   Operation 220 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_83, i8 %add_ln964)" [kernel.cpp:343]   --->   Operation 221 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_85 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_11, i9 %tmp_2, i32 23, i32 31)" [kernel.cpp:343]   --->   Operation 222 'partset' 'p_Result_85' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_85 to i32" [kernel.cpp:343]   --->   Operation 223 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [kernel.cpp:343]   --->   Operation 224 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (0.69ns)   --->   "%v204 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [kernel.cpp:343]   --->   Operation 225 'select' 'v204' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 226 [1/1] (3.25ns)   --->   "store float %v204, float* %v179_addr_1, align 4" [kernel.cpp:344]   --->   Operation 226 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:337]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v182') with incoming values : ('v182', kernel.cpp:311) [8]  (1.77 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	'phi' operation ('v182') with incoming values : ('v182', kernel.cpp:311) [8]  (0 ns)
	'sub' operation ('sub_ln203', kernel.cpp:313) [18]  (2.08 ns)

 <State 3>: 5.36ns
The critical path consists of the following:
	'phi' operation ('v183') with incoming values : ('v183', kernel.cpp:312) [21]  (0 ns)
	'add' operation ('add_ln203', kernel.cpp:313) [28]  (2.11 ns)
	'getelementptr' operation ('outp1_V_addr', kernel.cpp:313) [30]  (0 ns)
	'store' operation ('store_ln313', kernel.cpp:313) of constant 0 on array 'outp1.V', kernel.cpp:310 [31]  (3.25 ns)

 <State 4>: 2.08ns
The critical path consists of the following:
	'phi' operation ('v184') with incoming values : ('v184', kernel.cpp:316) [38]  (0 ns)
	'sub' operation ('sub_ln318', kernel.cpp:318) [48]  (2.08 ns)

 <State 5>: 5.36ns
The critical path consists of the following:
	'phi' operation ('v185') with incoming values : ('v185', kernel.cpp:317) [51]  (0 ns)
	'add' operation ('add_ln318', kernel.cpp:318) [58]  (2.11 ns)
	'getelementptr' operation ('v179_addr', kernel.cpp:318) [60]  (0 ns)
	'store' operation ('store_ln318', kernel.cpp:318) of constant 0 on array 'v179' [61]  (3.25 ns)

 <State 6>: 2.08ns
The critical path consists of the following:
	'phi' operation ('i15') with incoming values : ('i15', kernel.cpp:321) [68]  (0 ns)
	'sub' operation ('sub_ln329', kernel.cpp:329) [84]  (2.08 ns)

 <State 7>: 2.26ns
The critical path consists of the following:
	'phi' operation ('j14') with incoming values : ('j14', kernel.cpp:322) [87]  (0 ns)
	'sub' operation ('sub_ln325', kernel.cpp:325) [100]  (2.26 ns)

 <State 8>: 5.54ns
The critical path consists of the following:
	'phi' operation ('k4') with incoming values : ('k4', kernel.cpp:323) [106]  (0 ns)
	'add' operation ('add_ln325', kernel.cpp:325) [118]  (2.28 ns)
	'getelementptr' operation ('v177_V_addr', kernel.cpp:325) [120]  (0 ns)
	'load' operation ('v190.V', kernel.cpp:325) on array 'v177_V' [122]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('v190.V', kernel.cpp:325) on array 'v177_V' [122]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v176_V_addr', kernel.cpp:324) [117]  (0 ns)
	'load' operation ('v189.V', kernel.cpp:324) on array 'v176_V' [121]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('v189.V', kernel.cpp:324) on array 'v176_V' [121]  (3.25 ns)

 <State 12>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', kernel.cpp:328) [127]  (8.51 ns)

 <State 13>: 5.57ns
The critical path consists of the following:
	'add' operation ('v196.V', kernel.cpp:331) [130]  (2.31 ns)
	'store' operation ('store_ln332', kernel.cpp:332) of variable 'v196.V', kernel.cpp:331 on array 'outp1.V', kernel.cpp:310 [131]  (3.25 ns)

 <State 14>: 2.08ns
The critical path consists of the following:
	'phi' operation ('i16') with incoming values : ('i16', kernel.cpp:336) [142]  (0 ns)
	'sub' operation ('sub_ln344', kernel.cpp:344) [154]  (2.08 ns)

 <State 15>: 5.36ns
The critical path consists of the following:
	'phi' operation ('j15') with incoming values : ('j15', kernel.cpp:337) [157]  (0 ns)
	'add' operation ('add_ln344', kernel.cpp:344) [166]  (2.11 ns)
	'getelementptr' operation ('outp1_V_addr_2', kernel.cpp:338) [169]  (0 ns)
	'load' operation ('v199.V', kernel.cpp:338) on array 'outp1.V', kernel.cpp:310 [170]  (3.25 ns)

 <State 16>: 5.57ns
The critical path consists of the following:
	'load' operation ('v199.V', kernel.cpp:338) on array 'outp1.V', kernel.cpp:310 [170]  (3.25 ns)
	'add' operation ('tmp.V', kernel.cpp:342) [175]  (2.31 ns)

 <State 17>: 6.47ns
The critical path consists of the following:
	'sub' operation ('tmp.V', kernel.cpp:343) [178]  (2.34 ns)
	'select' operation ('tmp.V', kernel.cpp:343) [179]  (0.73 ns)
	'cttz' operation ('l', kernel.cpp:343) [182]  (3.4 ns)

 <State 18>: 8.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln944', kernel.cpp:343) [183]  (2.55 ns)
	'add' operation ('lsb_index', kernel.cpp:343) [185]  (2.55 ns)
	'icmp' operation ('icmp_ln947', kernel.cpp:343) [187]  (2.47 ns)
	'and' operation ('a', kernel.cpp:343) [194]  (0 ns)
	'or' operation ('or_ln949', kernel.cpp:343) [200]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 19>: 8.22ns
The critical path consists of the following:
	'add' operation ('add_ln958', kernel.cpp:343) [205]  (2.55 ns)
	'lshr' operation ('lshr_ln958', kernel.cpp:343) [206]  (0 ns)
	'select' operation ('m', kernel.cpp:343) [210]  (0 ns)
	'add' operation ('m', kernel.cpp:343) [212]  (4.42 ns)
	'select' operation ('select_ln964', kernel.cpp:343) [216]  (1.25 ns)

 <State 20>: 7.62ns
The critical path consists of the following:
	'sub' operation ('sub_ln964', kernel.cpp:343) [218]  (0 ns)
	'add' operation ('add_ln964', kernel.cpp:343) [219]  (3.67 ns)
	'select' operation ('v204', kernel.cpp:343) [224]  (0.698 ns)
	'store' operation ('store_ln344', kernel.cpp:344) of variable 'v204', kernel.cpp:343 on array 'v179' [225]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
