Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jan 10 16:56:21 2021
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file platform_wrapper_timing_summary_routed.rpt -pb platform_wrapper_timing_summary_routed.pb -rpx platform_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : platform_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.157    -2505.656                   1189                24623        0.051        0.000                      0                24623        0.000        0.000                       0                  9557  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_fpga_0                           {0.000 10.000}       20.000          50.000          
  clk_aes_chip_platform_clk_wiz_0_0  {0.000 16.667}       33.333          30.000          
  clk_aes_tx_platform_clk_wiz_0_0    {0.000 100.000}      200.000         5.000           
  clkfbout_platform_clk_wiz_0_0      {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                 8.413        0.000                      0                14765        0.051        0.000                      0                14765        7.000        0.000                       0                  6880  
  clk_aes_chip_platform_clk_wiz_0_0       18.601        0.000                      0                 5049        0.105        0.000                      0                 5049       16.167        0.000                       0                  2649  
  clk_aes_tx_platform_clk_wiz_0_0        191.329        0.000                      0                   25        0.177        0.000                      0                   25       13.360        0.000                       0                    26  
  clkfbout_platform_clk_wiz_0_0                                                                                                                                                        0.000        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_aes_chip_platform_clk_wiz_0_0  clk_fpga_0                              -0.239      -14.777                    109                  262        0.098        0.000                      0                  262  
clk_aes_tx_platform_clk_wiz_0_0    clk_fpga_0                              12.423        0.000                      0                    6        0.131        0.000                      0                    6  
clk_fpga_0                         clk_aes_chip_platform_clk_wiz_0_0      -11.157    -2145.911                    239                  368        0.193        0.000                      0                  368  
clk_aes_tx_platform_clk_wiz_0_0    clk_aes_chip_platform_clk_wiz_0_0       27.633        0.000                      0                   69        0.175        0.000                      0                   69  
clk_fpga_0                         clk_aes_tx_platform_clk_wiz_0_0         11.864        0.000                      0                   11        0.235        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_fpga_0                         clk_aes_chip_platform_clk_wiz_0_0       -1.271     -344.968                    841                 2390        0.236        0.000                      0                 2390  
**async_default**                  clk_fpga_0                         clk_aes_tx_platform_clk_wiz_0_0         11.625        0.000                      0                   22        1.436        0.000                      0                   22  
**async_default**                  clk_fpga_0                         clk_fpga_0                               6.153        0.000                      0                 2197        1.574        0.000                      0                 2197  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.927ns  (logic 0.484ns (4.429%)  route 10.443ns (95.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          7.977    10.871    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X28Y66         LUT3 (Prop_lut3_I0_O)        0.105    10.976 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg[127]_i_1/O
                         net (fo=128, routed)         2.466    13.442    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg
    SLICE_X44Y50         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.234    22.217    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X44Y50         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[16]/C
                         clock pessimism              0.109    22.325    
                         clock uncertainty           -0.302    22.023    
    SLICE_X44Y50         FDRE (Setup_fdre_C_CE)      -0.168    21.855    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         21.855    
                         arrival time                         -13.442    
  -------------------------------------------------------------------
                         slack                                  8.413    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[101]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.909ns  (logic 0.484ns (4.437%)  route 10.425ns (95.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          7.977    10.871    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X28Y66         LUT3 (Prop_lut3_I0_O)        0.105    10.976 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg[127]_i_1/O
                         net (fo=128, routed)         2.448    13.424    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg
    SLICE_X39Y51         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[101]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.236    22.219    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X39Y51         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[101]/C
                         clock pessimism              0.109    22.327    
                         clock uncertainty           -0.302    22.025    
    SLICE_X39Y51         FDRE (Setup_fdre_C_CE)      -0.168    21.857    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[101]
  -------------------------------------------------------------------
                         required time                         21.857    
                         arrival time                         -13.424    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.909ns  (logic 0.484ns (4.437%)  route 10.425ns (95.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          7.977    10.871    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X28Y66         LUT3 (Prop_lut3_I0_O)        0.105    10.976 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg[127]_i_1/O
                         net (fo=128, routed)         2.448    13.424    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg
    SLICE_X39Y51         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.236    22.219    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X39Y51         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[37]/C
                         clock pessimism              0.109    22.327    
                         clock uncertainty           -0.302    22.025    
    SLICE_X39Y51         FDRE (Setup_fdre_C_CE)      -0.168    21.857    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         21.857    
                         arrival time                         -13.424    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.909ns  (logic 0.484ns (4.437%)  route 10.425ns (95.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          7.977    10.871    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X28Y66         LUT3 (Prop_lut3_I0_O)        0.105    10.976 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg[127]_i_1/O
                         net (fo=128, routed)         2.448    13.424    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg
    SLICE_X39Y51         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.236    22.219    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X39Y51         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[69]/C
                         clock pessimism              0.109    22.327    
                         clock uncertainty           -0.302    22.025    
    SLICE_X39Y51         FDRE (Setup_fdre_C_CE)      -0.168    21.857    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[69]
  -------------------------------------------------------------------
                         required time                         21.857    
                         arrival time                         -13.424    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[112]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 0.484ns (4.427%)  route 10.449ns (95.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 22.235 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          7.977    10.871    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X28Y66         LUT3 (Prop_lut3_I0_O)        0.105    10.976 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg[127]_i_1/O
                         net (fo=128, routed)         2.472    13.448    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg
    SLICE_X42Y49         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[112]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.253    22.235    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X42Y49         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[112]/C
                         clock pessimism              0.097    22.332    
                         clock uncertainty           -0.302    22.030    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.136    21.894    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[112]
  -------------------------------------------------------------------
                         required time                         21.894    
                         arrival time                         -13.448    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 0.484ns (4.427%)  route 10.449ns (95.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 22.235 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          7.977    10.871    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X28Y66         LUT3 (Prop_lut3_I0_O)        0.105    10.976 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg[127]_i_1/O
                         net (fo=128, routed)         2.472    13.448    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg
    SLICE_X42Y49         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.253    22.235    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X42Y49         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[48]/C
                         clock pessimism              0.097    22.332    
                         clock uncertainty           -0.302    22.030    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.136    21.894    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         21.894    
                         arrival time                         -13.448    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[80]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 0.484ns (4.427%)  route 10.449ns (95.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 22.235 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          7.977    10.871    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X28Y66         LUT3 (Prop_lut3_I0_O)        0.105    10.976 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg[127]_i_1/O
                         net (fo=128, routed)         2.472    13.448    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg
    SLICE_X42Y49         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[80]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.253    22.235    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X42Y49         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[80]/C
                         clock pessimism              0.097    22.332    
                         clock uncertainty           -0.302    22.030    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.136    21.894    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[80]
  -------------------------------------------------------------------
                         required time                         21.894    
                         arrival time                         -13.448    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.538ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.804ns  (logic 0.484ns (4.480%)  route 10.320ns (95.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          7.977    10.871    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X28Y66         LUT3 (Prop_lut3_I0_O)        0.105    10.976 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg[127]_i_1/O
                         net (fo=128, routed)         2.342    13.319    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg
    SLICE_X40Y52         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.235    22.218    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X40Y52         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[32]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X40Y52         FDRE (Setup_fdre_C_CE)      -0.168    21.856    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         21.856    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                  8.538    

Slack (MET) :             8.538ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.804ns  (logic 0.484ns (4.480%)  route 10.320ns (95.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          7.977    10.871    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X28Y66         LUT3 (Prop_lut3_I0_O)        0.105    10.976 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg[127]_i_1/O
                         net (fo=128, routed)         2.342    13.319    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg
    SLICE_X40Y52         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.235    22.218    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X40Y52         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[64]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X40Y52         FDRE (Setup_fdre_C_CE)      -0.168    21.856    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         21.856    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                  8.538    

Slack (MET) :             8.538ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[96]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.804ns  (logic 0.484ns (4.480%)  route 10.320ns (95.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          7.977    10.871    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X28Y66         LUT3 (Prop_lut3_I0_O)        0.105    10.976 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg[127]_i_1/O
                         net (fo=128, routed)         2.342    13.319    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg
    SLICE_X40Y52         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[96]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.235    22.218    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X40Y52         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[96]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X40Y52         FDRE (Setup_fdre_C_CE)      -0.168    21.856    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/prev_key1_reg_reg[96]
  -------------------------------------------------------------------
                         required time                         21.856    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                  8.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[8][53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.267ns (64.659%)  route 0.146ns (35.341%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.546     0.882    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X49Y79         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[8][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[8][53]/Q
                         net (fo=1, routed)           0.146     1.169    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[8]_8[53]
    SLICE_X51Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.214 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg[53]_i_6/O
                         net (fo=1, routed)           0.000     1.214    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg[53]_i_6_n_0
    SLICE_X51Y78         MUXF7 (Prop_muxf7_I0_O)      0.062     1.276 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[53]_i_3/O
                         net (fo=1, routed)           0.000     1.276    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[53]_i_3_n_0
    SLICE_X51Y78         MUXF8 (Prop_muxf8_I1_O)      0.019     1.295 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[53]_i_1/O
                         net (fo=1, routed)           0.000     1.295    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[53]_i_1_n_0
    SLICE_X51Y78         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.808     1.174    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X51Y78         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[53]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X51Y78         FDCE (Hold_fdce_C_D)         0.105     1.244    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[4][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.283ns (66.052%)  route 0.145ns (33.948%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.542     0.878    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X51Y72         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[4][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[4][44]/Q
                         net (fo=1, routed)           0.145     1.164    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[4]_4[44]
    SLICE_X49Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.209 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg[44]_i_5/O
                         net (fo=1, routed)           0.000     1.209    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg[44]_i_5_n_0
    SLICE_X49Y73         MUXF7 (Prop_muxf7_I1_O)      0.074     1.283 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[44]_i_2/O
                         net (fo=1, routed)           0.000     1.283    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[44]_i_2_n_0
    SLICE_X49Y73         MUXF8 (Prop_muxf8_I0_O)      0.023     1.306 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[44]_i_1/O
                         net (fo=1, routed)           0.000     1.306    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[44]_i_1_n_0
    SLICE_X49Y73         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.809     1.175    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X49Y73         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[44]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X49Y73         FDCE (Hold_fdce_C_D)         0.105     1.245    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.280ns (62.775%)  route 0.166ns (37.225%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.551     0.887    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X49Y65         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[2][2]/Q
                         net (fo=1, routed)           0.166     1.194    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[2]_2[2]
    SLICE_X52Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.239 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.000     1.239    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg[2]_i_4_n_0
    SLICE_X52Y65         MUXF7 (Prop_muxf7_I0_O)      0.071     1.310 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     1.310    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[2]_i_2_n_0
    SLICE_X52Y65         MUXF8 (Prop_muxf8_I0_O)      0.023     1.333 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.333    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[2]_i_1_n_0
    SLICE_X52Y65         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.814     1.180    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X52Y65         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[2]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X52Y65         FDCE (Hold_fdce_C_D)         0.105     1.250    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.112%)  route 0.122ns (48.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.656     0.992    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.122     1.242    platform_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  platform_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.878     1.244    platform_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  platform_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.155    platform_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 platform_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.144%)  route 0.165ns (53.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.555     0.891    platform_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y90         FDRE                                         r  platform_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  platform_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.165     1.196    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y90         SRLC32E                                      r  platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.824     1.190    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 platform_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.144%)  route 0.165ns (53.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.556     0.892    platform_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y93         FDRE                                         r  platform_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  platform_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.165     1.197    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y91         SRLC32E                                      r  platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.824     1.190    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[1][41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.303ns (65.684%)  route 0.158ns (34.316%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.542     0.878    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X50Y71         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[1][41]/Q
                         net (fo=1, routed)           0.158     1.200    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[1]_1[41]
    SLICE_X48Y71         LUT6 (Prop_lut6_I3_O)        0.045     1.245 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg[41]_i_4/O
                         net (fo=1, routed)           0.000     1.245    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg[41]_i_4_n_0
    SLICE_X48Y71         MUXF7 (Prop_muxf7_I0_O)      0.071     1.316 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[41]_i_2/O
                         net (fo=1, routed)           0.000     1.316    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[41]_i_2_n_0
    SLICE_X48Y71         MUXF8 (Prop_muxf8_I0_O)      0.023     1.339 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[41]_i_1/O
                         net (fo=1, routed)           0.000     1.339    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[41]_i_1_n_0
    SLICE_X48Y71         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.812     1.178    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X48Y71         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[41]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X48Y71         FDCE (Hold_fdce_C_D)         0.105     1.248    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[7][60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.283ns (57.465%)  route 0.209ns (42.535%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.542     0.878    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X49Y75         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[7][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[7][60]/Q
                         net (fo=1, routed)           0.209     1.228    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/ram_reg[7]_7[60]
    SLICE_X50Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.273 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg[60]_i_5/O
                         net (fo=1, routed)           0.000     1.273    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg[60]_i_5_n_0
    SLICE_X50Y77         MUXF7 (Prop_muxf7_I1_O)      0.075     1.348 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[60]_i_2/O
                         net (fo=1, routed)           0.000     1.348    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[60]_i_2_n_0
    SLICE_X50Y77         MUXF8 (Prop_muxf8_I0_O)      0.022     1.370 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[60]_i_1/O
                         net (fo=1, routed)           0.000     1.370    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[60]_i_1_n_0
    SLICE_X50Y77         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.807     1.173    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X50Y77         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[60]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y77         FDCE (Hold_fdce_C_D)         0.134     1.272    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.254%)  route 0.157ns (52.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.157     1.208    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X30Y90         SRLC32E                                      r  platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.843     1.209    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.229ns (59.145%)  route 0.158ns (40.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.659     0.995    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.158     1.281    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[1]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.101     1.382 r  platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.382    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X28Y99         FDRE                                         r  platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.845     1.211    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.107     1.283    platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y26     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X39Y87     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y85     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y85     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y85     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y87     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y86     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X34Y89     platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X34Y89     platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X38Y89     platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X38Y92     platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X34Y91     platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X38Y92     platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X34Y89     platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X34Y89     platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X34Y89     platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X34Y89     platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X38Y89     platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         10.000      9.146      SLICE_X38Y89     platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_aes_chip_platform_clk_wiz_0_0
  To Clock:  clk_aes_chip_platform_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.601ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.212ns  (logic 1.189ns (8.366%)  route 13.023ns (91.634%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.734ns = ( 39.067 - 33.333 ) 
    Source Clock Delay      (SCD):    6.374ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.545     6.374    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X40Y121        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.379     6.753 r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/Q
                         net (fo=144, routed)         2.011     8.764    platform_i/aes_top_0/inst/aes128only/core/enc_block/FSM_sequential_enc_ctrl_reg_reg[0]_0
    SLICE_X51Y123        LUT3 (Prop_lut3_I1_O)        0.105     8.869 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w2_reg[31]_i_19/O
                         net (fo=129, routed)         5.692    14.560    platform_i/aes_top_0/inst/aes128only/core/keymem/muxed_round_nr[1]
    SLICE_X27Y133        LUT6 (Prop_lut6_I2_O)        0.105    14.665 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[30]_i_7/O
                         net (fo=1, routed)           0.801    15.467    platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[30]_i_7_n_0
    SLICE_X28Y133        LUT6 (Prop_lut6_I5_O)        0.105    15.572 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[30]_i_2__0/O
                         net (fo=6, routed)           1.757    17.329    platform_i/aes_top_0/inst/aes128only/core/dec_block/round_key[37]
    SLICE_X56Y130        LUT4 (Prop_lut4_I1_O)        0.105    17.434 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[22]_i_6/O
                         net (fo=11, routed)          1.685    19.119    platform_i/aes_top_0/inst/aes128only/core/keymem/block_w1_reg_reg[5]_0
    SLICE_X44Y126        LUT4 (Prop_lut4_I3_O)        0.115    19.234 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w3_reg[18]_i_4/O
                         net (fo=1, routed)           1.077    20.311    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[18]_3
    SLICE_X51Y124        LUT6 (Prop_lut6_I3_O)        0.275    20.586 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000    20.586    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[18]_i_1__0_n_0
    SLICE_X51Y124        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.365    39.067    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X51Y124        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[18]/C
                         clock pessimism              0.488    39.554    
                         clock uncertainty           -0.397    39.158    
    SLICE_X51Y124        FDCE (Setup_fdce_C_D)        0.030    39.188    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         39.188    
                         arrival time                         -20.586    
  -------------------------------------------------------------------
                         slack                                 18.601    

Slack (MET) :             18.682ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w1_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.201ns  (logic 1.188ns (8.366%)  route 13.013ns (91.634%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.803ns = ( 39.136 - 33.333 ) 
    Source Clock Delay      (SCD):    6.374ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.545     6.374    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X40Y121        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.379     6.753 r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/Q
                         net (fo=144, routed)         2.011     8.764    platform_i/aes_top_0/inst/aes128only/core/enc_block/FSM_sequential_enc_ctrl_reg_reg[0]_0
    SLICE_X51Y123        LUT3 (Prop_lut3_I1_O)        0.105     8.869 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w2_reg[31]_i_19/O
                         net (fo=129, routed)         0.599     9.468    platform_i/aes_top_0/inst/aes128only/core/keymem/muxed_round_nr[1]
    SLICE_X52Y124        LUT5 (Prop_lut5_I0_O)        0.105     9.573 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11/O
                         net (fo=128, routed)         6.247    15.820    platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I4_O)        0.105    15.925 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w0_reg[27]_i_4/O
                         net (fo=5, routed)           2.429    18.355    platform_i/aes_top_0/inst/aes128only/core/dec_block/round_key[80]
    SLICE_X50Y130        LUT4 (Prop_lut4_I1_O)        0.105    18.460 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[6]_i_10/O
                         net (fo=7, routed)           0.904    19.364    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[27]_0
    SLICE_X54Y134        LUT5 (Prop_lut5_I1_O)        0.106    19.470 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[6]_i_4/O
                         net (fo=2, routed)           0.822    20.292    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[6]_i_4_n_0
    SLICE_X56Y134        LUT5 (Prop_lut5_I2_O)        0.283    20.575 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w1_reg[22]_i_1__0/O
                         net (fo=1, routed)           0.000    20.575    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w1_reg[22]_i_1__0_n_0
    SLICE_X56Y134        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w1_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.434    39.136    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X56Y134        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w1_reg_reg[22]/C
                         clock pessimism              0.488    39.623    
                         clock uncertainty           -0.397    39.227    
    SLICE_X56Y134        FDCE (Setup_fdce_C_D)        0.030    39.257    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w1_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         39.257    
                         arrival time                         -20.575    
  -------------------------------------------------------------------
                         slack                                 18.682    

Slack (MET) :             18.759ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.065ns  (logic 1.009ns (7.174%)  route 13.056ns (92.826%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 39.076 - 33.333 ) 
    Source Clock Delay      (SCD):    6.374ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.545     6.374    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X40Y121        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.379     6.753 r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/Q
                         net (fo=144, routed)         2.011     8.764    platform_i/aes_top_0/inst/aes128only/core/enc_block/FSM_sequential_enc_ctrl_reg_reg[0]_0
    SLICE_X51Y123        LUT3 (Prop_lut3_I1_O)        0.105     8.869 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w2_reg[31]_i_19/O
                         net (fo=129, routed)         0.599     9.468    platform_i/aes_top_0/inst/aes128only/core/keymem/muxed_round_nr[1]
    SLICE_X52Y124        LUT5 (Prop_lut5_I0_O)        0.105     9.573 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11/O
                         net (fo=128, routed)         6.247    15.820    platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I4_O)        0.105    15.925 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w0_reg[27]_i_4/O
                         net (fo=5, routed)           2.429    18.355    platform_i/aes_top_0/inst/aes128only/core/dec_block/round_key[80]
    SLICE_X50Y130        LUT4 (Prop_lut4_I1_O)        0.105    18.460 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[6]_i_10/O
                         net (fo=7, routed)           0.904    19.364    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[27]_0
    SLICE_X54Y134        LUT2 (Prop_lut2_I0_O)        0.105    19.469 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg[13]_i_2/O
                         net (fo=2, routed)           0.865    20.334    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg[13]_i_2_n_0
    SLICE_X53Y134        LUT6 (Prop_lut6_I1_O)        0.105    20.439 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg[29]_i_1__0/O
                         net (fo=1, routed)           0.000    20.439    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg[29]_i_1__0_n_0
    SLICE_X53Y134        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.374    39.076    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X53Y134        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[29]/C
                         clock pessimism              0.488    39.563    
                         clock uncertainty           -0.397    39.167    
    SLICE_X53Y134        FDCE (Setup_fdce_C_D)        0.032    39.199    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         39.199    
                         arrival time                         -20.439    
  -------------------------------------------------------------------
                         slack                                 18.759    

Slack (MET) :             18.777ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.081ns  (logic 1.188ns (8.437%)  route 12.893ns (91.563%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 39.070 - 33.333 ) 
    Source Clock Delay      (SCD):    6.374ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.545     6.374    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X40Y121        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.379     6.753 r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/Q
                         net (fo=144, routed)         2.011     8.764    platform_i/aes_top_0/inst/aes128only/core/enc_block/FSM_sequential_enc_ctrl_reg_reg[0]_0
    SLICE_X51Y123        LUT3 (Prop_lut3_I1_O)        0.105     8.869 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w2_reg[31]_i_19/O
                         net (fo=129, routed)         0.599     9.468    platform_i/aes_top_0/inst/aes128only/core/keymem/muxed_round_nr[1]
    SLICE_X52Y124        LUT5 (Prop_lut5_I0_O)        0.105     9.573 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11/O
                         net (fo=128, routed)         5.905    15.478    platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11_n_0
    SLICE_X31Y148        LUT6 (Prop_lut6_I4_O)        0.105    15.583 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w1_reg[30]_i_2__0/O
                         net (fo=8, routed)           2.157    17.740    platform_i/aes_top_0/inst/aes128only/core/dec_block/round_key[61]
    SLICE_X54Y133        LUT4 (Prop_lut4_I1_O)        0.105    17.845 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[13]_i_11/O
                         net (fo=11, routed)          1.405    19.250    platform_i/aes_top_0/inst/aes128only/core/keymem/block_w0_reg_reg[5]
    SLICE_X46Y130        LUT3 (Prop_lut3_I2_O)        0.106    19.356 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[18]_i_4/O
                         net (fo=1, routed)           0.816    20.172    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg_reg[18]_3
    SLICE_X50Y128        LUT6 (Prop_lut6_I3_O)        0.283    20.455 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000    20.455    platform_i/aes_top_0/inst/aes128only/core/dec_block/p_0_in__0[18]
    SLICE_X50Y128        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.368    39.070    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X50Y128        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg_reg[18]/C
                         clock pessimism              0.488    39.557    
                         clock uncertainty           -0.397    39.161    
    SLICE_X50Y128        FDCE (Setup_fdce_C_D)        0.072    39.233    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         39.233    
                         arrival time                         -20.455    
  -------------------------------------------------------------------
                         slack                                 18.777    

Slack (MET) :             18.807ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.076ns  (logic 1.009ns (7.168%)  route 13.067ns (92.832%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 39.134 - 33.333 ) 
    Source Clock Delay      (SCD):    6.374ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.545     6.374    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X40Y121        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.379     6.753 r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/Q
                         net (fo=144, routed)         2.011     8.764    platform_i/aes_top_0/inst/aes128only/core/enc_block/FSM_sequential_enc_ctrl_reg_reg[0]_0
    SLICE_X51Y123        LUT3 (Prop_lut3_I1_O)        0.105     8.869 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w2_reg[31]_i_19/O
                         net (fo=129, routed)         0.599     9.468    platform_i/aes_top_0/inst/aes128only/core/keymem/muxed_round_nr[1]
    SLICE_X52Y124        LUT5 (Prop_lut5_I0_O)        0.105     9.573 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11/O
                         net (fo=128, routed)         6.247    15.820    platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I4_O)        0.105    15.925 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w0_reg[27]_i_4/O
                         net (fo=5, routed)           2.429    18.355    platform_i/aes_top_0/inst/aes128only/core/dec_block/round_key[80]
    SLICE_X50Y130        LUT4 (Prop_lut4_I1_O)        0.105    18.460 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[6]_i_10/O
                         net (fo=7, routed)           0.905    19.365    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[27]_0
    SLICE_X52Y133        LUT5 (Prop_lut5_I1_O)        0.105    19.470 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg[14]_i_3__0/O
                         net (fo=2, routed)           0.875    20.345    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg[14]_i_3__0_n_0
    SLICE_X55Y133        LUT5 (Prop_lut5_I2_O)        0.105    20.450 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg[14]_i_1__0/O
                         net (fo=1, routed)           0.000    20.450    platform_i/aes_top_0/inst/aes128only/core/dec_block/p_0_in__0[14]
    SLICE_X55Y133        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.432    39.134    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X55Y133        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg_reg[14]/C
                         clock pessimism              0.488    39.621    
                         clock uncertainty           -0.397    39.225    
    SLICE_X55Y133        FDCE (Setup_fdce_C_D)        0.032    39.257    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         39.257    
                         arrival time                         -20.450    
  -------------------------------------------------------------------
                         slack                                 18.807    

Slack (MET) :             18.828ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.054ns  (logic 1.188ns (8.453%)  route 12.866ns (91.547%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 39.135 - 33.333 ) 
    Source Clock Delay      (SCD):    6.374ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.545     6.374    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X40Y121        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.379     6.753 r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/Q
                         net (fo=144, routed)         2.011     8.764    platform_i/aes_top_0/inst/aes128only/core/enc_block/FSM_sequential_enc_ctrl_reg_reg[0]_0
    SLICE_X51Y123        LUT3 (Prop_lut3_I1_O)        0.105     8.869 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w2_reg[31]_i_19/O
                         net (fo=129, routed)         0.599     9.468    platform_i/aes_top_0/inst/aes128only/core/keymem/muxed_round_nr[1]
    SLICE_X52Y124        LUT5 (Prop_lut5_I0_O)        0.105     9.573 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11/O
                         net (fo=128, routed)         6.247    15.820    platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I4_O)        0.105    15.925 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w0_reg[27]_i_4/O
                         net (fo=5, routed)           2.429    18.355    platform_i/aes_top_0/inst/aes128only/core/dec_block/round_key[80]
    SLICE_X50Y130        LUT4 (Prop_lut4_I1_O)        0.105    18.460 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[6]_i_10/O
                         net (fo=7, routed)           0.904    19.364    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[27]_0
    SLICE_X54Y134        LUT5 (Prop_lut5_I1_O)        0.106    19.470 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[6]_i_4/O
                         net (fo=2, routed)           0.675    20.145    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[6]_i_4_n_0
    SLICE_X55Y135        LUT5 (Prop_lut5_I2_O)        0.283    20.428 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    20.428    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[6]_i_1__0_n_0
    SLICE_X55Y135        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.433    39.135    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X55Y135        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[6]/C
                         clock pessimism              0.488    39.622    
                         clock uncertainty           -0.397    39.226    
    SLICE_X55Y135        FDCE (Setup_fdce_C_D)        0.030    39.256    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         39.256    
                         arrival time                         -20.428    
  -------------------------------------------------------------------
                         slack                                 18.828    

Slack (MET) :             18.879ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.036ns  (logic 1.198ns (8.535%)  route 12.838ns (91.465%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 39.085 - 33.333 ) 
    Source Clock Delay      (SCD):    6.374ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.545     6.374    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X40Y121        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.379     6.753 r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/Q
                         net (fo=144, routed)         2.011     8.764    platform_i/aes_top_0/inst/aes128only/core/enc_block/FSM_sequential_enc_ctrl_reg_reg[0]_0
    SLICE_X51Y123        LUT3 (Prop_lut3_I1_O)        0.105     8.869 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w2_reg[31]_i_19/O
                         net (fo=129, routed)         5.692    14.560    platform_i/aes_top_0/inst/aes128only/core/keymem/muxed_round_nr[1]
    SLICE_X27Y133        LUT6 (Prop_lut6_I2_O)        0.105    14.665 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[30]_i_7/O
                         net (fo=1, routed)           0.801    15.467    platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[30]_i_7_n_0
    SLICE_X28Y133        LUT6 (Prop_lut6_I5_O)        0.105    15.572 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[30]_i_2__0/O
                         net (fo=6, routed)           1.757    17.329    platform_i/aes_top_0/inst/aes128only/core/dec_block/round_key[37]
    SLICE_X56Y130        LUT4 (Prop_lut4_I1_O)        0.105    17.434 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[22]_i_6/O
                         net (fo=11, routed)          1.268    18.702    platform_i/aes_top_0/inst/aes128only/core/keymem/block_w1_reg_reg[5]_0
    SLICE_X50Y124        LUT3 (Prop_lut3_I0_O)        0.116    18.818 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w3_reg[20]_i_3__0/O
                         net (fo=3, routed)           1.309    20.127    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w1_reg_reg[4]_1
    SLICE_X44Y133        LUT6 (Prop_lut6_I2_O)        0.283    20.410 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[20]_i_1__0/O
                         net (fo=1, routed)           0.000    20.410    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[20]_i_1__0_n_0
    SLICE_X44Y133        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.383    39.085    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X44Y133        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[20]/C
                         clock pessimism              0.571    39.656    
                         clock uncertainty           -0.397    39.260    
    SLICE_X44Y133        FDCE (Setup_fdce_C_D)        0.030    39.290    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         39.290    
                         arrival time                         -20.410    
  -------------------------------------------------------------------
                         slack                                 18.879    

Slack (MET) :             18.881ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.937ns  (logic 1.189ns (8.531%)  route 12.748ns (91.469%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 39.072 - 33.333 ) 
    Source Clock Delay      (SCD):    6.374ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.545     6.374    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X40Y121        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.379     6.753 r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/Q
                         net (fo=144, routed)         2.011     8.764    platform_i/aes_top_0/inst/aes128only/core/enc_block/FSM_sequential_enc_ctrl_reg_reg[0]_0
    SLICE_X51Y123        LUT3 (Prop_lut3_I1_O)        0.105     8.869 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w2_reg[31]_i_19/O
                         net (fo=129, routed)         0.599     9.468    platform_i/aes_top_0/inst/aes128only/core/keymem/muxed_round_nr[1]
    SLICE_X52Y124        LUT5 (Prop_lut5_I0_O)        0.105     9.573 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11/O
                         net (fo=128, routed)         5.905    15.478    platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11_n_0
    SLICE_X31Y148        LUT6 (Prop_lut6_I4_O)        0.105    15.583 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w1_reg[30]_i_2__0/O
                         net (fo=8, routed)           2.157    17.740    platform_i/aes_top_0/inst/aes128only/core/dec_block/round_key[61]
    SLICE_X54Y133        LUT4 (Prop_lut4_I1_O)        0.105    17.845 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[13]_i_11/O
                         net (fo=11, routed)          1.419    19.264    platform_i/aes_top_0/inst/aes128only/core/keymem/block_w0_reg_reg[5]
    SLICE_X49Y129        LUT3 (Prop_lut3_I0_O)        0.115    19.379 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w3_reg[10]_i_4/O
                         net (fo=3, routed)           0.657    20.036    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[4]_1
    SLICE_X51Y129        LUT6 (Prop_lut6_I3_O)        0.275    20.311 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.000    20.311    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[10]_i_1__0_n_0
    SLICE_X51Y129        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.370    39.072    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X51Y129        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[10]/C
                         clock pessimism              0.488    39.559    
                         clock uncertainty           -0.397    39.163    
    SLICE_X51Y129        FDCE (Setup_fdce_C_D)        0.030    39.193    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         39.193    
                         arrival time                         -20.311    
  -------------------------------------------------------------------
                         slack                                 18.881    

Slack (MET) :             18.949ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.966ns  (logic 1.181ns (8.456%)  route 12.785ns (91.544%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 39.084 - 33.333 ) 
    Source Clock Delay      (SCD):    6.374ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.545     6.374    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X40Y121        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.379     6.753 r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/Q
                         net (fo=144, routed)         2.011     8.764    platform_i/aes_top_0/inst/aes128only/core/enc_block/FSM_sequential_enc_ctrl_reg_reg[0]_0
    SLICE_X51Y123        LUT3 (Prop_lut3_I1_O)        0.105     8.869 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w2_reg[31]_i_19/O
                         net (fo=129, routed)         0.599     9.468    platform_i/aes_top_0/inst/aes128only/core/keymem/muxed_round_nr[1]
    SLICE_X52Y124        LUT5 (Prop_lut5_I0_O)        0.105     9.573 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11/O
                         net (fo=128, routed)         6.247    15.820    platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I4_O)        0.105    15.925 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w0_reg[27]_i_4/O
                         net (fo=5, routed)           2.429    18.355    platform_i/aes_top_0/inst/aes128only/core/dec_block/round_key[80]
    SLICE_X50Y130        LUT4 (Prop_lut4_I1_O)        0.105    18.460 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[6]_i_10/O
                         net (fo=7, routed)           0.905    19.365    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[27]_0
    SLICE_X52Y133        LUT2 (Prop_lut2_I1_O)        0.115    19.480 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[4]_i_2__0/O
                         net (fo=1, routed)           0.593    20.073    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[4]_i_2__0_n_0
    SLICE_X44Y132        LUT6 (Prop_lut6_I1_O)        0.267    20.340 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    20.340    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[4]_i_1__0_n_0
    SLICE_X44Y132        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.382    39.084    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X44Y132        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[4]/C
                         clock pessimism              0.571    39.655    
                         clock uncertainty           -0.397    39.259    
    SLICE_X44Y132        FDCE (Setup_fdce_C_D)        0.030    39.289    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         39.289    
                         arrival time                         -20.340    
  -------------------------------------------------------------------
                         slack                                 18.949    

Slack (MET) :             18.956ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.907ns  (logic 1.009ns (7.255%)  route 12.898ns (92.745%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 39.074 - 33.333 ) 
    Source Clock Delay      (SCD):    6.374ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.545     6.374    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X40Y121        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.379     6.753 r  platform_i/aes_top_0/inst/aes128only/encdec_reg_reg/Q
                         net (fo=144, routed)         2.011     8.764    platform_i/aes_top_0/inst/aes128only/core/enc_block/FSM_sequential_enc_ctrl_reg_reg[0]_0
    SLICE_X51Y123        LUT3 (Prop_lut3_I1_O)        0.105     8.869 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w2_reg[31]_i_19/O
                         net (fo=129, routed)         0.599     9.468    platform_i/aes_top_0/inst/aes128only/core/keymem/muxed_round_nr[1]
    SLICE_X52Y124        LUT5 (Prop_lut5_I0_O)        0.105     9.573 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11/O
                         net (fo=128, routed)         6.247    15.820    platform_i/aes_top_0/inst/aes128only/core/keymem/block_w2_reg[31]_i_11_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I4_O)        0.105    15.925 r  platform_i/aes_top_0/inst/aes128only/core/keymem/block_w0_reg[27]_i_4/O
                         net (fo=5, routed)           2.429    18.355    platform_i/aes_top_0/inst/aes128only/core/dec_block/round_key[80]
    SLICE_X50Y130        LUT4 (Prop_lut4_I1_O)        0.105    18.460 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[6]_i_10/O
                         net (fo=7, routed)           0.879    19.339    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[27]_0
    SLICE_X54Y130        LUT6 (Prop_lut6_I0_O)        0.105    19.444 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.732    20.176    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[3]_i_2__0_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I1_O)        0.105    20.281 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    20.281    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg[3]_i_1__0_n_0
    SLICE_X50Y131        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.372    39.074    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X50Y131        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[3]/C
                         clock pessimism              0.488    39.561    
                         clock uncertainty           -0.397    39.165    
    SLICE_X50Y131        FDCE (Setup_fdce_C_D)        0.072    39.237    platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.237    
                         arrival time                         -20.281    
  -------------------------------------------------------------------
                         slack                                 18.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes128only/key_reg_reg[2][25]/C
                            (rising edge-triggered cell FDPE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/keymem/prev_key1_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.069ns
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.654     2.435    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X31Y134        FDPE                                         r  platform_i/aes_top_0/inst/aes128only/key_reg_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y134        FDPE (Prop_fdpe_C_Q)         0.141     2.576 r  platform_i/aes_top_0/inst/aes128only/key_reg_reg[2][25]/Q
                         net (fo=1, routed)           0.053     2.629    platform_i/aes_top_0/inst/aes128only/core/keymem/core_key[57]
    SLICE_X30Y134        LUT6 (Prop_lut6_I4_O)        0.045     2.674 r  platform_i/aes_top_0/inst/aes128only/core/keymem/prev_key1_reg[57]_i_1/O
                         net (fo=12, routed)          0.000     2.674    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_new[57]
    SLICE_X30Y134        FDRE                                         r  platform_i/aes_top_0/inst/aes128only/core/keymem/prev_key1_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.924     3.069    platform_i/aes_top_0/inst/aes128only/core/keymem/clk
    SLICE_X30Y134        FDRE                                         r  platform_i/aes_top_0/inst/aes128only/core/keymem/prev_key1_reg_reg[57]/C
                         clock pessimism             -0.621     2.448    
    SLICE_X30Y134        FDRE (Hold_fdre_C_D)         0.121     2.569    platform_i/aes_top_0/inst/aes128only/core/keymem/prev_key1_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/result_reg_reg[101]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.353%)  route 0.262ns (55.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.630     2.411    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X50Y136        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDCE (Prop_fdce_C_Q)         0.164     2.575 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[5]/Q
                         net (fo=4, routed)           0.262     2.837    platform_i/aes_top_0/inst/aes128only/core/enc_block/dec_new_block[101]
    SLICE_X47Y135        LUT3 (Prop_lut3_I1_O)        0.045     2.882 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/result_reg[101]_i_1/O
                         net (fo=1, routed)           0.000     2.882    platform_i/aes_top_0/inst/aes128only/core_result[101]
    SLICE_X47Y135        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/result_reg_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.905     3.050    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X47Y135        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/result_reg_reg[101]/C
                         clock pessimism             -0.373     2.677    
    SLICE_X47Y135        FDCE (Hold_fdce_C_D)         0.091     2.768    platform_i/aes_top_0/inst/aes128only/result_reg_reg[101]
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/result_reg_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.808%)  route 0.306ns (62.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.630     2.411    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X49Y131        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDCE (Prop_fdce_C_Q)         0.141     2.552 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w2_reg_reg[2]/Q
                         net (fo=3, routed)           0.306     2.858    platform_i/aes_top_0/inst/aes128only/core/enc_block/dec_new_block[34]
    SLICE_X50Y127        LUT3 (Prop_lut3_I1_O)        0.045     2.903 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/result_reg[34]_i_1/O
                         net (fo=1, routed)           0.000     2.903    platform_i/aes_top_0/inst/aes128only/core_result[34]
    SLICE_X50Y127        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/result_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.893     3.038    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X50Y127        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/result_reg_reg[34]/C
                         clock pessimism             -0.373     2.665    
    SLICE_X50Y127        FDCE (Hold_fdce_C_D)         0.120     2.785    platform_i/aes_top_0/inst/aes128only/result_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w1_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/result_reg_reg[77]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.184ns (36.091%)  route 0.326ns (63.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.633     2.414    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X48Y136        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDCE (Prop_fdce_C_Q)         0.141     2.555 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w1_reg_reg[13]/Q
                         net (fo=4, routed)           0.326     2.880    platform_i/aes_top_0/inst/aes128only/core/enc_block/dec_new_block[77]
    SLICE_X50Y135        LUT3 (Prop_lut3_I1_O)        0.043     2.923 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/result_reg[77]_i_1/O
                         net (fo=1, routed)           0.000     2.923    platform_i/aes_top_0/inst/aes128only/core_result[77]
    SLICE_X50Y135        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/result_reg_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.901     3.046    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X50Y135        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/result_reg_reg[77]/C
                         clock pessimism             -0.373     2.673    
    SLICE_X50Y135        FDCE (Hold_fdce_C_D)         0.131     2.804    platform_i/aes_top_0/inst/aes128only/result_reg_reg[77]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w3_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w0_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.822%)  route 0.303ns (59.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.634     2.415    platform_i/aes_top_0/inst/aes128only/core/enc_block/clk
    SLICE_X46Y136        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w3_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDCE (Prop_fdce_C_Q)         0.164     2.579 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w3_reg_reg[5]/Q
                         net (fo=8, routed)           0.303     2.882    platform_i/aes_top_0/inst/aes128only/core/enc_block/enc_new_block[5]
    SLICE_X50Y138        LUT6 (Prop_lut6_I1_O)        0.045     2.927 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w0_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.927    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w0_reg[5]_i_1_n_0
    SLICE_X50Y138        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.904     3.049    platform_i/aes_top_0/inst/aes128only/core/enc_block/clk
    SLICE_X50Y138        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w0_reg_reg[5]/C
                         clock pessimism             -0.373     2.676    
    SLICE_X50Y138        FDCE (Hold_fdce_C_D)         0.120     2.796    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/result_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.819%)  route 0.319ns (63.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.635     2.416    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X47Y137        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDCE (Prop_fdce_C_Q)         0.141     2.557 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w3_reg_reg[29]/Q
                         net (fo=5, routed)           0.319     2.876    platform_i/aes_top_0/inst/aes128only/core/enc_block/dec_new_block[29]
    SLICE_X50Y132        LUT3 (Prop_lut3_I1_O)        0.045     2.921 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/result_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     2.921    platform_i/aes_top_0/inst/aes128only/core_result[29]
    SLICE_X50Y132        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/result_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.898     3.043    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X50Y132        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/result_reg_reg[29]/C
                         clock pessimism             -0.373     2.670    
    SLICE_X50Y132        FDCE (Hold_fdce_C_D)         0.120     2.790    platform_i/aes_top_0/inst/aes128only/result_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes128only/core/enc_block/FSM_sequential_enc_ctrl_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.206%)  route 0.301ns (61.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.624     2.405    platform_i/aes_top_0/inst/aes128only/core/enc_block/clk
    SLICE_X53Y122        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/enc_block/FSM_sequential_enc_ctrl_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDCE (Prop_fdce_C_Q)         0.141     2.546 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/FSM_sequential_enc_ctrl_reg_reg[1]/Q
                         net (fo=64, routed)          0.301     2.846    platform_i/aes_top_0/inst/aes128only/core/enc_block/enc_ctrl_reg[1]
    SLICE_X49Y122        LUT4 (Prop_lut4_I2_O)        0.045     2.891 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     2.891    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg[19]_i_1_n_0
    SLICE_X49Y122        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.897     3.042    platform_i/aes_top_0/inst/aes128only/core/enc_block/clk
    SLICE_X49Y122        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[19]/C
                         clock pessimism             -0.373     2.669    
    SLICE_X49Y122        FDCE (Hold_fdce_C_D)         0.091     2.760    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w3_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/result_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.212ns (40.931%)  route 0.306ns (59.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.628     2.409    platform_i/aes_top_0/inst/aes128only/core/enc_block/clk
    SLICE_X42Y128        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w3_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y128        FDCE (Prop_fdce_C_Q)         0.164     2.573 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w3_reg_reg[26]/Q
                         net (fo=8, routed)           0.306     2.879    platform_i/aes_top_0/inst/aes128only/core/enc_block/enc_new_block[26]
    SLICE_X50Y126        LUT3 (Prop_lut3_I0_O)        0.048     2.927 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/result_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     2.927    platform_i/aes_top_0/inst/aes128only/core_result[26]
    SLICE_X50Y126        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/result_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.891     3.036    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X50Y126        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/result_reg_reg[26]/C
                         clock pessimism             -0.373     2.663    
    SLICE_X50Y126        FDCE (Hold_fdce_C_D)         0.131     2.794    platform_i/aes_top_0/inst/aes128only/result_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.794    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/result_reg_reg[122]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.125%)  route 0.329ns (63.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.624     2.405    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X48Y125        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.141     2.546 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w0_reg_reg[26]/Q
                         net (fo=6, routed)           0.329     2.874    platform_i/aes_top_0/inst/aes128only/core/enc_block/dec_new_block[122]
    SLICE_X50Y126        LUT3 (Prop_lut3_I1_O)        0.045     2.919 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/result_reg[122]_i_1/O
                         net (fo=1, routed)           0.000     2.919    platform_i/aes_top_0/inst/aes128only/core_result[122]
    SLICE_X50Y126        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/result_reg_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.891     3.036    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X50Y126        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/result_reg_reg[122]/C
                         clock pessimism             -0.373     2.663    
    SLICE_X50Y126        FDCE (Hold_fdce_C_D)         0.120     2.783    platform_i/aes_top_0/inst/aes128only/result_reg_reg[122]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w1_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/result_reg_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.188ns (35.806%)  route 0.337ns (64.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.632     2.413    platform_i/aes_top_0/inst/aes128only/core/dec_block/clk
    SLICE_X47Y132        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y132        FDCE (Prop_fdce_C_Q)         0.141     2.554 r  platform_i/aes_top_0/inst/aes128only/core/dec_block/block_w1_reg_reg[4]/Q
                         net (fo=7, routed)           0.337     2.891    platform_i/aes_top_0/inst/aes128only/core/enc_block/dec_new_block[68]
    SLICE_X50Y132        LUT3 (Prop_lut3_I1_O)        0.047     2.938 r  platform_i/aes_top_0/inst/aes128only/core/enc_block/result_reg[68]_i_1/O
                         net (fo=1, routed)           0.000     2.938    platform_i/aes_top_0/inst/aes128only/core_result[68]
    SLICE_X50Y132        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/result_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.898     3.043    platform_i/aes_top_0/inst/aes128only/clk
    SLICE_X50Y132        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/result_reg_reg[68]/C
                         clock pessimism             -0.373     2.670    
    SLICE_X50Y132        FDCE (Hold_fdce_C_D)         0.131     2.801    platform_i/aes_top_0/inst/aes128only/result_reg_reg[68]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_aes_chip_platform_clk_wiz_0_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         33.333      31.741     BUFGCTRL_X0Y17   platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X53Y128    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X49Y122    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X37Y130    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X40Y136    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X50Y137    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X53Y137    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X46Y132    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[23]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X39Y131    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[24]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X40Y136    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X38Y138    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y138    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y138    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X47Y134    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X27Y139    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[0][57]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X29Y129    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[0][58]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X50Y146    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[0][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X29Y129    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[0][60]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X65Y119    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[7][116]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X53Y128    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X49Y122    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X37Y130    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X37Y130    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y132    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X46Y132    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X39Y131    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X39Y131    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X37Y130    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X37Y130    platform_i/aes_top_0/inst/aes128only/core/enc_block/block_w1_reg_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_aes_tx_platform_clk_wiz_0_0
  To Clock:  clk_aes_tx_platform_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      191.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             191.329ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 0.590ns (7.609%)  route 7.164ns (92.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 205.629 - 200.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.562ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     6.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/clk_tx
    SLICE_X29Y64         FDPE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDPE (Prop_fdpe_C_Q)         0.348     6.601 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]/Q
                         net (fo=13, routed)          1.317     7.918    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/Q[1]
    SLICE_X32Y67         LUT3 (Prop_lut3_I1_O)        0.242     8.160 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/mem_reg_i_2/O
                         net (fo=1, routed)           5.847    14.007    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/data_tmp
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.260   205.629    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.556   206.185    
                         clock uncertainty           -0.562   205.623    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.287   205.336    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        205.336    
                         arrival time                         -14.007    
  -------------------------------------------------------------------
                         slack                                191.329    

Slack (MET) :             191.703ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/mem_reg_i_37/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.630ns (8.566%)  route 6.724ns (91.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 205.629 - 200.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.562ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     6.253    platform_i/aesVerifyPlatformData_0/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/mem_reg_i_37/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.398     6.651 f  platform_i/aesVerifyPlatformData_0/mem_reg_i_37/Q
                         net (fo=2, routed)           0.826     7.477    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/mem_reg
    SLICE_X31Y65         LUT4 (Prop_lut4_I3_O)        0.232     7.709 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/mem_reg_i_3/O
                         net (fo=1, routed)           5.898    13.607    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_2
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/RSTREGARSTREG
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.260   205.629    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.556   206.185    
                         clock uncertainty           -0.562   205.623    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_RSTREGARSTREG)
                                                     -0.312   205.311    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        205.311    
                         arrival time                         -13.607    
  -------------------------------------------------------------------
                         slack                                191.703    

Slack (MET) :             192.233ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 0.484ns (7.173%)  route 6.264ns (92.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 205.629 - 200.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.562ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.426     6.255    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.379     6.634 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/Q
                         net (fo=13, routed)          0.708     7.342    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg_0
    SLICE_X31Y65         LUT3 (Prop_lut3_I0_O)        0.105     7.447 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/mem_reg_i_1/O
                         net (fo=1, routed)           5.556    13.003    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_0
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.260   205.629    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.556   206.185    
                         clock uncertainty           -0.562   205.623    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387   205.236    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        205.236    
                         arrival time                         -13.003    
  -------------------------------------------------------------------
                         slack                                192.233    

Slack (MET) :             196.572ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.903ns (31.457%)  route 1.968ns (68.543%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 205.641 - 200.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.562ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     6.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.348     6.601 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[2]/Q
                         net (fo=1, routed)           0.659     7.260    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg_n_0_[2]
    SLICE_X29Y63         LUT4 (Prop_lut4_I3_O)        0.240     7.500 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_i_6/O
                         net (fo=2, routed)           0.475     7.975    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_i_6_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I2_O)        0.105     8.080 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_i_4/O
                         net (fo=1, routed)           0.381     8.461    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_i_4_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I0_O)        0.105     8.566 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_i_2/O
                         net (fo=1, routed)           0.453     9.019    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_i_2_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I0_O)        0.105     9.124 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_i_1/O
                         net (fo=1, routed)           0.000     9.124    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_i_1_n_0
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.272   205.641    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/C
                         clock pessimism              0.587   206.228    
                         clock uncertainty           -0.562   205.666    
    SLICE_X29Y63         FDCE (Setup_fdce_C_D)        0.030   205.696    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg
  -------------------------------------------------------------------
                         required time                        205.696    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                196.572    

Slack (MET) :             197.007ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.398ns (22.842%)  route 1.344ns (77.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 205.629 - 200.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.562ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     6.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.398     6.651 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/Q
                         net (fo=9, routed)           1.344     7.995    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/Q[2]
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.260   205.629    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.556   206.185    
                         clock uncertainty           -0.562   205.623    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.620   205.003    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        205.003    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                197.007    

Slack (MET) :             197.078ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.433ns (24.035%)  route 1.369ns (75.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 205.629 - 200.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.562ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     6.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.433     6.686 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/Q
                         net (fo=6, routed)           1.369     8.055    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/Q[4]
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.260   205.629    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.556   206.185    
                         clock uncertainty           -0.562   205.623    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490   205.133    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        205.133    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                197.078    

Slack (MET) :             197.153ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.787ns (33.765%)  route 1.544ns (66.235%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 205.640 - 200.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.562ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.426     6.255    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.379     6.634 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/Q
                         net (fo=13, routed)          0.748     7.382    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I3_O)        0.122     7.504 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter[5]_i_2/O
                         net (fo=2, routed)           0.795     8.300    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter[5]_i_2_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I1_O)        0.286     8.586 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.586    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_next[4]
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.271   205.640    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/C
                         clock pessimism              0.587   206.227    
                         clock uncertainty           -0.562   205.665    
    SLICE_X30Y64         FDCE (Setup_fdce_C_D)        0.074   205.739    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]
  -------------------------------------------------------------------
                         required time                        205.739    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                197.153    

Slack (MET) :             197.171ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.801ns (34.161%)  route 1.544ns (65.839%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 205.640 - 200.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.562ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.426     6.255    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.379     6.634 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/Q
                         net (fo=13, routed)          0.748     7.382    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I3_O)        0.122     7.504 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter[5]_i_2/O
                         net (fo=2, routed)           0.795     8.300    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter[5]_i_2_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I1_O)        0.300     8.600 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.600    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_next[5]
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.271   205.640    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/C
                         clock pessimism              0.587   206.227    
                         clock uncertainty           -0.562   205.665    
    SLICE_X30Y64         FDCE (Setup_fdce_C_D)        0.106   205.771    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]
  -------------------------------------------------------------------
                         required time                        205.771    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                197.171    

Slack (MET) :             197.607ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.654ns (33.775%)  route 1.282ns (66.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 205.640 - 200.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.562ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     6.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.398     6.651 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/Q
                         net (fo=9, routed)           1.282     7.933    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/Q[2]
    SLICE_X30Y64         LUT5 (Prop_lut5_I4_O)        0.256     8.189 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.189    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_next[2]
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.271   205.640    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
                         clock pessimism              0.613   206.253    
                         clock uncertainty           -0.562   205.691    
    SLICE_X30Y64         FDCE (Setup_fdce_C_D)        0.106   205.797    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.797    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                197.607    

Slack (MET) :             197.630ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.433ns (34.645%)  route 0.817ns (65.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 205.629 - 200.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.562ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     6.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.433     6.686 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/Q
                         net (fo=9, routed)           0.817     7.503    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/Q[1]
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.260   205.629    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.556   206.185    
                         clock uncertainty           -0.562   205.623    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490   205.133    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        205.133    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                197.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.141     2.493 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[3]/Q
                         net (fo=1, routed)           0.111     2.605    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1[3]
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[3]/C
                         clock pessimism             -0.632     2.352    
    SLICE_X29Y63         FDCE (Hold_fdce_C_D)         0.075     2.427    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.128ns (71.843%)  route 0.050ns (28.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.128     2.480 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[0]/Q
                         net (fo=1, routed)           0.050     2.530    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1[0]
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[0]/C
                         clock pessimism             -0.632     2.352    
    SLICE_X29Y64         FDCE (Hold_fdce_C_D)        -0.006     2.346    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.227ns (77.784%)  route 0.065ns (22.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.128     2.480 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[3]/Q
                         net (fo=2, routed)           0.065     2.545    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg_n_0_[3]
    SLICE_X29Y63         LUT6 (Prop_lut6_I3_O)        0.099     2.644 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_i_1/O
                         net (fo=1, routed)           0.000     2.644    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_i_1_n_0
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/C
                         clock pessimism             -0.632     2.352    
    SLICE_X29Y63         FDCE (Hold_fdce_C_D)         0.091     2.443    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.472%)  route 0.116ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.128     2.480 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[2]/Q
                         net (fo=1, routed)           0.116     2.596    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1[2]
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[2]/C
                         clock pessimism             -0.632     2.352    
    SLICE_X29Y64         FDCE (Hold_fdce_C_D)         0.023     2.375    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.252%)  route 0.150ns (41.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.164     2.516 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]/Q
                         net (fo=10, routed)          0.150     2.666    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/Q[0]
    SLICE_X30Y63         LUT6 (Prop_lut6_I1_O)        0.045     2.711 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter[3]_i_1/O
                         net (fo=2, routed)           0.000     2.711    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_next[3]
    SLICE_X30Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[3]/C
                         clock pessimism             -0.617     2.367    
    SLICE_X30Y63         FDCE (Hold_fdce_C_D)         0.120     2.487    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/mem_reg_i_37/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.070%)  route 0.181ns (48.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/clk_tx
    SLICE_X31Y65         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     2.493 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/Q
                         net (fo=11, routed)          0.181     2.674    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/aes_tx_require
    SLICE_X30Y64         LUT3 (Prop_lut3_I1_O)        0.048     2.722 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/mem_reg_i_38/O
                         net (fo=1, routed)           0.000     2.722    platform_i/aesVerifyPlatformData_0/inst_n_6
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/mem_reg_i_37/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/mem_reg_i_37/C
                         clock pessimism             -0.617     2.367    
    SLICE_X30Y64         FDCE (Hold_fdce_C_D)         0.131     2.498    platform_i/aesVerifyPlatformData_0/mem_reg_i_37
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.524%)  route 0.185ns (49.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/clk_tx
    SLICE_X31Y65         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     2.493 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/Q
                         net (fo=11, routed)          0.185     2.678    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/aes_tx_require
    SLICE_X30Y64         LUT5 (Prop_lut5_I1_O)        0.048     2.726 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.726    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_next[2]
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
                         clock pessimism             -0.617     2.367    
    SLICE_X30Y64         FDCE (Hold_fdce_C_D)         0.131     2.498    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.671%)  route 0.181ns (49.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/clk_tx
    SLICE_X31Y65         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     2.493 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/Q
                         net (fo=11, routed)          0.181     2.674    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/aes_tx_require
    SLICE_X30Y64         LUT3 (Prop_lut3_I2_O)        0.045     2.719 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.719    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_next[0]
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]/C
                         clock pessimism             -0.617     2.367    
    SLICE_X30Y64         FDCE (Hold_fdce_C_D)         0.120     2.487    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.124%)  route 0.185ns (49.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/clk_tx
    SLICE_X31Y65         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     2.493 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/Q
                         net (fo=11, routed)          0.185     2.678    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/aes_tx_require
    SLICE_X30Y64         LUT4 (Prop_lut4_I1_O)        0.045     2.723 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.723    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_next[1]
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/C
                         clock pessimism             -0.617     2.367    
    SLICE_X30Y64         FDCE (Hold_fdce_C_D)         0.121     2.488    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.251ns (67.465%)  route 0.121ns (32.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.148     2.500 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/Q
                         net (fo=9, routed)           0.121     2.621    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/Q[2]
    SLICE_X30Y64         LUT5 (Prop_lut5_I2_O)        0.103     2.724 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.724    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_next[5]
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/C
                         clock pessimism             -0.632     2.352    
    SLICE_X30Y64         FDCE (Hold_fdce_C_D)         0.131     2.483    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_aes_tx_platform_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X2Y26     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y16   platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/mem_reg_i_37/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X29Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X29Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X31Y65     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/mem_reg_i_37/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X29Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X29Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X31Y65     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y63     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/mem_reg_i_37/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X29Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X29Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X31Y65     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X29Y64     platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_platform_clk_wiz_0_0
  To Clock:  clkfbout_platform_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_platform_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_aes_chip_platform_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :          109  Failing Endpoints,  Worst Slack       -0.239ns,  Total Violation      -14.777ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[112]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_fpga_0 rise@40.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        1.461ns  (logic 0.484ns (33.138%)  route 0.977ns (66.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 42.204 - 40.000 ) 
    Source Clock Delay      (SCD):    6.203ns = ( 39.536 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    34.327    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    34.412 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704    36.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    36.193 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    38.077    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    38.162 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.374    39.536    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X51Y88         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.379    39.915 r  platform_i/aes_top_0/inst/aes_outport/valid_reg/Q
                         net (fo=18, routed)          0.538    40.454    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[8]
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.105    40.559 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[119]_i_1/O
                         net (fo=8, routed)           0.438    40.997    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[119]_i_1_n_0
    SLICE_X50Y86         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[112]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    40.905    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    40.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.221    42.204    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X50Y86         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[112]/C
                         clock pessimism              0.097    42.300    
                         clock uncertainty           -1.406    40.894    
    SLICE_X50Y86         FDCE (Setup_fdce_C_CE)      -0.136    40.758    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[112]
  -------------------------------------------------------------------
                         required time                         40.758    
                         arrival time                         -40.997    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[113]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_fpga_0 rise@40.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        1.461ns  (logic 0.484ns (33.138%)  route 0.977ns (66.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 42.204 - 40.000 ) 
    Source Clock Delay      (SCD):    6.203ns = ( 39.536 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    34.327    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    34.412 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704    36.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    36.193 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    38.077    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    38.162 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.374    39.536    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X51Y88         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.379    39.915 r  platform_i/aes_top_0/inst/aes_outport/valid_reg/Q
                         net (fo=18, routed)          0.538    40.454    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[8]
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.105    40.559 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[119]_i_1/O
                         net (fo=8, routed)           0.438    40.997    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[119]_i_1_n_0
    SLICE_X50Y86         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[113]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    40.905    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    40.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.221    42.204    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X50Y86         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[113]/C
                         clock pessimism              0.097    42.300    
                         clock uncertainty           -1.406    40.894    
    SLICE_X50Y86         FDCE (Setup_fdce_C_CE)      -0.136    40.758    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[113]
  -------------------------------------------------------------------
                         required time                         40.758    
                         arrival time                         -40.997    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[114]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_fpga_0 rise@40.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        1.461ns  (logic 0.484ns (33.138%)  route 0.977ns (66.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 42.204 - 40.000 ) 
    Source Clock Delay      (SCD):    6.203ns = ( 39.536 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    34.327    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    34.412 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704    36.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    36.193 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    38.077    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    38.162 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.374    39.536    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X51Y88         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.379    39.915 r  platform_i/aes_top_0/inst/aes_outport/valid_reg/Q
                         net (fo=18, routed)          0.538    40.454    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[8]
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.105    40.559 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[119]_i_1/O
                         net (fo=8, routed)           0.438    40.997    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[119]_i_1_n_0
    SLICE_X50Y86         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[114]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    40.905    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    40.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.221    42.204    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X50Y86         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[114]/C
                         clock pessimism              0.097    42.300    
                         clock uncertainty           -1.406    40.894    
    SLICE_X50Y86         FDCE (Setup_fdce_C_CE)      -0.136    40.758    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[114]
  -------------------------------------------------------------------
                         required time                         40.758    
                         arrival time                         -40.997    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[115]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_fpga_0 rise@40.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        1.461ns  (logic 0.484ns (33.138%)  route 0.977ns (66.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 42.204 - 40.000 ) 
    Source Clock Delay      (SCD):    6.203ns = ( 39.536 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    34.327    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    34.412 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704    36.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    36.193 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    38.077    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    38.162 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.374    39.536    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X51Y88         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.379    39.915 r  platform_i/aes_top_0/inst/aes_outport/valid_reg/Q
                         net (fo=18, routed)          0.538    40.454    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[8]
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.105    40.559 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[119]_i_1/O
                         net (fo=8, routed)           0.438    40.997    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[119]_i_1_n_0
    SLICE_X50Y86         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[115]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    40.905    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    40.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.221    42.204    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X50Y86         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[115]/C
                         clock pessimism              0.097    42.300    
                         clock uncertainty           -1.406    40.894    
    SLICE_X50Y86         FDCE (Setup_fdce_C_CE)      -0.136    40.758    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[115]
  -------------------------------------------------------------------
                         required time                         40.758    
                         arrival time                         -40.997    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_fpga_0 rise@40.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        1.451ns  (logic 0.484ns (33.352%)  route 0.967ns (66.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 42.201 - 40.000 ) 
    Source Clock Delay      (SCD):    6.203ns = ( 39.536 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    34.327    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    34.412 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704    36.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    36.193 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    38.077    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    38.162 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.374    39.536    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X51Y88         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.379    39.915 r  platform_i/aes_top_0/inst/aes_outport/valid_reg/Q
                         net (fo=18, routed)          0.597    40.512    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[8]
    SLICE_X50Y84         LUT6 (Prop_lut6_I1_O)        0.105    40.617 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[7]_i_1/O
                         net (fo=8, routed)           0.371    40.987    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[7]_i_1_n_0
    SLICE_X50Y82         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    40.905    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    40.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.218    42.201    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X50Y82         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[3]/C
                         clock pessimism              0.097    42.297    
                         clock uncertainty           -1.406    40.891    
    SLICE_X50Y82         FDCE (Setup_fdce_C_CE)      -0.136    40.755    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         40.755    
                         arrival time                         -40.988    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_fpga_0 rise@40.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        1.451ns  (logic 0.484ns (33.352%)  route 0.967ns (66.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 42.201 - 40.000 ) 
    Source Clock Delay      (SCD):    6.203ns = ( 39.536 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    34.327    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    34.412 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704    36.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    36.193 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    38.077    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    38.162 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.374    39.536    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X51Y88         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.379    39.915 r  platform_i/aes_top_0/inst/aes_outport/valid_reg/Q
                         net (fo=18, routed)          0.597    40.512    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[8]
    SLICE_X50Y84         LUT6 (Prop_lut6_I1_O)        0.105    40.617 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[7]_i_1/O
                         net (fo=8, routed)           0.371    40.987    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[7]_i_1_n_0
    SLICE_X50Y82         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    40.905    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    40.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.218    42.201    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X50Y82         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[5]/C
                         clock pessimism              0.097    42.297    
                         clock uncertainty           -1.406    40.891    
    SLICE_X50Y82         FDCE (Setup_fdce_C_CE)      -0.136    40.755    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         40.755    
                         arrival time                         -40.988    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_fpga_0 rise@40.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        1.451ns  (logic 0.484ns (33.352%)  route 0.967ns (66.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 42.201 - 40.000 ) 
    Source Clock Delay      (SCD):    6.203ns = ( 39.536 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    34.327    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    34.412 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704    36.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    36.193 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    38.077    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    38.162 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.374    39.536    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X51Y88         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.379    39.915 r  platform_i/aes_top_0/inst/aes_outport/valid_reg/Q
                         net (fo=18, routed)          0.597    40.512    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[8]
    SLICE_X50Y84         LUT6 (Prop_lut6_I1_O)        0.105    40.617 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[7]_i_1/O
                         net (fo=8, routed)           0.371    40.987    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[7]_i_1_n_0
    SLICE_X50Y82         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    40.905    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    40.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.218    42.201    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X50Y82         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[7]/C
                         clock pessimism              0.097    42.297    
                         clock uncertainty           -1.406    40.891    
    SLICE_X50Y82         FDCE (Setup_fdce_C_CE)      -0.136    40.755    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         40.755    
                         arrival time                         -40.988    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[56]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_fpga_0 rise@40.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        1.419ns  (logic 0.484ns (34.110%)  route 0.935ns (65.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 42.201 - 40.000 ) 
    Source Clock Delay      (SCD):    6.203ns = ( 39.536 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    34.327    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    34.412 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704    36.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    36.193 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    38.077    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    38.162 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.374    39.536    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X51Y88         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.379    39.915 r  platform_i/aes_top_0/inst/aes_outport/valid_reg/Q
                         net (fo=18, routed)          0.551    40.466    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[8]
    SLICE_X51Y85         LUT6 (Prop_lut6_I1_O)        0.105    40.571 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[63]_i_1/O
                         net (fo=8, routed)           0.384    40.955    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[63]_i_1_n_0
    SLICE_X52Y82         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    40.905    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    40.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.218    42.201    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X52Y82         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[56]/C
                         clock pessimism              0.097    42.297    
                         clock uncertainty           -1.406    40.891    
    SLICE_X52Y82         FDCE (Setup_fdce_C_CE)      -0.168    40.723    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[56]
  -------------------------------------------------------------------
                         required time                         40.723    
                         arrival time                         -40.955    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[57]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_fpga_0 rise@40.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        1.419ns  (logic 0.484ns (34.110%)  route 0.935ns (65.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 42.201 - 40.000 ) 
    Source Clock Delay      (SCD):    6.203ns = ( 39.536 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    34.327    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    34.412 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704    36.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    36.193 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    38.077    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    38.162 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.374    39.536    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X51Y88         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.379    39.915 r  platform_i/aes_top_0/inst/aes_outport/valid_reg/Q
                         net (fo=18, routed)          0.551    40.466    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[8]
    SLICE_X51Y85         LUT6 (Prop_lut6_I1_O)        0.105    40.571 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[63]_i_1/O
                         net (fo=8, routed)           0.384    40.955    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[63]_i_1_n_0
    SLICE_X52Y82         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    40.905    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    40.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.218    42.201    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X52Y82         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[57]/C
                         clock pessimism              0.097    42.297    
                         clock uncertainty           -1.406    40.891    
    SLICE_X52Y82         FDCE (Setup_fdce_C_CE)      -0.168    40.723    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[57]
  -------------------------------------------------------------------
                         required time                         40.723    
                         arrival time                         -40.955    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_fpga_0 rise@40.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        1.419ns  (logic 0.484ns (34.110%)  route 0.935ns (65.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 42.201 - 40.000 ) 
    Source Clock Delay      (SCD):    6.203ns = ( 39.536 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    34.327    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    34.412 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704    36.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    36.193 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    38.077    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    38.162 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.374    39.536    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X51Y88         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.379    39.915 r  platform_i/aes_top_0/inst/aes_outport/valid_reg/Q
                         net (fo=18, routed)          0.551    40.466    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[8]
    SLICE_X51Y85         LUT6 (Prop_lut6_I1_O)        0.105    40.571 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[63]_i_1/O
                         net (fo=8, routed)           0.384    40.955    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp[63]_i_1_n_0
    SLICE_X52Y82         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    40.905    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    40.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.218    42.201    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X52Y82         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[58]/C
                         clock pessimism              0.097    42.297    
                         clock uncertainty           -1.406    40.891    
    SLICE_X52Y82         FDCE (Setup_fdce_C_CE)      -0.168    40.723    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[58]
  -------------------------------------------------------------------
                         required time                         40.723    
                         arrival time                         -40.955    
  -------------------------------------------------------------------
                         slack                                 -0.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.959%)  route 0.251ns (64.041%))
  Logic Levels:           0  
  Clock Path Skew:        -1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.550     2.330    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X48Y83         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141     2.471 r  platform_i/aes_top_0/inst/aes_outport/out_reg[5]/Q
                         net (fo=16, routed)          0.251     2.722    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[5]
    SLICE_X51Y81         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.811     1.177    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X51Y81         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[29]/C
                         clock pessimism             -0.030     1.147    
                         clock uncertainty            1.406     2.553    
    SLICE_X51Y81         FDCE (Hold_fdce_C_D)         0.071     2.624    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.458%)  route 0.268ns (65.542%))
  Logic Levels:           0  
  Clock Path Skew:        -1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.551     2.331    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X49Y84         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.141     2.472 r  platform_i/aes_top_0/inst/aes_outport/out_reg[4]/Q
                         net (fo=16, routed)          0.268     2.740    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[4]
    SLICE_X52Y88         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.818     1.184    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X52Y88         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[92]/C
                         clock pessimism             -0.030     1.154    
                         clock uncertainty            1.406     2.560    
    SLICE_X52Y88         FDCE (Hold_fdce_C_D)         0.075     2.635    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[92]
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.721%)  route 0.265ns (65.279%))
  Logic Levels:           0  
  Clock Path Skew:        -1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.551     2.331    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X49Y84         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDCE (Prop_fdce_C_Q)         0.141     2.472 r  platform_i/aes_top_0/inst/aes_outport/out_reg[4]/Q
                         net (fo=16, routed)          0.265     2.737    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[4]
    SLICE_X53Y90         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.819     1.185    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X53Y90         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[52]/C
                         clock pessimism             -0.030     1.155    
                         clock uncertainty            1.406     2.561    
    SLICE_X53Y90         FDCE (Hold_fdce_C_D)         0.070     2.631    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.392%)  route 0.269ns (65.608%))
  Logic Levels:           0  
  Clock Path Skew:        -1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.550     2.330    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X48Y83         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141     2.471 r  platform_i/aes_top_0/inst/aes_outport/out_reg[5]/Q
                         net (fo=16, routed)          0.269     2.740    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[5]
    SLICE_X53Y90         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.819     1.185    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X53Y90         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[53]/C
                         clock pessimism             -0.030     1.155    
                         clock uncertainty            1.406     2.561    
    SLICE_X53Y90         FDCE (Hold_fdce_C_D)         0.071     2.632    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[117]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.829%)  route 0.264ns (65.170%))
  Logic Levels:           0  
  Clock Path Skew:        -1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.550     2.330    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X48Y83         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141     2.471 r  platform_i/aes_top_0/inst/aes_outport/out_reg[5]/Q
                         net (fo=16, routed)          0.264     2.735    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[5]
    SLICE_X51Y86         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.815     1.181    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X51Y86         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[117]/C
                         clock pessimism             -0.030     1.151    
                         clock uncertainty            1.406     2.557    
    SLICE_X51Y86         FDCE (Hold_fdce_C_D)         0.066     2.623    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[117]
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.359%)  route 0.282ns (66.641%))
  Logic Levels:           0  
  Clock Path Skew:        -1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.550     2.330    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X48Y83         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141     2.471 r  platform_i/aes_top_0/inst/aes_outport/out_reg[5]/Q
                         net (fo=16, routed)          0.282     2.753    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[5]
    SLICE_X50Y91         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.819     1.185    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X50Y91         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[13]/C
                         clock pessimism             -0.030     1.155    
                         clock uncertainty            1.406     2.561    
    SLICE_X50Y91         FDCE (Hold_fdce_C_D)         0.076     2.637    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.985%)  route 0.246ns (60.015%))
  Logic Levels:           0  
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.570     2.350    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X54Y82         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.164     2.514 r  platform_i/aes_top_0/inst/aes_outport/out_reg[1]/Q
                         net (fo=16, routed)          0.246     2.760    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[1]
    SLICE_X55Y87         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.841     1.207    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X55Y87         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[49]/C
                         clock pessimism             -0.030     1.177    
                         clock uncertainty            1.406     2.583    
    SLICE_X55Y87         FDCE (Hold_fdce_C_D)         0.047     2.630    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[49]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[109]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.885%)  route 0.316ns (69.115%))
  Logic Levels:           0  
  Clock Path Skew:        -1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.550     2.330    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X48Y83         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141     2.471 r  platform_i/aes_top_0/inst/aes_outport/out_reg[5]/Q
                         net (fo=16, routed)          0.316     2.787    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[5]
    SLICE_X52Y86         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.815     1.181    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X52Y86         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[109]/C
                         clock pessimism             -0.030     1.151    
                         clock uncertainty            1.406     2.557    
    SLICE_X52Y86         FDCE (Hold_fdce_C_D)         0.071     2.628    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[109]
  -------------------------------------------------------------------
                         required time                         -2.628    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[75]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.191%)  route 0.297ns (67.809%))
  Logic Levels:           0  
  Clock Path Skew:        -1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.550     2.330    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X51Y88         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.141     2.471 r  platform_i/aes_top_0/inst/aes_outport/out_reg[3]/Q
                         net (fo=16, routed)          0.297     2.768    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[3]
    SLICE_X52Y84         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.814     1.180    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X52Y84         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[75]/C
                         clock pessimism             -0.030     1.150    
                         clock uncertainty            1.406     2.556    
    SLICE_X52Y84         FDCE (Hold_fdce_C_D)         0.047     2.603    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[75]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 platform_i/aes_top_0/inst/aes_outport/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.627%)  route 0.335ns (70.373%))
  Logic Levels:           0  
  Clock Path Skew:        -1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.550     2.330    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X48Y83         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141     2.471 r  platform_i/aes_top_0/inst/aes_outport/out_reg[5]/Q
                         net (fo=16, routed)          0.335     2.806    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/aes_rx[5]
    SLICE_X51Y90         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.819     1.185    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/s00_axi_aclk
    SLICE_X51Y90         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[45]/C
                         clock pessimism             -0.030     1.155    
                         clock uncertainty            1.406     2.561    
    SLICE_X51Y90         FDCE (Hold_fdce_C_D)         0.078     2.639    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_rx_module/data_tmp_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_aes_tx_platform_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.423ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.646ns (28.921%)  route 1.588ns (71.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.253ns = ( 22.253 - 20.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     6.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.398     6.651 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/Q
                         net (fo=9, routed)           1.588     8.239    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/Q[2]
    SLICE_X30Y65         LUT2 (Prop_lut2_I0_O)        0.248     8.487 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rgray_step1[1]_i_1/O
                         net (fo=1, routed)           0.000     8.487    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/D[1]
    SLICE_X30Y65         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.270    22.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X30Y65         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[1]/C
                         clock pessimism              0.097    22.349    
                         clock uncertainty           -1.546    20.803    
    SLICE_X30Y65         FDCE (Setup_fdce_C_D)        0.106    20.909    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[1]
  -------------------------------------------------------------------
                         required time                         20.909    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 12.423    

Slack (MET) :             12.619ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.633ns (32.254%)  route 1.330ns (67.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 22.254 - 20.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     6.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.398     6.651 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/Q
                         net (fo=9, routed)           1.330     7.981    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/Q[2]
    SLICE_X31Y64         LUT2 (Prop_lut2_I1_O)        0.235     8.216 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rgray_step1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.216    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/D[2]
    SLICE_X31Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.271    22.254    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X31Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[2]/C
                         clock pessimism              0.097    22.350    
                         clock uncertainty           -1.546    20.804    
    SLICE_X31Y64         FDCE (Setup_fdce_C_D)        0.030    20.834    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[2]
  -------------------------------------------------------------------
                         required time                         20.834    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                 12.619    

Slack (MET) :             12.637ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.538ns (27.098%)  route 1.447ns (72.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.253ns = ( 22.253 - 20.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     6.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.433     6.686 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/Q
                         net (fo=9, routed)           1.447     8.133    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/Q[1]
    SLICE_X30Y65         LUT2 (Prop_lut2_I0_O)        0.105     8.238 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rgray_step1[0]_i_1/O
                         net (fo=1, routed)           0.000     8.238    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/D[0]
    SLICE_X30Y65         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.270    22.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X30Y65         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[0]/C
                         clock pessimism              0.097    22.349    
                         clock uncertainty           -1.546    20.803    
    SLICE_X30Y65         FDCE (Setup_fdce_C_D)        0.072    20.875    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[0]
  -------------------------------------------------------------------
                         required time                         20.875    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 12.637    

Slack (MET) :             12.744ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.557ns (29.681%)  route 1.320ns (70.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 22.254 - 20.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     6.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.433     6.686 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/Q
                         net (fo=6, routed)           1.320     8.006    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/Q[4]
    SLICE_X31Y64         LUT2 (Prop_lut2_I0_O)        0.124     8.130 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rgray_step1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.130    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/D[3]
    SLICE_X31Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.271    22.254    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X31Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[3]/C
                         clock pessimism              0.097    22.350    
                         clock uncertainty           -1.546    20.804    
    SLICE_X31Y64         FDCE (Setup_fdce_C_D)        0.069    20.873    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[3]
  -------------------------------------------------------------------
                         required time                         20.873    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                 12.744    

Slack (MET) :             12.855ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.538ns (32.708%)  route 1.107ns (67.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 22.250 - 20.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     6.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.433     6.686 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/Q
                         net (fo=6, routed)           0.683     7.369    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/Q[4]
    SLICE_X29Y63         LUT2 (Prop_lut2_I1_O)        0.105     7.474 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rgray_step1[4]_i_1/O
                         net (fo=1, routed)           0.424     7.898    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/D[4]
    SLICE_X27Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.267    22.250    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X27Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[4]/C
                         clock pessimism              0.097    22.346    
                         clock uncertainty           -1.546    20.800    
    SLICE_X27Y64         FDCE (Setup_fdce_C_D)       -0.047    20.753    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[4]
  -------------------------------------------------------------------
                         required time                         20.753    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                 12.855    

Slack (MET) :             12.885ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.398ns (26.968%)  route 1.078ns (73.032%))
  Logic Levels:           0  
  Clock Path Skew:        -3.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 22.250 - 20.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     6.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.398     6.651 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/Q
                         net (fo=4, routed)           1.078     7.729    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/D[5]
    SLICE_X27Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.267    22.250    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X27Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[5]/C
                         clock pessimism              0.097    22.346    
                         clock uncertainty           -1.546    20.800    
    SLICE_X27Y64         FDCE (Setup_fdce_C_D)       -0.186    20.614    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[5]
  -------------------------------------------------------------------
                         required time                         20.614    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                 12.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.246ns (43.292%)  route 0.322ns (56.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.148     2.500 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/Q
                         net (fo=4, routed)           0.149     2.649    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/Q[5]
    SLICE_X29Y63         LUT2 (Prop_lut2_I0_O)        0.098     2.747 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rgray_step1[4]_i_1/O
                         net (fo=1, routed)           0.173     2.920    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/D[4]
    SLICE_X27Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.838     1.204    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X27Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[4]/C
                         clock pessimism             -0.030     1.174    
                         clock uncertainty            1.546     2.720    
    SLICE_X27Y64         FDCE (Hold_fdce_C_D)         0.070     2.790    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.475%)  route 0.455ns (68.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.164     2.516 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]/Q
                         net (fo=10, routed)          0.455     2.971    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/Q[0]
    SLICE_X30Y65         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rgray_step1[0]_i_1/O
                         net (fo=1, routed)           0.000     3.016    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/D[0]
    SLICE_X30Y65         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.838     1.204    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X30Y65         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[0]/C
                         clock pessimism             -0.030     1.174    
                         clock uncertainty            1.546     2.720    
    SLICE_X30Y65         FDCE (Hold_fdce_C_D)         0.120     2.840    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.148ns (20.279%)  route 0.582ns (79.721%))
  Logic Levels:           0  
  Clock Path Skew:        -1.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.148     2.500 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/Q
                         net (fo=4, routed)           0.582     3.082    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/D[5]
    SLICE_X27Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.838     1.204    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X27Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[5]/C
                         clock pessimism             -0.030     1.174    
                         clock uncertainty            1.546     2.720    
    SLICE_X27Y64         FDCE (Hold_fdce_C_D)         0.013     2.733    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.208ns (24.928%)  route 0.626ns (75.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.164     2.516 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[3]/Q
                         net (fo=7, routed)           0.626     3.143    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/Q[3]
    SLICE_X31Y64         LUT2 (Prop_lut2_I1_O)        0.044     3.187 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rgray_step1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.187    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/D[3]
    SLICE_X31Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.839     1.205    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X31Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[3]/C
                         clock pessimism             -0.030     1.175    
                         clock uncertainty            1.546     2.721    
    SLICE_X31Y64         FDCE (Hold_fdce_C_D)         0.107     2.828    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.209ns (25.018%)  route 0.626ns (74.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.164     2.516 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[3]/Q
                         net (fo=7, routed)           0.626     3.143    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/Q[3]
    SLICE_X31Y64         LUT2 (Prop_lut2_I0_O)        0.045     3.188 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rgray_step1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.188    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/D[2]
    SLICE_X31Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.839     1.205    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X31Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[2]/C
                         clock pessimism             -0.030     1.175    
                         clock uncertainty            1.546     2.721    
    SLICE_X31Y64         FDCE (Hold_fdce_C_D)         0.091     2.812    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.207ns (22.490%)  route 0.713ns (77.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.164     2.516 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/Q
                         net (fo=9, routed)           0.713     3.230    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/Q[1]
    SLICE_X30Y65         LUT2 (Prop_lut2_I1_O)        0.043     3.273 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rgray_step1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.273    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/D[1]
    SLICE_X30Y65         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.838     1.204    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X30Y65         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[1]/C
                         clock pessimism             -0.030     1.174    
                         clock uncertainty            1.546     2.720    
    SLICE_X30Y65         FDCE (Hold_fdce_C_D)         0.131     2.851    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/rgray_step1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.422    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_aes_chip_platform_clk_wiz_0_0

Setup :          239  Failing Endpoints,  Worst Slack      -11.157ns,  Total Violation    -2145.911ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.157ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/waddr_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        19.832ns  (logic 2.040ns (10.287%)  route 17.792ns (89.713%))
  Logic Levels:           8  (LDCE=1 LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        3.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 72.417 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          3.601    66.445    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X36Y120        LUT2 (Prop_lut2_I0_O)        0.127    66.572 r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           2.700    69.272    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2_n_0
    SLICE_X36Y120        LDCE (SetClr_ldce_CLR_Q)     0.904    70.176 f  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC/Q
                         net (fo=17, routed)          2.500    72.676    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_n_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.105    72.781 f  platform_i/aes_top_0/inst/aes_iset/waddr[0]_i_2/O
                         net (fo=45, routed)          1.727    74.508    platform_i/aes_top_0/inst/aes_iset/p_3_in[0]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.105    74.613 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_5/O
                         net (fo=41, routed)          0.780    75.393    platform_i/aes_top_0/inst/aes_iset/ready_reg0_reg
    SLICE_X44Y119        LUT2 (Prop_lut2_I1_O)        0.105    75.498 f  platform_i/aes_top_0/inst/aes_iset/waddr[4]_i_2/O
                         net (fo=8, routed)           2.091    77.589    platform_i/aes_top_0/inst/aes_iset/config_pin[1]_0
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.105    77.694 f  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6/O
                         net (fo=3, routed)           1.513    79.207    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6_n_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I0_O)        0.105    79.312 f  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_9/O
                         net (fo=2, routed)           2.880    82.192    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_9_n_0
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.105    82.297 r  platform_i/aes_top_0/inst/aes_iset/waddr[3]_i_1/O
                         net (fo=1, routed)           0.000    82.297    platform_i/aes_top_0/inst/aes_iset/waddr[3]_i_1_n_0
    SLICE_X39Y119        FDPE                                         r  platform_i/aes_top_0/inst/aes_iset/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.382    72.417    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X39Y119        FDPE                                         r  platform_i/aes_top_0/inst/aes_iset/waddr_reg[3]/C
                         clock pessimism              0.097    72.514    
                         clock uncertainty           -1.406    71.108    
    SLICE_X39Y119        FDPE (Setup_fdpe_C_D)        0.032    71.140    platform_i/aes_top_0/inst/aes_iset/waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         71.140    
                         arrival time                         -82.297    
  -------------------------------------------------------------------
                         slack                                -11.157    

Slack (VIOLATED) :        -11.145ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/waddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        19.820ns  (logic 2.040ns (10.293%)  route 17.780ns (89.707%))
  Logic Levels:           8  (LDCE=1 LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        3.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 72.417 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          3.601    66.445    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X36Y120        LUT2 (Prop_lut2_I0_O)        0.127    66.572 r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           2.700    69.272    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2_n_0
    SLICE_X36Y120        LDCE (SetClr_ldce_CLR_Q)     0.904    70.176 f  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC/Q
                         net (fo=17, routed)          2.500    72.676    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_n_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.105    72.781 r  platform_i/aes_top_0/inst/aes_iset/waddr[0]_i_2/O
                         net (fo=45, routed)          1.727    74.508    platform_i/aes_top_0/inst/aes_iset/p_3_in[0]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.105    74.613 f  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_5/O
                         net (fo=41, routed)          0.780    75.393    platform_i/aes_top_0/inst/aes_iset/ready_reg0_reg
    SLICE_X44Y119        LUT2 (Prop_lut2_I1_O)        0.105    75.498 r  platform_i/aes_top_0/inst/aes_iset/waddr[4]_i_2/O
                         net (fo=8, routed)           2.091    77.589    platform_i/aes_top_0/inst/aes_iset/config_pin[1]_0
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.105    77.694 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6/O
                         net (fo=3, routed)           1.513    79.207    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6_n_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I0_O)        0.105    79.312 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_9/O
                         net (fo=2, routed)           2.868    82.180    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_9_n_0
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.105    82.285 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_2/O
                         net (fo=1, routed)           0.000    82.285    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_2_n_0
    SLICE_X39Y119        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/waddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.382    72.417    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X39Y119        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/waddr_reg[5]/C
                         clock pessimism              0.097    72.514    
                         clock uncertainty           -1.406    71.108    
    SLICE_X39Y119        FDCE (Setup_fdce_C_D)        0.032    71.140    platform_i/aes_top_0/inst/aes_iset/waddr_reg[5]
  -------------------------------------------------------------------
                         required time                         71.140    
                         arrival time                         -82.285    
  -------------------------------------------------------------------
                         slack                                -11.145    

Slack (VIOLATED) :        -10.768ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/wdata_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        19.240ns  (logic 1.935ns (10.057%)  route 17.305ns (89.943%))
  Logic Levels:           7  (LDCE=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 72.415 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          3.601    66.445    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X36Y120        LUT2 (Prop_lut2_I0_O)        0.127    66.572 r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           2.700    69.272    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2_n_0
    SLICE_X36Y120        LDCE (SetClr_ldce_CLR_Q)     0.904    70.176 f  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC/Q
                         net (fo=17, routed)          2.500    72.676    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_n_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.105    72.781 r  platform_i/aes_top_0/inst/aes_iset/waddr[0]_i_2/O
                         net (fo=45, routed)          1.727    74.508    platform_i/aes_top_0/inst/aes_iset/p_3_in[0]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.105    74.613 f  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_5/O
                         net (fo=41, routed)          0.780    75.393    platform_i/aes_top_0/inst/aes_iset/ready_reg0_reg
    SLICE_X44Y119        LUT2 (Prop_lut2_I1_O)        0.105    75.498 r  platform_i/aes_top_0/inst/aes_iset/waddr[4]_i_2/O
                         net (fo=8, routed)           2.091    77.589    platform_i/aes_top_0/inst/aes_iset/config_pin[1]_0
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.105    77.694 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6/O
                         net (fo=3, routed)           1.502    79.196    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6_n_0
    SLICE_X40Y118        LUT6 (Prop_lut6_I3_O)        0.105    79.301 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1/O
                         net (fo=38, routed)          2.404    81.705    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1_n_0
    SLICE_X47Y119        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.380    72.415    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X47Y119        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[18]/C
                         clock pessimism              0.097    72.512    
                         clock uncertainty           -1.406    71.106    
    SLICE_X47Y119        FDCE (Setup_fdce_C_CE)      -0.168    70.938    platform_i/aes_top_0/inst/aes_iset/wdata_reg[18]
  -------------------------------------------------------------------
                         required time                         70.938    
                         arrival time                         -81.705    
  -------------------------------------------------------------------
                         slack                                -10.768    

Slack (VIOLATED) :        -10.768ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/wdata_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        19.240ns  (logic 1.935ns (10.057%)  route 17.305ns (89.943%))
  Logic Levels:           7  (LDCE=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 72.415 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          3.601    66.445    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X36Y120        LUT2 (Prop_lut2_I0_O)        0.127    66.572 r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           2.700    69.272    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2_n_0
    SLICE_X36Y120        LDCE (SetClr_ldce_CLR_Q)     0.904    70.176 f  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC/Q
                         net (fo=17, routed)          2.500    72.676    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_n_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.105    72.781 r  platform_i/aes_top_0/inst/aes_iset/waddr[0]_i_2/O
                         net (fo=45, routed)          1.727    74.508    platform_i/aes_top_0/inst/aes_iset/p_3_in[0]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.105    74.613 f  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_5/O
                         net (fo=41, routed)          0.780    75.393    platform_i/aes_top_0/inst/aes_iset/ready_reg0_reg
    SLICE_X44Y119        LUT2 (Prop_lut2_I1_O)        0.105    75.498 r  platform_i/aes_top_0/inst/aes_iset/waddr[4]_i_2/O
                         net (fo=8, routed)           2.091    77.589    platform_i/aes_top_0/inst/aes_iset/config_pin[1]_0
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.105    77.694 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6/O
                         net (fo=3, routed)           1.502    79.196    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6_n_0
    SLICE_X40Y118        LUT6 (Prop_lut6_I3_O)        0.105    79.301 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1/O
                         net (fo=38, routed)          2.404    81.705    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1_n_0
    SLICE_X47Y119        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.380    72.415    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X47Y119        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[6]/C
                         clock pessimism              0.097    72.512    
                         clock uncertainty           -1.406    71.106    
    SLICE_X47Y119        FDCE (Setup_fdce_C_CE)      -0.168    70.938    platform_i/aes_top_0/inst/aes_iset/wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         70.938    
                         arrival time                         -81.705    
  -------------------------------------------------------------------
                         slack                                -10.768    

Slack (VIOLATED) :        -10.765ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/wdata_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        19.236ns  (logic 1.935ns (10.059%)  route 17.301ns (89.941%))
  Logic Levels:           7  (LDCE=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        3.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 72.414 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          3.601    66.445    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X36Y120        LUT2 (Prop_lut2_I0_O)        0.127    66.572 r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           2.700    69.272    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2_n_0
    SLICE_X36Y120        LDCE (SetClr_ldce_CLR_Q)     0.904    70.176 f  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC/Q
                         net (fo=17, routed)          2.500    72.676    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_n_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.105    72.781 r  platform_i/aes_top_0/inst/aes_iset/waddr[0]_i_2/O
                         net (fo=45, routed)          1.727    74.508    platform_i/aes_top_0/inst/aes_iset/p_3_in[0]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.105    74.613 f  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_5/O
                         net (fo=41, routed)          0.780    75.393    platform_i/aes_top_0/inst/aes_iset/ready_reg0_reg
    SLICE_X44Y119        LUT2 (Prop_lut2_I1_O)        0.105    75.498 r  platform_i/aes_top_0/inst/aes_iset/waddr[4]_i_2/O
                         net (fo=8, routed)           2.091    77.589    platform_i/aes_top_0/inst/aes_iset/config_pin[1]_0
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.105    77.694 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6/O
                         net (fo=3, routed)           1.502    79.196    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6_n_0
    SLICE_X40Y118        LUT6 (Prop_lut6_I3_O)        0.105    79.301 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1/O
                         net (fo=38, routed)          2.400    81.701    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1_n_0
    SLICE_X33Y122        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.379    72.414    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X33Y122        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[28]/C
                         clock pessimism              0.097    72.511    
                         clock uncertainty           -1.406    71.105    
    SLICE_X33Y122        FDCE (Setup_fdce_C_CE)      -0.168    70.937    platform_i/aes_top_0/inst/aes_iset/wdata_reg[28]
  -------------------------------------------------------------------
                         required time                         70.937    
                         arrival time                         -81.701    
  -------------------------------------------------------------------
                         slack                                -10.765    

Slack (VIOLATED) :        -10.746ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/wdata_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        19.220ns  (logic 1.935ns (10.067%)  route 17.285ns (89.933%))
  Logic Levels:           7  (LDCE=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        3.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 72.417 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          3.601    66.445    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X36Y120        LUT2 (Prop_lut2_I0_O)        0.127    66.572 r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           2.700    69.272    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2_n_0
    SLICE_X36Y120        LDCE (SetClr_ldce_CLR_Q)     0.904    70.176 f  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC/Q
                         net (fo=17, routed)          2.500    72.676    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_n_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.105    72.781 r  platform_i/aes_top_0/inst/aes_iset/waddr[0]_i_2/O
                         net (fo=45, routed)          1.727    74.508    platform_i/aes_top_0/inst/aes_iset/p_3_in[0]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.105    74.613 f  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_5/O
                         net (fo=41, routed)          0.780    75.393    platform_i/aes_top_0/inst/aes_iset/ready_reg0_reg
    SLICE_X44Y119        LUT2 (Prop_lut2_I1_O)        0.105    75.498 r  platform_i/aes_top_0/inst/aes_iset/waddr[4]_i_2/O
                         net (fo=8, routed)           2.091    77.589    platform_i/aes_top_0/inst/aes_iset/config_pin[1]_0
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.105    77.694 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6/O
                         net (fo=3, routed)           1.502    79.196    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6_n_0
    SLICE_X40Y118        LUT6 (Prop_lut6_I3_O)        0.105    79.301 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1/O
                         net (fo=38, routed)          2.384    81.685    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1_n_0
    SLICE_X35Y119        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.382    72.417    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X35Y119        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[24]/C
                         clock pessimism              0.097    72.514    
                         clock uncertainty           -1.406    71.108    
    SLICE_X35Y119        FDCE (Setup_fdce_C_CE)      -0.168    70.940    platform_i/aes_top_0/inst/aes_iset/wdata_reg[24]
  -------------------------------------------------------------------
                         required time                         70.940    
                         arrival time                         -81.685    
  -------------------------------------------------------------------
                         slack                                -10.746    

Slack (VIOLATED) :        -10.730ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/wdata_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        19.234ns  (logic 1.935ns (10.060%)  route 17.299ns (89.940%))
  Logic Levels:           7  (LDCE=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 72.415 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          3.601    66.445    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X36Y120        LUT2 (Prop_lut2_I0_O)        0.127    66.572 r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           2.700    69.272    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2_n_0
    SLICE_X36Y120        LDCE (SetClr_ldce_CLR_Q)     0.904    70.176 f  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC/Q
                         net (fo=17, routed)          2.500    72.676    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_n_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.105    72.781 r  platform_i/aes_top_0/inst/aes_iset/waddr[0]_i_2/O
                         net (fo=45, routed)          1.727    74.508    platform_i/aes_top_0/inst/aes_iset/p_3_in[0]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.105    74.613 f  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_5/O
                         net (fo=41, routed)          0.780    75.393    platform_i/aes_top_0/inst/aes_iset/ready_reg0_reg
    SLICE_X44Y119        LUT2 (Prop_lut2_I1_O)        0.105    75.498 r  platform_i/aes_top_0/inst/aes_iset/waddr[4]_i_2/O
                         net (fo=8, routed)           2.091    77.589    platform_i/aes_top_0/inst/aes_iset/config_pin[1]_0
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.105    77.694 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6/O
                         net (fo=3, routed)           1.502    79.196    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6_n_0
    SLICE_X40Y118        LUT6 (Prop_lut6_I3_O)        0.105    79.301 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1/O
                         net (fo=38, routed)          2.398    81.699    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1_n_0
    SLICE_X46Y119        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.380    72.415    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X46Y119        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[23]/C
                         clock pessimism              0.097    72.512    
                         clock uncertainty           -1.406    71.106    
    SLICE_X46Y119        FDCE (Setup_fdce_C_CE)      -0.136    70.970    platform_i/aes_top_0/inst/aes_iset/wdata_reg[23]
  -------------------------------------------------------------------
                         required time                         70.970    
                         arrival time                         -81.699    
  -------------------------------------------------------------------
                         slack                                -10.730    

Slack (VIOLATED) :        -10.725ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/wdata_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        19.197ns  (logic 1.935ns (10.080%)  route 17.262ns (89.920%))
  Logic Levels:           7  (LDCE=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        3.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 72.414 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          3.601    66.445    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X36Y120        LUT2 (Prop_lut2_I0_O)        0.127    66.572 r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           2.700    69.272    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2_n_0
    SLICE_X36Y120        LDCE (SetClr_ldce_CLR_Q)     0.904    70.176 f  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC/Q
                         net (fo=17, routed)          2.500    72.676    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_n_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.105    72.781 r  platform_i/aes_top_0/inst/aes_iset/waddr[0]_i_2/O
                         net (fo=45, routed)          1.727    74.508    platform_i/aes_top_0/inst/aes_iset/p_3_in[0]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.105    74.613 f  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_5/O
                         net (fo=41, routed)          0.780    75.393    platform_i/aes_top_0/inst/aes_iset/ready_reg0_reg
    SLICE_X44Y119        LUT2 (Prop_lut2_I1_O)        0.105    75.498 r  platform_i/aes_top_0/inst/aes_iset/waddr[4]_i_2/O
                         net (fo=8, routed)           2.091    77.589    platform_i/aes_top_0/inst/aes_iset/config_pin[1]_0
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.105    77.694 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6/O
                         net (fo=3, routed)           1.502    79.196    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6_n_0
    SLICE_X40Y118        LUT6 (Prop_lut6_I3_O)        0.105    79.301 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1/O
                         net (fo=38, routed)          2.361    81.662    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1_n_0
    SLICE_X35Y121        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.379    72.414    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X35Y121        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[4]/C
                         clock pessimism              0.097    72.511    
                         clock uncertainty           -1.406    71.105    
    SLICE_X35Y121        FDCE (Setup_fdce_C_CE)      -0.168    70.937    platform_i/aes_top_0/inst/aes_iset/wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         70.937    
                         arrival time                         -81.662    
  -------------------------------------------------------------------
                         slack                                -10.725    

Slack (VIOLATED) :        -10.721ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/wdata_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        19.195ns  (logic 1.935ns (10.081%)  route 17.260ns (89.919%))
  Logic Levels:           7  (LDCE=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        3.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 72.416 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          3.601    66.445    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X36Y120        LUT2 (Prop_lut2_I0_O)        0.127    66.572 r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           2.700    69.272    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2_n_0
    SLICE_X36Y120        LDCE (SetClr_ldce_CLR_Q)     0.904    70.176 f  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC/Q
                         net (fo=17, routed)          2.500    72.676    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_n_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.105    72.781 r  platform_i/aes_top_0/inst/aes_iset/waddr[0]_i_2/O
                         net (fo=45, routed)          1.727    74.508    platform_i/aes_top_0/inst/aes_iset/p_3_in[0]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.105    74.613 f  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_5/O
                         net (fo=41, routed)          0.780    75.393    platform_i/aes_top_0/inst/aes_iset/ready_reg0_reg
    SLICE_X44Y119        LUT2 (Prop_lut2_I1_O)        0.105    75.498 r  platform_i/aes_top_0/inst/aes_iset/waddr[4]_i_2/O
                         net (fo=8, routed)           2.091    77.589    platform_i/aes_top_0/inst/aes_iset/config_pin[1]_0
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.105    77.694 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6/O
                         net (fo=3, routed)           1.502    79.196    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6_n_0
    SLICE_X40Y118        LUT6 (Prop_lut6_I3_O)        0.105    79.301 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1/O
                         net (fo=38, routed)          2.359    81.660    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1_n_0
    SLICE_X33Y120        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.381    72.416    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X33Y120        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[25]/C
                         clock pessimism              0.097    72.513    
                         clock uncertainty           -1.406    71.107    
    SLICE_X33Y120        FDCE (Setup_fdce_C_CE)      -0.168    70.939    platform_i/aes_top_0/inst/aes_iset/wdata_reg[25]
  -------------------------------------------------------------------
                         required time                         70.939    
                         arrival time                         -81.660    
  -------------------------------------------------------------------
                         slack                                -10.721    

Slack (VIOLATED) :        -10.718ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/wdata_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        19.190ns  (logic 1.935ns (10.083%)  route 17.255ns (89.917%))
  Logic Levels:           7  (LDCE=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        3.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 72.414 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          3.601    66.445    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X36Y120        LUT2 (Prop_lut2_I0_O)        0.127    66.572 r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           2.700    69.272    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2_n_0
    SLICE_X36Y120        LDCE (SetClr_ldce_CLR_Q)     0.904    70.176 f  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC/Q
                         net (fo=17, routed)          2.500    72.676    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_n_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.105    72.781 r  platform_i/aes_top_0/inst/aes_iset/waddr[0]_i_2/O
                         net (fo=45, routed)          1.727    74.508    platform_i/aes_top_0/inst/aes_iset/p_3_in[0]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.105    74.613 f  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_5/O
                         net (fo=41, routed)          0.780    75.393    platform_i/aes_top_0/inst/aes_iset/ready_reg0_reg
    SLICE_X44Y119        LUT2 (Prop_lut2_I1_O)        0.105    75.498 r  platform_i/aes_top_0/inst/aes_iset/waddr[4]_i_2/O
                         net (fo=8, routed)           2.091    77.589    platform_i/aes_top_0/inst/aes_iset/config_pin[1]_0
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.105    77.694 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6/O
                         net (fo=3, routed)           1.502    79.196    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_6_n_0
    SLICE_X40Y118        LUT6 (Prop_lut6_I3_O)        0.105    79.301 r  platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1/O
                         net (fo=38, routed)          2.354    81.655    platform_i/aes_top_0/inst/aes_iset/waddr[5]_i_1_n_0
    SLICE_X47Y120        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.379    72.414    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X47Y120        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[13]/C
                         clock pessimism              0.097    72.511    
                         clock uncertainty           -1.406    71.105    
    SLICE_X47Y120        FDCE (Setup_fdce_C_CE)      -0.168    70.937    platform_i/aes_top_0/inst/aes_iset/wdata_reg[13]
  -------------------------------------------------------------------
                         required time                         70.937    
                         arrival time                         -81.655    
  -------------------------------------------------------------------
                         slack                                -10.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/div_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.231ns (6.010%)  route 3.613ns (93.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          2.043     3.073    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X40Y120        LUT5 (Prop_lut5_I4_O)        0.045     3.118 r  platform_i/aes_top_0/inst/aes_iset/div_count[2]_i_3/O
                         net (fo=1, routed)           1.570     4.688    platform_i/aes_top_0/inst/aes_iset/div_count[2]_i_3_n_0
    SLICE_X38Y120        LUT6 (Prop_lut6_I1_O)        0.045     4.733 r  platform_i/aes_top_0/inst/aes_iset/div_count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.733    platform_i/aes_top_0/inst/aes_iset/div_count[2]_i_1_n_0
    SLICE_X38Y120        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.899     3.044    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X38Y120        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[2]/C
                         clock pessimism             -0.030     3.014    
                         clock uncertainty            1.406     4.420    
    SLICE_X38Y120        FDCE (Hold_fdce_C_D)         0.120     4.540    platform_i/aes_top_0/inst/aes_iset/div_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.540    
                         arrival time                           4.733    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/wdata_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.231ns (6.039%)  route 3.594ns (93.961%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          2.022     3.053    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X40Y120        LUT6 (Prop_lut6_I5_O)        0.045     3.098 f  platform_i/aes_top_0/inst/aes_iset/wdata[20]_i_4/O
                         net (fo=2, routed)           1.572     4.670    platform_i/aes_top_0/inst/aes_iset/wdata[20]_i_4_n_0
    SLICE_X39Y120        LUT6 (Prop_lut6_I3_O)        0.045     4.715 r  platform_i/aes_top_0/inst/aes_iset/wdata[20]_i_1/O
                         net (fo=1, routed)           0.000     4.715    platform_i/aes_top_0/inst/aes_iset/wdata[20]_i_1_n_0
    SLICE_X39Y120        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.899     3.044    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X39Y120        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[20]/C
                         clock pessimism             -0.030     3.014    
                         clock uncertainty            1.406     4.420    
    SLICE_X39Y120        FDCE (Hold_fdce_C_D)         0.091     4.511    platform_i/aes_top_0/inst/aes_iset/wdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.511    
                         arrival time                           4.715    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/wdata_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.231ns (6.020%)  route 3.606ns (93.980%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          2.056     3.087    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X42Y117        LUT3 (Prop_lut3_I0_O)        0.045     3.132 r  platform_i/aes_top_0/inst/aes_iset/wdata[30]_i_3/O
                         net (fo=27, routed)          1.550     4.682    platform_i/aes_top_0/inst/aes_iset/wdata[30]_i_3_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I2_O)        0.045     4.727 r  platform_i/aes_top_0/inst/aes_iset/wdata[13]_i_1/O
                         net (fo=1, routed)           0.000     4.727    platform_i/aes_top_0/inst/aes_iset/wdata[13]_i_1_n_0
    SLICE_X47Y120        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.899     3.044    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X47Y120        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[13]/C
                         clock pessimism             -0.030     3.014    
                         clock uncertainty            1.406     4.420    
    SLICE_X47Y120        FDCE (Hold_fdce_C_D)         0.091     4.511    platform_i/aes_top_0/inst/aes_iset/wdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.511    
                         arrival time                           4.727    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/ready_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.186ns (4.810%)  route 3.681ns (95.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          3.681     4.712    platform_i/aes_top_0/inst/aes_inport/config_pin[2]
    SLICE_X34Y120        LUT3 (Prop_lut3_I1_O)        0.045     4.757 r  platform_i/aes_top_0/inst/aes_inport/ready_reg1_i_1/O
                         net (fo=1, routed)           0.000     4.757    platform_i/aes_top_0/inst/aes_inport/ready_reg1_i_1_n_0
    SLICE_X34Y120        FDRE                                         r  platform_i/aes_top_0/inst/aes_inport/ready_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.900     3.045    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X34Y120        FDRE                                         r  platform_i/aes_top_0/inst/aes_inport/ready_reg1_reg/C
                         clock pessimism             -0.030     3.015    
                         clock uncertainty            1.406     4.421    
    SLICE_X34Y120        FDRE (Hold_fdre_C_D)         0.120     4.541    platform_i/aes_top_0/inst/aes_inport/ready_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.541    
                         arrival time                           4.757    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/wdata_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.231ns (6.017%)  route 3.608ns (93.983%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          2.054     3.084    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.045     3.129 r  platform_i/aes_top_0/inst/aes_iset/div_count[3]_i_4/O
                         net (fo=4, routed)           1.554     4.683    platform_i/aes_top_0/inst/aes_iset/div_count[3]_i_4_n_0
    SLICE_X40Y119        LUT6 (Prop_lut6_I4_O)        0.045     4.728 r  platform_i/aes_top_0/inst/aes_iset/wdata[16]_i_1/O
                         net (fo=1, routed)           0.000     4.728    platform_i/aes_top_0/inst/aes_iset/wdata[16]_i_1_n_0
    SLICE_X40Y119        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.900     3.045    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X40Y119        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[16]/C
                         clock pessimism             -0.030     3.015    
                         clock uncertainty            1.406     4.421    
    SLICE_X40Y119        FDCE (Hold_fdce_C_D)         0.091     4.512    platform_i/aes_top_0/inst/aes_iset/wdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.512    
                         arrival time                           4.728    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/wdata_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.231ns (6.014%)  route 3.610ns (93.986%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          2.056     3.087    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X42Y117        LUT3 (Prop_lut3_I0_O)        0.045     3.132 r  platform_i/aes_top_0/inst/aes_iset/wdata[30]_i_3/O
                         net (fo=27, routed)          1.554     4.686    platform_i/aes_top_0/inst/aes_iset/wdata[30]_i_3_n_0
    SLICE_X45Y121        LUT6 (Prop_lut6_I2_O)        0.045     4.731 r  platform_i/aes_top_0/inst/aes_iset/wdata[19]_i_1/O
                         net (fo=1, routed)           0.000     4.731    platform_i/aes_top_0/inst/aes_iset/wdata[19]_i_1_n_0
    SLICE_X45Y121        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.898     3.043    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X45Y121        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[19]/C
                         clock pessimism             -0.030     3.013    
                         clock uncertainty            1.406     4.419    
    SLICE_X45Y121        FDCE (Hold_fdce_C_D)         0.092     4.511    platform_i/aes_top_0/inst/aes_iset/wdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.511    
                         arrival time                           4.731    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/div_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.231ns (6.004%)  route 3.617ns (93.996%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          2.054     3.084    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.045     3.129 f  platform_i/aes_top_0/inst/aes_iset/div_count[3]_i_4/O
                         net (fo=4, routed)           1.563     4.692    platform_i/aes_top_0/inst/aes_iset/div_count[3]_i_4_n_0
    SLICE_X37Y116        LUT6 (Prop_lut6_I2_O)        0.045     4.737 r  platform_i/aes_top_0/inst/aes_iset/div_count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.737    platform_i/aes_top_0/inst/aes_iset/div_count[3]_i_1_n_0
    SLICE_X37Y116        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.903     3.048    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X37Y116        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[3]/C
                         clock pessimism             -0.030     3.018    
                         clock uncertainty            1.406     4.424    
    SLICE_X37Y116        FDCE (Hold_fdce_C_D)         0.091     4.515    platform_i/aes_top_0/inst/aes_iset/div_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.515    
                         arrival time                           4.737    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/wdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.231ns (5.951%)  route 3.650ns (94.049%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          2.036     3.067    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X44Y118        LUT2 (Prop_lut2_I1_O)        0.045     3.112 r  platform_i/aes_top_0/inst/aes_iset/wdata[26]_i_3/O
                         net (fo=5, routed)           1.614     4.726    platform_i/aes_top_0/inst/aes_iset/wdata[26]_i_3_n_0
    SLICE_X38Y122        LUT6 (Prop_lut6_I2_O)        0.045     4.771 r  platform_i/aes_top_0/inst/aes_iset/wdata[26]_i_1/O
                         net (fo=1, routed)           0.000     4.771    platform_i/aes_top_0/inst/aes_iset/wdata[26]_i_1_n_0
    SLICE_X38Y122        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.897     3.042    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X38Y122        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[26]/C
                         clock pessimism             -0.030     3.012    
                         clock uncertainty            1.406     4.418    
    SLICE_X38Y122        FDCE (Hold_fdce_C_D)         0.120     4.538    platform_i/aes_top_0/inst/aes_iset/wdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.538    
                         arrival time                           4.771    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/wdata_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.231ns (5.937%)  route 3.660ns (94.063%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          2.056     3.087    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X42Y117        LUT3 (Prop_lut3_I0_O)        0.045     3.132 r  platform_i/aes_top_0/inst/aes_iset/wdata[30]_i_3/O
                         net (fo=27, routed)          1.604     4.736    platform_i/aes_top_0/inst/aes_iset/wdata[30]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I4_O)        0.045     4.781 r  platform_i/aes_top_0/inst/aes_iset/wdata[8]_i_1/O
                         net (fo=1, routed)           0.000     4.781    platform_i/aes_top_0/inst/aes_iset/wdata[8]_i_1_n_0
    SLICE_X42Y118        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.901     3.046    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X42Y118        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[8]/C
                         clock pessimism             -0.030     3.016    
                         clock uncertainty            1.406     4.422    
    SLICE_X42Y118        FDCE (Hold_fdce_C_D)         0.121     4.543    platform_i/aes_top_0/inst/aes_iset/wdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.543    
                         arrival time                           4.781    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/wdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.231ns (5.936%)  route 3.661ns (94.064%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=41, routed)          2.056     3.087    platform_i/aes_top_0/inst/aes_iset/config_pin[1]
    SLICE_X42Y117        LUT3 (Prop_lut3_I0_O)        0.045     3.132 r  platform_i/aes_top_0/inst/aes_iset/wdata[30]_i_3/O
                         net (fo=27, routed)          1.604     4.736    platform_i/aes_top_0/inst/aes_iset/wdata[30]_i_3_n_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I4_O)        0.045     4.781 r  platform_i/aes_top_0/inst/aes_iset/wdata[1]_i_1/O
                         net (fo=1, routed)           0.000     4.781    platform_i/aes_top_0/inst/aes_iset/wdata[1]_i_1_n_0
    SLICE_X42Y118        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.901     3.046    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X42Y118        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/wdata_reg[1]/C
                         clock pessimism             -0.030     3.016    
                         clock uncertainty            1.406     4.422    
    SLICE_X42Y118        FDCE (Hold_fdce_C_D)         0.120     4.542    platform_i/aes_top_0/inst/aes_iset/wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.542    
                         arrival time                           4.781    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk_aes_tx_platform_clk_wiz_0_0
  To Clock:  clk_aes_chip_platform_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       27.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.633ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.839ns (17.554%)  route 3.941ns (82.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 39.087 - 33.333 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.419     6.248    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.734     6.982 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/DOADO[9]
                         net (fo=1, routed)           1.237     8.219    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_n_6
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.105     8.324 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[1]_INST_0/O
                         net (fo=4, routed)           2.703    11.027    platform_i/aes_top_0/inst/aes_inport/rx[1]
    SLICE_X36Y115        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.385    39.087    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X36Y115        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[1]/C
                         clock pessimism              0.283    39.369    
                         clock uncertainty           -0.682    38.687    
    SLICE_X36Y115        FDCE (Setup_fdce_C_D)       -0.027    38.660    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.660    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                 27.633    

Slack (MET) :             27.733ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.839ns (17.879%)  route 3.854ns (82.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 39.085 - 33.333 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.419     6.248    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.734     6.982 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/DOADO[9]
                         net (fo=1, routed)           1.237     8.219    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_n_6
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.105     8.324 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[1]_INST_0/O
                         net (fo=4, routed)           2.616    10.940    platform_i/aes_top_0/inst/aes_inport/rx[1]
    SLICE_X36Y118        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.383    39.085    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X36Y118        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[9]/C
                         clock pessimism              0.283    39.367    
                         clock uncertainty           -0.682    38.685    
    SLICE_X36Y118        FDCE (Setup_fdce_C_D)       -0.012    38.673    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                 27.733    

Slack (MET) :             27.741ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 0.839ns (17.959%)  route 3.833ns (82.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 39.087 - 33.333 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.419     6.248    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.734     6.982 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/DOADO[9]
                         net (fo=1, routed)           1.237     8.219    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_n_6
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.105     8.324 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[1]_INST_0/O
                         net (fo=4, routed)           2.595    10.919    platform_i/aes_top_0/inst/aes_inport/rx[1]
    SLICE_X36Y116        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.385    39.087    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X36Y116        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[17]/C
                         clock pessimism              0.283    39.369    
                         clock uncertainty           -0.682    38.687    
    SLICE_X36Y116        FDCE (Setup_fdce_C_D)       -0.027    38.660    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         38.660    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                 27.741    

Slack (MET) :             27.752ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 0.590ns (12.763%)  route 4.033ns (87.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 39.086 - 33.333 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     6.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/clk_tx
    SLICE_X29Y64         FDPE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDPE (Prop_fdpe_C_Q)         0.348     6.601 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]/Q
                         net (fo=13, routed)          1.456     8.057    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[0][1]
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.242     8.299 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[6]_INST_0/O
                         net (fo=4, routed)           2.576    10.876    platform_i/aes_top_0/inst/aes_inport/rx[6]
    SLICE_X37Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.384    39.086    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X37Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[14]/C
                         clock pessimism              0.283    39.368    
                         clock uncertainty           -0.682    38.686    
    SLICE_X37Y117        FDCE (Setup_fdce_C_D)       -0.059    38.627    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                 27.752    

Slack (MET) :             27.941ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.590ns (13.170%)  route 3.890ns (86.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 39.086 - 33.333 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.424     6.253    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/clk_tx
    SLICE_X29Y64         FDPE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDPE (Prop_fdpe_C_Q)         0.348     6.601 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]/Q
                         net (fo=13, routed)          1.456     8.057    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[0][1]
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.242     8.299 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[6]_INST_0/O
                         net (fo=4, routed)           2.434    10.733    platform_i/aes_top_0/inst/aes_inport/rx[6]
    SLICE_X36Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.384    39.086    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X36Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[22]/C
                         clock pessimism              0.283    39.368    
                         clock uncertainty           -0.682    38.686    
    SLICE_X36Y117        FDCE (Setup_fdce_C_D)       -0.012    38.674    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                 27.941    

Slack (MET) :             27.952ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 0.839ns (18.876%)  route 3.606ns (81.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 39.086 - 33.333 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.419     6.248    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.734     6.982 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/DOADO[7]
                         net (fo=1, routed)           0.959     7.941    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_n_8
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.105     8.046 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[7]_INST_0/O
                         net (fo=4, routed)           2.646    10.692    platform_i/aes_top_0/inst/aes_inport/rx[7]
    SLICE_X37Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.384    39.086    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X37Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[15]/C
                         clock pessimism              0.283    39.368    
                         clock uncertainty           -0.682    38.686    
    SLICE_X37Y117        FDCE (Setup_fdce_C_D)       -0.042    38.644    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         38.644    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                 27.952    

Slack (MET) :             28.029ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.839ns (19.172%)  route 3.537ns (80.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 39.086 - 33.333 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.419     6.248    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.734     6.982 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/DOADO[8]
                         net (fo=1, routed)           0.965     7.947    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_n_7
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.105     8.052 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[0]_INST_0/O
                         net (fo=4, routed)           2.572    10.624    platform_i/aes_top_0/inst/aes_inport/rx[0]
    SLICE_X32Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.384    39.086    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X32Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[24]/C
                         clock pessimism              0.283    39.368    
                         clock uncertainty           -0.682    38.686    
    SLICE_X32Y117        FDCE (Setup_fdce_C_D)       -0.033    38.653    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                 28.029    

Slack (MET) :             28.041ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 0.839ns (19.195%)  route 3.532ns (80.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 39.086 - 33.333 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.419     6.248    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      0.734     6.982 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/DOBDO[3]
                         net (fo=1, routed)           1.111     8.092    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_n_28
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105     8.197 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[3]_INST_0/O
                         net (fo=4, routed)           2.421    10.619    platform_i/aes_top_0/inst/aes_inport/rx[3]
    SLICE_X36Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.384    39.086    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X36Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[19]/C
                         clock pessimism              0.283    39.368    
                         clock uncertainty           -0.682    38.686    
    SLICE_X36Y117        FDCE (Setup_fdce_C_D)       -0.027    38.659    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         38.659    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                 28.041    

Slack (MET) :             28.043ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.839ns (19.137%)  route 3.545ns (80.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 39.087 - 33.333 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.419     6.248    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.734     6.982 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/DOADO[10]
                         net (fo=1, routed)           1.230     8.212    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_n_5
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.105     8.317 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[2]_INST_0/O
                         net (fo=4, routed)           2.315    10.632    platform_i/aes_top_0/inst/aes_inport/rx[2]
    SLICE_X36Y115        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.385    39.087    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X36Y115        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[2]/C
                         clock pessimism              0.283    39.369    
                         clock uncertainty           -0.682    38.687    
    SLICE_X36Y115        FDCE (Setup_fdce_C_D)       -0.012    38.675    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                 28.043    

Slack (MET) :             28.051ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@33.333ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.839ns (19.181%)  route 3.535ns (80.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 39.085 - 33.333 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.704     2.783    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.860 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884     4.744    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.829 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.419     6.248    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[5])
                                                      0.734     6.982 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/DOBDO[5]
                         net (fo=1, routed)           0.978     7.959    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_n_26
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.105     8.064 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[5]_INST_0/O
                         net (fo=4, routed)           2.558    10.622    platform_i/aes_top_0/inst/aes_inport/rx[5]
    SLICE_X36Y118        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    PS7_X0Y0             PS7                          0.000    33.333 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    34.239    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    34.316 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    35.838    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    35.911 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    37.625    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.702 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.383    39.085    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X36Y118        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[13]/C
                         clock pessimism              0.283    39.367    
                         clock uncertainty           -0.682    38.685    
    SLICE_X36Y118        FDCE (Setup_fdce_C_D)       -0.012    38.673    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                 28.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/FSM_sequential_part_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.183ns (13.516%)  route 1.171ns (86.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/clk_tx
    SLICE_X29Y64         FDPE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDPE (Prop_fdpe_C_Q)         0.141     2.493 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/Q
                         net (fo=22, routed)          1.171     3.664    platform_i/aes_top_0/inst/aes_inport/rx[8]
    SLICE_X33Y117        LUT5 (Prop_lut5_I2_O)        0.042     3.706 r  platform_i/aes_top_0/inst/aes_inport/FSM_sequential_part_count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.706    platform_i/aes_top_0/inst/aes_inport/FSM_sequential_part_count[1]_i_1_n_0
    SLICE_X33Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/FSM_sequential_part_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.903     3.048    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X33Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/FSM_sequential_part_count_reg[1]/C
                         clock pessimism             -0.306     2.742    
                         clock uncertainty            0.682     3.424    
    SLICE_X33Y117        FDCE (Hold_fdce_C_D)         0.107     3.531    platform_i/aes_top_0/inst/aes_inport/FSM_sequential_part_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.531    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/FSM_sequential_part_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.186ns (13.707%)  route 1.171ns (86.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/clk_tx
    SLICE_X29Y64         FDPE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDPE (Prop_fdpe_C_Q)         0.141     2.493 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/Q
                         net (fo=22, routed)          1.171     3.664    platform_i/aes_top_0/inst/aes_inport/rx[8]
    SLICE_X33Y117        LUT4 (Prop_lut4_I1_O)        0.045     3.709 r  platform_i/aes_top_0/inst/aes_inport/FSM_sequential_part_count[0]_i_1/O
                         net (fo=1, routed)           0.000     3.709    platform_i/aes_top_0/inst/aes_inport/FSM_sequential_part_count[0]_i_1_n_0
    SLICE_X33Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/FSM_sequential_part_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.903     3.048    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X33Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/FSM_sequential_part_count_reg[0]/C
                         clock pessimism             -0.306     2.742    
                         clock uncertainty            0.682     3.424    
    SLICE_X33Y117        FDCE (Hold_fdce_C_D)         0.091     3.515    platform_i/aes_top_0/inst/aes_inport/FSM_sequential_part_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.515    
                         arrival time                           3.709    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/en_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.186ns (13.687%)  route 1.173ns (86.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/clk_tx
    SLICE_X29Y64         FDPE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDPE (Prop_fdpe_C_Q)         0.141     2.493 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/Q
                         net (fo=22, routed)          1.173     3.666    platform_i/aes_top_0/inst/aes_inport/rx[8]
    SLICE_X33Y117        LUT2 (Prop_lut2_I0_O)        0.045     3.711 r  platform_i/aes_top_0/inst/aes_inport/en_valid_i_1/O
                         net (fo=1, routed)           0.000     3.711    platform_i/aes_top_0/inst/aes_inport/en_valid_i_1_n_0
    SLICE_X33Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/en_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.903     3.048    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X33Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/en_valid_reg/C
                         clock pessimism             -0.306     2.742    
                         clock uncertainty            0.682     3.424    
    SLICE_X33Y117        FDCE (Hold_fdce_C_D)         0.092     3.516    platform_i/aes_top_0/inst/aes_inport/en_valid_reg
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/shi0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.141ns (9.680%)  route 1.316ns (90.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     2.352    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/clk_tx
    SLICE_X29Y64         FDPE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDPE (Prop_fdpe_C_Q)         0.141     2.493 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/Q
                         net (fo=22, routed)          1.316     3.809    platform_i/aes_top_0/inst/aes_inport/rx[8]
    SLICE_X34Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/shi0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.903     3.048    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X34Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/shi0_reg/C
                         clock pessimism             -0.306     2.742    
                         clock uncertainty            0.682     3.424    
    SLICE_X34Y117        FDCE (Hold_fdce_C_D)         0.059     3.483    platform_i/aes_top_0/inst/aes_inport/shi0_reg
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.249ns (17.230%)  route 1.196ns (82.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.583     2.363    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      0.204     2.567 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/DOBDO[2]
                         net (fo=1, routed)           0.376     2.943    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_n_29
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.045     2.988 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[2]_INST_0/O
                         net (fo=4, routed)           0.820     3.808    platform_i/aes_top_0/inst/aes_inport/rx[2]
    SLICE_X36Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.902     3.047    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X36Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[18]/C
                         clock pessimism             -0.306     2.741    
                         clock uncertainty            0.682     3.423    
    SLICE_X36Y117        FDCE (Hold_fdce_C_D)         0.059     3.482    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.482    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.249ns (16.514%)  route 1.259ns (83.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.583     2.363    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      0.204     2.567 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/DOBDO[2]
                         net (fo=1, routed)           0.376     2.943    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_n_29
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.045     2.988 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[2]_INST_0/O
                         net (fo=4, routed)           0.883     3.871    platform_i/aes_top_0/inst/aes_inport/rx[2]
    SLICE_X36Y118        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.901     3.046    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X36Y118        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[10]/C
                         clock pessimism             -0.306     2.740    
                         clock uncertainty            0.682     3.422    
    SLICE_X36Y118        FDCE (Hold_fdce_C_D)         0.059     3.481    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.481    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.249ns (16.447%)  route 1.265ns (83.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.583     2.363    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.204     2.567 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/DOADO[12]
                         net (fo=1, routed)           0.289     2.856    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_n_3
    SLICE_X32Y66         LUT6 (Prop_lut6_I5_O)        0.045     2.901 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[4]_INST_0/O
                         net (fo=4, routed)           0.976     3.877    platform_i/aes_top_0/inst/aes_inport/rx[4]
    SLICE_X32Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.903     3.048    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X32Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[28]/C
                         clock pessimism             -0.306     2.742    
                         clock uncertainty            0.682     3.424    
    SLICE_X32Y117        FDCE (Hold_fdce_C_D)         0.063     3.487    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.487    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.249ns (16.168%)  route 1.291ns (83.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.583     2.363    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      0.204     2.567 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/DOBDO[11]
                         net (fo=1, routed)           0.248     2.815    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_n_20
    SLICE_X32Y65         LUT6 (Prop_lut6_I1_O)        0.045     2.860 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[3]_INST_0/O
                         net (fo=4, routed)           1.043     3.903    platform_i/aes_top_0/inst/aes_inport/rx[3]
    SLICE_X37Y115        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.904     3.049    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X37Y115        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[3]/C
                         clock pessimism             -0.306     2.743    
                         clock uncertainty            0.682     3.425    
    SLICE_X37Y115        FDCE (Hold_fdce_C_D)         0.070     3.495    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.903    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.249ns (16.195%)  route 1.289ns (83.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.583     2.363    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      0.204     2.567 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/DOBDO[8]
                         net (fo=1, routed)           0.264     2.831    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_n_23
    SLICE_X32Y65         LUT6 (Prop_lut6_I1_O)        0.045     2.876 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[0]_INST_0/O
                         net (fo=4, routed)           1.025     3.901    platform_i/aes_top_0/inst/aes_inport/rx[0]
    SLICE_X36Y115        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.904     3.049    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X36Y115        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[0]/C
                         clock pessimism             -0.306     2.743    
                         clock uncertainty            0.682     3.425    
    SLICE_X36Y115        FDCE (Hold_fdce_C_D)         0.059     3.484    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.901    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_inport/out_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_aes_chip_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.249ns (15.908%)  route 1.316ns (84.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.682ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.672     1.008    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.781 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.583     2.363    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      0.204     2.567 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/DOBDO[11]
                         net (fo=1, routed)           0.248     2.815    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_n_20
    SLICE_X32Y65         LUT6 (Prop_lut6_I1_O)        0.045     2.860 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/aes_tx[3]_INST_0/O
                         net (fo=4, routed)           1.068     3.928    platform_i/aes_top_0/inst/aes_inport/rx[3]
    SLICE_X32Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.903     3.048    platform_i/aes_top_0/inst/aes_inport/clk
    SLICE_X32Y117        FDCE                                         r  platform_i/aes_top_0/inst/aes_inport/out_reg_reg[27]/C
                         clock pessimism             -0.306     2.742    
                         clock uncertainty            0.682     3.424    
    SLICE_X32Y117        FDCE (Hold_fdce_C_D)         0.076     3.500    platform_i/aes_top_0/inst/aes_inport/out_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.500    
                         arrival time                           3.928    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_aes_tx_platform_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.864ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        9.488ns  (logic 0.484ns (5.101%)  route 9.004ns (94.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 205.629 - 200.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 182.515 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436   182.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379   182.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.106   186.000    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/s00_axi_aresetn
    SLICE_X31Y65         LUT4 (Prop_lut4_I2_O)        0.105   186.105 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/mem_reg_i_3/O
                         net (fo=1, routed)           5.898   192.003    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_2
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/RSTREGARSTREG
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.260   205.629    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.097   205.725    
                         clock uncertainty           -1.546   204.179    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_RSTREGARSTREG)
                                                     -0.312   203.867    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        203.867    
                         arrival time                        -192.003    
  -------------------------------------------------------------------
                         slack                                 11.864    

Slack (MET) :             11.930ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        9.348ns  (logic 0.484ns (5.178%)  route 8.864ns (94.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 205.629 - 200.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 182.515 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436   182.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379   182.894 f  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.308   186.202    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/s00_axi_aresetn
    SLICE_X31Y65         LUT3 (Prop_lut3_I2_O)        0.105   186.307 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/mem_reg_i_1/O
                         net (fo=1, routed)           5.556   191.863    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_0
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.260   205.629    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.097   205.725    
                         clock uncertainty           -1.546   204.179    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387   203.792    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        203.792    
                         arrival time                        -191.863    
  -------------------------------------------------------------------
                         slack                                 11.930    

Slack (MET) :             12.045ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        9.332ns  (logic 0.484ns (5.186%)  route 8.848ns (94.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 205.629 - 200.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 182.515 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436   182.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379   182.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.001   185.895    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/s00_axi_aresetn
    SLICE_X32Y67         LUT3 (Prop_lut3_I0_O)        0.105   186.000 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/mem_reg_i_2/O
                         net (fo=1, routed)           5.847   191.847    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/data_tmp
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.260   205.629    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.097   205.725    
                         clock uncertainty           -1.546   204.179    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.287   203.892    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        203.892    
                         arrival time                        -191.847    
  -------------------------------------------------------------------
                         slack                                 12.045    

Slack (MET) :             12.440ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        9.280ns  (logic 0.484ns (5.215%)  route 8.796ns (94.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 205.641 - 200.000 ) 
    Source Clock Delay      (SCD):    2.503ns = ( 182.503 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.424   182.503    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X28Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.379   182.882 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[3]/Q
                         net (fo=6, routed)           8.796   191.678    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/Q[3]
    SLICE_X29Y63         LUT2 (Prop_lut2_I1_O)        0.105   191.783 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wgray_step1[3]_i_1/O
                         net (fo=1, routed)           0.000   191.783    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]_0[3]
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.272   205.641    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[3]/C
                         clock pessimism              0.097   205.737    
                         clock uncertainty           -1.546   204.191    
    SLICE_X29Y63         FDCE (Setup_fdce_C_D)        0.032   204.223    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[3]
  -------------------------------------------------------------------
                         required time                        204.223    
                         arrival time                        -191.783    
  -------------------------------------------------------------------
                         slack                                 12.440    

Slack (MET) :             12.713ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        9.043ns  (logic 0.504ns (5.573%)  route 8.539ns (94.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 205.640 - 200.000 ) 
    Source Clock Delay      (SCD):    2.503ns = ( 182.503 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.424   182.503    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X28Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.379   182.882 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[3]/Q
                         net (fo=6, routed)           8.539   191.421    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/Q[3]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.125   191.546 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wgray_step1[2]_i_1/O
                         net (fo=1, routed)           0.000   191.546    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]_0[2]
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.271   205.640    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[2]/C
                         clock pessimism              0.097   205.736    
                         clock uncertainty           -1.546   204.190    
    SLICE_X29Y64         FDCE (Setup_fdce_C_D)        0.069   204.259    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[2]
  -------------------------------------------------------------------
                         required time                        204.259    
                         arrival time                        -191.546    
  -------------------------------------------------------------------
                         slack                                 12.713    

Slack (MET) :             13.085ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        8.634ns  (logic 0.484ns (5.606%)  route 8.150ns (94.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 205.640 - 200.000 ) 
    Source Clock Delay      (SCD):    2.503ns = ( 182.503 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.424   182.503    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X28Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.379   182.882 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[2]/Q
                         net (fo=8, routed)           8.150   191.032    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/Q[2]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.105   191.137 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wgray_step1[1]_i_1/O
                         net (fo=1, routed)           0.000   191.137    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]_0[1]
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.271   205.640    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[1]/C
                         clock pessimism              0.097   205.736    
                         clock uncertainty           -1.546   204.190    
    SLICE_X29Y64         FDCE (Setup_fdce_C_D)        0.032   204.222    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[1]
  -------------------------------------------------------------------
                         required time                        204.222    
                         arrival time                        -191.137    
  -------------------------------------------------------------------
                         slack                                 13.085    

Slack (MET) :             13.391ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        7.941ns  (logic 0.379ns (4.773%)  route 7.562ns (95.227%))
  Logic Levels:           0  
  Clock Path Skew:        3.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 205.629 - 200.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 182.515 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436   182.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379   182.894 f  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          7.562   190.456    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/lopt
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.260   205.629    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.097   205.725    
                         clock uncertainty           -1.546   204.179    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.332   203.847    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        203.847    
                         arrival time                        -190.456    
  -------------------------------------------------------------------
                         slack                                 13.391    

Slack (MET) :             13.421ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        8.283ns  (logic 0.484ns (5.843%)  route 7.799ns (94.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 205.639 - 200.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 182.515 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436   182.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379   182.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          7.799   190.693    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/s00_axi_aresetn
    SLICE_X31Y65         LUT5 (Prop_lut5_I3_O)        0.105   190.798 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_i_1/O
                         net (fo=1, routed)           0.000   190.798    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_i_1_n_0
    SLICE_X31Y65         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.270   205.639    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/clk_tx
    SLICE_X31Y65         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/C
                         clock pessimism              0.097   205.735    
                         clock uncertainty           -1.546   204.189    
    SLICE_X31Y65         FDRE (Setup_fdre_C_D)        0.030   204.219    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg
  -------------------------------------------------------------------
                         required time                        204.219    
                         arrival time                        -190.798    
  -------------------------------------------------------------------
                         slack                                 13.421    

Slack (MET) :             13.518ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        8.239ns  (logic 0.601ns (7.295%)  route 7.638ns (92.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 205.641 - 200.000 ) 
    Source Clock Delay      (SCD):    2.503ns = ( 182.503 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.424   182.503    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X28Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.348   182.851 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[5]/Q
                         net (fo=3, routed)           7.638   190.489    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/Q[5]
    SLICE_X29Y63         LUT2 (Prop_lut2_I0_O)        0.253   190.742 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wgray_step1[4]_i_1/O
                         net (fo=1, routed)           0.000   190.742    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]_0[4]
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.272   205.641    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[4]/C
                         clock pessimism              0.097   205.737    
                         clock uncertainty           -1.546   204.191    
    SLICE_X29Y63         FDCE (Setup_fdce_C_D)        0.069   204.260    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[4]
  -------------------------------------------------------------------
                         required time                        204.260    
                         arrival time                        -190.742    
  -------------------------------------------------------------------
                         slack                                 13.518    

Slack (MET) :             13.678ns  (required time - arrival time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        7.852ns  (logic 0.348ns (4.432%)  route 7.504ns (95.568%))
  Logic Levels:           0  
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 205.641 - 200.000 ) 
    Source Clock Delay      (SCD):    2.503ns = ( 182.503 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.424   182.503    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X28Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.348   182.851 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[5]/Q
                         net (fo=3, routed)           7.504   190.355    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]_0[5]
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.272   205.641    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]/C
                         clock pessimism              0.097   205.737    
                         clock uncertainty           -1.546   204.191    
    SLICE_X29Y63         FDCE (Setup_fdce_C_D)       -0.159   204.032    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]
  -------------------------------------------------------------------
                         required time                        204.032    
                         arrival time                        -190.355    
  -------------------------------------------------------------------
                         slack                                 13.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.184ns (4.802%)  route 3.648ns (95.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.572     0.908    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X31Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[1]/Q
                         net (fo=6, routed)           0.244     1.293    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/Q[1]
    SLICE_X30Y65         LUT2 (Prop_lut2_I0_O)        0.043     1.336 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wgray_step1[0]_i_1/O
                         net (fo=1, routed)           3.404     4.739    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]_0[0]
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[0]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X29Y64         FDCE (Hold_fdce_C_D)         0.005     4.505    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.505    
                         arrival time                           4.739    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.128ns (3.267%)  route 3.790ns (96.733%))
  Logic Levels:           0  
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.572     0.908    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X28Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.128     1.036 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[5]/Q
                         net (fo=3, routed)           3.790     4.825    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]_0[5]
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X29Y63         FDCE (Hold_fdce_C_D)         0.025     4.525    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.525    
                         arrival time                           4.825    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.141ns (3.430%)  route 3.970ns (96.570%))
  Logic Levels:           0  
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          3.970     5.021    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/lopt
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.855     3.000    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.030     2.970    
                         clock uncertainty            1.546     4.515    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     4.704    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -4.704    
                         arrival time                           5.021    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.186ns (4.595%)  route 3.862ns (95.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.572     0.908    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X28Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[4]/Q
                         net (fo=5, routed)           3.862     4.910    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/Q[4]
    SLICE_X29Y63         LUT2 (Prop_lut2_I1_O)        0.045     4.955 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wgray_step1[4]_i_1/O
                         net (fo=1, routed)           0.000     4.955    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]_0[4]
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[4]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X29Y63         FDCE (Hold_fdce_C_D)         0.107     4.607    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.607    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.186ns (4.595%)  route 3.862ns (95.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.572     0.908    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X28Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[4]/Q
                         net (fo=5, routed)           3.862     4.910    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/Q[4]
    SLICE_X29Y63         LUT2 (Prop_lut2_I0_O)        0.045     4.955 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wgray_step1[3]_i_1/O
                         net (fo=1, routed)           0.000     4.955    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]_0[3]
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[3]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X29Y63         FDCE (Hold_fdce_C_D)         0.092     4.592    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.592    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.186ns (4.435%)  route 4.008ns (95.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.572     0.908    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X31Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[1]/Q
                         net (fo=6, routed)           4.008     5.057    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/Q[1]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.045     5.102 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wgray_step1[1]_i_1/O
                         net (fo=1, routed)           0.000     5.102    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]_0[1]
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[1]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X29Y64         FDCE (Hold_fdce_C_D)         0.092     4.592    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.592    
                         arrival time                           5.102    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.186ns (4.350%)  route 4.090ns (95.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          4.090     5.141    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/s00_axi_aresetn
    SLICE_X31Y65         LUT5 (Prop_lut5_I3_O)        0.045     5.186 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_i_1/O
                         net (fo=1, routed)           0.000     5.186    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_i_1_n_0
    SLICE_X31Y65         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.838     2.983    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/clk_tx
    SLICE_X31Y65         FDRE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg/C
                         clock pessimism             -0.030     2.953    
                         clock uncertainty            1.546     4.499    
    SLICE_X31Y65         FDRE (Hold_fdre_C_D)         0.091     4.590    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/require_reg
  -------------------------------------------------------------------
                         required time                         -4.590    
                         arrival time                           5.186    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.184ns (4.118%)  route 4.284ns (95.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.572     0.908    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/s00_axi_aclk
    SLICE_X28Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wbincounter_reg[3]/Q
                         net (fo=6, routed)           4.284     5.333    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/Q[3]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.043     5.376 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/wlogic/wgray_step1[2]_i_1/O
                         net (fo=1, routed)           0.000     5.376    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[5]_0[2]
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[2]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X29Y64         FDCE (Hold_fdce_C_D)         0.107     4.607    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.607    
                         arrival time                           5.376    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.186ns (3.927%)  route 4.551ns (96.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.707     2.757    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/s00_axi_aresetn
    SLICE_X31Y65         LUT3 (Prop_lut3_I2_O)        0.045     2.802 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/mem_reg_i_1/O
                         net (fo=1, routed)           2.844     5.646    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg_0
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.855     3.000    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.030     2.970    
                         clock uncertainty            1.546     4.515    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     4.611    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -4.611    
                         arrival time                           5.646    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.240ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_aes_tx_platform_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 0.186ns (3.784%)  route 4.729ns (96.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.500     2.550    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/s00_axi_aresetn
    SLICE_X32Y67         LUT3 (Prop_lut3_I0_O)        0.045     2.595 r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/mem_reg_i_2/O
                         net (fo=1, routed)           3.229     5.825    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/data_tmp
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.855     3.000    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/clk_tx
    RAMB18_X2Y26         RAMB18E1                                     r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.030     2.970    
                         clock uncertainty            1.546     4.515    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     4.584    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/dualport_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -4.584    
                         arrival time                           5.825    
  -------------------------------------------------------------------
                         slack                                  1.240    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_aes_chip_platform_clk_wiz_0_0

Setup :          841  Failing Endpoints,  Worst Slack       -1.271ns,  Total Violation     -344.968ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.271ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[3][30]/CLR
                            (recovery check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        9.588ns  (logic 0.484ns (5.048%)  route 9.104ns (94.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 72.423 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          4.050    66.894    platform_i/aes_top_0/inst/aes128only/core/keymem/config_pin[0]
    SLICE_X39Y141        LUT1 (Prop_lut1_I0_O)        0.105    66.999 f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1/O
                         net (fo=124, routed)         5.054    72.053    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1_n_0
    SLICE_X48Y140        FDCE                                         f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[3][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.388    72.423    platform_i/aes_top_0/inst/aes128only/core/keymem/clk
    SLICE_X48Y140        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[3][30]/C
                         clock pessimism              0.097    72.520    
                         clock uncertainty           -1.406    71.114    
    SLICE_X48Y140        FDCE (Recov_fdce_C_CLR)     -0.331    70.783    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[3][30]
  -------------------------------------------------------------------
                         required time                         70.783    
                         arrival time                         -72.053    
  -------------------------------------------------------------------
                         slack                                 -1.271    

Slack (VIOLATED) :        -1.255ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[9][30]/CLR
                            (recovery check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        9.564ns  (logic 0.484ns (5.061%)  route 9.080ns (94.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 72.415 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          4.050    66.894    platform_i/aes_top_0/inst/aes128only/core/keymem/config_pin[0]
    SLICE_X39Y141        LUT1 (Prop_lut1_I0_O)        0.105    66.999 f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1/O
                         net (fo=124, routed)         5.030    72.029    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1_n_0
    SLICE_X51Y142        FDCE                                         f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[9][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.380    72.415    platform_i/aes_top_0/inst/aes128only/core/keymem/clk
    SLICE_X51Y142        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[9][30]/C
                         clock pessimism              0.097    72.512    
                         clock uncertainty           -1.406    71.106    
    SLICE_X51Y142        FDCE (Recov_fdce_C_CLR)     -0.331    70.775    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[9][30]
  -------------------------------------------------------------------
                         required time                         70.775    
                         arrival time                         -72.029    
  -------------------------------------------------------------------
                         slack                                 -1.255    

Slack (VIOLATED) :        -1.255ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[9][5]/CLR
                            (recovery check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        9.564ns  (logic 0.484ns (5.061%)  route 9.080ns (94.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 72.415 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          4.050    66.894    platform_i/aes_top_0/inst/aes128only/core/keymem/config_pin[0]
    SLICE_X39Y141        LUT1 (Prop_lut1_I0_O)        0.105    66.999 f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1/O
                         net (fo=124, routed)         5.030    72.029    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1_n_0
    SLICE_X51Y142        FDCE                                         f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[9][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.380    72.415    platform_i/aes_top_0/inst/aes128only/core/keymem/clk
    SLICE_X51Y142        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[9][5]/C
                         clock pessimism              0.097    72.512    
                         clock uncertainty           -1.406    71.106    
    SLICE_X51Y142        FDCE (Recov_fdce_C_CLR)     -0.331    70.775    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[9][5]
  -------------------------------------------------------------------
                         required time                         70.775    
                         arrival time                         -72.029    
  -------------------------------------------------------------------
                         slack                                 -1.255    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[3][23]/CLR
                            (recovery check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        9.524ns  (logic 0.484ns (5.082%)  route 9.040ns (94.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 72.415 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          4.050    66.894    platform_i/aes_top_0/inst/aes128only/core/keymem/config_pin[0]
    SLICE_X39Y141        LUT1 (Prop_lut1_I0_O)        0.105    66.999 f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1/O
                         net (fo=124, routed)         4.991    71.989    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1_n_0
    SLICE_X51Y145        FDCE                                         f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[3][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.380    72.415    platform_i/aes_top_0/inst/aes128only/core/keymem/clk
    SLICE_X51Y145        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[3][23]/C
                         clock pessimism              0.097    72.512    
                         clock uncertainty           -1.406    71.106    
    SLICE_X51Y145        FDCE (Recov_fdce_C_CLR)     -0.331    70.775    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[3][23]
  -------------------------------------------------------------------
                         required time                         70.775    
                         arrival time                         -71.989    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[3][5]/CLR
                            (recovery check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        9.524ns  (logic 0.484ns (5.082%)  route 9.040ns (94.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 72.415 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          4.050    66.894    platform_i/aes_top_0/inst/aes128only/core/keymem/config_pin[0]
    SLICE_X39Y141        LUT1 (Prop_lut1_I0_O)        0.105    66.999 f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1/O
                         net (fo=124, routed)         4.991    71.989    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1_n_0
    SLICE_X51Y145        FDCE                                         f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.380    72.415    platform_i/aes_top_0/inst/aes128only/core/keymem/clk
    SLICE_X51Y145        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[3][5]/C
                         clock pessimism              0.097    72.512    
                         clock uncertainty           -1.406    71.106    
    SLICE_X51Y145        FDCE (Recov_fdce_C_CLR)     -0.331    70.775    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[3][5]
  -------------------------------------------------------------------
                         required time                         70.775    
                         arrival time                         -71.989    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.201ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[10][30]/CLR
                            (recovery check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        9.519ns  (logic 0.484ns (5.085%)  route 9.035ns (94.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 72.423 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          4.050    66.894    platform_i/aes_top_0/inst/aes128only/core/keymem/config_pin[0]
    SLICE_X39Y141        LUT1 (Prop_lut1_I0_O)        0.105    66.999 f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1/O
                         net (fo=124, routed)         4.985    71.984    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1_n_0
    SLICE_X47Y140        FDCE                                         f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[10][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.388    72.423    platform_i/aes_top_0/inst/aes128only/core/keymem/clk
    SLICE_X47Y140        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[10][30]/C
                         clock pessimism              0.097    72.520    
                         clock uncertainty           -1.406    71.114    
    SLICE_X47Y140        FDCE (Recov_fdce_C_CLR)     -0.331    70.783    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[10][30]
  -------------------------------------------------------------------
                         required time                         70.783    
                         arrival time                         -71.984    
  -------------------------------------------------------------------
                         slack                                 -1.201    

Slack (VIOLATED) :        -1.182ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[2][23]/CLR
                            (recovery check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        9.564ns  (logic 0.484ns (5.061%)  route 9.080ns (94.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 72.415 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          4.050    66.894    platform_i/aes_top_0/inst/aes128only/core/keymem/config_pin[0]
    SLICE_X39Y141        LUT1 (Prop_lut1_I0_O)        0.105    66.999 f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1/O
                         net (fo=124, routed)         5.030    72.029    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1_n_0
    SLICE_X50Y142        FDCE                                         f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[2][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.380    72.415    platform_i/aes_top_0/inst/aes128only/core/keymem/clk
    SLICE_X50Y142        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[2][23]/C
                         clock pessimism              0.097    72.512    
                         clock uncertainty           -1.406    71.106    
    SLICE_X50Y142        FDCE (Recov_fdce_C_CLR)     -0.258    70.848    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[2][23]
  -------------------------------------------------------------------
                         required time                         70.848    
                         arrival time                         -72.029    
  -------------------------------------------------------------------
                         slack                                 -1.182    

Slack (VIOLATED) :        -1.182ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[2][5]/CLR
                            (recovery check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        9.564ns  (logic 0.484ns (5.061%)  route 9.080ns (94.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 72.415 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          4.050    66.894    platform_i/aes_top_0/inst/aes128only/core/keymem/config_pin[0]
    SLICE_X39Y141        LUT1 (Prop_lut1_I0_O)        0.105    66.999 f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1/O
                         net (fo=124, routed)         5.030    72.029    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1_n_0
    SLICE_X50Y142        FDCE                                         f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.380    72.415    platform_i/aes_top_0/inst/aes128only/core/keymem/clk
    SLICE_X50Y142        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[2][5]/C
                         clock pessimism              0.097    72.512    
                         clock uncertainty           -1.406    71.106    
    SLICE_X50Y142        FDCE (Recov_fdce_C_CLR)     -0.258    70.848    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[2][5]
  -------------------------------------------------------------------
                         required time                         70.848    
                         arrival time                         -72.029    
  -------------------------------------------------------------------
                         slack                                 -1.182    

Slack (VIOLATED) :        -1.163ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[2][30]/CLR
                            (recovery check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        9.480ns  (logic 0.484ns (5.106%)  route 8.996ns (94.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 72.422 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          4.050    66.894    platform_i/aes_top_0/inst/aes128only/core/keymem/config_pin[0]
    SLICE_X39Y141        LUT1 (Prop_lut1_I0_O)        0.105    66.999 f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1/O
                         net (fo=124, routed)         4.946    71.945    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1_n_0
    SLICE_X48Y139        FDCE                                         f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[2][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.387    72.422    platform_i/aes_top_0/inst/aes128only/core/keymem/clk
    SLICE_X48Y139        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[2][30]/C
                         clock pessimism              0.097    72.519    
                         clock uncertainty           -1.406    71.113    
    SLICE_X48Y139        FDCE (Recov_fdce_C_CLR)     -0.331    70.782    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[2][30]
  -------------------------------------------------------------------
                         required time                         70.782    
                         arrival time                         -71.945    
  -------------------------------------------------------------------
                         slack                                 -1.163    

Slack (VIOLATED) :        -1.159ns  (required time - arrival time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[0][30]/CLR
                            (recovery check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@66.667ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        9.476ns  (logic 0.484ns (5.108%)  route 8.992ns (94.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 72.422 - 66.667 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 62.465 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    61.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.386    62.465    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.379    62.844 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          4.050    66.894    platform_i/aes_top_0/inst/aes128only/core/keymem/config_pin[0]
    SLICE_X39Y141        LUT1 (Prop_lut1_I0_O)        0.105    66.999 f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1/O
                         net (fo=124, routed)         4.942    71.941    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem[0][31]_i_1_n_0
    SLICE_X49Y139        FDCE                                         f  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[0][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    PS7_X0Y0             PS7                          0.000    66.667 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    67.572    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    67.649 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522    69.171    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    69.244 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    70.958    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    71.035 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        1.387    72.422    platform_i/aes_top_0/inst/aes128only/core/keymem/clk
    SLICE_X49Y139        FDCE                                         r  platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[0][30]/C
                         clock pessimism              0.097    72.519    
                         clock uncertainty           -1.406    71.113    
    SLICE_X49Y139        FDCE (Recov_fdce_C_CLR)     -0.331    70.782    platform_i/aes_top_0/inst/aes128only/core/keymem/key_mem_reg[0][30]
  -------------------------------------------------------------------
                         required time                         70.782    
                         arrival time                         -71.941    
  -------------------------------------------------------------------
                         slack                                 -1.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_outport/out_reg[1]/CLR
                            (removal check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.186ns (5.113%)  route 3.452ns (94.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          1.113     2.144    platform_i/aes_top_0/inst/aes_outport/config_pin[0]
    SLICE_X51Y115        LUT1 (Prop_lut1_I0_O)        0.045     2.189 f  platform_i/aes_top_0/inst/aes_outport/valid_i_2/O
                         net (fo=137, routed)         2.338     4.527    platform_i/aes_top_0/inst/aes_outport/valid_i_2_n_0
    SLICE_X54Y82         FDCE                                         f  platform_i/aes_top_0/inst/aes_outport/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.837     2.982    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X54Y82         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_reg[1]/C
                         clock pessimism             -0.030     2.952    
                         clock uncertainty            1.406     4.358    
    SLICE_X54Y82         FDCE (Remov_fdce_C_CLR)     -0.067     4.291    platform_i/aes_top_0/inst/aes_outport/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.291    
                         arrival time                           4.527    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_outport/out_reg[2]/CLR
                            (removal check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.186ns (5.101%)  route 3.460ns (94.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          1.113     2.144    platform_i/aes_top_0/inst/aes_outport/config_pin[0]
    SLICE_X51Y115        LUT1 (Prop_lut1_I0_O)        0.045     2.189 f  platform_i/aes_top_0/inst/aes_outport/valid_i_2/O
                         net (fo=137, routed)         2.347     4.536    platform_i/aes_top_0/inst/aes_outport/valid_i_2_n_0
    SLICE_X55Y84         FDCE                                         f  platform_i/aes_top_0/inst/aes_outport/out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.839     2.984    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X55Y84         FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_reg[2]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.406     4.360    
    SLICE_X55Y84         FDCE (Remov_fdce_C_CLR)     -0.092     4.268    platform_i/aes_top_0/inst/aes_outport/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.268    
                         arrival time                           4.536    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/div_count_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.184ns (5.034%)  route 3.471ns (94.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          1.853     2.884    platform_i/aes_top_0/inst/aes_iset/config_pin[2]
    SLICE_X36Y120        LUT2 (Prop_lut2_I1_O)        0.043     2.927 f  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           1.618     4.545    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2_n_0
    SLICE_X37Y120        FDCE                                         f  platform_i/aes_top_0/inst/aes_iset/div_count_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.899     3.044    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X37Y120        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[0]_C/C
                         clock pessimism             -0.030     3.014    
                         clock uncertainty            1.406     4.420    
    SLICE_X37Y120        FDCE (Remov_fdce_C_CLR)     -0.160     4.260    platform_i/aes_top_0/inst/aes_iset/div_count_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           4.545    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.184ns (5.034%)  route 3.471ns (94.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          1.853     2.884    platform_i/aes_top_0/inst/aes_iset/config_pin[2]
    SLICE_X36Y120        LUT2 (Prop_lut2_I1_O)        0.043     2.927 f  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           1.618     4.545    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_LDC_i_2_n_0
    SLICE_X37Y120        FDCE                                         f  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.899     3.044    platform_i/aes_top_0/inst/aes_iset/clk
    SLICE_X37Y120        FDCE                                         r  platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_C/C
                         clock pessimism             -0.030     3.014    
                         clock uncertainty            1.406     4.420    
    SLICE_X37Y120        FDCE (Remov_fdce_C_CLR)     -0.160     4.260    platform_i/aes_top_0/inst/aes_iset/div_count_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           4.545    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_outport/out_mem_reg[34]/CLR
                            (removal check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.186ns (4.940%)  route 3.579ns (95.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.073ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          1.113     2.144    platform_i/aes_top_0/inst/aes_outport/config_pin[0]
    SLICE_X51Y115        LUT1 (Prop_lut1_I0_O)        0.045     2.189 f  platform_i/aes_top_0/inst/aes_outport/valid_i_2/O
                         net (fo=137, routed)         2.466     4.655    platform_i/aes_top_0/inst/aes_outport/valid_i_2_n_0
    SLICE_X57Y114        FDCE                                         f  platform_i/aes_top_0/inst/aes_outport/out_mem_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.928     3.073    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X57Y114        FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_mem_reg[34]/C
                         clock pessimism             -0.030     3.043    
                         clock uncertainty            1.406     4.449    
    SLICE_X57Y114        FDCE (Remov_fdce_C_CLR)     -0.092     4.357    platform_i/aes_top_0/inst/aes_outport/out_mem_reg[34]
  -------------------------------------------------------------------
                         required time                         -4.357    
                         arrival time                           4.655    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_outport/out_mem_reg[42]/CLR
                            (removal check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.186ns (4.940%)  route 3.579ns (95.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.073ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          1.113     2.144    platform_i/aes_top_0/inst/aes_outport/config_pin[0]
    SLICE_X51Y115        LUT1 (Prop_lut1_I0_O)        0.045     2.189 f  platform_i/aes_top_0/inst/aes_outport/valid_i_2/O
                         net (fo=137, routed)         2.466     4.655    platform_i/aes_top_0/inst/aes_outport/valid_i_2_n_0
    SLICE_X57Y114        FDCE                                         f  platform_i/aes_top_0/inst/aes_outport/out_mem_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.928     3.073    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X57Y114        FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_mem_reg[42]/C
                         clock pessimism             -0.030     3.043    
                         clock uncertainty            1.406     4.449    
    SLICE_X57Y114        FDCE (Remov_fdce_C_CLR)     -0.092     4.357    platform_i/aes_top_0/inst/aes_outport/out_mem_reg[42]
  -------------------------------------------------------------------
                         required time                         -4.357    
                         arrival time                           4.655    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_outport/out_mem_reg[101]/CLR
                            (removal check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.186ns (4.937%)  route 3.581ns (95.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          1.113     2.144    platform_i/aes_top_0/inst/aes_outport/config_pin[0]
    SLICE_X51Y115        LUT1 (Prop_lut1_I0_O)        0.045     2.189 f  platform_i/aes_top_0/inst/aes_outport/valid_i_2/O
                         net (fo=137, routed)         2.468     4.657    platform_i/aes_top_0/inst/aes_outport/valid_i_2_n_0
    SLICE_X50Y112        FDCE                                         f  platform_i/aes_top_0/inst/aes_outport/out_mem_reg[101]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.902     3.047    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X50Y112        FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_mem_reg[101]/C
                         clock pessimism             -0.030     3.017    
                         clock uncertainty            1.406     4.423    
    SLICE_X50Y112        FDCE (Remov_fdce_C_CLR)     -0.067     4.356    platform_i/aes_top_0/inst/aes_outport/out_mem_reg[101]
  -------------------------------------------------------------------
                         required time                         -4.356    
                         arrival time                           4.657    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_outport/out_mem_reg[109]/CLR
                            (removal check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.186ns (4.937%)  route 3.581ns (95.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          1.113     2.144    platform_i/aes_top_0/inst/aes_outport/config_pin[0]
    SLICE_X51Y115        LUT1 (Prop_lut1_I0_O)        0.045     2.189 f  platform_i/aes_top_0/inst/aes_outport/valid_i_2/O
                         net (fo=137, routed)         2.468     4.657    platform_i/aes_top_0/inst/aes_outport/valid_i_2_n_0
    SLICE_X50Y112        FDCE                                         f  platform_i/aes_top_0/inst/aes_outport/out_mem_reg[109]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.902     3.047    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X50Y112        FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_mem_reg[109]/C
                         clock pessimism             -0.030     3.017    
                         clock uncertainty            1.406     4.423    
    SLICE_X50Y112        FDCE (Remov_fdce_C_CLR)     -0.067     4.356    platform_i/aes_top_0/inst/aes_outport/out_mem_reg[109]
  -------------------------------------------------------------------
                         required time                         -4.356    
                         arrival time                           4.657    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_outport/out_mem_reg[116]/CLR
                            (removal check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.186ns (4.937%)  route 3.581ns (95.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          1.113     2.144    platform_i/aes_top_0/inst/aes_outport/config_pin[0]
    SLICE_X51Y115        LUT1 (Prop_lut1_I0_O)        0.045     2.189 f  platform_i/aes_top_0/inst/aes_outport/valid_i_2/O
                         net (fo=137, routed)         2.468     4.657    platform_i/aes_top_0/inst/aes_outport/valid_i_2_n_0
    SLICE_X50Y112        FDCE                                         f  platform_i/aes_top_0/inst/aes_outport/out_mem_reg[116]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.902     3.047    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X50Y112        FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_mem_reg[116]/C
                         clock pessimism             -0.030     3.017    
                         clock uncertainty            1.406     4.423    
    SLICE_X50Y112        FDCE (Remov_fdce_C_CLR)     -0.067     4.356    platform_i/aes_top_0/inst/aes_outport/out_mem_reg[116]
  -------------------------------------------------------------------
                         required time                         -4.356    
                         arrival time                           4.657    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aes_top_0/inst/aes_outport/out_mem_reg[117]/CLR
                            (removal check against rising-edge clock clk_aes_chip_platform_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_chip_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.186ns (4.937%)  route 3.581ns (95.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.406ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.790ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.554     0.890    platform_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  platform_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=28, routed)          1.113     2.144    platform_i/aes_top_0/inst/aes_outport/config_pin[0]
    SLICE_X51Y115        LUT1 (Prop_lut1_I0_O)        0.045     2.189 f  platform_i/aes_top_0/inst/aes_outport/valid_i_2/O
                         net (fo=137, routed)         2.468     4.657    platform_i/aes_top_0/inst/aes_outport/valid_i_2_n_0
    SLICE_X50Y112        FDCE                                         f  platform_i/aes_top_0/inst/aes_outport/out_mem_reg[117]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_chip_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_chip_platform_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2647, routed)        0.902     3.047    platform_i/aes_top_0/inst/aes_outport/clk
    SLICE_X50Y112        FDCE                                         r  platform_i/aes_top_0/inst/aes_outport/out_mem_reg[117]/C
                         clock pessimism             -0.030     3.017    
                         clock uncertainty            1.406     4.423    
    SLICE_X50Y112        FDCE (Remov_fdce_C_CLR)     -0.067     4.356    platform_i/aes_top_0/inst/aes_outport/out_mem_reg[117]
  -------------------------------------------------------------------
                         required time                         -4.356    
                         arrival time                           4.657    
  -------------------------------------------------------------------
                         slack                                  0.301    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_aes_tx_platform_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.625ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        9.759ns  (logic 0.484ns (4.960%)  route 9.275ns (95.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 205.640 - 200.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 182.515 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436   182.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379   182.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555   185.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105   185.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        6.720   192.274    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X30Y64         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.271   205.640    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]/C
                         clock pessimism              0.097   205.736    
                         clock uncertainty           -1.546   204.190    
    SLICE_X30Y64         FDCE (Recov_fdce_C_CLR)     -0.292   203.898    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[2]
  -------------------------------------------------------------------
                         required time                        203.898    
                         arrival time                        -192.274    
  -------------------------------------------------------------------
                         slack                                 11.625    

Slack (MET) :             11.625ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        9.759ns  (logic 0.484ns (4.960%)  route 9.275ns (95.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 205.640 - 200.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 182.515 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436   182.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379   182.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555   185.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105   185.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        6.720   192.274    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X30Y64         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.271   205.640    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]/C
                         clock pessimism              0.097   205.736    
                         clock uncertainty           -1.546   204.190    
    SLICE_X30Y64         FDCE (Recov_fdce_C_CLR)     -0.292   203.898    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[5]
  -------------------------------------------------------------------
                         required time                        203.898    
                         arrival time                        -192.274    
  -------------------------------------------------------------------
                         slack                                 11.625    

Slack (MET) :             11.625ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/mem_reg_i_37/CLR
                            (recovery check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        9.759ns  (logic 0.484ns (4.960%)  route 9.275ns (95.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 205.640 - 200.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 182.515 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436   182.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379   182.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555   185.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105   185.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        6.720   192.274    platform_i/aesVerifyPlatformData_0/p_0_in
    SLICE_X30Y64         FDCE                                         f  platform_i/aesVerifyPlatformData_0/mem_reg_i_37/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.271   205.640    platform_i/aesVerifyPlatformData_0/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/mem_reg_i_37/C
                         clock pessimism              0.097   205.736    
                         clock uncertainty           -1.546   204.190    
    SLICE_X30Y64         FDCE (Recov_fdce_C_CLR)     -0.292   203.898    platform_i/aesVerifyPlatformData_0/mem_reg_i_37
  -------------------------------------------------------------------
                         required time                        203.898    
                         arrival time                        -192.274    
  -------------------------------------------------------------------
                         slack                                 11.625    

Slack (MET) :             11.659ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        9.759ns  (logic 0.484ns (4.960%)  route 9.275ns (95.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 205.640 - 200.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 182.515 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436   182.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379   182.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555   185.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105   185.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        6.720   192.274    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X30Y64         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.271   205.640    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]/C
                         clock pessimism              0.097   205.736    
                         clock uncertainty           -1.546   204.190    
    SLICE_X30Y64         FDCE (Recov_fdce_C_CLR)     -0.258   203.932    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]
  -------------------------------------------------------------------
                         required time                        203.932    
                         arrival time                        -192.274    
  -------------------------------------------------------------------
                         slack                                 11.659    

Slack (MET) :             11.659ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        9.759ns  (logic 0.484ns (4.960%)  route 9.275ns (95.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 205.640 - 200.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 182.515 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436   182.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379   182.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555   185.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105   185.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        6.720   192.274    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X30Y64         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.271   205.640    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]/C
                         clock pessimism              0.097   205.736    
                         clock uncertainty           -1.546   204.190    
    SLICE_X30Y64         FDCE (Recov_fdce_C_CLR)     -0.258   203.932    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[1]
  -------------------------------------------------------------------
                         required time                        203.932    
                         arrival time                        -192.274    
  -------------------------------------------------------------------
                         slack                                 11.659    

Slack (MET) :             11.659ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        9.759ns  (logic 0.484ns (4.960%)  route 9.275ns (95.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 205.640 - 200.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 182.515 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436   182.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379   182.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555   185.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105   185.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        6.720   192.274    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X30Y64         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.271   205.640    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]/C
                         clock pessimism              0.097   205.736    
                         clock uncertainty           -1.546   204.190    
    SLICE_X30Y64         FDCE (Recov_fdce_C_CLR)     -0.258   203.932    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[4]
  -------------------------------------------------------------------
                         required time                        203.932    
                         arrival time                        -192.274    
  -------------------------------------------------------------------
                         slack                                 11.659    

Slack (MET) :             11.938ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/CLR
                            (recovery check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        9.407ns  (logic 0.484ns (5.145%)  route 8.923ns (94.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 205.641 - 200.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 182.515 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436   182.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379   182.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555   185.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105   185.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        6.368   191.922    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X29Y63         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.272   205.641    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/C
                         clock pessimism              0.097   205.737    
                         clock uncertainty           -1.546   204.191    
    SLICE_X29Y63         FDCE (Recov_fdce_C_CLR)     -0.331   203.860    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg
  -------------------------------------------------------------------
                         required time                        203.860    
                         arrival time                        -191.922    
  -------------------------------------------------------------------
                         slack                                 11.938    

Slack (MET) :             11.938ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[3]/CLR
                            (recovery check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        9.407ns  (logic 0.484ns (5.145%)  route 8.923ns (94.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 205.641 - 200.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 182.515 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436   182.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379   182.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555   185.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105   185.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        6.368   191.922    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X29Y63         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.272   205.641    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[3]/C
                         clock pessimism              0.097   205.737    
                         clock uncertainty           -1.546   204.191    
    SLICE_X29Y63         FDCE (Recov_fdce_C_CLR)     -0.331   203.860    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[3]
  -------------------------------------------------------------------
                         required time                        203.860    
                         arrival time                        -191.922    
  -------------------------------------------------------------------
                         slack                                 11.938    

Slack (MET) :             11.938ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[4]/CLR
                            (recovery check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        9.407ns  (logic 0.484ns (5.145%)  route 8.923ns (94.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 205.641 - 200.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 182.515 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436   182.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379   182.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555   185.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105   185.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        6.368   191.922    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X29Y63         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.272   205.641    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[4]/C
                         clock pessimism              0.097   205.737    
                         clock uncertainty           -1.546   204.191    
    SLICE_X29Y63         FDCE (Recov_fdce_C_CLR)     -0.331   203.860    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[4]
  -------------------------------------------------------------------
                         required time                        203.860    
                         arrival time                        -191.922    
  -------------------------------------------------------------------
                         slack                                 11.938    

Slack (MET) :             11.938ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[5]/CLR
                            (recovery check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        9.407ns  (logic 0.484ns (5.145%)  route 8.923ns (94.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 205.641 - 200.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 182.515 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   180.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085   181.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436   182.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379   182.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555   185.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105   185.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        6.368   191.922    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X29Y63         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   200.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   200.982 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.522   202.504    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   202.577 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714   204.292    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   204.369 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          1.272   205.641    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[5]/C
                         clock pessimism              0.097   205.737    
                         clock uncertainty           -1.546   204.191    
    SLICE_X29Y63         FDCE (Recov_fdce_C_CLR)     -0.331   203.860    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[5]
  -------------------------------------------------------------------
                         required time                        203.860    
                         arrival time                        -191.922    
  -------------------------------------------------------------------
                         slack                                 11.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[3]/CLR
                            (removal check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 0.186ns (3.751%)  route 4.773ns (96.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        3.384     5.869    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X30Y63         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X30Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[3]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X30Y63         FDCE (Remov_fdce_C_CLR)     -0.067     4.433    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.433    
                         arrival time                           5.869    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[0]/CLR
                            (removal check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.186ns (3.747%)  route 4.778ns (96.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        3.389     5.873    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X29Y64         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[0]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X29Y64         FDCE (Remov_fdce_C_CLR)     -0.092     4.408    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.408    
                         arrival time                           5.873    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[1]/CLR
                            (removal check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.186ns (3.747%)  route 4.778ns (96.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        3.389     5.873    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X29Y64         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[1]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X29Y64         FDCE (Remov_fdce_C_CLR)     -0.092     4.408    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.408    
                         arrival time                           5.873    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[2]/CLR
                            (removal check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.186ns (3.747%)  route 4.778ns (96.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        3.389     5.873    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X29Y64         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[2]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X29Y64         FDCE (Remov_fdce_C_CLR)     -0.092     4.408    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_rsync_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.408    
                         arrival time                           5.873    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[0]/CLR
                            (removal check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.186ns (3.747%)  route 4.778ns (96.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        3.389     5.873    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X29Y64         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[0]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X29Y64         FDCE (Remov_fdce_C_CLR)     -0.092     4.408    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.408    
                         arrival time                           5.873    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[1]/CLR
                            (removal check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.186ns (3.747%)  route 4.778ns (96.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        3.389     5.873    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X29Y64         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[1]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X29Y64         FDCE (Remov_fdce_C_CLR)     -0.092     4.408    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.408    
                         arrival time                           5.873    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[2]/CLR
                            (removal check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.186ns (3.747%)  route 4.778ns (96.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        3.389     5.873    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X29Y64         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y64         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[2]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X29Y64         FDCE (Remov_fdce_C_CLR)     -0.092     4.408    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/wgray_step1_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.408    
                         arrival time                           5.873    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.186ns (3.747%)  route 4.778ns (96.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        3.389     5.873    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]_0
    SLICE_X29Y64         FDPE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/clk_tx
    SLICE_X29Y64         FDPE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X29Y64         FDPE (Remov_fdpe_C_PRE)     -0.095     4.405    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.405    
                         arrival time                           5.873    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]/PRE
                            (removal check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.186ns (3.747%)  route 4.778ns (96.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        3.389     5.873    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]_0
    SLICE_X29Y64         FDPE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/clk_tx
    SLICE_X29Y64         FDPE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X29Y64         FDPE (Remov_fdpe_C_PRE)     -0.095     4.405    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/aes_tx_module/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.405    
                         arrival time                           5.873    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.519ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/CLR
                            (removal check against rising-edge clock clk_aes_tx_platform_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_aes_tx_platform_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.186ns (3.707%)  route 4.831ns (96.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      1.546ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.122ns
    Phase Error              (PE):    0.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        3.442     5.927    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rbincounter_reg[0]_0
    SLICE_X29Y63         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_aes_tx_platform_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.945     1.311    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_aes_tx_platform_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.145 r  platform_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=24, routed)          0.839     2.984    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/clk_tx
    SLICE_X29Y63         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg/C
                         clock pessimism             -0.030     2.954    
                         clock uncertainty            1.546     4.500    
    SLICE_X29Y63         FDCE (Remov_fdce_C_CLR)     -0.092     4.408    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/asyfifo/rlogic/rempty_reg
  -------------------------------------------------------------------
                         required time                         -4.408    
                         arrival time                           5.927    
  -------------------------------------------------------------------
                         slack                                  1.519    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[5][23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.086ns  (logic 0.484ns (3.698%)  route 12.602ns (96.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 22.291 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555     5.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)       10.047    15.601    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn_0
    SLICE_X72Y49         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[5][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.309    22.291    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X72Y49         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[5][23]/C
                         clock pessimism              0.097    22.388    
                         clock uncertainty           -0.302    22.086    
    SLICE_X72Y49         FDCE (Recov_fdce_C_CLR)     -0.331    21.755    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[5][23]
  -------------------------------------------------------------------
                         required time                         21.755    
                         arrival time                         -15.601    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[5][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.086ns  (logic 0.484ns (3.698%)  route 12.602ns (96.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 22.291 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555     5.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)       10.047    15.601    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn_0
    SLICE_X72Y49         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[5][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.309    22.291    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X72Y49         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[5][9]/C
                         clock pessimism              0.097    22.388    
                         clock uncertainty           -0.302    22.086    
    SLICE_X72Y49         FDCE (Recov_fdce_C_CLR)     -0.331    21.755    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[5][9]
  -------------------------------------------------------------------
                         required time                         21.755    
                         arrival time                         -15.601    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[9][118]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.852ns  (logic 0.484ns (3.766%)  route 12.368ns (96.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555     5.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        9.813    15.367    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn_0
    SLICE_X70Y45         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[9][118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.308    22.290    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X70Y45         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[9][118]/C
                         clock pessimism              0.097    22.387    
                         clock uncertainty           -0.302    22.085    
    SLICE_X70Y45         FDCE (Recov_fdce_C_CLR)     -0.331    21.754    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[9][118]
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -15.367    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[9][68]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.852ns  (logic 0.484ns (3.766%)  route 12.368ns (96.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555     5.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        9.813    15.367    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn_0
    SLICE_X70Y45         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[9][68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.308    22.290    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X70Y45         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[9][68]/C
                         clock pessimism              0.097    22.387    
                         clock uncertainty           -0.302    22.085    
    SLICE_X70Y45         FDCE (Recov_fdce_C_CLR)     -0.331    21.754    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[9][68]
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -15.367    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[4][23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.851ns  (logic 0.484ns (3.766%)  route 12.367ns (96.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555     5.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        9.812    15.366    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn_0
    SLICE_X70Y49         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[4][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.308    22.290    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X70Y49         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[4][23]/C
                         clock pessimism              0.097    22.387    
                         clock uncertainty           -0.302    22.085    
    SLICE_X70Y49         FDCE (Recov_fdce_C_CLR)     -0.331    21.754    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[4][23]
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -15.366    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[4][26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.851ns  (logic 0.484ns (3.766%)  route 12.367ns (96.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555     5.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        9.812    15.366    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn_0
    SLICE_X70Y49         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[4][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.308    22.290    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X70Y49         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[4][26]/C
                         clock pessimism              0.097    22.387    
                         clock uncertainty           -0.302    22.085    
    SLICE_X70Y49         FDCE (Recov_fdce_C_CLR)     -0.331    21.754    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[4][26]
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -15.366    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[4][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.851ns  (logic 0.484ns (3.766%)  route 12.367ns (96.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555     5.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        9.812    15.366    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn_0
    SLICE_X70Y49         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[4][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.308    22.290    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X70Y49         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[4][9]/C
                         clock pessimism              0.097    22.387    
                         clock uncertainty           -0.302    22.085    
    SLICE_X70Y49         FDCE (Recov_fdce_C_CLR)     -0.331    21.754    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[4][9]
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -15.366    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[8][118]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.848ns  (logic 0.484ns (3.767%)  route 12.364ns (96.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555     5.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        9.809    15.363    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn_0
    SLICE_X71Y45         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[8][118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.308    22.290    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X71Y45         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[8][118]/C
                         clock pessimism              0.097    22.387    
                         clock uncertainty           -0.302    22.085    
    SLICE_X71Y45         FDCE (Recov_fdce_C_CLR)     -0.331    21.754    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[8][118]
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -15.363    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[8][68]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.848ns  (logic 0.484ns (3.767%)  route 12.364ns (96.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555     5.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        9.809    15.363    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn_0
    SLICE_X71Y45         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[8][68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.308    22.290    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X71Y45         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[8][68]/C
                         clock pessimism              0.097    22.387    
                         clock uncertainty           -0.302    22.085    
    SLICE_X71Y45         FDCE (Recov_fdce_C_CLR)     -0.331    21.754    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[8][68]
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -15.363    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[7][23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.847ns  (logic 0.484ns (3.767%)  route 12.363ns (96.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 22.290 - 20.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.436     2.515    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.555     5.449    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.554 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        9.808    15.362    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn_0
    SLICE_X71Y49         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[7][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        1.308    22.290    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aclk
    SLICE_X71Y49         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[7][23]/C
                         clock pessimism              0.097    22.387    
                         clock uncertainty           -0.302    22.085    
    SLICE_X71Y49         FDCE (Recov_fdce_C_CLR)     -0.331    21.754    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/key_mem_reg[7][23]
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -15.362    
  -------------------------------------------------------------------
                         slack                                  6.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.574ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.186ns (10.738%)  route 1.546ns (89.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        0.157     2.642    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[0]_0
    SLICE_X31Y76         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.829     1.195    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X31Y76         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[0]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X31Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.186ns (10.738%)  route 1.546ns (89.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        0.157     2.642    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[0]_0
    SLICE_X31Y76         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.829     1.195    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X31Y76         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[1]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X31Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.186ns (10.680%)  route 1.556ns (89.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        0.167     2.651    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[0]_0
    SLICE_X28Y77         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.831     1.197    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X28Y77         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[2]/C
                         clock pessimism             -0.035     1.162    
    SLICE_X28Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.186ns (10.680%)  route 1.556ns (89.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        0.167     2.651    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[0]_0
    SLICE_X28Y77         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.831     1.197    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X28Y77         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[3]/C
                         clock pessimism             -0.035     1.162    
    SLICE_X28Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[74]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.186ns (10.427%)  route 1.598ns (89.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        0.209     2.693    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[0]_0
    SLICE_X29Y78         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.832     1.198    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X29Y78         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[74]/C
                         clock pessimism             -0.035     1.163    
    SLICE_X29Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.071    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[79]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.186ns (10.383%)  route 1.605ns (89.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        0.216     2.701    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[0]_0
    SLICE_X29Y76         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[79]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.829     1.195    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X29Y76         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[79]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X29Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[78]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.186ns (10.215%)  route 1.635ns (89.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        0.246     2.730    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[0]_0
    SLICE_X30Y77         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[78]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.831     1.197    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X30Y77         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[78]/C
                         clock pessimism             -0.035     1.162    
    SLICE_X30Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.095    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.686ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[88]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.186ns (10.057%)  route 1.663ns (89.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        0.274     2.759    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[0]_0
    SLICE_X29Y80         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.834     1.200    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X29Y80         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[88]/C
                         clock pessimism             -0.035     1.165    
    SLICE_X29Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.712ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[68]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.186ns (10.044%)  route 1.666ns (89.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        0.277     2.761    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[0]_0
    SLICE_X33Y76         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.810     1.176    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X33Y76         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[68]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X33Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.049    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.731ns  (arrival time - required time)
  Source:                 platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[94]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.186ns (9.691%)  route 1.733ns (90.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.574     0.910    platform_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  platform_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.389     2.440    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/s00_axi_aresetn
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.485 f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/core/keymem/counter[0]_i_2/O
                         net (fo=2429, routed)        0.344     2.829    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/wr_ptr_reg[0]_0
    SLICE_X30Y80         FDCE                                         f  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[94]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  platform_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    platform_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  platform_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6880, routed)        0.834     1.200    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/s00_axi_aclk
    SLICE_X30Y80         FDCE                                         r  platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[94]/C
                         clock pessimism             -0.035     1.165    
    SLICE_X30Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    platform_i/aesVerifyPlatformData_0/inst/aes_verify_platform_data_v1_0_S00_AXI_inst/top/datagenerator/resultfifo/data_out_reg_reg[94]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  1.731    





