;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 721, -9
	SUB @121, 102
	SUB @120, 6
	JMN 270, 60
	JMN 270, 60
	SUB 8, <-1
	DAT <127, #106
	SLT 121, 0
	SUB #72, @200
	SUB #72, @200
	MOV -7, <-17
	SLT 121, 0
	SUB -7, <-420
	MOV -7, <-17
	MOV -7, <-17
	MOV -7, <-17
	SUB -7, <-420
	DJN -1, @-20
	SUB @127, 100
	SUB @120, 6
	DAT <127, #106
	DAT <127, #106
	SUB @121, 103
	SUB 1, <-1
	MOV -7, <-17
	SUB 1, <-1
	DAT <127, #106
	DAT <127, #106
	SLT 121, 0
	MOV -7, <-17
	DJN -1, @-20
	MOV 0, <-20
	MOV -7, <-17
	MOV 0, <-20
	SUB <-12, @10
	JMP 2, #206
	SUB #12, @200
	SUB #12, @200
	SUB @121, 102
	SUB @121, 102
	JMP 2, #206
	JMP 2, #206
	SUB @121, 103
	JMP <120, 6
	SPL 0, <-2
	CMP -7, <-420
	SLT 121, 0
