<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › include › asm › atafdreg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>atafdreg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _LINUX_FDREG_H</span>
<span class="cp">#define _LINUX_FDREG_H</span>

<span class="cm">/*</span>
<span class="cm">** WD1772 stuff</span>
<span class="cm"> */</span>

<span class="cm">/* register codes */</span>

<span class="cp">#define FDCSELREG_STP   (0x80)   </span><span class="cm">/* command/status register */</span><span class="cp"></span>
<span class="cp">#define FDCSELREG_TRA   (0x82)   </span><span class="cm">/* track register */</span><span class="cp"></span>
<span class="cp">#define FDCSELREG_SEC   (0x84)   </span><span class="cm">/* sector register */</span><span class="cp"></span>
<span class="cp">#define FDCSELREG_DTA   (0x86)   </span><span class="cm">/* data register */</span><span class="cp"></span>

<span class="cm">/* register names for FDC_READ/WRITE macros */</span>

<span class="cp">#define FDCREG_CMD		0</span>
<span class="cp">#define FDCREG_STATUS	0</span>
<span class="cp">#define FDCREG_TRACK	2</span>
<span class="cp">#define FDCREG_SECTOR	4</span>
<span class="cp">#define FDCREG_DATA		6</span>

<span class="cm">/* command opcodes */</span>

<span class="cp">#define FDCCMD_RESTORE  (0x00)   </span><span class="cm">/*  -                   */</span><span class="cp"></span>
<span class="cp">#define FDCCMD_SEEK     (0x10)   </span><span class="cm">/*   |                  */</span><span class="cp"></span>
<span class="cp">#define FDCCMD_STEP     (0x20)   </span><span class="cm">/*   |  TYP 1 Commands  */</span><span class="cp"></span>
<span class="cp">#define FDCCMD_STIN     (0x40)   </span><span class="cm">/*   |                  */</span><span class="cp"></span>
<span class="cp">#define FDCCMD_STOT     (0x60)   </span><span class="cm">/*  -                   */</span><span class="cp"></span>
<span class="cp">#define FDCCMD_RDSEC    (0x80)   </span><span class="cm">/*  -   TYP 2 Commands  */</span><span class="cp"></span>
<span class="cp">#define FDCCMD_WRSEC    (0xa0)   </span><span class="cm">/*  -          &quot;        */</span><span class="cp"></span>
<span class="cp">#define FDCCMD_RDADR    (0xc0)   </span><span class="cm">/*  -                   */</span><span class="cp"></span>
<span class="cp">#define FDCCMD_RDTRA    (0xe0)   </span><span class="cm">/*   |  TYP 3 Commands  */</span><span class="cp"></span>
<span class="cp">#define FDCCMD_WRTRA    (0xf0)   </span><span class="cm">/*  -                   */</span><span class="cp"></span>
<span class="cp">#define FDCCMD_FORCI    (0xd0)   </span><span class="cm">/*  -   TYP 4 Command   */</span><span class="cp"></span>

<span class="cm">/* command modifier bits */</span>

<span class="cp">#define FDCCMDADD_SR6   (0x00)   </span><span class="cm">/* step rate settings */</span><span class="cp"></span>
<span class="cp">#define FDCCMDADD_SR12  (0x01)</span>
<span class="cp">#define FDCCMDADD_SR2   (0x02)</span>
<span class="cp">#define FDCCMDADD_SR3   (0x03)</span>
<span class="cp">#define FDCCMDADD_V     (0x04)   </span><span class="cm">/* verify */</span><span class="cp"></span>
<span class="cp">#define FDCCMDADD_H     (0x08)   </span><span class="cm">/* wait for spin-up */</span><span class="cp"></span>
<span class="cp">#define FDCCMDADD_U     (0x10)   </span><span class="cm">/* update track register */</span><span class="cp"></span>
<span class="cp">#define FDCCMDADD_M     (0x10)   </span><span class="cm">/* multiple sector access */</span><span class="cp"></span>
<span class="cp">#define FDCCMDADD_E     (0x04)   </span><span class="cm">/* head settling flag */</span><span class="cp"></span>
<span class="cp">#define FDCCMDADD_P     (0x02)   </span><span class="cm">/* precompensation off */</span><span class="cp"></span>
<span class="cp">#define FDCCMDADD_A0    (0x01)   </span><span class="cm">/* DAM flag */</span><span class="cp"></span>

<span class="cm">/* status register bits */</span>

<span class="cp">#define	FDCSTAT_MOTORON	(0x80)   </span><span class="cm">/* motor on */</span><span class="cp"></span>
<span class="cp">#define	FDCSTAT_WPROT	(0x40)   </span><span class="cm">/* write protected (FDCCMD_WR*) */</span><span class="cp"></span>
<span class="cp">#define	FDCSTAT_SPINUP	(0x20)   </span><span class="cm">/* motor speed stable (Type I) */</span><span class="cp"></span>
<span class="cp">#define	FDCSTAT_DELDAM	(0x20)   </span><span class="cm">/* sector has deleted DAM (Type II+III) */</span><span class="cp"></span>
<span class="cp">#define	FDCSTAT_RECNF	(0x10)   </span><span class="cm">/* record not found */</span><span class="cp"></span>
<span class="cp">#define	FDCSTAT_CRC		(0x08)   </span><span class="cm">/* CRC error */</span><span class="cp"></span>
<span class="cp">#define	FDCSTAT_TR00	(0x04)   </span><span class="cm">/* Track 00 flag (Type I) */</span><span class="cp"></span>
<span class="cp">#define	FDCSTAT_LOST	(0x04)   </span><span class="cm">/* Lost Data (Type II+III) */</span><span class="cp"></span>
<span class="cp">#define	FDCSTAT_IDX		(0x02)   </span><span class="cm">/* Index status (Type I) */</span><span class="cp"></span>
<span class="cp">#define	FDCSTAT_DRQ		(0x02)   </span><span class="cm">/* DRQ status (Type II+III) */</span><span class="cp"></span>
<span class="cp">#define	FDCSTAT_BUSY	(0x01)   </span><span class="cm">/* FDC is busy */</span><span class="cp"></span>


<span class="cm">/* PSG Port A Bit Nr 0 .. Side Sel .. 0 -&gt; Side 1  1 -&gt; Side 2 */</span>
<span class="cp">#define DSKSIDE     (0x01)</span>

<span class="cp">#define DSKDRVNONE  (0x06)</span>
<span class="cp">#define DSKDRV0     (0x02)</span>
<span class="cp">#define DSKDRV1     (0x04)</span>

<span class="cm">/* step rates */</span>
<span class="cp">#define	FDCSTEP_6	0x00</span>
<span class="cp">#define	FDCSTEP_12	0x01</span>
<span class="cp">#define	FDCSTEP_2	0x02</span>
<span class="cp">#define	FDCSTEP_3	0x03</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
