# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Control.sv" \
"../../../../HexDriver.sv" \
"../../../../Register_unit.sv" \
"../../../../Synchronizers.sv" \
"../../../../lab4.srcs/sources_1/new/multiplier.sv" \
"../../../../ripple_adder.sv" \
"../../../../lab4.srcs/sim_1/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
