<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v</a>
time_elapsed: 0.066s
ram usage: 11788 KB
</pre>
<pre class="log">

%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_synth.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_synth.v:26</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , input [width_p-1:0]       w_data_i
            ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync.v:58</a>: ... note: In file included from bsg_mem_1r1w_sync.v
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v:36</a>: ... note: In file included from bsg_mem_1r1w_sync_mask_write_var.v
                    ... Use &#34;/* verilator lint_off LITENDIAN */&#34; and lint_on around source to disable this message.
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_synth.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_synth.v:32</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output logic [width_p-1:0] r_data_o
                   ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync.v:58</a>: ... note: In file included from bsg_mem_1r1w_sync.v
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v:36</a>: ... note: In file included from bsg_mem_1r1w_sync_mask_write_var.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_synth.v.html#l-35" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_synth.v:35</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   logic [width_p-1:0]    mem [els_p-1:0];
         ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync.v:58</a>: ... note: In file included from bsg_mem_1r1w_sync.v
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v:36</a>: ... note: In file included from bsg_mem_1r1w_sync_mask_write_var.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync.v:26</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , input [width_p-1:0]       w_data_i
            ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v:36</a>: ... note: In file included from bsg_mem_1r1w_sync_mask_write_var.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync.v:32</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output logic [width_p-1:0] r_data_o
                   ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v:36</a>: ... note: In file included from bsg_mem_1r1w_sync_mask_write_var.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v.html#l-13" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v:13</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
  ,input        [width_p-1:0] w_mask_i
                ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v.html#l-15" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v:15</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
  ,input        [width_p-1:0] w_data_i
                ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v.html#l-19" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v:19</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
  ,output       [width_p-1:0] r_data_o);
                ^

</pre>
</body>