{
    "code": "module TopModule (\n    input  logic clk,      // Clock signal\n    input  logic reset,    // Active-high synchronous reset\n    input  logic j,        // Input signal j\n    input  logic k,        // Input signal k\n    output logic out       // Output signal out\n);\n\n    logic state; // State variable\n\n    always @(posedge clk) begin\n        if (reset) begin\n            // Synchronous reset to OFF state\n            state <= 1'b0;\n            out <= 1'b0;\n        end else begin\n            case (state)\n                1'b0: begin // OFF state\n                    if (j) begin\n                        state <= 1'b1; // Transition to ON\n                        out <= 1'b1;\n                    end\n                    // Remain in OFF if j = 0\n                end\n                1'b1: begin // ON state\n                    if (k) begin\n                        state <= 1'b0; // Transition to OFF\n                        out <= 1'b0;\n                    end\n                    // Remain in ON if k = 0\n                end\n            endcase\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}