// Seed: 3794231673
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input wire id_3,
    output logic id_4,
    output id_5,
    input id_6,
    output id_7
);
  assign id_4 = id_3[1'b0];
  logic id_8, id_9 = 1;
  logic id_10, id_11 = 1;
  id_12(
      1, 1'b0
  );
  logic id_13;
endmodule
