NDSummary.OnToolTipsLoaded("File:axi4stream_vip_pkg.sv",{52:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">The package is systemverilog package for XILINX AXI4STREAM Verification Component IP, it includes all the classes,enums, typedefs etc. XILINX AXI4STREAM Verification Component IP has been developed to support the simulation of customer designed AXI-based IP.&nbsp; Please refer PG277 for more details about this IP.</div></div>",54:"<div class=\"NDToolTip TMacro LSystemVerilog\"><div class=\"TTSummary\">Xilinx VIP macro for information which gives informative message when LEVEL is bigger than 300.&nbsp; Else, it is silent.</div></div>",55:"<div class=\"NDToolTip TMacro LSystemVerilog\"><div class=\"TTSummary\">Xilinx VIP macro for warning which indicates a potential problem.</div></div>",56:"<div class=\"NDToolTip TMacro LSystemVerilog\"><div class=\"TTSummary\">Xilinx VIP macro for error which indicates a real problem.Simulation continues subject to the configured message action.</div></div>",57:"<div class=\"NDToolTip TMacro LSystemVerilog\"><div class=\"TTSummary\">Xilinx VIP macro for Fatal which indicates a problem from which simulation can not recover.simulation exits via $finish after a #0 delay.</div></div>",59:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Xilinx VIP Interger unsigned data type</div></div>",868:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Xilinx VIP verbosity data type. When verbosity is bigger than 300, information will be printed out.</div></div>",61:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Xilinx AXI4STREAM VIP Interger unsigned data type</div></div>",62:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Xilinx AXI4STREAM VIP longint unsigned data type</div></div>",63:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Xilinx AXI4STREAM VIP longint data type</div></div>",64:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Xilinx AXI4STREAM VIP data byte</div></div>",65:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Xilinx AXI4STREAM VIP strobe bit</div></div>",66:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Xilinx AXI4STREAM VIP&nbsp; user beat data type</div></div>",67:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Xilinx AXI4STREAM VIP data beat data type</div></div>",68:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Xilinx AXI4STREAM VIP&nbsp; strobe beat data type</div></div>",69:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Xilinx AXI4STREAM VIP user element&nbsp; data type</div></div>",70:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Policies of the transaction to inform the driver whether to return the transaction back to the issuer Depending on the policy the driver will return the transaction at different points in the life of the transaction.</div></div>",71:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Collection of policies that describe how the TREADY signals will behave. These policies can introduce backpressure into the system to find design faults. Refer PG277 section about READY Generation for more details.</div></div>",72:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Collection of policies that describe how the TREADY signals will behave when xil_axi4stream_ready_gen_policy is XIL_AXI4STREAM_READY_GEN_RANDOM. Refer PG277 section about READY Generation for more details.</div></div>",73:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">AXI4STREAM Boolean data type</div></div>",74:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">When VIF driver is in idle mode, possible signals that can be driven on VIF</div></div>",75:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Transaction data pattern which can be all valid bytes, all null bytes, all position bytes or a combination&nbsp; of these three.</div></div>",76:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">In axi4stream master driver, the time difference between the driver get the transaction and it starts to drive the data onto data bus is the delay. Depending on the delay policy, when it is XIL_AXI4STREAM_DELAY_INSERTION_FROM_IDLE,the driver can adjust the transfer delay to compensate for any backpressure observed for the prior transfer. Else it always using the delay in the transaction which the driver gets as the delay.</div></div>",77:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">The xil_void class is the base class for all Xilinx Verification Component classes.&nbsp; It is an abstract class with no data memebers or functions.</div></div>",78:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">The xil_object class is the base class for all Xilinx Verification Component data and hierarchical classes. Its primary role is to define a set of methods for common operations such as set name, verbosity, tag etc.</div></div>",80:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype80\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span> (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_xil_object&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new xil_object.~name~ is the name of the instance.</div></div>",81:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype81\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function string</span> get_name();</div><div class=\"TTSummary\">Returns the name of xil_object.</div></div>",82:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype82\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function string</span> get_full_name();</div><div class=\"TTSummary\">Returns the name of xil_object.</div></div>",83:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype83\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> set_name(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName last\">n</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Set the name of xil_object to be n.</div></div>",84:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype84\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function int</span> get_inst_id();</div><div class=\"TTSummary\">Returns m_inst_id of xil_object.</div></div>",568:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype568\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_verbosity(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\">xil_verbosity&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the verbosity of debug information which will be printed in &lt;xil_object&gt;.If updated is bigger than 300, it will print out necessary log message. Refer xil_info for verbosity information.</div></div>",86:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype86\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_verbosity get_verbosity();</div><div class=\"TTSummary\">Returns the current value of verbosity of xil_object.</div></div>",87:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype87\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_tag(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName last\">value</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the name/TAG of the xil_object.</div></div>",88:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype88\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function string</span> get_tag();</div><div class=\"TTSummary\">Gets the name/TAG of the xil_object.</div></div>",89:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype89\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> set_is_active();</div><div class=\"TTSummary\">Sets is_active to be 1 and xil_object is in active state.</div></div>",90:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype90\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> clr_is_active();</div><div class=\"TTSummary\">Sets is_active to be 0 and xil_object is in not active state.</div></div>",91:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype91\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> bit get_is_active();</div><div class=\"TTSummary\">Returns the is_active value of xil_object. A value of 1 is considered active.</div></div>",92:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype92\" class=\"NDPrototype NoParameterForm\">task wait_enabled();</div><div class=\"TTSummary\">Wait until is_active is high of xil_object.</div></div>",93:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">The xil_reporter class is a class which extends from xil_object and add its own get_type_name function</div></div>",95:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype95\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span> (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_xil_reporter&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new xil_reporter. ~name~ is the name of the instance.</div></div>",96:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype96\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function string</span> get_type_name();</div><div class=\"TTSummary\">Returns name of xil_reporter.</div></div>",97:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">The xil_componennt class is a class which extends from xil_reporter and added its own new and get_type_name function</div></div>",99:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype99\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_xil_component&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new xil_component and assign its name to type_name. ~name~ is the name of the instance.</div></div>",100:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype100\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function string</span> get_type_name();</div><div class=\"TTSummary\">Returns type_name of xil_component.</div></div>",101:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">The xil_agent class is a class which extends from xil_component.</div></div>",103:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype103\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_xil_agent&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new xil_agent. ~name~ is the name of the instance.</div></div>",104:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">The xil_sequence_item is a class which extends from xil_object.</div></div>",106:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype106\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function string</span> get_type_name();</div><div class=\"TTSummary\">Returns string of &quot;xil_sequence_item&quot;.It is virtual function which will be overwritten later in its extended classes.</div></div>",107:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype107\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function string</span> convert2string();</div><div class=\"TTSummary\">Returns empty string. It is virtual function which will be overwritten later in its extended classes.</div></div>",108:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">The xil_analysis_port is a parameterized class which extends from xil_component</div></div>",110:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype110\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_xil_analysis_port&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new xil_analysis_port. ~name~ is the name of the instance.</div></div>",111:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype111\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_enabled();</div><div class=\"TTSummary\">Set enabled value to 1, xil_analysis_port is on.</div></div>",112:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype112\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_enabled();</div><div class=\"TTSummary\">Set enabled to be 0, xil_analysis_port is off.</div></div>",113:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype113\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> logic get_enabled();</div><div class=\"TTSummary\">Returns enabled value of xil_analysis_port.</div></div>",114:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype114\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function integer unsigned</span> get_item_cnt();</div><div class=\"TTSummary\">Returns item_cnt of xil_analysis_port.</div></div>",115:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype115\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual</span> task write(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">T&nbsp;</td><td class=\"PName last\">trans</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">When xil_analysis_port is enabled,this function will push input argument into the queue of xil_analysis_port, increment item_cnt. User needs to make sure that enabled is on to write transaction into xil_analysis_port. if not.&nbsp; use set_enabled to turn on.</div></div>",116:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype116\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual</span> task <span class=\"SHKeyword\">get</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">T&nbsp;</td><td class=\"PName last\">trans</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">When xil_analysis_port is enabled,this function will get its output from the queue of xil_analysis_port, decrement item_cnt.Else, it will get fatal error message about attempting to get from disabled anaylysis port.</div></div>",117:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">xil_sqr_if_base is a base class which provides the interfaces necessary in order to receive or send sequence items and/or other sequences. xil_sqr_if_base #(T1, T2)</div></div>",119:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype119\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> set_name(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName last\">in</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Set the name of the xil_sqr_if_base.</div></div>",120:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype120\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function string</span> get_name();</div><div class=\"TTSummary\">Return the name of the xil_sqr_if_base .</div></div>",121:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype121\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> set_max_item_cnt(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input <span class=\"SHKeyword\">integer</span>&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">unsigned</span>&nbsp;</td><td class=\"PName last\">in</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Set the maximum number of concurrent connections to the same inbound/output sequence port.</div></div>",122:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype122\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function integer unsigned</span> get_max_item_cnt();</div><div class=\"TTSummary\">Return the maximum number of concurrent connections to the same inbound/output sequence port.</div></div>",123:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype123\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual</span> task get_next_item(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">T1&nbsp;</td><td class=\"PName last\">t</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Pop out sequence item from item queue of xil_sqr_if_base when item queue is not empty. It is a block task and will wait until there is item in the queue.</div></div>",124:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype124\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> try_next_item(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">T1&nbsp;</td><td class=\"PName last\">t</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Pop out sequence item from item queue of xil_sqr_if_base when item queue is not empty,othewise it returns a null object.It is a non-block task</div></div>",125:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype125\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual</span> task wait_for_item_done(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName\">transaction_id&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">-1</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">When item_done_cnt of xil_sqr_if_base is not zero, item_done_cnt decrements. it is a block task till there is a done_item_cnt_event occurs.</div></div>",126:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype126\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function</span> xil_uint item_done(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">T1&nbsp;</td><td class=\"PName\">t&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHKeyword\">null</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">While item_inflight_cnt of xil_sqr_if_base is zero, it gives error message about attempting to double pop the item_done queue,and returns 1.Else it increments item_done_cnt of xil_sqr_if_base and return 0.</div></div>",127:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype127\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function</span> xil_uint put_item(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">T1&nbsp;</td><td class=\"PName\">t&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHKeyword\">null</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">When item_cnt is bigger than max_item_cnt of xil_sqr_if_base and returns 1. it gives error message about FIFO is overfilled,else it push the item into item queue, increment item_cnt and returns 0.</div></div>",128:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype128\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual</span> task get_next_rsp(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">T2&nbsp;</td><td class=\"PName last\">t</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Pop out response item from resonse item queue of xil_sqr_if_base when response queue is not empty. It is a block task until there is response item in the queue.</div></div>",129:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype129\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> try_next_rsp(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">T2&nbsp;</td><td class=\"PName last\">t</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Pop out response item from item queue of xil_sqr_if_base when response queue is not empty,othewise it returns a null object.It is a non-block task.</div></div>",130:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype130\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual</span> task wait_for_rsp_done(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName\">transaction_id&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">-1</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">When rsp_done_cnt of xil_sqr_if_base is not zero, rsp_done_cnt decrements. it is a block task.</div></div>",131:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype131\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function</span> xil_uint rsp_done(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">T2&nbsp;</td><td class=\"PName\">t&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHKeyword\">null</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">When rsp_inflight_cnt is zero, it gives error message about attempting to double pop the rsp_done queue and returns 1 Else, it will increment rsp_done_cnt, decrement rsp_inflight_cnt and returns 0.</div></div>",132:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype132\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function</span> xil_uint put_rsp(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">T2&nbsp;</td><td class=\"PName\">t&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHKeyword\">null</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">When rsp_cnt is bigger than max_item_cnt, it gives error message about response FIFO has overfilled and returns 1 Else, it will put response item into rsp_q of xil_sqr_if_base, increment rsp_cnt and return 0.</div></div>",133:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">The xil_seq_item_pull_port#(REQ,RSP) class is extends from xil_sqr_if_base. It inherits all these variables and functions of xil_sqr_if_base.</div></div>",135:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype135\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_xil_seq_item_pull_port&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new instance of xil_seq_item_pull_port,~name~ is the name of the instance.</div></div>",136:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">The xil_driver#(REQ, RSP) class is parameterized class which extends from xil_component.It is the base class of all xilinx VIP\'s driver class. It has one port which is seq_item_port</div></div>",138:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">xil_seq_item_pull_port #(REQ, RSP) seq_item_port;&nbsp; provides the method to send transactions to the driver.</div></div>",140:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype140\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span> (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_xil_driver&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Creates and initializes an instance of this class using the normal constructor arguments for xil_component, ~name~ is the name of the instance, create an instance of seq_item_port.</div></div>",141:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype141\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function string</span> get_type_name ();</div><div class=\"TTSummary\">Returns type_name of xil_driver.</div></div>",142:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">The xil_monitor extends from xil_component, It is the base class of all xilinx VIP\'s monitor class</div></div>",144:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype144\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_xil_monitor&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new &lt;xil_monitor&gt;.~name~ is the name of the instance.</div></div>",145:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">The axi4stream_transaction class is the base class of AXI4STREAM Verification Component.It inherits all the methods of xil_sequence_item.In this transaction, it has cmd_id,dest,id,data,user,strb,keep,last, signal_set etc which can be accessed by set/get_x APIs.</div></div>",147:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype147\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_axi4stream_transaction&quot;</span>,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_sigset_t&nbsp;</td><td class=\"PName\">set&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\">XIL_AXI4STREAM_SIGSET_READY | XIL_AXI4STREAM_SIGSET_DATA,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName\">dw&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">32</span>,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName\">uw&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">32</span>,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName\">bpb&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">8</span>,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName\">idw&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">2</span>,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName\">destw&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">4</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new axi4stream_transaction. ~name~ is the name of the instance,</div></div>",148:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype148\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> copy(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\">axi4stream_transaction&nbsp;</td><td class=\"PName last\">rhs</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Copies the contents of the input transaction to the current transaction</div></div>",149:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype149\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> axi4stream_transaction my_clone ();</div><div class=\"TTSummary\">Returns a clones of the contents of the transaction.</div></div>",150:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype150\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_uint get_id ();</div><div class=\"TTSummary\">Returns the value of TID of the axi4stream_transaction.</div></div>",151:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype151\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_id (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">new_id</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of TID of the axi4stream_transaction.</div></div>",152:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype152\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> xil_axi4stream_uint get_dest ();</div><div class=\"TTSummary\">Returns the value of TDEST of the axi4stream_transaction.</div></div>",153:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype153\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_dest (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">new_dest</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of TDEST of the axi4stream_transaction.</div></div>",154:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype154\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> bit get_last ();</div><div class=\"TTSummary\">Returns the value of TLAST of the axi4stream_transaction. This transaction will return 1 when the TLAST signal is not enabled.</div></div>",155:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype155\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_last (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">bit&nbsp;</td><td class=\"PName last\">new_last</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of TLAST of the axi4stream_transaction.</div></div>",156:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype156\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> get_strb(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">output xil_axi4stream_strb&nbsp;</td><td class=\"PType\">ext_strb&nbsp;</td><td class=\"PNamePrefix last\">[]</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Returns the unpacked version of TSTRB of the axi4stream_transaction.</div></div>",157:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype157\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_strb (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input xil_axi4stream_strb&nbsp;</td><td class=\"PType\">updated&nbsp;</td><td class=\"PNamePrefix last\">[]</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of TSTRB of the axi4stream_transaction using an unpacked array.</div></div>",158:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype158\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> xil_axi4stream_strb_beat get_strb_beat();</div><div class=\"TTSummary\">Returns the beat type version of TSTRB of the axi4stream_transaction.</div></div>",159:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype159\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_strb_beat (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_strb_beat&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of TSTRB of the axi4stream_transaction using a beat type.</div></div>",160:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype160\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> get_keep(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">output xil_axi4stream_strb&nbsp;</td><td class=\"PType\">ext_keep&nbsp;</td><td class=\"PNamePrefix last\">[]</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Returns the unpacked version of TKEEP of the axi4stream_transaction.</div></div>",161:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype161\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_keep (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input xil_axi4stream_strb&nbsp;</td><td class=\"PType\">updated&nbsp;</td><td class=\"PNamePrefix last\">[]</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of TKEEP of the axi4stream_transaction using an unpacked array.</div></div>",162:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype162\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> xil_axi4stream_strb_beat get_keep_beat();</div><div class=\"TTSummary\">Returns the beat type version of TKEEP of the &lt;axi4stream_transaction&gt;.It is different from get_keep since get_keep returns unpacked version of TKEEP.</div></div>",163:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype163\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_keep_beat (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_strb_beat&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of TKEEP of the axi4stream_transaction using a beat type.It is different from set_keep since set_keep using unpacked version of array.</div></div>",164:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype164\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> get_data(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">output xil_axi4stream_data_byte&nbsp;</td><td class=\"PType\">ext_data&nbsp;</td><td class=\"PNamePrefix last\">[]</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Returns the unpacked version of TDATA of the axi4stream_transaction.</div></div>",165:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype165\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_data(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_data_byte&nbsp;</td><td class=\"PName last\">updated[]</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of TDATA of the axi4stream_transaction using an unpacked array.</div></div>",166:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype166\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> xil_axi4stream_data_beat get_data_beat();</div><div class=\"TTSummary\">Returns the beat type version of TDATA of the axi4stream_transaction.</div></div>",167:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype167\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> set_data_beat(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_data_beat&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of TDATA of the axi4stream_transaction using a beat type.</div></div>",168:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype168\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_user_beat(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_user_beat&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of TUSER of the axi4stream_transaction using a beat type.</div></div>",169:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype169\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_user_beat get_user_beat();</div><div class=\"TTSummary\">Returns the beat type version of TUSER of the axi4stream_transaction.</div></div>",170:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype170\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_sigset_t get_signal_set();</div><div class=\"TTSummary\">Returns the current settings of the interface.</div></div>",171:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype171\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_signal_set(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_sigset_t&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of signal set. This value MUST match the interface properties.</div></div>",172:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype172\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_uint get_data_width();</div><div class=\"TTSummary\">Returns the DATA width of the axi4stream_transaction.</div></div>",173:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype173\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> resize_payload_arrays();</div><div class=\"TTSummary\">Creates/Adjusts the different internal data structures to match correct data,strb.keep and user size when they are available.</div></div>",174:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype174\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_data_width(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of DATA width for the axi4stream_transaction.</div></div>",175:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype175\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_uint get_dest_width();</div><div class=\"TTSummary\">Returns the DEST width of the axi4stream_transaction.</div></div>",176:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype176\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_dest_width(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of DEST width for the axi4stream_transaction.</div></div>",177:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype177\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_uint get_id_width();</div><div class=\"TTSummary\">Returns the ID width of the axi4stream_transaction.</div></div>",178:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype178\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_id_width(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of ID width for the axi4stream_transaction.</div></div>",179:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype179\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_uint get_user_width();</div><div class=\"TTSummary\">Returns the USER width of the axi4stream_transaction.</div></div>",180:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype180\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_user_width(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of USER width for the axi4stream_transaction.</div></div>",181:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype181\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_user_bits_per_byte(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the value of the user bits per byte for the axi4stream_transaction.</div></div>",182:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype182\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_uint get_user_bits_per_byte();</div><div class=\"TTSummary\">Returns the value of the user bits per byte of the axi4stream_transaction.</div></div>",183:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype183\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> set_driver_return_item ();</div><div class=\"TTSummary\">Sets the driver_return_item property to XIL_AXI4STREAM_AT_ACCEPT_RETURN. driver_return_item can be XIL_AXI4STREAM_NO_RETURN,XIL_AXI4STREAM_AT_ASSERT_RETURN,XIL_AXI4STREAM_AT_ACCEPT_RETURN. please refer xil_axi4stream_driver_return_policy_t for more details.</div></div>",184:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype184\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_driver_return_item_policy (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_driver_return_policy_t&nbsp;</td><td class=\"PName last\">set</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the driver_return_item property of the axi4stream_transaction.&nbsp; Driver return item policy can be XIL_AXI4STREAM_NO_RETURN,XIL_AXI4STREAM_AT_ASSERT_RETURN, XIL_AXI4STREAM_AT_ACCEPT_RETURN. please refer xil_axi4stream_driver_return_policy_t for more details.</div></div>",185:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype185\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_driver_return_policy_t get_driver_return_item_policy ();</div><div class=\"TTSummary\">Returns the value of driver_return_item property of the axi4stream_transaction.&nbsp; Driver return item policy can be XIL_AXI4STREAM_NO_RETURN,XIL_AXI4STREAM_AT_ASSERT_RETURN, XIL_AXI4STREAM_AT_ACCEPT_RETURN. please refer xil_axi4stream_driver_return_policy_t for more details.</div></div>",186:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype186\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> clr_driver_return_item ();</div><div class=\"TTSummary\">Set driver return item policy to be XIL_AXI4STREAM_NO_RETURN. Driver return item policy can be XIL_AXI4STREAM_NO_RETURN,XIL_AXI4STREAM_AT_ASSERT_RETURN,XIL_AXI4STREAM_AT_ACCEPT_RETURN. please refer xil_axi4stream_driver_return_policy_t for more details.</div></div>",187:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype187\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_uint get_cmd_id();</div><div class=\"TTSummary\">Returns cmd_id of the axi4stream_transaction. This id is the symbol of axi4stream_transaction which is useful for debug</div></div>",188:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype188\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_xfer_alignment (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_xfer_alignment_t&nbsp;</td><td class=\"PName last\">set</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets xfer_alignment of the &lt;axi4stream_transaction&gt;.axi4stream transaction has four types of transfer alignment XIL_AXI4STREAM_XFER_ALL_SET, XIL_AXI4STREAM_XFER_ALL_NULLBYTE,XIL_AXI4STREAM_XFER_ALL_POSBYTE, XIL_AXI4STREAM_XFER_RANDOM. please refer xil_axi4stream_xfer_alignment_t for more details.</div></div>",189:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype189\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_xfer_alignment_t get_xfer_alignment ();</div><div class=\"TTSummary\">Returns xfer_alignment of the axi4stream_transaction. axi4stream transaction has four types of transfer alignment XIL_AXI4STREAM_XFER_ALL_SET, XIL_AXI4STREAM_XFER_ALL_NULLBYTE,XIL_AXI4STREAM_XFER_ALL_POSBYTE, XIL_AXI4STREAM_XFER_RANDOM. please refer xil_axi4stream_xfer_alignment_t for more details.</div></div>",190:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype190\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function string</span> convert2string();</div><div class=\"TTSummary\">Returns a form of string for axi4stream transaction which includes SIGNAL_SET, DEST, ID, USER, LAST,PAYLOAD(data, strb, keep) user bits.</div></div>",191:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype191\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function</span> bit do_compare (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\">xil_object&nbsp;</td><td class=\"PName last\">rhs&nbsp;</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Compare current transaction with rhs, it includes comparison of signal_set and all the information of a transaction which are keep,strb,data, user,last,id,dest etc .</div></div>",192:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype192\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_uint get_delay();</div><div class=\"TTSummary\">Returns delay of the axi4stream_transaction. This delay is from when the driver get the transaction item till it starts to drive data onto the data bus.</div></div>",193:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype193\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_delay(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets delay of the &lt;axi4stream_transaction&gt;.This delay is from when the driver get the transaction item till it starts to drive data onto the data bus.</div></div>",194:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype194\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_xfer_delay_insertion_policy_t get_delay_policy();</div><div class=\"TTSummary\">Returns delay_policy of the axi4stream_transaction</div></div>",195:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype195\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_delay_policy(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_xfer_delay_insertion_policy_t&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">This function is to set delay_policy of the axi4stream_transaction. Delay policy can be XIL_AXI4STREAM_DELAY_INSERTION_ALWAYS or XIL_AXI4STREAM_DELAY_INSERTION_FROM_IDLE.&nbsp; Please refer xil_axi4stream_xfer_delay_insertion_policy_t for delay policy explanation.</div></div>",196:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype196\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> get_delay_range(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">min,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">max</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Returns min_delay and max_delay of the axi4stream_transaction</div></div>",197:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype197\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_delay_range(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">min,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">max</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">There is a delay between the driver get the transaction and it starts to drive the data onto data bus.&nbsp; This delay is randomized in the range of min_delay and max_delay. set_delay_range is to set min_delay and max_delay of the axi4stream_transaction which late is used to generate delay when randomization of axi4stream_transaction is being called.</div></div>",198:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype198\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> set_strb_array_all_disabled();</div><div class=\"TTSummary\">When HAS_STRB is on, this function sets all strobe bits to 0. Else, it does nothing.</div></div>",199:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype199\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> set_strb_array_all_enabled();</div><div class=\"TTSummary\">When HAS_STRB is on, this function sets all strobe bits to 1. Else, it does nothing.</div></div>",200:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype200\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> set_keep_array_all_disabled();</div><div class=\"TTSummary\">When HAS_KEEP is on, it sets all keep bits to 0. Else, it does nothing.</div></div>",201:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype201\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> set_keep_array_all_enabled();</div><div class=\"TTSummary\">When HAS_KEEP is on, it sets all keep bits to 1 . Else, it does nothing.</div></div>",202:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype202\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> post_randomize();</div><div class=\"TTSummary\">Sets final value of strobe of the axi4stream_transaction</div></div>",706:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">AXI4STREAM Monitor Transaction class. It is an extension of axi4stream_transaction.</div></div>",205:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype205\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;axi4stream_monitor_transaction&quot;</span>,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_sigset_t&nbsp;</td><td class=\"PName\">set</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\">XIL_AXI4STREAM_SIGSET_ALL,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName\">dw</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">32</span>,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName\">uw</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">32</span>,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName\">bpb</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">8</span>,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName\">idw</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">2</span>,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName\">destw</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">4</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new axi4stream_monitor_transaction, ~name~ is the name of the instance.</div></div>",206:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype206\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> set_monitor_print_times();</div><div class=\"TTSummary\">Sets monitor_print_times to be TRUE.</div></div>",207:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype207\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> clr_monitor_print_times();</div><div class=\"TTSummary\">Sets monitor_print_times to be FALSE.</div></div>",208:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype208\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_boolean_t get_monitor_print_times();</div><div class=\"TTSummary\">Returns monitor_print_times.</div></div>",209:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype209\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> copy(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\">axi4stream_monitor_transaction&nbsp;</td><td class=\"PName last\">rhs</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Copies the contents of the input monitor transaction to the current monitor transaction.</div></div>",210:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype210\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> axi4stream_monitor_transaction my_clone ();</div><div class=\"TTSummary\">Clones the current transaction and returns a handle to the new transaction.</div></div>",211:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype211\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function string</span> get_type_name();</div><div class=\"TTSummary\">Returns string&nbsp; XIL_AXI4STREAM_MONITOR_TRANSACTION</div></div>",707:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype707\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function string</span> convert2string();</div><div class=\"TTSummary\">Returns a form of string of &lt;axi4stream transaction&gt; if get_monitor_print_times is false, else returns a form of string of ready_assert_time,valid_assert_time,accepted_cycles,backpressure</div></div>",710:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">AXI4STREAM Scoreboard Transaction Class. It is extension of axi4stream_monitor_transaction.</div></div>",215:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype215\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;axi4stream_monitor_transaction&quot;</span>,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_sigset_t&nbsp;</td><td class=\"PName\">set</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\">XIL_AXI4STREAM_SIGSET_ALL,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName\">dw</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">32</span>,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName\">uw</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">32</span>,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName\">bpb</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">8</span>,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName\">idw</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">2</span>,</td></tr><tr><td class=\"first\"></td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName\">destw</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHNumber\">4</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new &lt;axu4stream_scoreboard_transaction&gt;, ~name~ is the name of the instance.</div></div>",216:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype216\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function string</span> get_type_name();</div><div class=\"TTSummary\">Returns type name &quot;AXI4STREAM_SCOREBOARD_TRANSACTION&quot;</div></div>",217:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">AXI4STREAM VIF Proxy Class. It has virtual interface for AXI4STREAM VIP interface. Drivers of AXI4STREAM VIP drive transaction/ready onto AXI4STREAM VIP bus interface through APIs(such as&nbsp; put_transaction) of this class, monitor of AXI4STREAM VIP collects AXI4STREAM interface information and convert it into transaction through APIs(get_transaction) in this class.</div></div>",219:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype219\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual</span> task wait_aclks(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">cnt</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Waits specified amount of posedge aclk occur</div></div>",220:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype220\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_posedge_aclk();</div><div class=\"TTSummary\">Waits posedge of ACLK of m_vif</div></div>",221:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype221\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_posedge_aclk_with_hold();</div><div class=\"TTSummary\">Waits posedge of ACLK of m_vif and then wait hold_time</div></div>",222:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype222\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_negedge_aclk();</div><div class=\"TTSummary\">Waits negedge of ACLK of m_vif</div></div>",223:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype223\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_areset_deassert();</div><div class=\"TTSummary\">Waits areset to be deasserted</div></div>",224:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype224\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_boolean_t get_drive_x();</div><div class=\"TTSummary\">Returns 1 if dummy_drive_type is XIL_AXI4STREAM_VIF_DRIVE_X, else returns 0</div></div>",225:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype225\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> cheap_random();</div><div class=\"TTSummary\">Generate simplified randomization of xid,xdest and xlast of VIF when user define XIL_DO_NOT_USE_ADV_RANDOMIZATION</div></div>",226:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype226\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_vif_dummy_drive_t get_dummy_drive_type();</div><div class=\"TTSummary\">Get Dummy Drive Type of m_vif</div></div>",227:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype227\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_valid_asserted();</div><div class=\"TTSummary\">Waits TVALID of m_vif asserted</div></div>",228:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype228\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_axi4stream_vif_proxy&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new axi4stream vif proxy,~name~ is the instance name.</div></div>",229:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype229\" class=\"NDPrototype NoParameterForm\">task run_phase();</div><div class=\"TTSummary\">Starts control processes for operation of</div></div>",230:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype230\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> xil_axi4stream_ulong get_current_clk_count();</div><div class=\"TTSummary\">Returns clk_edge_counter</div></div>",231:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype231\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> time get_current_edge_time();</div><div class=\"TTSummary\">Returns clk_edge_time</div></div>",232:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype232\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> set_drive_x();</div><div class=\"TTSummary\">Sets Dummy Drive type to be XIL_AXI4STREAM_VIF_DRIVE_X</div></div>",233:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype233\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_dummy_drive_type(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_vif_dummy_drive_t&nbsp;</td><td class=\"PName last\">inp</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets Dummy Drive Type</div></div>",234:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype234\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> assign_vi (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">virtual interface</span> axi4stream_vip_if `</td><td class=\"PType\">XIL_AXI4STREAM_PARAM_ORDER&nbsp;</td><td class=\"PName last\">vif</td></tr></table></td><td class=\"PAfterParameters\">) ;</td></tr></table></div><div class=\"TTSummary\">Assigns m_vif</div></div>",235:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype235\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> put_noise();</div><div class=\"TTSummary\">Puts noise on bus</div></div>",236:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype236\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> reset();</div><div class=\"TTSummary\">Sets TVALID to be 0 and puts noise onto bus</div></div>",237:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype237\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> put_transaction(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">axi4stream_transaction&nbsp;</td><td class=\"PName last\">trans</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Puts transaction information onto bus</div></div>",238:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype238\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> axi4stream_monitor_transaction get_transaction();</div><div class=\"TTSummary\">Collects m_vif information and returns it to axi4stream_transaction</div></div>",239:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype239\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> set_valid();</div><div class=\"TTSummary\">Sets valid of m_vif to be 1</div></div>",240:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype240\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> clr_valid();</div><div class=\"TTSummary\">Sets valid of m_vif to be 0</div></div>",241:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype241\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> set_ready();</div><div class=\"TTSummary\">Sets ready of m_vif to be 1</div></div>",242:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype242\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> clr_ready();</div><div class=\"TTSummary\">Sets ready of m_vif to be 0</div></div>",243:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype243\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> bit is_live_valid_asserted();</div><div class=\"TTSummary\">Returns 1 if TVALID of m_vif is 1, else returns 0</div></div>",244:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype244\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_live_valid_asserted();</div><div class=\"TTSummary\">Wait TVALID of m_vif is 1</div></div>",245:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype245\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> bit is_ready_asserted();</div><div class=\"TTSummary\">If HAS_TRAEADY is on, returns 1 if TREADY of clock block in m_vif is 1, else returns 0 If HAS_TRAEADY is off, returns 1.</div></div>",246:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype246\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> bit is_valid_asserted();</div><div class=\"TTSummary\">Returns 1 if TVALID of clock block in m_vif is 1, else returns 0</div></div>",247:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype247\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> bit is_areset_asserted();</div><div class=\"TTSummary\">Returns 1 if ARESET_N of clock block in m_vif is 0, else returns 0</div></div>",248:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype248\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_areset_asserted();</div><div class=\"TTSummary\">Waits negedge of ARSET_N of m_vif</div></div>",249:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype249\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_valid_sampled();</div><div class=\"TTSummary\">Waits till TVALID is sampled</div></div>",250:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype250\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_tx_accepted();</div><div class=\"TTSummary\">Waits till TREADY/TAVLID handshake occurs</div></div>",251:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype251\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> bit is_tx_accepted();</div><div class=\"TTSummary\">Returns 1 if TREADY/TVALID handshake occurs, otherwise returns 0</div></div>",711:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">Axi4stream monitor Class.</div></div>",254:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">axi4stream_vif_proxy `XIL_AXI4STREAM_PARAM_ORDER&nbsp; vif_proxy; AXI4STREAM VIF Proxy Class.</div></div>",256:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype256\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span> (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName last\">name</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new axi4stream monitor object, ~name~ is the name of the instance.</div></div>",257:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype257\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> set_vif(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">axi4stream_vif_proxy `</td><td class=\"PType\">XIL_AXI4STREAM_PARAM_ORDER&nbsp;</td><td class=\"PName last\">vif</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Assigns the virtual interface of the driver of axi4stream_monitor.</div></div>",258:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype258\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task run_phase();</div><div class=\"TTSummary\">Start control processes for operation of axi4stream_monitor.</div></div>",259:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype259\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task stop_phase();</div><div class=\"TTSummary\">Stops all control processes of axi4stream_monitor.</div></div>",260:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">AXI4Stream Ready generation class. Ready signal of AXI4STREAM VIP is generated independently from other attributes.&nbsp; This class is being used to generate all kinds of different patterns of ready signal which user wants. Please refer section READY Generation of PG277 for more details about how to generate ready.</div></div>",262:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype262\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_axi4stream_ready_gen&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create an new axi4stream_ready_gen, ~name~ is the name of the instance.</div></div>",263:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype263\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> reset_to_defaults();</div><div class=\"TTSummary\">Reset all variables in ready generation to default value</div></div>",264:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype264\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> copy(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\">axi4stream_ready_gen&nbsp;</td><td class=\"PName last\">rhs</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Copies the contents of the input ready generation to the current ready generation</div></div>",265:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype265\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> axi4stream_ready_gen my_clone ();</div><div class=\"TTSummary\">Clones the current ready generaton and returns a handle to the new generation</div></div>",266:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype266\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function string</span> convert2string();</div><div class=\"TTSummary\">Returns&nbsp; a form of string of axi4stream_ready_gen.</div></div>",267:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype267\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> set_use_variable_ranges();</div><div class=\"TTSummary\">Sets the use of the variable ranges when the policy of axi4stream_ready_gen is not RANDOM</div></div>",268:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div class=\"TTSummary\">Clears the use of the variable ranges when the policy of axi4stream_ready_gen is not RANDOM</div></div>",269:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype269\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_boolean_t get_use_variable_ranges();</div><div class=\"TTSummary\">Returns the current state of the variable range use feature.</div></div>",270:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype270\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_ready_policy(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_ready_gen_policy_t&nbsp;</td><td class=\"PName last\">value</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the policy of axi4stream_ready_gen</div></div>",271:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype271\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_ready_gen_policy_t get_ready_policy();</div><div class=\"TTSummary\">Returns the current axi4stream_ready_gen policy</div></div>",272:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype272\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_event_cycle_count_reset(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">value</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Set event_cycle_count_reset value of axi4stream_ready_gen</div></div>",273:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype273\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_uint get_event_cycle_count_reset();</div><div class=\"TTSummary\">Returns the current event_cycle_count_reset</div></div>",274:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype274\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> get_low_time_range(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">min,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">max</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Returns min_low_time and max_low_time of the current axi4stream_ready_gen</div></div>",275:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype275\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_low_time_range(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">min,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">max</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets min_low_time and max_low_time of the current axi4stream_ready_gen</div></div>",276:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype276\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_low_time(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">value</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets low_time of the current axi4stream_ready_gen</div></div>",277:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype277\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_uint get_low_time();</div><div class=\"TTSummary\">Returns low time of the current axi4stream_ready_gen</div></div>",278:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype278\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> get_high_time_range(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">min,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">max</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Returns min_high_time and max_high_time of the current axi4stream_ready_gen</div></div>",279:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype279\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_high_time_range(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">min,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">max</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets min_high_time and max_high_time of the current axi4stream_ready_gen</div></div>",280:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype280\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_high_time(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">value</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets high_time of the current axi4stream_ready_gen</div></div>",281:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype281\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_uint get_high_time();</div><div class=\"TTSummary\">Returns high time of the current axi4stream_ready_gen</div></div>",282:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype282\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> get_event_count_range(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">min,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">max</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Returns min_event_count and max_event_count of the current axi4stream_ready_gen</div></div>",283:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype283\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_event_count_range(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">min,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">max</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets min_event_count and max_event_count of the current axi4stream_ready_gen</div></div>",284:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype284\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_uint get_event_count();</div><div class=\"TTSummary\">Returns event_count of the current axi4stream_ready_gen</div></div>",285:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype285\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_event_count(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">in</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the number of events that ready stays at high</div></div>",286:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype286\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_ready_rand_policy_t get_ready_rand_policy();</div><div class=\"TTSummary\">Returns ready_rand_policy of the axi4stream_ready_gen</div></div>",287:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype287\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> cheap_random();</div><div class=\"TTSummary\">Generate simplified randomization of ready class when user defines XIL_DO_NOT_USE_ADV_RANDOMIZATION</div></div>",288:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">AXI4STREAM Master Driver Class. The driver receives transactions from the user environment and drives stream interface. It returns a completed transaction when the transaction is accepted when the transaction\'s driver_return_item_policy is set to XIL_AXI4STREAM_AT_ACCEPT_RETURN.</div></div>",290:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">axi4stream_vif_proxy `XIL_AXI4STREAM_PARAM_ORDER&nbsp; vif_proxy; AXI4STREAM VIF Proxy Class.</div></div>",292:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype292\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_axi4stream_mst_driver&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new axi4stream master driver, ~name~ is the name of the instance.</div></div>",293:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype293\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> set_vif(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">axi4stream_vif_proxy `</td><td class=\"PType\">XIL_AXI4STREAM_PARAM_ORDER&nbsp;</td><td class=\"PName last\">vif</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Assigns the virtual interface of the driver.</div></div>",294:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype294\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> set_forward_progress_timeout_value(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">value</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the number of cycles that the driver will wait until it will flag a watch dog error.&nbsp; Setting this to a very large value will cause a hung simulation to continue for a longer time.&nbsp; Setting this to a very small number may not allow the slave to respond.</div></div>",295:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype295\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> xil_axi4stream_uint get_forward_progress_timeout_value();</div><div class=\"TTSummary\">Returns the current value of the forward_progress_timeout_value.</div></div>",296:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype296\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> xil_axi4stream_boolean_t is_driver_idle();</div><div class=\"TTSummary\">When the driver is actively processing a transaction this function will return FALSE.</div></div>",297:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype297\" class=\"NDPrototype NoParameterForm\">task run_phase();</div><div class=\"TTSummary\">Start control processes for operation of axi4stream_mst_driver.</div></div>",298:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype298\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task stop_phase();</div><div class=\"TTSummary\">Stops all control processes of of axi4stream_mst_driver.</div></div>",299:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype299\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\">task send(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">axi4stream_transaction&nbsp;</td><td class=\"PName last\">t&nbsp;</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Send axi4stream transaction object to the axi4stream_mst_driver.</div></div>",300:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype300\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function</span> axi4stream_transaction create_transaction (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_transaction&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Returns an axi4stream transaction that has been &quot;newed&quot;.</div></div>",301:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">AXI4STREAM Slave Driver Class. It receives TREADY transaction from the user enviroment and drives the TREADY signal if HAS_TREADY of the VIP is on, else TREADY is set to high all the time.</div></div>",303:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">axi4stream_vif_proxy `XIL_AXI4STREAM_PARAM_ORDER&nbsp; vif_proxy; AXI4STREAM VIF Proxy Class.</div></div>",305:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype305\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_axi4stream_slv_driver&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new axi4stream slave driver object,~name~ is the name of the instance.</div></div>",306:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype306\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> set_vif(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">axi4stream_vif_proxy `</td><td class=\"PType\">XIL_AXI4STREAM_PARAM_ORDER&nbsp;</td><td class=\"PName last\">vif</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Assigns the virtual interface of the driver.</div></div>",307:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype307\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task run_phase();</div><div class=\"TTSummary\">Start control processes for operation of axi4stream_slv_driver.</div></div>",308:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype308\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task stop_phase();</div><div class=\"TTSummary\">Stops all control processes of axi4stream_slv_driver.</div></div>",309:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype309\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\">task send_tready(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">axi4stream_ready_gen&nbsp;</td><td class=\"PName last\">t</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Send ready object to the driver when HAS_TREADY is on.</div></div>",310:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype310\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function</span> axi4stream_ready_gen create_ready (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_ready&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Returns Ready class that has been &quot;newed&quot;.</div></div>",311:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">AXI4STREAM Master Agent.&nbsp; it contains other components that comprise the entire Master Verification component.&nbsp; These are the Monitor,Driver -- refer PG277 section about AXI4-Stream Master Agent for more details.</div></div>",313:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">axi4stream_mst_driver `XIL_AXI4STREAM_PARAM_ORDER driver;</div></div>",315:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype315\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span> (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_axi4stream_mst_agent&quot;</span>,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">virtual interface</span> axi4stream_vip_if `</td><td class=\"PType\">XIL_AXI4STREAM_PARAM_ORDER&nbsp;</td><td class=\"PName\">vif</td><td></td><td class=\"last\"></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create an AXI4STREAM Master Agent,~name~ is the name of the instance and axi4stream_vip_if is the interface in the design.&nbsp; Please see PG277 for how to find the interface in design hierarchy.</div></div>",771:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype771\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_verbosity(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\">xil_verbosity&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the verbosity of the Agent and all sub classes. If updated is bigger than 300, it will print out necessary log message. Refer xil_info for verbosity information.</div></div>",774:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype774\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_agent_tag(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the tag of the Agent and all sub classes.If more than one VIPs(in passthrough mode) being used in the same testbench, User can use set_agent_tag with different tag to tell where exactly the log message comes from.</div></div>",318:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype318\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> set_vif(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">axi4stream_vif_proxy `</td><td class=\"PType\">XIL_AXI4STREAM_PARAM_ORDER&nbsp;</td><td class=\"PName last\">vif</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the Agent\'s virtual interface. This is the interface that will be monitored and/or driven.</div></div>",319:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype319\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task start_monitor();</div><div class=\"TTSummary\">Enables the monitor in this agent to start collecting data of axi4stream_mst_agent.</div></div>",320:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype320\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task start_master();</div><div class=\"TTSummary\">Enables the monitor to start collecting data and drive to issue transaction in axi4stream_mst_agent.&nbsp; The driver will only issue transactions when the send functions are called.</div></div>",321:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype321\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task stop_master();</div><div class=\"TTSummary\">Disables the driver of axi4stream_mst_agent. Once disabled, no further action will occur by the driver</div></div>",903:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype903\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task stop_monitor();</div><div class=\"TTSummary\">Disables the monitor in  axi4stream_mst_agent from start collecting data. Once disabled, no further action will occur by the monitor.</div></div>",323:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">AXI4STREAM Slave agent. This class contains other components that comprise the entire Slave Verification component.These are the Monitor,Driver.Refer PG277 section about AXI4STREAM Slave Agent for more details.</div></div>",325:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">axi4stream_slv_driver `XIL_AXI4STREAM_PARAM_ORDER driver;</div></div>",327:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype327\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span> (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_axi4stream_slv_agent&quot;</span>,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">virtual interface</span> axi4stream_vip_if `</td><td class=\"PType\">XIL_AXI4STREAM_PARAM_ORDER&nbsp;</td><td class=\"PName\">vif</td><td></td><td class=\"last\"></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create an AXI4STREAM Slave Agent.~name~ is the instance name and axi4stream_vip_if is the interface in the design.&nbsp; Please see PG277 for how to find the interface in design hierarchy.</div></div>",955:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype955\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_verbosity(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\">xil_verbosity&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the verbosity of the Agent and all sub classes.If updated is bigger than 300, it will print out necessary log message. Refer xil_info for verbosity information.</div></div>",329:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype329\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> set_vif(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">axi4stream_vif_proxy `</td><td class=\"PType\">XIL_AXI4STREAM_PARAM_ORDER&nbsp;</td><td class=\"PName last\">vif</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the Agent\'s virtual interface. This is the interface that will be monitored and/or driven.</div></div>",981:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype981\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_agent_tag(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the tag of the Agent and all sub classes.If more than one VIPs(in slave mode) being used in the same testbench, User can use set_agent_tag with different tag to tell where exactly the log message comes from.</div></div>",331:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype331\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task start_monitor();</div><div class=\"TTSummary\">Enables the monitor in this agent to start collecting data.</div></div>",332:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype332\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task start_slave();</div><div class=\"TTSummary\">Enables the monitor to start collecting data and driver starts to drive ready signal in axi4stream_slv_agent.&nbsp; The driver will only issue axi4stream_ready_gen when the send functions are called.</div></div>",333:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype333\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task stop_slave();</div><div class=\"TTSummary\">Disables the driver in axi4stream_slv_agent. Once disabled, no further action will occur by the drivers.</div></div>",987:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype987\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task stop_monitor();</div><div class=\"TTSummary\">Disables the monitor in this agent from start collecting data. Once disabled, no further action will occur by the monitor.</div></div>",335:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">AXI4STREAM Passthrough Agent Class. The AXI4STREAM passthrough agent is comprised of other classes which are monitor,runtime master driver,&nbsp; runtime slave driver. By default, passthrough agent is in monitor mode. In order to issue transaction as master, it has to be switched to runtime master mode, in order to receive transaction, it has to be switched into runtime slave mode. Please refer PG 277 section about &quot;Useful Coding Guidelines and Examples&quot; for more details.</div></div>",337:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">axi4stream_mst_driver `XIL_AXI4STREAM_PARAM_ORDER mst_driver;</div></div>",339:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype339\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span> (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_axi4stream_passthrough_agent&quot;</span>,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">virtual interface</span> axi4stream_vip_if `</td><td class=\"PType\">XIL_AXI4STREAM_PARAM_ORDER&nbsp;</td><td class=\"PName\">vif</td><td></td><td class=\"last\"></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create an AXI4STREAM Passthrough Agent. ~name~ is the instance name and axi4stream_vip_if is the interface in the design.&nbsp; Please see PG277 for how to find the interface in design hierarchy.</div></div>",988:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype988\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_verbosity(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\">xil_verbosity&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the verbosity of the Agent and all sub classes.If updated is bigger than 300, it will print out necessary log message. Refer xil_info for verbosity information.</div></div>",341:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype341\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> set_vif(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">axi4stream_vif_proxy `</td><td class=\"PType\">XIL_AXI4STREAM_PARAM_ORDER&nbsp;</td><td class=\"PName last\">vif</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the Agent\'s virtual interface. This is the interface that will be monitored and/or driven.</div></div>",989:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype989\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_agent_tag(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the tag of the Agent and all sub classes.If more than one VIPs(in master mode) being used in the same testbench, User can use set_agent_tag with different tag to tell where exactly the log message comes from.</div></div>",343:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype343\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task start_monitor();</div><div class=\"TTSummary\">Enables the monitor in this agent to start collecting data in axi4stream_passthrough_agent.</div></div>",344:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype344\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task start_slave();</div><div class=\"TTSummary\">Enables the monitor in this agent to start collecting data, enable slave driver to start drive ready signal.&nbsp; The slave driver will only issue axi4stream_ready_gen when the send functions are called.</div></div>",345:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype345\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task start_master();</div><div class=\"TTSummary\">Enables the monitor in this agent to start collecting data, enables master driver to start drive data.&nbsp; The master driver will only issue transactions when the send functions are called.</div></div>",346:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype346\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task stop_master();</div><div class=\"TTSummary\">Disables the driver of the master. Once disabled, no further action will occur by the drivers.</div></div>",347:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype347\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task stop_slave();</div><div class=\"TTSummary\">Disables the driver of the slave. Once disabled, no further action will occur by the drivers.</div></div>",991:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype991\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task stop_monitor();</div><div class=\"TTSummary\">Disables the monitor in this agent from start collecting data. Once disabled, no further action will occur by the monitor.</div></div>"});