// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "01/26/2021 17:09:58"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module M4ToVGA_top (
	vga_vsync,
	external_clock,
	m4_hsync,
	m4_vsync,
	m4_video,
	m4_dotclk,
	H_5,
	H_4,
	H_3,
	H_2,
	H_1,
	H_0,
	BG_B,
	BG_G,
	BG_R,
	FG_B,
	FG_G,
	FG_R,
	vga_hsync,
	LEDS0,
	LEDS1,
	LEDS2,
	LEDS3,
	OutputLEDA,
	OutputLEDB,
	vb,
	vg,
	vr);
output 	vga_vsync;
input 	external_clock;
input 	m4_hsync;
input 	m4_vsync;
input 	m4_video;
input 	m4_dotclk;
input 	H_5;
input 	H_4;
input 	H_3;
input 	H_2;
input 	H_1;
input 	H_0;
input 	BG_B;
input 	BG_G;
input 	BG_R;
input 	FG_B;
input 	FG_G;
input 	FG_R;
output 	vga_hsync;
output 	LEDS0;
output 	LEDS1;
output 	LEDS2;
output 	LEDS3;
output 	[9:0] OutputLEDA;
output 	[9:0] OutputLEDB;
output 	[1:0] vb;
output 	[1:0] vg;
output 	[1:0] vr;

// Design Ports Information
// vga_vsync	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_hsync	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDS0	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDS1	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDS2	=>  Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDS3	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDA[9]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDA[8]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDA[7]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDA[6]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDA[5]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDA[4]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDA[3]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDA[2]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDA[1]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDA[0]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDB[9]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDB[8]	=>  Location: PIN_99,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: 8mA
// OutputLEDB[7]	=>  Location: PIN_101,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: 8mA
// OutputLEDB[6]	=>  Location: PIN_104,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: 8mA
// OutputLEDB[5]	=>  Location: PIN_106,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: 8mA
// OutputLEDB[4]	=>  Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDB[3]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDB[2]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDB[1]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OutputLEDB[0]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vb[1]	=>  Location: PIN_39,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: 8mA
// vb[0]	=>  Location: PIN_34,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: 8mA
// vg[1]	=>  Location: PIN_46,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: 16mA
// vg[0]	=>  Location: PIN_43,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: 8mA
// vr[1]	=>  Location: PIN_52,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: 16mA
// vr[0]	=>  Location: PIN_50,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: 16mA
// m4_dotclk	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// m4_video	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// external_clock	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// H_0	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// H_1	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// H_2	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// H_3	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// H_4	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// H_5	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// m4_hsync	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FG_B	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FG_R	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FG_G	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BG_G	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BG_R	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BG_B	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// m4_vsync	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst10|Mult1|auto_generated|mac_out2~dataout ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT7 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \inst10|Mult1|auto_generated|mac_out2~0 ;
wire \inst10|Mult1|auto_generated|mac_out2~1 ;
wire \inst10|Mult1|auto_generated|mac_out2~2 ;
wire \inst10|Mult1|auto_generated|mac_out2~3 ;
wire \inst10|Mult1|auto_generated|mac_out2~4 ;
wire \inst10|Mult1|auto_generated|mac_out2~5 ;
wire \inst10|Mult1|auto_generated|mac_out2~6 ;
wire \inst10|Mult1|auto_generated|mac_out2~7 ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \external_clock~input_o ;
wire \inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst2|hvsync|Add1~0_combout ;
wire \inst2|hvsync|Add0~0_combout ;
wire \inst2|hvsync|HCounterX~2_combout ;
wire \inst2|hvsync|Add0~1 ;
wire \inst2|hvsync|Add0~2_combout ;
wire \inst2|hvsync|Add0~3 ;
wire \inst2|hvsync|Add0~4_combout ;
wire \inst2|hvsync|Add0~5 ;
wire \inst2|hvsync|Add0~6_combout ;
wire \inst2|hvsync|Equal0~0_combout ;
wire \inst2|hvsync|Add0~7 ;
wire \inst2|hvsync|Add0~8_combout ;
wire \inst2|hvsync|Add0~9 ;
wire \inst2|hvsync|Add0~10_combout ;
wire \inst2|hvsync|HCounterX~3_combout ;
wire \inst2|hvsync|Add0~11 ;
wire \inst2|hvsync|Add0~12_combout ;
wire \inst2|hvsync|Add0~13 ;
wire \inst2|hvsync|Add0~14_combout ;
wire \inst2|hvsync|Equal0~1_combout ;
wire \inst2|hvsync|Add0~15 ;
wire \inst2|hvsync|Add0~16_combout ;
wire \inst2|hvsync|HCounterX~0_combout ;
wire \inst2|hvsync|Add0~17 ;
wire \inst2|hvsync|Add0~18_combout ;
wire \inst2|hvsync|HCounterX~1_combout ;
wire \inst2|hvsync|Equal0~2_combout ;
wire \inst2|hvsync|Add1~1 ;
wire \inst2|hvsync|Add1~2_combout ;
wire \inst2|hvsync|HCounterY~2_combout ;
wire \inst2|hvsync|Add1~3 ;
wire \inst2|hvsync|Add1~4_combout ;
wire \inst2|hvsync|HCounterY~1_combout ;
wire \inst2|hvsync|Add1~5 ;
wire \inst2|hvsync|Add1~7 ;
wire \inst2|hvsync|Add1~8_combout ;
wire \inst2|hvsync|Add1~9 ;
wire \inst2|hvsync|Add1~10_combout ;
wire \inst2|hvsync|Add1~11 ;
wire \inst2|hvsync|Add1~12_combout ;
wire \inst2|hvsync|Add1~13 ;
wire \inst2|hvsync|Add1~14_combout ;
wire \inst2|hvsync|Add1~15 ;
wire \inst2|hvsync|Add1~16_combout ;
wire \inst2|hvsync|Equal1~0_combout ;
wire \inst2|hvsync|Equal1~1_combout ;
wire \inst2|hvsync|Add1~17 ;
wire \inst2|hvsync|Add1~18_combout ;
wire \inst2|hvsync|HCounterY~0_combout ;
wire \inst2|hvsync|Equal1~2_combout ;
wire \inst2|hvsync|Add1~6_combout ;
wire \inst2|hvsync|HCounterY~3_combout ;
wire \inst2|hvsync|vga_VS~1_combout ;
wire \inst2|hvsync|vga_VS~0_combout ;
wire \inst2|hvsync|vga_VS~2_combout ;
wire \inst2|hvsync|vga_VS~q ;
wire \inst2|hvsync|vga_HS~0_combout ;
wire \inst2|hvsync|vga_HS~1_combout ;
wire \inst2|hvsync|vga_HS~q ;
wire \m4_dotclk~input_o ;
wire \m4_dotclk~inputclkctrl_outclk ;
wire \m4_vsync~input_o ;
wire \inst10|vsync_r2~q ;
wire \inst10|vsync_r~feeder_combout ;
wire \inst10|vsync_r~q ;
wire \inst10|INCounterX[0]~10_combout ;
wire \m4_hsync~input_o ;
wire \inst10|nextline_r[0]~93_combout ;
wire \inst10|nextline_r[1]~31_combout ;
wire \inst10|nextline_r[1]~32 ;
wire \inst10|nextline_r[2]~33_combout ;
wire \inst10|nextline_r[2]~34 ;
wire \inst10|nextline_r[3]~35_combout ;
wire \inst10|nextline_r[3]~36 ;
wire \inst10|nextline_r[4]~37_combout ;
wire \inst10|nextline_r[4]~38 ;
wire \inst10|nextline_r[5]~39_combout ;
wire \inst10|nextline_r[5]~40 ;
wire \inst10|nextline_r[6]~41_combout ;
wire \inst10|nextline_r[6]~42 ;
wire \inst10|nextline_r[7]~43_combout ;
wire \inst10|nextline_r[7]~44 ;
wire \inst10|nextline_r[8]~45_combout ;
wire \inst10|nextline_r[8]~46 ;
wire \inst10|nextline_r[9]~47_combout ;
wire \inst10|nextline_r[9]~48 ;
wire \inst10|nextline_r[10]~49_combout ;
wire \inst10|nextline_r[10]~50 ;
wire \inst10|nextline_r[11]~51_combout ;
wire \inst10|nextline_r[11]~52 ;
wire \inst10|nextline_r[12]~53_combout ;
wire \inst10|nextline_r[12]~54 ;
wire \inst10|nextline_r[13]~55_combout ;
wire \inst10|nextline_r[13]~56 ;
wire \inst10|nextline_r[14]~57_combout ;
wire \inst10|nextline_r[14]~58 ;
wire \inst10|nextline_r[15]~59_combout ;
wire \inst10|nextline_r[15]~60 ;
wire \inst10|nextline_r[16]~61_combout ;
wire \inst10|nextline_r[16]~62 ;
wire \inst10|nextline_r[17]~63_combout ;
wire \inst10|nextline_r[17]~64 ;
wire \inst10|nextline_r[18]~65_combout ;
wire \inst10|nextline_r[18]~66 ;
wire \inst10|nextline_r[19]~67_combout ;
wire \inst10|nextline_r[19]~68 ;
wire \inst10|nextline_r[20]~69_combout ;
wire \inst10|nextline_r[20]~70 ;
wire \inst10|nextline_r[21]~71_combout ;
wire \inst10|nextline_r2[21]~feeder_combout ;
wire \inst10|oldlinectr[21]~feeder_combout ;
wire \m4_video~input_o ;
wire \inst10|oldlinectr[31]~2_combout ;
wire \inst10|nextline_r2[20]~feeder_combout ;
wire \inst10|Equal0~12_combout ;
wire \inst10|nextline_r2[17]~feeder_combout ;
wire \inst10|oldlinectr[17]~feeder_combout ;
wire \inst10|nextline_r2[16]~feeder_combout ;
wire \inst10|Equal0~10_combout ;
wire \inst10|nextline_r2[19]~feeder_combout ;
wire \inst10|oldlinectr[19]~feeder_combout ;
wire \inst10|nextline_r2[18]~feeder_combout ;
wire \inst10|Equal0~11_combout ;
wire \inst10|nextline_r[21]~72 ;
wire \inst10|nextline_r[22]~73_combout ;
wire \inst10|nextline_r[22]~74 ;
wire \inst10|nextline_r[23]~75_combout ;
wire \inst10|nextline_r2[23]~feeder_combout ;
wire \inst10|oldlinectr[23]~feeder_combout ;
wire \inst10|nextline_r2[22]~feeder_combout ;
wire \inst10|Equal0~13_combout ;
wire \inst10|Equal0~14_combout ;
wire \inst10|nextline_r2[0]~feeder_combout ;
wire \inst10|nextline_r2[1]~feeder_combout ;
wire \inst10|oldlinectr[1]~feeder_combout ;
wire \inst10|Equal0~0_combout ;
wire \inst10|nextline_r2[3]~feeder_combout ;
wire \inst10|oldlinectr[3]~feeder_combout ;
wire \inst10|nextline_r2[2]~feeder_combout ;
wire \inst10|Equal0~1_combout ;
wire \inst10|nextline_r2[7]~feeder_combout ;
wire \inst10|oldlinectr[7]~feeder_combout ;
wire \inst10|nextline_r2[6]~feeder_combout ;
wire \inst10|Equal0~3_combout ;
wire \inst10|nextline_r2[4]~feeder_combout ;
wire \inst10|oldlinectr[4]~feeder_combout ;
wire \inst10|nextline_r2[5]~feeder_combout ;
wire \inst10|Equal0~2_combout ;
wire \inst10|Equal0~4_combout ;
wire \inst10|nextline_r[23]~76 ;
wire \inst10|nextline_r[24]~77_combout ;
wire \inst10|nextline_r[24]~78 ;
wire \inst10|nextline_r[25]~79_combout ;
wire \inst10|nextline_r[25]~80 ;
wire \inst10|nextline_r[26]~81_combout ;
wire \inst10|nextline_r[26]~82 ;
wire \inst10|nextline_r[27]~83_combout ;
wire \inst10|nextline_r[27]~84 ;
wire \inst10|nextline_r[28]~85_combout ;
wire \inst10|nextline_r[28]~86 ;
wire \inst10|nextline_r[29]~87_combout ;
wire \inst10|nextline_r[29]~88 ;
wire \inst10|nextline_r[30]~89_combout ;
wire \inst10|nextline_r[30]~90 ;
wire \inst10|nextline_r[31]~91_combout ;
wire \inst10|nextline_r2[31]~feeder_combout ;
wire \inst10|oldlinectr[31]~feeder_combout ;
wire \inst10|nextline_r2[30]~feeder_combout ;
wire \inst10|Equal0~18_combout ;
wire \inst10|nextline_r2[24]~feeder_combout ;
wire \inst10|nextline_r2[25]~feeder_combout ;
wire \inst10|oldlinectr[25]~feeder_combout ;
wire \inst10|Equal0~15_combout ;
wire \inst10|nextline_r2[28]~feeder_combout ;
wire \inst10|nextline_r2[29]~feeder_combout ;
wire \inst10|oldlinectr[29]~feeder_combout ;
wire \inst10|Equal0~17_combout ;
wire \inst10|nextline_r2[27]~feeder_combout ;
wire \inst10|oldlinectr[27]~feeder_combout ;
wire \inst10|nextline_r2[26]~feeder_combout ;
wire \inst10|Equal0~16_combout ;
wire \inst10|Equal0~19_combout ;
wire \inst10|nextline_r2[11]~feeder_combout ;
wire \inst10|oldlinectr[11]~feeder_combout ;
wire \inst10|nextline_r2[10]~feeder_combout ;
wire \inst10|Equal0~6_combout ;
wire \inst10|nextline_r2[13]~feeder_combout ;
wire \inst10|oldlinectr[13]~feeder_combout ;
wire \inst10|nextline_r2[12]~feeder_combout ;
wire \inst10|Equal0~7_combout ;
wire \inst10|nextline_r2[8]~feeder_combout ;
wire \inst10|nextline_r2[9]~feeder_combout ;
wire \inst10|oldlinectr[9]~feeder_combout ;
wire \inst10|Equal0~5_combout ;
wire \inst10|nextline_r2[14]~feeder_combout ;
wire \inst10|nextline_r2[15]~feeder_combout ;
wire \inst10|oldlinectr[15]~feeder_combout ;
wire \inst10|Equal0~8_combout ;
wire \inst10|Equal0~9_combout ;
wire \inst10|Equal0~20_combout ;
wire \inst10|INCounterX[2]~30_combout ;
wire \inst10|INCounterY[4]~12_combout ;
wire \inst10|INCounterX[0]~11 ;
wire \inst10|INCounterX[1]~12_combout ;
wire \inst10|highestDotCount~9_combout ;
wire \inst10|INCounterX[1]~13 ;
wire \inst10|INCounterX[2]~14_combout ;
wire \inst10|INCounterX[2]~15 ;
wire \inst10|INCounterX[3]~16_combout ;
wire \inst10|INCounterX[3]~17 ;
wire \inst10|INCounterX[4]~18_combout ;
wire \inst10|INCounterX[4]~19 ;
wire \inst10|INCounterX[5]~20_combout ;
wire \inst10|INCounterX[5]~21 ;
wire \inst10|INCounterX[6]~22_combout ;
wire \inst10|INCounterX[6]~23 ;
wire \inst10|INCounterX[7]~24_combout ;
wire \inst10|INCounterX[7]~25 ;
wire \inst10|INCounterX[8]~26_combout ;
wire \inst10|INCounterX[8]~27 ;
wire \inst10|INCounterX[9]~28_combout ;
wire \inst10|highestDotCount~0_combout ;
wire \inst10|highestDotCount~2_combout ;
wire \inst10|highestDotCount~3_combout ;
wire \inst10|highestDotCount~4_combout ;
wire \inst10|highestDotCount~5_combout ;
wire \inst10|highestDotCount~6_combout ;
wire \inst10|highestDotCount~7_combout ;
wire \inst10|highestDotCount~8_combout ;
wire \inst10|highestDotCount~10_combout ;
wire \inst10|LessThan3~1_cout ;
wire \inst10|LessThan3~3_cout ;
wire \inst10|LessThan3~5_cout ;
wire \inst10|LessThan3~7_cout ;
wire \inst10|LessThan3~9_cout ;
wire \inst10|LessThan3~11_cout ;
wire \inst10|LessThan3~13_cout ;
wire \inst10|LessThan3~15_cout ;
wire \inst10|LessThan3~17_cout ;
wire \inst10|LessThan3~18_combout ;
wire \inst10|highestDotCount[9]~1_combout ;
wire \inst10|LessThan1~0_combout ;
wire \inst10|LessThan2~0_combout ;
wire \inst10|LessThan2~1_combout ;
wire \inst10|LessThan1~1_combout ;
wire \inst10|LessThan1~2_combout ;
wire \inst10|memCtr[0]~24_combout ;
wire \inst10|memCtr[0]~25 ;
wire \inst10|memCtr[1]~26_combout ;
wire \inst10|memCtr[1]~27 ;
wire \inst10|memCtr[2]~28_combout ;
wire \inst10|memCtr[2]~29 ;
wire \inst10|memCtr[3]~30_combout ;
wire \inst10|memCtr[3]~31 ;
wire \inst10|memCtr[4]~32_combout ;
wire \inst10|memCtr[4]~33 ;
wire \inst10|memCtr[5]~34_combout ;
wire \inst10|memCtr[5]~35 ;
wire \inst10|memCtr[6]~36_combout ;
wire \inst10|memCtr[6]~37 ;
wire \inst10|memCtr[7]~38_combout ;
wire \inst10|memCtr[7]~39 ;
wire \inst10|memCtr[8]~40_combout ;
wire \inst10|memCtr[8]~41 ;
wire \inst10|memCtr[9]~42_combout ;
wire \inst10|memCtr[9]~43 ;
wire \inst10|memCtr[10]~44_combout ;
wire \inst10|memCtr[10]~45 ;
wire \inst10|memCtr[11]~46_combout ;
wire \inst10|memCtr[11]~47 ;
wire \inst10|memCtr[12]~48_combout ;
wire \inst10|memCtr[12]~49 ;
wire \inst10|memCtr[13]~50_combout ;
wire \inst10|memCtr[13]~51 ;
wire \inst10|memCtr[14]~52_combout ;
wire \inst10|memCtr[14]~53 ;
wire \inst10|memCtr[15]~54_combout ;
wire \inst10|memCtr[15]~55 ;
wire \inst10|memCtr[16]~56_combout ;
wire \inst10|memCtr[16]~57 ;
wire \inst10|memCtr[17]~58_combout ;
wire \inst10|memCtr[17]~59 ;
wire \inst10|memCtr[18]~60_combout ;
wire \inst10|memCtr[18]~61 ;
wire \inst10|memCtr[19]~62_combout ;
wire \inst10|memCtr[19]~63 ;
wire \inst10|memCtr[20]~64_combout ;
wire \inst10|state_reg~6_combout ;
wire \inst10|memCtr[20]~65 ;
wire \inst10|memCtr[21]~66_combout ;
wire \inst10|memCtr[21]~67 ;
wire \inst10|memCtr[22]~68_combout ;
wire \inst10|memCtr[22]~69 ;
wire \inst10|memCtr[23]~70_combout ;
wire \inst10|state_reg~7_combout ;
wire \inst10|state_reg~8_combout ;
wire \inst10|state_reg~9_combout ;
wire \inst10|state_reg~10_combout ;
wire \inst10|screenMode~0_combout ;
wire \inst10|screenMode~q ;
wire \inst10|state_reg~11_combout ;
wire \inst10|state_reg.MEMCLEAR~q ;
wire \inst10|leds2~0_combout ;
wire \inst10|leds2~q ;
wire \inst10|ledsreg[0]~0_combout ;
wire \inst10|Add1~0_combout ;
wire \inst10|Add1~1 ;
wire \inst10|Add1~2_combout ;
wire \inst10|Add1~3 ;
wire \inst10|Add1~4_combout ;
wire \inst10|Add1~5 ;
wire \inst10|Add1~6_combout ;
wire \inst10|Add1~7 ;
wire \inst10|Add1~8_combout ;
wire \inst10|Add1~9 ;
wire \inst10|Add1~10_combout ;
wire \inst10|Add1~11 ;
wire \inst10|Add1~12_combout ;
wire \inst10|Add1~13 ;
wire \inst10|Add1~14_combout ;
wire \inst10|Add1~15 ;
wire \inst10|Add1~16_combout ;
wire \inst10|Add1~17 ;
wire \inst10|Add1~18_combout ;
wire \inst10|Add1~19 ;
wire \inst10|Add1~20_combout ;
wire \inst10|Add1~21 ;
wire \inst10|Add1~22_combout ;
wire \inst10|Add1~23 ;
wire \inst10|Add1~24_combout ;
wire \inst10|Add1~25 ;
wire \inst10|Add1~26_combout ;
wire \inst10|Add1~27 ;
wire \inst10|Add1~28_combout ;
wire \inst10|Add1~29 ;
wire \inst10|Add1~30_combout ;
wire \inst10|Add1~31 ;
wire \inst10|Add1~32_combout ;
wire \inst10|Add1~33 ;
wire \inst10|Add1~34_combout ;
wire \inst10|Add1~35 ;
wire \inst10|Add1~36_combout ;
wire \inst10|Add1~37 ;
wire \inst10|Add1~38_combout ;
wire \inst10|leds3~feeder_combout ;
wire \inst10|leds3~q ;
wire \H_0~input_o ;
wire \inst10|h5_r~feeder_combout ;
wire \inst10|h5_r~q ;
wire \inst10|h5_r2~feeder_combout ;
wire \inst10|h5_r2~q ;
wire \inst10|outputLEDA[5]~feeder_combout ;
wire \H_1~input_o ;
wire \inst10|h4_r~feeder_combout ;
wire \inst10|h4_r~q ;
wire \inst10|h4_r2~feeder_combout ;
wire \inst10|h4_r2~q ;
wire \inst10|outputLEDA[4]~feeder_combout ;
wire \H_2~input_o ;
wire \inst10|h3_r~q ;
wire \inst10|h3_r2~feeder_combout ;
wire \inst10|h3_r2~q ;
wire \inst10|outputLEDA[3]~feeder_combout ;
wire \H_3~input_o ;
wire \inst10|h2_r~feeder_combout ;
wire \inst10|h2_r~q ;
wire \inst10|h2_r2~feeder_combout ;
wire \inst10|h2_r2~q ;
wire \inst10|outputLEDA[2]~feeder_combout ;
wire \H_4~input_o ;
wire \inst10|h1_r~feeder_combout ;
wire \inst10|h1_r~q ;
wire \inst10|h1_r2~feeder_combout ;
wire \inst10|h1_r2~q ;
wire \inst10|outputLEDA[1]~feeder_combout ;
wire \H_5~input_o ;
wire \inst10|h0_r~feeder_combout ;
wire \inst10|h0_r~q ;
wire \inst10|h0_r2~feeder_combout ;
wire \inst10|h0_r2~q ;
wire \inst10|outputLEDA[0]~feeder_combout ;
wire \inst10|outputLEDB[9]~feeder_combout ;
wire \inst10|outputLEDB[7]~feeder_combout ;
wire \inst10|outputLEDB[3]~feeder_combout ;
wire \inst10|outputLEDB[1]~feeder_combout ;
wire \inst10|outputLEDB[0]~feeder_combout ;
wire \inst2|hvsync|inDisplayArea~0_combout ;
wire \inst2|hvsync|inDisplayArea~1_combout ;
wire \inst2|hvsync|inDisplayArea~q ;
wire \FG_B~input_o ;
wire \inst2|fg_b_ff~feeder_combout ;
wire \inst2|fg_b_ff~q ;
wire \BG_B~input_o ;
wire \inst2|bg_b_ff~q ;
wire \FG_G~input_o ;
wire \inst2|fg_g_ff~feeder_combout ;
wire \inst2|fg_g_ff~q ;
wire \FG_R~input_o ;
wire \inst2|fg_r_ff~feeder_combout ;
wire \inst2|fg_r_ff~q ;
wire \BG_G~input_o ;
wire \inst2|bg_g_ff~q ;
wire \BG_R~input_o ;
wire \inst2|bg_r_ff~feeder_combout ;
wire \inst2|bg_r_ff~q ;
wire \inst2|Equal0~0_combout ;
wire \inst2|bg_b_ff2~0_combout ;
wire \inst2|bg_b_ff2~q ;
wire \inst2|fg_b_ff2~0_combout ;
wire \inst2|fg_b_ff2~q ;
wire \inst2|Mult0|mult_core|romout[1][9]~2_combout ;
wire \inst2|Mult0|mult_core|romout[0][13]~3_combout ;
wire \inst2|Mult0|mult_core|romout[1][8]~4_combout ;
wire \inst2|Mult0|mult_core|romout[0][12]~5_combout ;
wire \inst2|Mult0|mult_core|romout[0][11]~6_combout ;
wire \inst2|Mult0|mult_core|romout[0][10]~7_combout ;
wire \inst2|Mult0|mult_core|romout[0][9]~8_combout ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \inst2|Mult0|mult_core|romout[0][8]~9_combout ;
wire \inst2|raddr[5]~14 ;
wire \inst2|raddr[6]~16 ;
wire \inst2|raddr[7]~18 ;
wire \inst2|raddr[8]~20 ;
wire \inst2|raddr[9]~22 ;
wire \inst2|raddr[10]~24 ;
wire \inst2|raddr[11]~26 ;
wire \inst2|raddr[12]~28 ;
wire \inst2|raddr[13]~29_combout ;
wire \inst10|LessThan4~0_combout ;
wire \inst10|LessThan4~1_combout ;
wire \inst10|INCounterY[0]~13_combout ;
wire \inst10|INCounterY[0]~33_combout ;
wire \inst10|INCounterY[0]~14 ;
wire \inst10|INCounterY[1]~15_combout ;
wire \inst10|INCounterY[1]~16 ;
wire \inst10|INCounterY[2]~17_combout ;
wire \inst10|INCounterY[2]~18 ;
wire \inst10|INCounterY[3]~19_combout ;
wire \inst10|INCounterY[3]~20 ;
wire \inst10|INCounterY[4]~21_combout ;
wire \inst10|INCounterY[4]~22 ;
wire \inst10|INCounterY[5]~23_combout ;
wire \inst10|INCounterY[5]~24 ;
wire \inst10|INCounterY[6]~25_combout ;
wire \inst10|INCounterY[6]~26 ;
wire \inst10|INCounterY[7]~27_combout ;
wire \inst10|Mult0|mult_core|romout[1][9]~0_combout ;
wire \inst10|Mult0|mult_core|romout[0][13]~1_combout ;
wire \inst10|Mult0|mult_core|romout[1][8]~2_combout ;
wire \inst10|Mult0|mult_core|romout[0][12]~combout ;
wire \inst10|Mult0|mult_core|romout[0][11]~3_combout ;
wire \inst10|Mult0|mult_core|romout[0][10]~4_combout ;
wire \inst10|Mult0|mult_core|romout[0][9]~5_combout ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \inst10|INCounterY[7]~28 ;
wire \inst10|INCounterY[8]~29_combout ;
wire \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \inst10|Mult0|mult_core|romout[0][8]~6_combout ;
wire \inst10|Add3~1 ;
wire \inst10|Add3~3 ;
wire \inst10|Add3~5 ;
wire \inst10|Add3~7 ;
wire \inst10|Add3~9 ;
wire \inst10|Add3~11 ;
wire \inst10|Add3~13 ;
wire \inst10|Add3~15 ;
wire \inst10|Add3~16_combout ;
wire \inst10|Add3~14_combout ;
wire \inst10|Add3~12_combout ;
wire \inst10|Add3~10_combout ;
wire \inst10|Add3~8_combout ;
wire \inst10|Add3~6_combout ;
wire \inst10|Add3~4_combout ;
wire \inst10|Add3~2_combout ;
wire \inst10|Add3~0_combout ;
wire \inst10|Add4~1 ;
wire \inst10|Add4~3 ;
wire \inst10|Add4~5 ;
wire \inst10|Add4~7 ;
wire \inst10|Add4~9 ;
wire \inst10|Add4~11 ;
wire \inst10|Add4~13 ;
wire \inst10|Add4~15 ;
wire \inst10|Add4~17 ;
wire \inst10|Add4~18_combout ;
wire \inst10|Add5~1 ;
wire \inst10|Add5~3 ;
wire \inst10|Add5~5 ;
wire \inst10|Add5~7 ;
wire \inst10|Add5~9 ;
wire \inst10|Add5~10_combout ;
wire \inst10|INCounterY[8]~30 ;
wire \inst10|INCounterY[9]~31_combout ;
wire \inst10|Add5~11 ;
wire \inst10|Add5~12_combout ;
wire \inst10|Add5~13 ;
wire \inst10|Add5~14_combout ;
wire \inst10|Add5~0_combout ;
wire \inst10|Add5~2_combout ;
wire \inst10|Add5~4_combout ;
wire \inst10|Add5~6_combout ;
wire \inst10|Add5~8_combout ;
wire \inst10|Mult1|auto_generated|mac_mult1~dataout ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \inst10|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \inst10|Mult1|auto_generated|mac_mult1~0 ;
wire \inst10|Mult1|auto_generated|mac_mult1~1 ;
wire \inst10|Mult1|auto_generated|mac_mult1~2 ;
wire \inst10|Mult1|auto_generated|mac_mult1~3 ;
wire \inst10|Mult1|auto_generated|mac_mult1~4 ;
wire \inst10|Mult1|auto_generated|mac_mult1~5 ;
wire \inst10|Mult1|auto_generated|mac_mult1~6 ;
wire \inst10|Mult1|auto_generated|mac_mult1~7 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT13 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT12 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT11 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT10 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT9 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT8 ;
wire \inst10|Add6~1 ;
wire \inst10|Add6~3 ;
wire \inst10|Add6~5 ;
wire \inst10|Add6~7 ;
wire \inst10|Add6~9 ;
wire \inst10|Add6~11 ;
wire \inst10|Add6~13 ;
wire \inst10|Add6~15 ;
wire \inst10|Add6~16_combout ;
wire \inst10|Add6~14_combout ;
wire \inst10|Add6~12_combout ;
wire \inst10|Add6~10_combout ;
wire \inst10|Add6~8_combout ;
wire \inst10|Add6~6_combout ;
wire \inst10|Add6~4_combout ;
wire \inst10|Add6~2_combout ;
wire \inst10|Add6~0_combout ;
wire \inst10|Add7~1 ;
wire \inst10|Add7~3 ;
wire \inst10|Add7~5 ;
wire \inst10|Add7~7 ;
wire \inst10|Add7~9 ;
wire \inst10|Add7~11 ;
wire \inst10|Add7~13 ;
wire \inst10|Add7~15 ;
wire \inst10|Add7~17 ;
wire \inst10|Add7~19 ;
wire \inst10|Add7~21 ;
wire \inst10|Add7~23 ;
wire \inst10|Add7~25 ;
wire \inst10|Add7~26_combout ;
wire \inst10|Add7~28_combout ;
wire \inst10|waddr[17]~0_combout ;
wire \inst10|Mult0|mult_core|romout[1][11]~9_combout ;
wire \inst10|Mult0|mult_core|romout[1][10]~10_combout ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \inst10|Add3~17 ;
wire \inst10|Add3~19 ;
wire \inst10|Add3~20_combout ;
wire \inst10|Add3~18_combout ;
wire \inst10|Add4~19 ;
wire \inst10|Add4~21 ;
wire \inst10|Add4~22_combout ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT15 ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT14 ;
wire \inst10|Add6~17 ;
wire \inst10|Add6~19 ;
wire \inst10|Add6~20_combout ;
wire \inst10|Add6~18_combout ;
wire \inst10|Add7~27 ;
wire \inst10|Add7~30 ;
wire \inst10|Add7~31_combout ;
wire \inst10|Add7~39_combout ;
wire \inst10|Add4~20_combout ;
wire \inst10|Add7~29_combout ;
wire \inst10|Add7~40_combout ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT16 ;
wire \inst10|Add6~21 ;
wire \inst10|Add6~22_combout ;
wire \inst10|Add7~32 ;
wire \inst10|Add7~33_combout ;
wire \inst10|Mult0|mult_core|romout[1][12]~8_combout ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \inst10|Add3~21 ;
wire \inst10|Add3~22_combout ;
wire \inst10|Add4~23 ;
wire \inst10|Add4~24_combout ;
wire \inst10|Add7~38_combout ;
wire \inst10|Mult0|mult_core|romout[1][13]~7_combout ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \inst10|Mult0|mult_core|romout[2][9]~11_combout ;
wire \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \inst10|Add3~23 ;
wire \inst10|Add3~24_combout ;
wire \inst10|Add4~25 ;
wire \inst10|Add4~26_combout ;
wire \inst10|Mult1|auto_generated|mac_out2~DATAOUT17 ;
wire \inst10|Add6~23 ;
wire \inst10|Add6~24_combout ;
wire \inst10|Add7~34 ;
wire \inst10|Add7~35_combout ;
wire \inst10|Add7~37_combout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode441w[3]~0_combout ;
wire \inst2|Mult0|mult_core|romout[1][11]~0_combout ;
wire \inst2|Mult0|mult_core|romout[1][10]~1_combout ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \inst2|raddr[13]~30 ;
wire \inst2|raddr[14]~32 ;
wire \inst2|raddr[15]~33_combout ;
wire \inst2|Mult0|mult_core|romout[1][13]~11_combout ;
wire \inst2|Mult0|mult_core|romout[1][12]~10_combout ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \inst2|raddr[15]~34 ;
wire \inst2|raddr[16]~36 ;
wire \inst2|raddr[17]~37_combout ;
wire \inst2|raddr[16]~35_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout ;
wire \inst2|raddr[14]~31_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode820w[3]~0_combout ;
wire \inst10|dot_r2~0_combout ;
wire \inst10|dot_r2~q ;
wire \inst10|pixel_state~0_combout ;
wire \inst10|pixel_state~q ;
wire \inst10|pixel_state~_wirecell_combout ;
wire \inst10|Add7~0_combout ;
wire \inst10|Add7~41_combout ;
wire \inst10|Add7~2_combout ;
wire \inst10|Add7~42_combout ;
wire \inst10|Add7~4_combout ;
wire \inst10|Add7~43_combout ;
wire \inst10|Add7~6_combout ;
wire \inst10|Add7~44_combout ;
wire \inst10|Add7~8_combout ;
wire \inst10|Add4~0_combout ;
wire \inst10|Add7~45_combout ;
wire \inst10|Add4~2_combout ;
wire \inst10|Add7~10_combout ;
wire \inst10|Add7~46_combout ;
wire \inst10|waddr[5]~feeder_combout ;
wire \inst10|Add4~4_combout ;
wire \inst10|Add7~12_combout ;
wire \inst10|Add7~47_combout ;
wire \inst10|Add7~14_combout ;
wire \inst10|Add4~6_combout ;
wire \inst10|Add7~48_combout ;
wire \inst10|Add7~16_combout ;
wire \inst10|Add4~8_combout ;
wire \inst10|Add7~49_combout ;
wire \inst10|Add4~10_combout ;
wire \inst10|Add7~18_combout ;
wire \inst10|Add7~50_combout ;
wire \inst10|Add4~12_combout ;
wire \inst10|Add7~20_combout ;
wire \inst10|Add7~51_combout ;
wire \inst10|Add4~14_combout ;
wire \inst10|Add7~22_combout ;
wire \inst10|Add7~52_combout ;
wire \inst10|Add4~16_combout ;
wire \inst10|Add7~24_combout ;
wire \inst10|Add7~53_combout ;
wire \inst2|raddr[0]~feeder_combout ;
wire \inst2|raddr[1]~feeder_combout ;
wire \inst2|raddr[2]~feeder_combout ;
wire \inst2|raddr[5]~13_combout ;
wire \inst2|raddr[6]~15_combout ;
wire \inst2|raddr[7]~17_combout ;
wire \inst2|raddr[8]~19_combout ;
wire \inst2|raddr[9]~21_combout ;
wire \inst2|raddr[10]~23_combout ;
wire \inst2|raddr[11]~25_combout ;
wire \inst2|raddr[12]~27_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode800w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode431w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode810w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~1_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~1_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~0_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~1_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~4_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~5_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout ;
wire \inst1|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout ;
wire \inst1|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout ;
wire \inst1|altsyncram_component|auto_generated|address_reg_b[4]~feeder_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~2_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~3_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode401w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode780w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode381w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|decode2|w_anode391w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w[3]~0_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~6_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|_~7_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout ;
wire \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout ;
wire \inst2|vb~1_combout ;
wire \inst2|vb~2_combout ;
wire \inst2|vb~3_combout ;
wire \inst2|vb~0_combout ;
wire \inst2|vb~4_combout ;
wire \inst2|vb~5_combout ;
wire \inst2|vb~6_combout ;
wire \inst2|vb[1]~feeder_combout ;
wire \inst2|bg_g_ff2~0_combout ;
wire \inst2|bg_g_ff2~q ;
wire \inst2|fg_g_ff2~0_combout ;
wire \inst2|fg_g_ff2~q ;
wire \inst2|vg~0_combout ;
wire \inst2|vg~1_combout ;
wire \inst2|vg[1]~feeder_combout ;
wire \inst2|fg_r_ff2~0_combout ;
wire \inst2|fg_r_ff2~q ;
wire \inst2|bg_r_ff2~0_combout ;
wire \inst2|bg_r_ff2~q ;
wire \inst2|vr~0_combout ;
wire \inst2|vr~1_combout ;
wire \inst2|vr[1]~feeder_combout ;
wire [4:0] \inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [2:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode594w ;
wire [23:0] \inst10|memCtr ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w ;
wire [9:0] \inst10|outputLEDA ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode955w ;
wire [17:0] \inst2|raddr ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode553w ;
wire [9:0] \inst10|INCounterX ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode893w ;
wire [17:0] \inst10|waddr ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode842w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode604w ;
wire [31:0] \inst10|nextline_r ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w ;
wire [9:0] \inst10|outputLEDB ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode564w ;
wire [9:0] \inst10|INCounterY ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode965w ;
wire [1:0] \inst2|vb ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode975w ;
wire [1:0] \inst2|vg ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode985w ;
wire [1:0] \inst2|vr ;
wire [9:0] \inst2|hvsync|HCounterY ;
wire [9:0] \inst2|hvsync|HCounterX ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode584w ;
wire [23:0] \inst10|ledsreg ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode574w ;
wire [9:0] \inst10|highestDotCount ;
wire [4:0] \inst1|altsyncram_component|auto_generated|out_address_reg_b ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode853w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode614w ;
wire [31:0] \inst10|nextline_r2 ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode863w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode624w ;
wire [31:0] \inst10|oldlinectr ;
wire [4:0] \inst1|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode473w ;
wire [2:0] \inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w ;
wire [2:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode995w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode493w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode1005w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode945w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode934w ;
wire [2:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode453w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode533w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode913w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode523w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode903w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode513w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode743w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode503w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode483w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode462w ;
wire [3:0] \inst1|altsyncram_component|auto_generated|decode2|w_anode364w ;

wire [4:0] \inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [1:0] \inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [35:0] \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;

assign \inst|altpll_component|auto_generated|wire_pll1_clk [0] = \inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [1] = \inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [2] = \inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [3] = \inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [4] = \inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst10|Mult1|auto_generated|mac_out2~0  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst10|Mult1|auto_generated|mac_out2~1  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst10|Mult1|auto_generated|mac_out2~2  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst10|Mult1|auto_generated|mac_out2~3  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst10|Mult1|auto_generated|mac_out2~4  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst10|Mult1|auto_generated|mac_out2~5  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst10|Mult1|auto_generated|mac_out2~6  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst10|Mult1|auto_generated|mac_out2~7  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst10|Mult1|auto_generated|mac_out2~dataout  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT1  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT2  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT3  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT4  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT5  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT6  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT7  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT8  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT9  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT10  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT11  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT12  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT13  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT14  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT15  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT16  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT17  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT18  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT19  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT20  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT21  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT22  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT23  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT24  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT25  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT26  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst10|Mult1|auto_generated|mac_out2~DATAOUT27  = \inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst10|Mult1|auto_generated|mac_mult1~0  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst10|Mult1|auto_generated|mac_mult1~1  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst10|Mult1|auto_generated|mac_mult1~2  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst10|Mult1|auto_generated|mac_mult1~3  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst10|Mult1|auto_generated|mac_mult1~4  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst10|Mult1|auto_generated|mac_mult1~5  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst10|Mult1|auto_generated|mac_mult1~6  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst10|Mult1|auto_generated|mac_mult1~7  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst10|Mult1|auto_generated|mac_mult1~dataout  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT1  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT2  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT3  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT4  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT5  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT6  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT7  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT8  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT9  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT10  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT11  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT12  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT13  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT14  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT15  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT16  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT17  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT18  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT19  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT20  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT21  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT22  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT23  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT24  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT25  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT26  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst10|Mult1|auto_generated|mac_mult1~DATAOUT27  = \inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \vga_vsync~output (
	.i(!\inst2|hvsync|vga_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vsync),
	.obar());
// synopsys translate_off
defparam \vga_vsync~output .bus_hold = "false";
defparam \vga_vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \vga_hsync~output (
	.i(!\inst2|hvsync|vga_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hsync),
	.obar());
// synopsys translate_off
defparam \vga_hsync~output .bus_hold = "false";
defparam \vga_hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \LEDS0~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS0),
	.obar());
// synopsys translate_off
defparam \LEDS0~output .bus_hold = "false";
defparam \LEDS0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \LEDS1~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS1),
	.obar());
// synopsys translate_off
defparam \LEDS1~output .bus_hold = "false";
defparam \LEDS1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \LEDS2~output (
	.i(!\inst10|leds2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS2),
	.obar());
// synopsys translate_off
defparam \LEDS2~output .bus_hold = "false";
defparam \LEDS2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \LEDS3~output (
	.i(\inst10|leds3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS3),
	.obar());
// synopsys translate_off
defparam \LEDS3~output .bus_hold = "false";
defparam \LEDS3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \OutputLEDA[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDA[9]),
	.obar());
// synopsys translate_off
defparam \OutputLEDA[9]~output .bus_hold = "false";
defparam \OutputLEDA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \OutputLEDA[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDA[8]),
	.obar());
// synopsys translate_off
defparam \OutputLEDA[8]~output .bus_hold = "false";
defparam \OutputLEDA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \OutputLEDA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDA[7]),
	.obar());
// synopsys translate_off
defparam \OutputLEDA[7]~output .bus_hold = "false";
defparam \OutputLEDA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \OutputLEDA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDA[6]),
	.obar());
// synopsys translate_off
defparam \OutputLEDA[6]~output .bus_hold = "false";
defparam \OutputLEDA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \OutputLEDA[5]~output (
	.i(!\inst10|outputLEDA [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDA[5]),
	.obar());
// synopsys translate_off
defparam \OutputLEDA[5]~output .bus_hold = "false";
defparam \OutputLEDA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \OutputLEDA[4]~output (
	.i(!\inst10|outputLEDA [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDA[4]),
	.obar());
// synopsys translate_off
defparam \OutputLEDA[4]~output .bus_hold = "false";
defparam \OutputLEDA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \OutputLEDA[3]~output (
	.i(!\inst10|outputLEDA [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDA[3]),
	.obar());
// synopsys translate_off
defparam \OutputLEDA[3]~output .bus_hold = "false";
defparam \OutputLEDA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \OutputLEDA[2]~output (
	.i(!\inst10|outputLEDA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDA[2]),
	.obar());
// synopsys translate_off
defparam \OutputLEDA[2]~output .bus_hold = "false";
defparam \OutputLEDA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \OutputLEDA[1]~output (
	.i(!\inst10|outputLEDA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDA[1]),
	.obar());
// synopsys translate_off
defparam \OutputLEDA[1]~output .bus_hold = "false";
defparam \OutputLEDA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \OutputLEDA[0]~output (
	.i(!\inst10|outputLEDA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDA[0]),
	.obar());
// synopsys translate_off
defparam \OutputLEDA[0]~output .bus_hold = "false";
defparam \OutputLEDA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \OutputLEDB[9]~output (
	.i(!\inst10|outputLEDB [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDB[9]),
	.obar());
// synopsys translate_off
defparam \OutputLEDB[9]~output .bus_hold = "false";
defparam \OutputLEDB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \OutputLEDB[8]~output (
	.i(!\inst10|outputLEDB [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDB[8]),
	.obar());
// synopsys translate_off
defparam \OutputLEDB[8]~output .bus_hold = "false";
defparam \OutputLEDB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N23
cycloneive_io_obuf \OutputLEDB[7]~output (
	.i(!\inst10|outputLEDB [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDB[7]),
	.obar());
// synopsys translate_off
defparam \OutputLEDB[7]~output .bus_hold = "false";
defparam \OutputLEDB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \OutputLEDB[6]~output (
	.i(!\inst10|outputLEDB [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDB[6]),
	.obar());
// synopsys translate_off
defparam \OutputLEDB[6]~output .bus_hold = "false";
defparam \OutputLEDB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \OutputLEDB[5]~output (
	.i(!\inst10|outputLEDB [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDB[5]),
	.obar());
// synopsys translate_off
defparam \OutputLEDB[5]~output .bus_hold = "false";
defparam \OutputLEDB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \OutputLEDB[4]~output (
	.i(!\inst10|outputLEDB [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDB[4]),
	.obar());
// synopsys translate_off
defparam \OutputLEDB[4]~output .bus_hold = "false";
defparam \OutputLEDB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \OutputLEDB[3]~output (
	.i(!\inst10|outputLEDB [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDB[3]),
	.obar());
// synopsys translate_off
defparam \OutputLEDB[3]~output .bus_hold = "false";
defparam \OutputLEDB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \OutputLEDB[2]~output (
	.i(!\inst10|outputLEDB [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDB[2]),
	.obar());
// synopsys translate_off
defparam \OutputLEDB[2]~output .bus_hold = "false";
defparam \OutputLEDB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \OutputLEDB[1]~output (
	.i(!\inst10|outputLEDB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDB[1]),
	.obar());
// synopsys translate_off
defparam \OutputLEDB[1]~output .bus_hold = "false";
defparam \OutputLEDB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \OutputLEDB[0]~output (
	.i(!\inst10|outputLEDB [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutputLEDB[0]),
	.obar());
// synopsys translate_off
defparam \OutputLEDB[0]~output .bus_hold = "false";
defparam \OutputLEDB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \vb[1]~output (
	.i(\inst2|vb [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vb[1]),
	.obar());
// synopsys translate_off
defparam \vb[1]~output .bus_hold = "false";
defparam \vb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \vb[0]~output (
	.i(\inst2|vb [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vb[0]),
	.obar());
// synopsys translate_off
defparam \vb[0]~output .bus_hold = "false";
defparam \vb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \vg[1]~output (
	.i(\inst2|vg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vg[1]),
	.obar());
// synopsys translate_off
defparam \vg[1]~output .bus_hold = "false";
defparam \vg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \vg[0]~output (
	.i(\inst2|vg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vg[0]),
	.obar());
// synopsys translate_off
defparam \vg[0]~output .bus_hold = "false";
defparam \vg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \vr[1]~output (
	.i(\inst2|vr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vr[1]),
	.obar());
// synopsys translate_off
defparam \vr[1]~output .bus_hold = "false";
defparam \vr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \vr[0]~output (
	.i(\inst2|vr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vr[0]),
	.obar());
// synopsys translate_off
defparam \vr[0]~output .bus_hold = "false";
defparam \vr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \external_clock~input (
	.i(external_clock),
	.ibar(gnd),
	.o(\external_clock~input_o ));
// synopsys translate_off
defparam \external_clock~input .bus_hold = "false";
defparam \external_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\external_clock~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst|altpll_component|auto_generated|pll1 .c0_high = 11;
defparam \inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c0_low = 10;
defparam \inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 147;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 74;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \inst|altpll_component|auto_generated|pll1 .m = 74;
defparam \inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .n = 7;
defparam \inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 236;
defparam \inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneive_lcell_comb \inst2|hvsync|Add1~0 (
// Equation(s):
// \inst2|hvsync|Add1~0_combout  = \inst2|hvsync|HCounterY [0] $ (VCC)
// \inst2|hvsync|Add1~1  = CARRY(\inst2|hvsync|HCounterY [0])

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|hvsync|Add1~0_combout ),
	.cout(\inst2|hvsync|Add1~1 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~0 .lut_mask = 16'h33CC;
defparam \inst2|hvsync|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
cycloneive_lcell_comb \inst2|hvsync|Add0~0 (
// Equation(s):
// \inst2|hvsync|Add0~0_combout  = \inst2|hvsync|HCounterX [0] $ (VCC)
// \inst2|hvsync|Add0~1  = CARRY(\inst2|hvsync|HCounterX [0])

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|hvsync|Add0~0_combout ),
	.cout(\inst2|hvsync|Add0~1 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~0 .lut_mask = 16'h33CC;
defparam \inst2|hvsync|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N28
cycloneive_lcell_comb \inst2|hvsync|HCounterX~2 (
// Equation(s):
// \inst2|hvsync|HCounterX~2_combout  = (!\inst2|hvsync|Equal0~2_combout  & \inst2|hvsync|Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|hvsync|Equal0~2_combout ),
	.datad(\inst2|hvsync|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterX~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterX~2 .lut_mask = 16'h0F00;
defparam \inst2|hvsync|HCounterX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N29
dffeas \inst2|hvsync|HCounterX[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[0] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
cycloneive_lcell_comb \inst2|hvsync|Add0~2 (
// Equation(s):
// \inst2|hvsync|Add0~2_combout  = (\inst2|hvsync|HCounterX [1] & (!\inst2|hvsync|Add0~1 )) # (!\inst2|hvsync|HCounterX [1] & ((\inst2|hvsync|Add0~1 ) # (GND)))
// \inst2|hvsync|Add0~3  = CARRY((!\inst2|hvsync|Add0~1 ) # (!\inst2|hvsync|HCounterX [1]))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~1 ),
	.combout(\inst2|hvsync|Add0~2_combout ),
	.cout(\inst2|hvsync|Add0~3 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst2|hvsync|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N5
dffeas \inst2|hvsync|HCounterX[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[1] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
cycloneive_lcell_comb \inst2|hvsync|Add0~4 (
// Equation(s):
// \inst2|hvsync|Add0~4_combout  = (\inst2|hvsync|HCounterX [2] & (\inst2|hvsync|Add0~3  $ (GND))) # (!\inst2|hvsync|HCounterX [2] & (!\inst2|hvsync|Add0~3  & VCC))
// \inst2|hvsync|Add0~5  = CARRY((\inst2|hvsync|HCounterX [2] & !\inst2|hvsync|Add0~3 ))

	.dataa(\inst2|hvsync|HCounterX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~3 ),
	.combout(\inst2|hvsync|Add0~4_combout ),
	.cout(\inst2|hvsync|Add0~5 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~4 .lut_mask = 16'hA50A;
defparam \inst2|hvsync|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \inst2|hvsync|HCounterX[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[2] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
cycloneive_lcell_comb \inst2|hvsync|Add0~6 (
// Equation(s):
// \inst2|hvsync|Add0~6_combout  = (\inst2|hvsync|HCounterX [3] & (!\inst2|hvsync|Add0~5 )) # (!\inst2|hvsync|HCounterX [3] & ((\inst2|hvsync|Add0~5 ) # (GND)))
// \inst2|hvsync|Add0~7  = CARRY((!\inst2|hvsync|Add0~5 ) # (!\inst2|hvsync|HCounterX [3]))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterX [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~5 ),
	.combout(\inst2|hvsync|Add0~6_combout ),
	.cout(\inst2|hvsync|Add0~7 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst2|hvsync|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N9
dffeas \inst2|hvsync|HCounterX[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[3] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
cycloneive_lcell_comb \inst2|hvsync|Equal0~0 (
// Equation(s):
// \inst2|hvsync|Equal0~0_combout  = (!\inst2|hvsync|HCounterX [2] & (!\inst2|hvsync|HCounterX [0] & (!\inst2|hvsync|HCounterX [3] & !\inst2|hvsync|HCounterX [1])))

	.dataa(\inst2|hvsync|HCounterX [2]),
	.datab(\inst2|hvsync|HCounterX [0]),
	.datac(\inst2|hvsync|HCounterX [3]),
	.datad(\inst2|hvsync|HCounterX [1]),
	.cin(gnd),
	.combout(\inst2|hvsync|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Equal0~0 .lut_mask = 16'h0001;
defparam \inst2|hvsync|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
cycloneive_lcell_comb \inst2|hvsync|Add0~8 (
// Equation(s):
// \inst2|hvsync|Add0~8_combout  = (\inst2|hvsync|HCounterX [4] & (\inst2|hvsync|Add0~7  $ (GND))) # (!\inst2|hvsync|HCounterX [4] & (!\inst2|hvsync|Add0~7  & VCC))
// \inst2|hvsync|Add0~9  = CARRY((\inst2|hvsync|HCounterX [4] & !\inst2|hvsync|Add0~7 ))

	.dataa(\inst2|hvsync|HCounterX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~7 ),
	.combout(\inst2|hvsync|Add0~8_combout ),
	.cout(\inst2|hvsync|Add0~9 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~8 .lut_mask = 16'hA50A;
defparam \inst2|hvsync|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N11
dffeas \inst2|hvsync|HCounterX[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[4] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cycloneive_lcell_comb \inst2|hvsync|Add0~10 (
// Equation(s):
// \inst2|hvsync|Add0~10_combout  = (\inst2|hvsync|HCounterX [5] & (!\inst2|hvsync|Add0~9 )) # (!\inst2|hvsync|HCounterX [5] & ((\inst2|hvsync|Add0~9 ) # (GND)))
// \inst2|hvsync|Add0~11  = CARRY((!\inst2|hvsync|Add0~9 ) # (!\inst2|hvsync|HCounterX [5]))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterX [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~9 ),
	.combout(\inst2|hvsync|Add0~10_combout ),
	.cout(\inst2|hvsync|Add0~11 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst2|hvsync|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
cycloneive_lcell_comb \inst2|hvsync|HCounterX~3 (
// Equation(s):
// \inst2|hvsync|HCounterX~3_combout  = (\inst2|hvsync|Add0~10_combout  & !\inst2|hvsync|Equal0~2_combout )

	.dataa(\inst2|hvsync|Add0~10_combout ),
	.datab(gnd),
	.datac(\inst2|hvsync|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterX~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterX~3 .lut_mask = 16'h0A0A;
defparam \inst2|hvsync|HCounterX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N29
dffeas \inst2|hvsync|HCounterX[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[5] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cycloneive_lcell_comb \inst2|hvsync|Add0~12 (
// Equation(s):
// \inst2|hvsync|Add0~12_combout  = (\inst2|hvsync|HCounterX [6] & (\inst2|hvsync|Add0~11  $ (GND))) # (!\inst2|hvsync|HCounterX [6] & (!\inst2|hvsync|Add0~11  & VCC))
// \inst2|hvsync|Add0~13  = CARRY((\inst2|hvsync|HCounterX [6] & !\inst2|hvsync|Add0~11 ))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~11 ),
	.combout(\inst2|hvsync|Add0~12_combout ),
	.cout(\inst2|hvsync|Add0~13 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~12 .lut_mask = 16'hC30C;
defparam \inst2|hvsync|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N15
dffeas \inst2|hvsync|HCounterX[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[6] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
cycloneive_lcell_comb \inst2|hvsync|Add0~14 (
// Equation(s):
// \inst2|hvsync|Add0~14_combout  = (\inst2|hvsync|HCounterX [7] & (!\inst2|hvsync|Add0~13 )) # (!\inst2|hvsync|HCounterX [7] & ((\inst2|hvsync|Add0~13 ) # (GND)))
// \inst2|hvsync|Add0~15  = CARRY((!\inst2|hvsync|Add0~13 ) # (!\inst2|hvsync|HCounterX [7]))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~13 ),
	.combout(\inst2|hvsync|Add0~14_combout ),
	.cout(\inst2|hvsync|Add0~15 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst2|hvsync|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N17
dffeas \inst2|hvsync|HCounterX[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[7] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
cycloneive_lcell_comb \inst2|hvsync|Equal0~1 (
// Equation(s):
// \inst2|hvsync|Equal0~1_combout  = (!\inst2|hvsync|HCounterX [4] & (\inst2|hvsync|HCounterX [5] & (!\inst2|hvsync|HCounterX [6] & !\inst2|hvsync|HCounterX [7])))

	.dataa(\inst2|hvsync|HCounterX [4]),
	.datab(\inst2|hvsync|HCounterX [5]),
	.datac(\inst2|hvsync|HCounterX [6]),
	.datad(\inst2|hvsync|HCounterX [7]),
	.cin(gnd),
	.combout(\inst2|hvsync|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Equal0~1 .lut_mask = 16'h0004;
defparam \inst2|hvsync|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
cycloneive_lcell_comb \inst2|hvsync|Add0~16 (
// Equation(s):
// \inst2|hvsync|Add0~16_combout  = (\inst2|hvsync|HCounterX [8] & (\inst2|hvsync|Add0~15  $ (GND))) # (!\inst2|hvsync|HCounterX [8] & (!\inst2|hvsync|Add0~15  & VCC))
// \inst2|hvsync|Add0~17  = CARRY((\inst2|hvsync|HCounterX [8] & !\inst2|hvsync|Add0~15 ))

	.dataa(\inst2|hvsync|HCounterX [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add0~15 ),
	.combout(\inst2|hvsync|Add0~16_combout ),
	.cout(\inst2|hvsync|Add0~17 ));
// synopsys translate_off
defparam \inst2|hvsync|Add0~16 .lut_mask = 16'hA50A;
defparam \inst2|hvsync|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cycloneive_lcell_comb \inst2|hvsync|HCounterX~0 (
// Equation(s):
// \inst2|hvsync|HCounterX~0_combout  = (!\inst2|hvsync|Equal0~2_combout  & \inst2|hvsync|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|hvsync|Equal0~2_combout ),
	.datad(\inst2|hvsync|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterX~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterX~0 .lut_mask = 16'h0F00;
defparam \inst2|hvsync|HCounterX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N13
dffeas \inst2|hvsync|HCounterX[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[8] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
cycloneive_lcell_comb \inst2|hvsync|Add0~18 (
// Equation(s):
// \inst2|hvsync|Add0~18_combout  = \inst2|hvsync|Add0~17  $ (\inst2|hvsync|HCounterX [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|hvsync|HCounterX [9]),
	.cin(\inst2|hvsync|Add0~17 ),
	.combout(\inst2|hvsync|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Add0~18 .lut_mask = 16'h0FF0;
defparam \inst2|hvsync|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
cycloneive_lcell_comb \inst2|hvsync|HCounterX~1 (
// Equation(s):
// \inst2|hvsync|HCounterX~1_combout  = (\inst2|hvsync|Add0~18_combout  & !\inst2|hvsync|Equal0~2_combout )

	.dataa(gnd),
	.datab(\inst2|hvsync|Add0~18_combout ),
	.datac(\inst2|hvsync|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterX~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterX~1 .lut_mask = 16'h0C0C;
defparam \inst2|hvsync|HCounterX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N27
dffeas \inst2|hvsync|HCounterX[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterX[9] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
cycloneive_lcell_comb \inst2|hvsync|Equal0~2 (
// Equation(s):
// \inst2|hvsync|Equal0~2_combout  = (\inst2|hvsync|Equal0~0_combout  & (\inst2|hvsync|Equal0~1_combout  & (\inst2|hvsync|HCounterX [8] & \inst2|hvsync|HCounterX [9])))

	.dataa(\inst2|hvsync|Equal0~0_combout ),
	.datab(\inst2|hvsync|Equal0~1_combout ),
	.datac(\inst2|hvsync|HCounterX [8]),
	.datad(\inst2|hvsync|HCounterX [9]),
	.cin(gnd),
	.combout(\inst2|hvsync|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Equal0~2 .lut_mask = 16'h8000;
defparam \inst2|hvsync|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N1
dffeas \inst2|hvsync|HCounterY[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[0] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \inst2|hvsync|Add1~2 (
// Equation(s):
// \inst2|hvsync|Add1~2_combout  = (\inst2|hvsync|HCounterY [1] & (!\inst2|hvsync|Add1~1 )) # (!\inst2|hvsync|HCounterY [1] & ((\inst2|hvsync|Add1~1 ) # (GND)))
// \inst2|hvsync|Add1~3  = CARRY((!\inst2|hvsync|Add1~1 ) # (!\inst2|hvsync|HCounterY [1]))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~1 ),
	.combout(\inst2|hvsync|Add1~2_combout ),
	.cout(\inst2|hvsync|Add1~3 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst2|hvsync|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \inst2|hvsync|HCounterY~2 (
// Equation(s):
// \inst2|hvsync|HCounterY~2_combout  = (!\inst2|hvsync|Equal1~2_combout  & \inst2|hvsync|Add1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|hvsync|Equal1~2_combout ),
	.datad(\inst2|hvsync|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterY~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterY~2 .lut_mask = 16'h0F00;
defparam \inst2|hvsync|HCounterY~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N25
dffeas \inst2|hvsync|HCounterY[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterY~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[1] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneive_lcell_comb \inst2|hvsync|Add1~4 (
// Equation(s):
// \inst2|hvsync|Add1~4_combout  = (\inst2|hvsync|HCounterY [2] & (\inst2|hvsync|Add1~3  $ (GND))) # (!\inst2|hvsync|HCounterY [2] & (!\inst2|hvsync|Add1~3  & VCC))
// \inst2|hvsync|Add1~5  = CARRY((\inst2|hvsync|HCounterY [2] & !\inst2|hvsync|Add1~3 ))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~3 ),
	.combout(\inst2|hvsync|Add1~4_combout ),
	.cout(\inst2|hvsync|Add1~5 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~4 .lut_mask = 16'hC30C;
defparam \inst2|hvsync|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneive_lcell_comb \inst2|hvsync|HCounterY~1 (
// Equation(s):
// \inst2|hvsync|HCounterY~1_combout  = (!\inst2|hvsync|Equal1~2_combout  & \inst2|hvsync|Add1~4_combout )

	.dataa(\inst2|hvsync|Equal1~2_combout ),
	.datab(gnd),
	.datac(\inst2|hvsync|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterY~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterY~1 .lut_mask = 16'h5050;
defparam \inst2|hvsync|HCounterY~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N27
dffeas \inst2|hvsync|HCounterY[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterY~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[2] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneive_lcell_comb \inst2|hvsync|Add1~6 (
// Equation(s):
// \inst2|hvsync|Add1~6_combout  = (\inst2|hvsync|HCounterY [3] & (!\inst2|hvsync|Add1~5 )) # (!\inst2|hvsync|HCounterY [3] & ((\inst2|hvsync|Add1~5 ) # (GND)))
// \inst2|hvsync|Add1~7  = CARRY((!\inst2|hvsync|Add1~5 ) # (!\inst2|hvsync|HCounterY [3]))

	.dataa(\inst2|hvsync|HCounterY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~5 ),
	.combout(\inst2|hvsync|Add1~6_combout ),
	.cout(\inst2|hvsync|Add1~7 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst2|hvsync|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_lcell_comb \inst2|hvsync|Add1~8 (
// Equation(s):
// \inst2|hvsync|Add1~8_combout  = (\inst2|hvsync|HCounterY [4] & (\inst2|hvsync|Add1~7  $ (GND))) # (!\inst2|hvsync|HCounterY [4] & (!\inst2|hvsync|Add1~7  & VCC))
// \inst2|hvsync|Add1~9  = CARRY((\inst2|hvsync|HCounterY [4] & !\inst2|hvsync|Add1~7 ))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~7 ),
	.combout(\inst2|hvsync|Add1~8_combout ),
	.cout(\inst2|hvsync|Add1~9 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~8 .lut_mask = 16'hC30C;
defparam \inst2|hvsync|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y7_N9
dffeas \inst2|hvsync|HCounterY[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[4] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneive_lcell_comb \inst2|hvsync|Add1~10 (
// Equation(s):
// \inst2|hvsync|Add1~10_combout  = (\inst2|hvsync|HCounterY [5] & (!\inst2|hvsync|Add1~9 )) # (!\inst2|hvsync|HCounterY [5] & ((\inst2|hvsync|Add1~9 ) # (GND)))
// \inst2|hvsync|Add1~11  = CARRY((!\inst2|hvsync|Add1~9 ) # (!\inst2|hvsync|HCounterY [5]))

	.dataa(\inst2|hvsync|HCounterY [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~9 ),
	.combout(\inst2|hvsync|Add1~10_combout ),
	.cout(\inst2|hvsync|Add1~11 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~10 .lut_mask = 16'h5A5F;
defparam \inst2|hvsync|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y7_N11
dffeas \inst2|hvsync|HCounterY[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[5] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_lcell_comb \inst2|hvsync|Add1~12 (
// Equation(s):
// \inst2|hvsync|Add1~12_combout  = (\inst2|hvsync|HCounterY [6] & (\inst2|hvsync|Add1~11  $ (GND))) # (!\inst2|hvsync|HCounterY [6] & (!\inst2|hvsync|Add1~11  & VCC))
// \inst2|hvsync|Add1~13  = CARRY((\inst2|hvsync|HCounterY [6] & !\inst2|hvsync|Add1~11 ))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~11 ),
	.combout(\inst2|hvsync|Add1~12_combout ),
	.cout(\inst2|hvsync|Add1~13 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~12 .lut_mask = 16'hC30C;
defparam \inst2|hvsync|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \inst2|hvsync|HCounterY[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[6] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneive_lcell_comb \inst2|hvsync|Add1~14 (
// Equation(s):
// \inst2|hvsync|Add1~14_combout  = (\inst2|hvsync|HCounterY [7] & (!\inst2|hvsync|Add1~13 )) # (!\inst2|hvsync|HCounterY [7] & ((\inst2|hvsync|Add1~13 ) # (GND)))
// \inst2|hvsync|Add1~15  = CARRY((!\inst2|hvsync|Add1~13 ) # (!\inst2|hvsync|HCounterY [7]))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~13 ),
	.combout(\inst2|hvsync|Add1~14_combout ),
	.cout(\inst2|hvsync|Add1~15 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~14 .lut_mask = 16'h3C3F;
defparam \inst2|hvsync|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y7_N15
dffeas \inst2|hvsync|HCounterY[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[7] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_lcell_comb \inst2|hvsync|Add1~16 (
// Equation(s):
// \inst2|hvsync|Add1~16_combout  = (\inst2|hvsync|HCounterY [8] & (\inst2|hvsync|Add1~15  $ (GND))) # (!\inst2|hvsync|HCounterY [8] & (!\inst2|hvsync|Add1~15  & VCC))
// \inst2|hvsync|Add1~17  = CARRY((\inst2|hvsync|HCounterY [8] & !\inst2|hvsync|Add1~15 ))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|hvsync|Add1~15 ),
	.combout(\inst2|hvsync|Add1~16_combout ),
	.cout(\inst2|hvsync|Add1~17 ));
// synopsys translate_off
defparam \inst2|hvsync|Add1~16 .lut_mask = 16'hC30C;
defparam \inst2|hvsync|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y7_N17
dffeas \inst2|hvsync|HCounterY[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[8] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneive_lcell_comb \inst2|hvsync|Equal1~0 (
// Equation(s):
// \inst2|hvsync|Equal1~0_combout  = (!\inst2|hvsync|HCounterY [6] & (!\inst2|hvsync|HCounterY [4] & (!\inst2|hvsync|HCounterY [8] & !\inst2|hvsync|HCounterY [1])))

	.dataa(\inst2|hvsync|HCounterY [6]),
	.datab(\inst2|hvsync|HCounterY [4]),
	.datac(\inst2|hvsync|HCounterY [8]),
	.datad(\inst2|hvsync|HCounterY [1]),
	.cin(gnd),
	.combout(\inst2|hvsync|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Equal1~0 .lut_mask = 16'h0001;
defparam \inst2|hvsync|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneive_lcell_comb \inst2|hvsync|Equal1~1 (
// Equation(s):
// \inst2|hvsync|Equal1~1_combout  = (!\inst2|hvsync|HCounterY [5] & (\inst2|hvsync|HCounterY [0] & (\inst2|hvsync|HCounterY [3] & \inst2|hvsync|HCounterY [2])))

	.dataa(\inst2|hvsync|HCounterY [5]),
	.datab(\inst2|hvsync|HCounterY [0]),
	.datac(\inst2|hvsync|HCounterY [3]),
	.datad(\inst2|hvsync|HCounterY [2]),
	.cin(gnd),
	.combout(\inst2|hvsync|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Equal1~1 .lut_mask = 16'h4000;
defparam \inst2|hvsync|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneive_lcell_comb \inst2|hvsync|Add1~18 (
// Equation(s):
// \inst2|hvsync|Add1~18_combout  = \inst2|hvsync|Add1~17  $ (\inst2|hvsync|HCounterY [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|hvsync|HCounterY [9]),
	.cin(\inst2|hvsync|Add1~17 ),
	.combout(\inst2|hvsync|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Add1~18 .lut_mask = 16'h0FF0;
defparam \inst2|hvsync|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \inst2|hvsync|HCounterY~0 (
// Equation(s):
// \inst2|hvsync|HCounterY~0_combout  = (!\inst2|hvsync|Equal1~2_combout  & \inst2|hvsync|Add1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|hvsync|Equal1~2_combout ),
	.datad(\inst2|hvsync|Add1~18_combout ),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterY~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterY~0 .lut_mask = 16'h0F00;
defparam \inst2|hvsync|HCounterY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N29
dffeas \inst2|hvsync|HCounterY[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterY~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[9] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneive_lcell_comb \inst2|hvsync|Equal1~2 (
// Equation(s):
// \inst2|hvsync|Equal1~2_combout  = (\inst2|hvsync|Equal1~0_combout  & (\inst2|hvsync|Equal1~1_combout  & (!\inst2|hvsync|HCounterY [7] & \inst2|hvsync|HCounterY [9])))

	.dataa(\inst2|hvsync|Equal1~0_combout ),
	.datab(\inst2|hvsync|Equal1~1_combout ),
	.datac(\inst2|hvsync|HCounterY [7]),
	.datad(\inst2|hvsync|HCounterY [9]),
	.cin(gnd),
	.combout(\inst2|hvsync|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|Equal1~2 .lut_mask = 16'h0800;
defparam \inst2|hvsync|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneive_lcell_comb \inst2|hvsync|HCounterY~3 (
// Equation(s):
// \inst2|hvsync|HCounterY~3_combout  = (!\inst2|hvsync|Equal1~2_combout  & \inst2|hvsync|Add1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|hvsync|Equal1~2_combout ),
	.datad(\inst2|hvsync|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst2|hvsync|HCounterY~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|HCounterY~3 .lut_mask = 16'h0F00;
defparam \inst2|hvsync|HCounterY~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \inst2|hvsync|HCounterY[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|HCounterY~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|HCounterY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|HCounterY[3] .is_wysiwyg = "true";
defparam \inst2|hvsync|HCounterY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cycloneive_lcell_comb \inst2|hvsync|vga_VS~1 (
// Equation(s):
// \inst2|hvsync|vga_VS~1_combout  = (\inst2|hvsync|HCounterY [8] & (\inst2|hvsync|HCounterY [7] & (\inst2|hvsync|HCounterY [6] & \inst2|hvsync|HCounterY [5])))

	.dataa(\inst2|hvsync|HCounterY [8]),
	.datab(\inst2|hvsync|HCounterY [7]),
	.datac(\inst2|hvsync|HCounterY [6]),
	.datad(\inst2|hvsync|HCounterY [5]),
	.cin(gnd),
	.combout(\inst2|hvsync|vga_VS~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|vga_VS~1 .lut_mask = 16'h8000;
defparam \inst2|hvsync|vga_VS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
cycloneive_lcell_comb \inst2|hvsync|vga_VS~0 (
// Equation(s):
// \inst2|hvsync|vga_VS~0_combout  = (\inst2|hvsync|HCounterY [9]) # (((\inst2|hvsync|HCounterY [4]) # (\inst2|hvsync|HCounterY [2])) # (!\inst2|hvsync|HCounterY [1]))

	.dataa(\inst2|hvsync|HCounterY [9]),
	.datab(\inst2|hvsync|HCounterY [1]),
	.datac(\inst2|hvsync|HCounterY [4]),
	.datad(\inst2|hvsync|HCounterY [2]),
	.cin(gnd),
	.combout(\inst2|hvsync|vga_VS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|vga_VS~0 .lut_mask = 16'hFFFB;
defparam \inst2|hvsync|vga_VS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneive_lcell_comb \inst2|hvsync|vga_VS~2 (
// Equation(s):
// \inst2|hvsync|vga_VS~2_combout  = (\inst2|hvsync|HCounterY [3] & (\inst2|hvsync|vga_VS~1_combout  & (\inst2|hvsync|HCounterY [0] & !\inst2|hvsync|vga_VS~0_combout )))

	.dataa(\inst2|hvsync|HCounterY [3]),
	.datab(\inst2|hvsync|vga_VS~1_combout ),
	.datac(\inst2|hvsync|HCounterY [0]),
	.datad(\inst2|hvsync|vga_VS~0_combout ),
	.cin(gnd),
	.combout(\inst2|hvsync|vga_VS~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|vga_VS~2 .lut_mask = 16'h0080;
defparam \inst2|hvsync|vga_VS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N9
dffeas \inst2|hvsync|vga_VS (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|vga_VS~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|vga_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|vga_VS .is_wysiwyg = "true";
defparam \inst2|hvsync|vga_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
cycloneive_lcell_comb \inst2|hvsync|vga_HS~0 (
// Equation(s):
// \inst2|hvsync|vga_HS~0_combout  = (\inst2|hvsync|HCounterX [5] & (((!\inst2|hvsync|HCounterX [4]) # (!\inst2|hvsync|HCounterX [6])))) # (!\inst2|hvsync|HCounterX [5] & ((\inst2|hvsync|HCounterX [6]) # ((!\inst2|hvsync|Equal0~0_combout  & 
// \inst2|hvsync|HCounterX [4]))))

	.dataa(\inst2|hvsync|Equal0~0_combout ),
	.datab(\inst2|hvsync|HCounterX [5]),
	.datac(\inst2|hvsync|HCounterX [6]),
	.datad(\inst2|hvsync|HCounterX [4]),
	.cin(gnd),
	.combout(\inst2|hvsync|vga_HS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|vga_HS~0 .lut_mask = 16'h3DFC;
defparam \inst2|hvsync|vga_HS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneive_lcell_comb \inst2|hvsync|vga_HS~1 (
// Equation(s):
// \inst2|hvsync|vga_HS~1_combout  = (\inst2|hvsync|vga_HS~0_combout  & (\inst2|hvsync|HCounterX [9] & (!\inst2|hvsync|HCounterX [8] & \inst2|hvsync|HCounterX [7])))

	.dataa(\inst2|hvsync|vga_HS~0_combout ),
	.datab(\inst2|hvsync|HCounterX [9]),
	.datac(\inst2|hvsync|HCounterX [8]),
	.datad(\inst2|hvsync|HCounterX [7]),
	.cin(gnd),
	.combout(\inst2|hvsync|vga_HS~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|vga_HS~1 .lut_mask = 16'h0800;
defparam \inst2|hvsync|vga_HS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \inst2|hvsync|vga_HS (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|vga_HS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|vga_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|vga_HS .is_wysiwyg = "true";
defparam \inst2|hvsync|vga_HS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \m4_dotclk~input (
	.i(m4_dotclk),
	.ibar(gnd),
	.o(\m4_dotclk~input_o ));
// synopsys translate_off
defparam \m4_dotclk~input .bus_hold = "false";
defparam \m4_dotclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \m4_dotclk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\m4_dotclk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\m4_dotclk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \m4_dotclk~inputclkctrl .clock_type = "global clock";
defparam \m4_dotclk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \m4_vsync~input (
	.i(m4_vsync),
	.ibar(gnd),
	.o(\m4_vsync~input_o ));
// synopsys translate_off
defparam \m4_vsync~input .bus_hold = "false";
defparam \m4_vsync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y19_N19
dffeas \inst10|vsync_r2 (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m4_vsync~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|vsync_r2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|vsync_r2 .is_wysiwyg = "true";
defparam \inst10|vsync_r2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N16
cycloneive_lcell_comb \inst10|vsync_r~feeder (
// Equation(s):
// \inst10|vsync_r~feeder_combout  = \inst10|vsync_r2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|vsync_r2~q ),
	.cin(gnd),
	.combout(\inst10|vsync_r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|vsync_r~feeder .lut_mask = 16'hFF00;
defparam \inst10|vsync_r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N17
dffeas \inst10|vsync_r (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|vsync_r~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|vsync_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|vsync_r .is_wysiwyg = "true";
defparam \inst10|vsync_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneive_lcell_comb \inst10|INCounterX[0]~10 (
// Equation(s):
// \inst10|INCounterX[0]~10_combout  = \inst10|INCounterX [0] $ (VCC)
// \inst10|INCounterX[0]~11  = CARRY(\inst10|INCounterX [0])

	.dataa(gnd),
	.datab(\inst10|INCounterX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|INCounterX[0]~10_combout ),
	.cout(\inst10|INCounterX[0]~11 ));
// synopsys translate_off
defparam \inst10|INCounterX[0]~10 .lut_mask = 16'h33CC;
defparam \inst10|INCounterX[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N8
cycloneive_io_ibuf \m4_hsync~input (
	.i(m4_hsync),
	.ibar(gnd),
	.o(\m4_hsync~input_o ));
// synopsys translate_off
defparam \m4_hsync~input .bus_hold = "false";
defparam \m4_hsync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N0
cycloneive_lcell_comb \inst10|nextline_r[0]~93 (
// Equation(s):
// \inst10|nextline_r[0]~93_combout  = !\inst10|nextline_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|nextline_r [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|nextline_r[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r[0]~93 .lut_mask = 16'h0F0F;
defparam \inst10|nextline_r[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N1
dffeas \inst10|nextline_r[0] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[0]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[0] .is_wysiwyg = "true";
defparam \inst10|nextline_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N2
cycloneive_lcell_comb \inst10|nextline_r[1]~31 (
// Equation(s):
// \inst10|nextline_r[1]~31_combout  = (\inst10|nextline_r [0] & (\inst10|nextline_r [1] $ (VCC))) # (!\inst10|nextline_r [0] & (\inst10|nextline_r [1] & VCC))
// \inst10|nextline_r[1]~32  = CARRY((\inst10|nextline_r [0] & \inst10|nextline_r [1]))

	.dataa(\inst10|nextline_r [0]),
	.datab(\inst10|nextline_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|nextline_r[1]~31_combout ),
	.cout(\inst10|nextline_r[1]~32 ));
// synopsys translate_off
defparam \inst10|nextline_r[1]~31 .lut_mask = 16'h6688;
defparam \inst10|nextline_r[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N3
dffeas \inst10|nextline_r[1] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[1] .is_wysiwyg = "true";
defparam \inst10|nextline_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N4
cycloneive_lcell_comb \inst10|nextline_r[2]~33 (
// Equation(s):
// \inst10|nextline_r[2]~33_combout  = (\inst10|nextline_r [2] & (!\inst10|nextline_r[1]~32 )) # (!\inst10|nextline_r [2] & ((\inst10|nextline_r[1]~32 ) # (GND)))
// \inst10|nextline_r[2]~34  = CARRY((!\inst10|nextline_r[1]~32 ) # (!\inst10|nextline_r [2]))

	.dataa(gnd),
	.datab(\inst10|nextline_r [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[1]~32 ),
	.combout(\inst10|nextline_r[2]~33_combout ),
	.cout(\inst10|nextline_r[2]~34 ));
// synopsys translate_off
defparam \inst10|nextline_r[2]~33 .lut_mask = 16'h3C3F;
defparam \inst10|nextline_r[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N5
dffeas \inst10|nextline_r[2] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[2]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[2] .is_wysiwyg = "true";
defparam \inst10|nextline_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N6
cycloneive_lcell_comb \inst10|nextline_r[3]~35 (
// Equation(s):
// \inst10|nextline_r[3]~35_combout  = (\inst10|nextline_r [3] & (\inst10|nextline_r[2]~34  $ (GND))) # (!\inst10|nextline_r [3] & (!\inst10|nextline_r[2]~34  & VCC))
// \inst10|nextline_r[3]~36  = CARRY((\inst10|nextline_r [3] & !\inst10|nextline_r[2]~34 ))

	.dataa(\inst10|nextline_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[2]~34 ),
	.combout(\inst10|nextline_r[3]~35_combout ),
	.cout(\inst10|nextline_r[3]~36 ));
// synopsys translate_off
defparam \inst10|nextline_r[3]~35 .lut_mask = 16'hA50A;
defparam \inst10|nextline_r[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N7
dffeas \inst10|nextline_r[3] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[3]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[3] .is_wysiwyg = "true";
defparam \inst10|nextline_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N8
cycloneive_lcell_comb \inst10|nextline_r[4]~37 (
// Equation(s):
// \inst10|nextline_r[4]~37_combout  = (\inst10|nextline_r [4] & (!\inst10|nextline_r[3]~36 )) # (!\inst10|nextline_r [4] & ((\inst10|nextline_r[3]~36 ) # (GND)))
// \inst10|nextline_r[4]~38  = CARRY((!\inst10|nextline_r[3]~36 ) # (!\inst10|nextline_r [4]))

	.dataa(gnd),
	.datab(\inst10|nextline_r [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[3]~36 ),
	.combout(\inst10|nextline_r[4]~37_combout ),
	.cout(\inst10|nextline_r[4]~38 ));
// synopsys translate_off
defparam \inst10|nextline_r[4]~37 .lut_mask = 16'h3C3F;
defparam \inst10|nextline_r[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N9
dffeas \inst10|nextline_r[4] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[4]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[4] .is_wysiwyg = "true";
defparam \inst10|nextline_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N10
cycloneive_lcell_comb \inst10|nextline_r[5]~39 (
// Equation(s):
// \inst10|nextline_r[5]~39_combout  = (\inst10|nextline_r [5] & (\inst10|nextline_r[4]~38  $ (GND))) # (!\inst10|nextline_r [5] & (!\inst10|nextline_r[4]~38  & VCC))
// \inst10|nextline_r[5]~40  = CARRY((\inst10|nextline_r [5] & !\inst10|nextline_r[4]~38 ))

	.dataa(\inst10|nextline_r [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[4]~38 ),
	.combout(\inst10|nextline_r[5]~39_combout ),
	.cout(\inst10|nextline_r[5]~40 ));
// synopsys translate_off
defparam \inst10|nextline_r[5]~39 .lut_mask = 16'hA50A;
defparam \inst10|nextline_r[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N11
dffeas \inst10|nextline_r[5] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[5]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[5] .is_wysiwyg = "true";
defparam \inst10|nextline_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N12
cycloneive_lcell_comb \inst10|nextline_r[6]~41 (
// Equation(s):
// \inst10|nextline_r[6]~41_combout  = (\inst10|nextline_r [6] & (!\inst10|nextline_r[5]~40 )) # (!\inst10|nextline_r [6] & ((\inst10|nextline_r[5]~40 ) # (GND)))
// \inst10|nextline_r[6]~42  = CARRY((!\inst10|nextline_r[5]~40 ) # (!\inst10|nextline_r [6]))

	.dataa(\inst10|nextline_r [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[5]~40 ),
	.combout(\inst10|nextline_r[6]~41_combout ),
	.cout(\inst10|nextline_r[6]~42 ));
// synopsys translate_off
defparam \inst10|nextline_r[6]~41 .lut_mask = 16'h5A5F;
defparam \inst10|nextline_r[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N13
dffeas \inst10|nextline_r[6] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[6]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[6] .is_wysiwyg = "true";
defparam \inst10|nextline_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N14
cycloneive_lcell_comb \inst10|nextline_r[7]~43 (
// Equation(s):
// \inst10|nextline_r[7]~43_combout  = (\inst10|nextline_r [7] & (\inst10|nextline_r[6]~42  $ (GND))) # (!\inst10|nextline_r [7] & (!\inst10|nextline_r[6]~42  & VCC))
// \inst10|nextline_r[7]~44  = CARRY((\inst10|nextline_r [7] & !\inst10|nextline_r[6]~42 ))

	.dataa(gnd),
	.datab(\inst10|nextline_r [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[6]~42 ),
	.combout(\inst10|nextline_r[7]~43_combout ),
	.cout(\inst10|nextline_r[7]~44 ));
// synopsys translate_off
defparam \inst10|nextline_r[7]~43 .lut_mask = 16'hC30C;
defparam \inst10|nextline_r[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N15
dffeas \inst10|nextline_r[7] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[7]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[7] .is_wysiwyg = "true";
defparam \inst10|nextline_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N16
cycloneive_lcell_comb \inst10|nextline_r[8]~45 (
// Equation(s):
// \inst10|nextline_r[8]~45_combout  = (\inst10|nextline_r [8] & (!\inst10|nextline_r[7]~44 )) # (!\inst10|nextline_r [8] & ((\inst10|nextline_r[7]~44 ) # (GND)))
// \inst10|nextline_r[8]~46  = CARRY((!\inst10|nextline_r[7]~44 ) # (!\inst10|nextline_r [8]))

	.dataa(gnd),
	.datab(\inst10|nextline_r [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[7]~44 ),
	.combout(\inst10|nextline_r[8]~45_combout ),
	.cout(\inst10|nextline_r[8]~46 ));
// synopsys translate_off
defparam \inst10|nextline_r[8]~45 .lut_mask = 16'h3C3F;
defparam \inst10|nextline_r[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N17
dffeas \inst10|nextline_r[8] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[8]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[8] .is_wysiwyg = "true";
defparam \inst10|nextline_r[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N18
cycloneive_lcell_comb \inst10|nextline_r[9]~47 (
// Equation(s):
// \inst10|nextline_r[9]~47_combout  = (\inst10|nextline_r [9] & (\inst10|nextline_r[8]~46  $ (GND))) # (!\inst10|nextline_r [9] & (!\inst10|nextline_r[8]~46  & VCC))
// \inst10|nextline_r[9]~48  = CARRY((\inst10|nextline_r [9] & !\inst10|nextline_r[8]~46 ))

	.dataa(gnd),
	.datab(\inst10|nextline_r [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[8]~46 ),
	.combout(\inst10|nextline_r[9]~47_combout ),
	.cout(\inst10|nextline_r[9]~48 ));
// synopsys translate_off
defparam \inst10|nextline_r[9]~47 .lut_mask = 16'hC30C;
defparam \inst10|nextline_r[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N19
dffeas \inst10|nextline_r[9] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[9]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[9] .is_wysiwyg = "true";
defparam \inst10|nextline_r[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N20
cycloneive_lcell_comb \inst10|nextline_r[10]~49 (
// Equation(s):
// \inst10|nextline_r[10]~49_combout  = (\inst10|nextline_r [10] & (!\inst10|nextline_r[9]~48 )) # (!\inst10|nextline_r [10] & ((\inst10|nextline_r[9]~48 ) # (GND)))
// \inst10|nextline_r[10]~50  = CARRY((!\inst10|nextline_r[9]~48 ) # (!\inst10|nextline_r [10]))

	.dataa(gnd),
	.datab(\inst10|nextline_r [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[9]~48 ),
	.combout(\inst10|nextline_r[10]~49_combout ),
	.cout(\inst10|nextline_r[10]~50 ));
// synopsys translate_off
defparam \inst10|nextline_r[10]~49 .lut_mask = 16'h3C3F;
defparam \inst10|nextline_r[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N21
dffeas \inst10|nextline_r[10] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[10]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[10] .is_wysiwyg = "true";
defparam \inst10|nextline_r[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N22
cycloneive_lcell_comb \inst10|nextline_r[11]~51 (
// Equation(s):
// \inst10|nextline_r[11]~51_combout  = (\inst10|nextline_r [11] & (\inst10|nextline_r[10]~50  $ (GND))) # (!\inst10|nextline_r [11] & (!\inst10|nextline_r[10]~50  & VCC))
// \inst10|nextline_r[11]~52  = CARRY((\inst10|nextline_r [11] & !\inst10|nextline_r[10]~50 ))

	.dataa(\inst10|nextline_r [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[10]~50 ),
	.combout(\inst10|nextline_r[11]~51_combout ),
	.cout(\inst10|nextline_r[11]~52 ));
// synopsys translate_off
defparam \inst10|nextline_r[11]~51 .lut_mask = 16'hA50A;
defparam \inst10|nextline_r[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N23
dffeas \inst10|nextline_r[11] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[11]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[11] .is_wysiwyg = "true";
defparam \inst10|nextline_r[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N24
cycloneive_lcell_comb \inst10|nextline_r[12]~53 (
// Equation(s):
// \inst10|nextline_r[12]~53_combout  = (\inst10|nextline_r [12] & (!\inst10|nextline_r[11]~52 )) # (!\inst10|nextline_r [12] & ((\inst10|nextline_r[11]~52 ) # (GND)))
// \inst10|nextline_r[12]~54  = CARRY((!\inst10|nextline_r[11]~52 ) # (!\inst10|nextline_r [12]))

	.dataa(gnd),
	.datab(\inst10|nextline_r [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[11]~52 ),
	.combout(\inst10|nextline_r[12]~53_combout ),
	.cout(\inst10|nextline_r[12]~54 ));
// synopsys translate_off
defparam \inst10|nextline_r[12]~53 .lut_mask = 16'h3C3F;
defparam \inst10|nextline_r[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N25
dffeas \inst10|nextline_r[12] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[12]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[12] .is_wysiwyg = "true";
defparam \inst10|nextline_r[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N26
cycloneive_lcell_comb \inst10|nextline_r[13]~55 (
// Equation(s):
// \inst10|nextline_r[13]~55_combout  = (\inst10|nextline_r [13] & (\inst10|nextline_r[12]~54  $ (GND))) # (!\inst10|nextline_r [13] & (!\inst10|nextline_r[12]~54  & VCC))
// \inst10|nextline_r[13]~56  = CARRY((\inst10|nextline_r [13] & !\inst10|nextline_r[12]~54 ))

	.dataa(\inst10|nextline_r [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[12]~54 ),
	.combout(\inst10|nextline_r[13]~55_combout ),
	.cout(\inst10|nextline_r[13]~56 ));
// synopsys translate_off
defparam \inst10|nextline_r[13]~55 .lut_mask = 16'hA50A;
defparam \inst10|nextline_r[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N27
dffeas \inst10|nextline_r[13] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[13]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[13] .is_wysiwyg = "true";
defparam \inst10|nextline_r[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N28
cycloneive_lcell_comb \inst10|nextline_r[14]~57 (
// Equation(s):
// \inst10|nextline_r[14]~57_combout  = (\inst10|nextline_r [14] & (!\inst10|nextline_r[13]~56 )) # (!\inst10|nextline_r [14] & ((\inst10|nextline_r[13]~56 ) # (GND)))
// \inst10|nextline_r[14]~58  = CARRY((!\inst10|nextline_r[13]~56 ) # (!\inst10|nextline_r [14]))

	.dataa(gnd),
	.datab(\inst10|nextline_r [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[13]~56 ),
	.combout(\inst10|nextline_r[14]~57_combout ),
	.cout(\inst10|nextline_r[14]~58 ));
// synopsys translate_off
defparam \inst10|nextline_r[14]~57 .lut_mask = 16'h3C3F;
defparam \inst10|nextline_r[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N29
dffeas \inst10|nextline_r[14] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[14]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[14] .is_wysiwyg = "true";
defparam \inst10|nextline_r[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N30
cycloneive_lcell_comb \inst10|nextline_r[15]~59 (
// Equation(s):
// \inst10|nextline_r[15]~59_combout  = (\inst10|nextline_r [15] & (\inst10|nextline_r[14]~58  $ (GND))) # (!\inst10|nextline_r [15] & (!\inst10|nextline_r[14]~58  & VCC))
// \inst10|nextline_r[15]~60  = CARRY((\inst10|nextline_r [15] & !\inst10|nextline_r[14]~58 ))

	.dataa(\inst10|nextline_r [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[14]~58 ),
	.combout(\inst10|nextline_r[15]~59_combout ),
	.cout(\inst10|nextline_r[15]~60 ));
// synopsys translate_off
defparam \inst10|nextline_r[15]~59 .lut_mask = 16'hA50A;
defparam \inst10|nextline_r[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y22_N31
dffeas \inst10|nextline_r[15] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[15]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[15] .is_wysiwyg = "true";
defparam \inst10|nextline_r[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N0
cycloneive_lcell_comb \inst10|nextline_r[16]~61 (
// Equation(s):
// \inst10|nextline_r[16]~61_combout  = (\inst10|nextline_r [16] & (!\inst10|nextline_r[15]~60 )) # (!\inst10|nextline_r [16] & ((\inst10|nextline_r[15]~60 ) # (GND)))
// \inst10|nextline_r[16]~62  = CARRY((!\inst10|nextline_r[15]~60 ) # (!\inst10|nextline_r [16]))

	.dataa(gnd),
	.datab(\inst10|nextline_r [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[15]~60 ),
	.combout(\inst10|nextline_r[16]~61_combout ),
	.cout(\inst10|nextline_r[16]~62 ));
// synopsys translate_off
defparam \inst10|nextline_r[16]~61 .lut_mask = 16'h3C3F;
defparam \inst10|nextline_r[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N1
dffeas \inst10|nextline_r[16] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[16]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[16] .is_wysiwyg = "true";
defparam \inst10|nextline_r[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N2
cycloneive_lcell_comb \inst10|nextline_r[17]~63 (
// Equation(s):
// \inst10|nextline_r[17]~63_combout  = (\inst10|nextline_r [17] & (\inst10|nextline_r[16]~62  $ (GND))) # (!\inst10|nextline_r [17] & (!\inst10|nextline_r[16]~62  & VCC))
// \inst10|nextline_r[17]~64  = CARRY((\inst10|nextline_r [17] & !\inst10|nextline_r[16]~62 ))

	.dataa(gnd),
	.datab(\inst10|nextline_r [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[16]~62 ),
	.combout(\inst10|nextline_r[17]~63_combout ),
	.cout(\inst10|nextline_r[17]~64 ));
// synopsys translate_off
defparam \inst10|nextline_r[17]~63 .lut_mask = 16'hC30C;
defparam \inst10|nextline_r[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N3
dffeas \inst10|nextline_r[17] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[17]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[17] .is_wysiwyg = "true";
defparam \inst10|nextline_r[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N4
cycloneive_lcell_comb \inst10|nextline_r[18]~65 (
// Equation(s):
// \inst10|nextline_r[18]~65_combout  = (\inst10|nextline_r [18] & (!\inst10|nextline_r[17]~64 )) # (!\inst10|nextline_r [18] & ((\inst10|nextline_r[17]~64 ) # (GND)))
// \inst10|nextline_r[18]~66  = CARRY((!\inst10|nextline_r[17]~64 ) # (!\inst10|nextline_r [18]))

	.dataa(gnd),
	.datab(\inst10|nextline_r [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[17]~64 ),
	.combout(\inst10|nextline_r[18]~65_combout ),
	.cout(\inst10|nextline_r[18]~66 ));
// synopsys translate_off
defparam \inst10|nextline_r[18]~65 .lut_mask = 16'h3C3F;
defparam \inst10|nextline_r[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N5
dffeas \inst10|nextline_r[18] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[18]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[18] .is_wysiwyg = "true";
defparam \inst10|nextline_r[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N6
cycloneive_lcell_comb \inst10|nextline_r[19]~67 (
// Equation(s):
// \inst10|nextline_r[19]~67_combout  = (\inst10|nextline_r [19] & (\inst10|nextline_r[18]~66  $ (GND))) # (!\inst10|nextline_r [19] & (!\inst10|nextline_r[18]~66  & VCC))
// \inst10|nextline_r[19]~68  = CARRY((\inst10|nextline_r [19] & !\inst10|nextline_r[18]~66 ))

	.dataa(\inst10|nextline_r [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[18]~66 ),
	.combout(\inst10|nextline_r[19]~67_combout ),
	.cout(\inst10|nextline_r[19]~68 ));
// synopsys translate_off
defparam \inst10|nextline_r[19]~67 .lut_mask = 16'hA50A;
defparam \inst10|nextline_r[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N7
dffeas \inst10|nextline_r[19] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[19]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[19] .is_wysiwyg = "true";
defparam \inst10|nextline_r[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N8
cycloneive_lcell_comb \inst10|nextline_r[20]~69 (
// Equation(s):
// \inst10|nextline_r[20]~69_combout  = (\inst10|nextline_r [20] & (!\inst10|nextline_r[19]~68 )) # (!\inst10|nextline_r [20] & ((\inst10|nextline_r[19]~68 ) # (GND)))
// \inst10|nextline_r[20]~70  = CARRY((!\inst10|nextline_r[19]~68 ) # (!\inst10|nextline_r [20]))

	.dataa(gnd),
	.datab(\inst10|nextline_r [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[19]~68 ),
	.combout(\inst10|nextline_r[20]~69_combout ),
	.cout(\inst10|nextline_r[20]~70 ));
// synopsys translate_off
defparam \inst10|nextline_r[20]~69 .lut_mask = 16'h3C3F;
defparam \inst10|nextline_r[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N9
dffeas \inst10|nextline_r[20] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[20]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[20] .is_wysiwyg = "true";
defparam \inst10|nextline_r[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N10
cycloneive_lcell_comb \inst10|nextline_r[21]~71 (
// Equation(s):
// \inst10|nextline_r[21]~71_combout  = (\inst10|nextline_r [21] & (\inst10|nextline_r[20]~70  $ (GND))) # (!\inst10|nextline_r [21] & (!\inst10|nextline_r[20]~70  & VCC))
// \inst10|nextline_r[21]~72  = CARRY((\inst10|nextline_r [21] & !\inst10|nextline_r[20]~70 ))

	.dataa(\inst10|nextline_r [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[20]~70 ),
	.combout(\inst10|nextline_r[21]~71_combout ),
	.cout(\inst10|nextline_r[21]~72 ));
// synopsys translate_off
defparam \inst10|nextline_r[21]~71 .lut_mask = 16'hA50A;
defparam \inst10|nextline_r[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N11
dffeas \inst10|nextline_r[21] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[21]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[21] .is_wysiwyg = "true";
defparam \inst10|nextline_r[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N0
cycloneive_lcell_comb \inst10|nextline_r2[21]~feeder (
// Equation(s):
// \inst10|nextline_r2[21]~feeder_combout  = \inst10|nextline_r [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [21]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[21]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N1
dffeas \inst10|nextline_r2[21] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[21] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N2
cycloneive_lcell_comb \inst10|oldlinectr[21]~feeder (
// Equation(s):
// \inst10|oldlinectr[21]~feeder_combout  = \inst10|nextline_r2 [21]

	.dataa(gnd),
	.datab(\inst10|nextline_r2 [21]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|oldlinectr[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[21]~feeder .lut_mask = 16'hCCCC;
defparam \inst10|oldlinectr[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \m4_video~input (
	.i(m4_video),
	.ibar(gnd),
	.o(\m4_video~input_o ));
// synopsys translate_off
defparam \m4_video~input .bus_hold = "false";
defparam \m4_video~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N14
cycloneive_lcell_comb \inst10|oldlinectr[31]~2 (
// Equation(s):
// \inst10|oldlinectr[31]~2_combout  = (!\m4_video~input_o  & (!\inst10|state_reg.MEMCLEAR~q  & (\inst10|vsync_r~q  & !\inst10|Equal0~20_combout )))

	.dataa(\m4_video~input_o ),
	.datab(\inst10|state_reg.MEMCLEAR~q ),
	.datac(\inst10|vsync_r~q ),
	.datad(\inst10|Equal0~20_combout ),
	.cin(gnd),
	.combout(\inst10|oldlinectr[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[31]~2 .lut_mask = 16'h0010;
defparam \inst10|oldlinectr[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N3
dffeas \inst10|oldlinectr[21] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[21] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N6
cycloneive_lcell_comb \inst10|nextline_r2[20]~feeder (
// Equation(s):
// \inst10|nextline_r2[20]~feeder_combout  = \inst10|nextline_r [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|nextline_r [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|nextline_r2[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[20]~feeder .lut_mask = 16'hF0F0;
defparam \inst10|nextline_r2[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N7
dffeas \inst10|nextline_r2[20] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[20] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N31
dffeas \inst10|oldlinectr[20] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[20] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N30
cycloneive_lcell_comb \inst10|Equal0~12 (
// Equation(s):
// \inst10|Equal0~12_combout  = (\inst10|oldlinectr [21] & (\inst10|nextline_r2 [21] & (\inst10|oldlinectr [20] $ (!\inst10|nextline_r2 [20])))) # (!\inst10|oldlinectr [21] & (!\inst10|nextline_r2 [21] & (\inst10|oldlinectr [20] $ (!\inst10|nextline_r2 
// [20]))))

	.dataa(\inst10|oldlinectr [21]),
	.datab(\inst10|nextline_r2 [21]),
	.datac(\inst10|oldlinectr [20]),
	.datad(\inst10|nextline_r2 [20]),
	.cin(gnd),
	.combout(\inst10|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~12 .lut_mask = 16'h9009;
defparam \inst10|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N18
cycloneive_lcell_comb \inst10|nextline_r2[17]~feeder (
// Equation(s):
// \inst10|nextline_r2[17]~feeder_combout  = \inst10|nextline_r [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [17]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[17]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N19
dffeas \inst10|nextline_r2[17] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[17] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N22
cycloneive_lcell_comb \inst10|oldlinectr[17]~feeder (
// Equation(s):
// \inst10|oldlinectr[17]~feeder_combout  = \inst10|nextline_r2 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|nextline_r2 [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|oldlinectr[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[17]~feeder .lut_mask = 16'hF0F0;
defparam \inst10|oldlinectr[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N23
dffeas \inst10|oldlinectr[17] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[17] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N12
cycloneive_lcell_comb \inst10|nextline_r2[16]~feeder (
// Equation(s):
// \inst10|nextline_r2[16]~feeder_combout  = \inst10|nextline_r [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [16]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[16]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N13
dffeas \inst10|nextline_r2[16] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[16] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N29
dffeas \inst10|oldlinectr[16] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[16] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N28
cycloneive_lcell_comb \inst10|Equal0~10 (
// Equation(s):
// \inst10|Equal0~10_combout  = (\inst10|oldlinectr [17] & (\inst10|nextline_r2 [17] & (\inst10|oldlinectr [16] $ (!\inst10|nextline_r2 [16])))) # (!\inst10|oldlinectr [17] & (!\inst10|nextline_r2 [17] & (\inst10|oldlinectr [16] $ (!\inst10|nextline_r2 
// [16]))))

	.dataa(\inst10|oldlinectr [17]),
	.datab(\inst10|nextline_r2 [17]),
	.datac(\inst10|oldlinectr [16]),
	.datad(\inst10|nextline_r2 [16]),
	.cin(gnd),
	.combout(\inst10|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~10 .lut_mask = 16'h9009;
defparam \inst10|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N14
cycloneive_lcell_comb \inst10|nextline_r2[19]~feeder (
// Equation(s):
// \inst10|nextline_r2[19]~feeder_combout  = \inst10|nextline_r [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [19]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[19]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N15
dffeas \inst10|nextline_r2[19] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[19] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N20
cycloneive_lcell_comb \inst10|oldlinectr[19]~feeder (
// Equation(s):
// \inst10|oldlinectr[19]~feeder_combout  = \inst10|nextline_r2 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r2 [19]),
	.cin(gnd),
	.combout(\inst10|oldlinectr[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[19]~feeder .lut_mask = 16'hFF00;
defparam \inst10|oldlinectr[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N21
dffeas \inst10|oldlinectr[19] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[19] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N10
cycloneive_lcell_comb \inst10|nextline_r2[18]~feeder (
// Equation(s):
// \inst10|nextline_r2[18]~feeder_combout  = \inst10|nextline_r [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|nextline_r [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|nextline_r2[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[18]~feeder .lut_mask = 16'hF0F0;
defparam \inst10|nextline_r2[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N11
dffeas \inst10|nextline_r2[18] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[18] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N27
dffeas \inst10|oldlinectr[18] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[18] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N26
cycloneive_lcell_comb \inst10|Equal0~11 (
// Equation(s):
// \inst10|Equal0~11_combout  = (\inst10|oldlinectr [19] & (\inst10|nextline_r2 [19] & (\inst10|oldlinectr [18] $ (!\inst10|nextline_r2 [18])))) # (!\inst10|oldlinectr [19] & (!\inst10|nextline_r2 [19] & (\inst10|oldlinectr [18] $ (!\inst10|nextline_r2 
// [18]))))

	.dataa(\inst10|oldlinectr [19]),
	.datab(\inst10|nextline_r2 [19]),
	.datac(\inst10|oldlinectr [18]),
	.datad(\inst10|nextline_r2 [18]),
	.cin(gnd),
	.combout(\inst10|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~11 .lut_mask = 16'h9009;
defparam \inst10|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N12
cycloneive_lcell_comb \inst10|nextline_r[22]~73 (
// Equation(s):
// \inst10|nextline_r[22]~73_combout  = (\inst10|nextline_r [22] & (!\inst10|nextline_r[21]~72 )) # (!\inst10|nextline_r [22] & ((\inst10|nextline_r[21]~72 ) # (GND)))
// \inst10|nextline_r[22]~74  = CARRY((!\inst10|nextline_r[21]~72 ) # (!\inst10|nextline_r [22]))

	.dataa(\inst10|nextline_r [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[21]~72 ),
	.combout(\inst10|nextline_r[22]~73_combout ),
	.cout(\inst10|nextline_r[22]~74 ));
// synopsys translate_off
defparam \inst10|nextline_r[22]~73 .lut_mask = 16'h5A5F;
defparam \inst10|nextline_r[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N13
dffeas \inst10|nextline_r[22] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[22]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[22] .is_wysiwyg = "true";
defparam \inst10|nextline_r[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N14
cycloneive_lcell_comb \inst10|nextline_r[23]~75 (
// Equation(s):
// \inst10|nextline_r[23]~75_combout  = (\inst10|nextline_r [23] & (\inst10|nextline_r[22]~74  $ (GND))) # (!\inst10|nextline_r [23] & (!\inst10|nextline_r[22]~74  & VCC))
// \inst10|nextline_r[23]~76  = CARRY((\inst10|nextline_r [23] & !\inst10|nextline_r[22]~74 ))

	.dataa(gnd),
	.datab(\inst10|nextline_r [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[22]~74 ),
	.combout(\inst10|nextline_r[23]~75_combout ),
	.cout(\inst10|nextline_r[23]~76 ));
// synopsys translate_off
defparam \inst10|nextline_r[23]~75 .lut_mask = 16'hC30C;
defparam \inst10|nextline_r[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N15
dffeas \inst10|nextline_r[23] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[23]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[23] .is_wysiwyg = "true";
defparam \inst10|nextline_r[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N8
cycloneive_lcell_comb \inst10|nextline_r2[23]~feeder (
// Equation(s):
// \inst10|nextline_r2[23]~feeder_combout  = \inst10|nextline_r [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|nextline_r [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|nextline_r2[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[23]~feeder .lut_mask = 16'hF0F0;
defparam \inst10|nextline_r2[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N9
dffeas \inst10|nextline_r2[23] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[23] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N24
cycloneive_lcell_comb \inst10|oldlinectr[23]~feeder (
// Equation(s):
// \inst10|oldlinectr[23]~feeder_combout  = \inst10|nextline_r2 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r2 [23]),
	.cin(gnd),
	.combout(\inst10|oldlinectr[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[23]~feeder .lut_mask = 16'hFF00;
defparam \inst10|oldlinectr[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N25
dffeas \inst10|oldlinectr[23] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[23] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N20
cycloneive_lcell_comb \inst10|nextline_r2[22]~feeder (
// Equation(s):
// \inst10|nextline_r2[22]~feeder_combout  = \inst10|nextline_r [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [22]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[22]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N21
dffeas \inst10|nextline_r2[22] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[22] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N17
dffeas \inst10|oldlinectr[22] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[22] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N16
cycloneive_lcell_comb \inst10|Equal0~13 (
// Equation(s):
// \inst10|Equal0~13_combout  = (\inst10|oldlinectr [23] & (\inst10|nextline_r2 [23] & (\inst10|oldlinectr [22] $ (!\inst10|nextline_r2 [22])))) # (!\inst10|oldlinectr [23] & (!\inst10|nextline_r2 [23] & (\inst10|oldlinectr [22] $ (!\inst10|nextline_r2 
// [22]))))

	.dataa(\inst10|oldlinectr [23]),
	.datab(\inst10|nextline_r2 [23]),
	.datac(\inst10|oldlinectr [22]),
	.datad(\inst10|nextline_r2 [22]),
	.cin(gnd),
	.combout(\inst10|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~13 .lut_mask = 16'h9009;
defparam \inst10|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N4
cycloneive_lcell_comb \inst10|Equal0~14 (
// Equation(s):
// \inst10|Equal0~14_combout  = (\inst10|Equal0~12_combout  & (\inst10|Equal0~10_combout  & (\inst10|Equal0~11_combout  & \inst10|Equal0~13_combout )))

	.dataa(\inst10|Equal0~12_combout ),
	.datab(\inst10|Equal0~10_combout ),
	.datac(\inst10|Equal0~11_combout ),
	.datad(\inst10|Equal0~13_combout ),
	.cin(gnd),
	.combout(\inst10|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~14 .lut_mask = 16'h8000;
defparam \inst10|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N22
cycloneive_lcell_comb \inst10|nextline_r2[0]~feeder (
// Equation(s):
// \inst10|nextline_r2[0]~feeder_combout  = \inst10|nextline_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|nextline_r [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|nextline_r2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst10|nextline_r2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N23
dffeas \inst10|nextline_r2[0] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[0] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N2
cycloneive_lcell_comb \inst10|nextline_r2[1]~feeder (
// Equation(s):
// \inst10|nextline_r2[1]~feeder_combout  = \inst10|nextline_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [1]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[1]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N3
dffeas \inst10|nextline_r2[1] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[1] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N24
cycloneive_lcell_comb \inst10|oldlinectr[1]~feeder (
// Equation(s):
// \inst10|oldlinectr[1]~feeder_combout  = \inst10|nextline_r2 [1]

	.dataa(gnd),
	.datab(\inst10|nextline_r2 [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|oldlinectr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[1]~feeder .lut_mask = 16'hCCCC;
defparam \inst10|oldlinectr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N25
dffeas \inst10|oldlinectr[1] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[1] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y22_N17
dffeas \inst10|oldlinectr[0] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[0] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N16
cycloneive_lcell_comb \inst10|Equal0~0 (
// Equation(s):
// \inst10|Equal0~0_combout  = (\inst10|nextline_r2 [0] & (\inst10|oldlinectr [0] & (\inst10|oldlinectr [1] $ (!\inst10|nextline_r2 [1])))) # (!\inst10|nextline_r2 [0] & (!\inst10|oldlinectr [0] & (\inst10|oldlinectr [1] $ (!\inst10|nextline_r2 [1]))))

	.dataa(\inst10|nextline_r2 [0]),
	.datab(\inst10|oldlinectr [1]),
	.datac(\inst10|oldlinectr [0]),
	.datad(\inst10|nextline_r2 [1]),
	.cin(gnd),
	.combout(\inst10|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~0 .lut_mask = 16'h8421;
defparam \inst10|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N10
cycloneive_lcell_comb \inst10|nextline_r2[3]~feeder (
// Equation(s):
// \inst10|nextline_r2[3]~feeder_combout  = \inst10|nextline_r [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [3]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[3]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N11
dffeas \inst10|nextline_r2[3] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[3] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N28
cycloneive_lcell_comb \inst10|oldlinectr[3]~feeder (
// Equation(s):
// \inst10|oldlinectr[3]~feeder_combout  = \inst10|nextline_r2 [3]

	.dataa(gnd),
	.datab(\inst10|nextline_r2 [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|oldlinectr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[3]~feeder .lut_mask = 16'hCCCC;
defparam \inst10|oldlinectr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N29
dffeas \inst10|oldlinectr[3] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[3] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N4
cycloneive_lcell_comb \inst10|nextline_r2[2]~feeder (
// Equation(s):
// \inst10|nextline_r2[2]~feeder_combout  = \inst10|nextline_r [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [2]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[2]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N5
dffeas \inst10|nextline_r2[2] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[2] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y22_N25
dffeas \inst10|oldlinectr[2] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[2] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N24
cycloneive_lcell_comb \inst10|Equal0~1 (
// Equation(s):
// \inst10|Equal0~1_combout  = (\inst10|oldlinectr [3] & (\inst10|nextline_r2 [3] & (\inst10|nextline_r2 [2] $ (!\inst10|oldlinectr [2])))) # (!\inst10|oldlinectr [3] & (!\inst10|nextline_r2 [3] & (\inst10|nextline_r2 [2] $ (!\inst10|oldlinectr [2]))))

	.dataa(\inst10|oldlinectr [3]),
	.datab(\inst10|nextline_r2 [2]),
	.datac(\inst10|oldlinectr [2]),
	.datad(\inst10|nextline_r2 [3]),
	.cin(gnd),
	.combout(\inst10|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~1 .lut_mask = 16'h8241;
defparam \inst10|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N20
cycloneive_lcell_comb \inst10|nextline_r2[7]~feeder (
// Equation(s):
// \inst10|nextline_r2[7]~feeder_combout  = \inst10|nextline_r [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|nextline_r [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|nextline_r2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[7]~feeder .lut_mask = 16'hF0F0;
defparam \inst10|nextline_r2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N21
dffeas \inst10|nextline_r2[7] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[7] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N8
cycloneive_lcell_comb \inst10|oldlinectr[7]~feeder (
// Equation(s):
// \inst10|oldlinectr[7]~feeder_combout  = \inst10|nextline_r2 [7]

	.dataa(gnd),
	.datab(\inst10|nextline_r2 [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|oldlinectr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[7]~feeder .lut_mask = 16'hCCCC;
defparam \inst10|oldlinectr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N9
dffeas \inst10|oldlinectr[7] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[7] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N14
cycloneive_lcell_comb \inst10|nextline_r2[6]~feeder (
// Equation(s):
// \inst10|nextline_r2[6]~feeder_combout  = \inst10|nextline_r [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|nextline_r [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|nextline_r2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[6]~feeder .lut_mask = 16'hF0F0;
defparam \inst10|nextline_r2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N15
dffeas \inst10|nextline_r2[6] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[6] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y22_N27
dffeas \inst10|oldlinectr[6] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[6] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N26
cycloneive_lcell_comb \inst10|Equal0~3 (
// Equation(s):
// \inst10|Equal0~3_combout  = (\inst10|oldlinectr [7] & (\inst10|nextline_r2 [7] & (\inst10|nextline_r2 [6] $ (!\inst10|oldlinectr [6])))) # (!\inst10|oldlinectr [7] & (!\inst10|nextline_r2 [7] & (\inst10|nextline_r2 [6] $ (!\inst10|oldlinectr [6]))))

	.dataa(\inst10|oldlinectr [7]),
	.datab(\inst10|nextline_r2 [6]),
	.datac(\inst10|oldlinectr [6]),
	.datad(\inst10|nextline_r2 [7]),
	.cin(gnd),
	.combout(\inst10|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~3 .lut_mask = 16'h8241;
defparam \inst10|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N18
cycloneive_lcell_comb \inst10|nextline_r2[4]~feeder (
// Equation(s):
// \inst10|nextline_r2[4]~feeder_combout  = \inst10|nextline_r [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|nextline_r [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|nextline_r2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst10|nextline_r2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N19
dffeas \inst10|nextline_r2[4] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[4] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N30
cycloneive_lcell_comb \inst10|oldlinectr[4]~feeder (
// Equation(s):
// \inst10|oldlinectr[4]~feeder_combout  = \inst10|nextline_r2 [4]

	.dataa(\inst10|nextline_r2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|oldlinectr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[4]~feeder .lut_mask = 16'hAAAA;
defparam \inst10|oldlinectr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N31
dffeas \inst10|oldlinectr[4] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[4] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N8
cycloneive_lcell_comb \inst10|nextline_r2[5]~feeder (
// Equation(s):
// \inst10|nextline_r2[5]~feeder_combout  = \inst10|nextline_r [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [5]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[5]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N9
dffeas \inst10|nextline_r2[5] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[5] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y22_N7
dffeas \inst10|oldlinectr[5] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[5] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N6
cycloneive_lcell_comb \inst10|Equal0~2 (
// Equation(s):
// \inst10|Equal0~2_combout  = (\inst10|oldlinectr [4] & (\inst10|nextline_r2 [4] & (\inst10|nextline_r2 [5] $ (!\inst10|oldlinectr [5])))) # (!\inst10|oldlinectr [4] & (!\inst10|nextline_r2 [4] & (\inst10|nextline_r2 [5] $ (!\inst10|oldlinectr [5]))))

	.dataa(\inst10|oldlinectr [4]),
	.datab(\inst10|nextline_r2 [5]),
	.datac(\inst10|oldlinectr [5]),
	.datad(\inst10|nextline_r2 [4]),
	.cin(gnd),
	.combout(\inst10|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~2 .lut_mask = 16'h8241;
defparam \inst10|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N12
cycloneive_lcell_comb \inst10|Equal0~4 (
// Equation(s):
// \inst10|Equal0~4_combout  = (\inst10|Equal0~0_combout  & (\inst10|Equal0~1_combout  & (\inst10|Equal0~3_combout  & \inst10|Equal0~2_combout )))

	.dataa(\inst10|Equal0~0_combout ),
	.datab(\inst10|Equal0~1_combout ),
	.datac(\inst10|Equal0~3_combout ),
	.datad(\inst10|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst10|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~4 .lut_mask = 16'h8000;
defparam \inst10|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N16
cycloneive_lcell_comb \inst10|nextline_r[24]~77 (
// Equation(s):
// \inst10|nextline_r[24]~77_combout  = (\inst10|nextline_r [24] & (!\inst10|nextline_r[23]~76 )) # (!\inst10|nextline_r [24] & ((\inst10|nextline_r[23]~76 ) # (GND)))
// \inst10|nextline_r[24]~78  = CARRY((!\inst10|nextline_r[23]~76 ) # (!\inst10|nextline_r [24]))

	.dataa(gnd),
	.datab(\inst10|nextline_r [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[23]~76 ),
	.combout(\inst10|nextline_r[24]~77_combout ),
	.cout(\inst10|nextline_r[24]~78 ));
// synopsys translate_off
defparam \inst10|nextline_r[24]~77 .lut_mask = 16'h3C3F;
defparam \inst10|nextline_r[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N17
dffeas \inst10|nextline_r[24] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[24]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[24] .is_wysiwyg = "true";
defparam \inst10|nextline_r[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N18
cycloneive_lcell_comb \inst10|nextline_r[25]~79 (
// Equation(s):
// \inst10|nextline_r[25]~79_combout  = (\inst10|nextline_r [25] & (\inst10|nextline_r[24]~78  $ (GND))) # (!\inst10|nextline_r [25] & (!\inst10|nextline_r[24]~78  & VCC))
// \inst10|nextline_r[25]~80  = CARRY((\inst10|nextline_r [25] & !\inst10|nextline_r[24]~78 ))

	.dataa(gnd),
	.datab(\inst10|nextline_r [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[24]~78 ),
	.combout(\inst10|nextline_r[25]~79_combout ),
	.cout(\inst10|nextline_r[25]~80 ));
// synopsys translate_off
defparam \inst10|nextline_r[25]~79 .lut_mask = 16'hC30C;
defparam \inst10|nextline_r[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N19
dffeas \inst10|nextline_r[25] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[25]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[25] .is_wysiwyg = "true";
defparam \inst10|nextline_r[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N20
cycloneive_lcell_comb \inst10|nextline_r[26]~81 (
// Equation(s):
// \inst10|nextline_r[26]~81_combout  = (\inst10|nextline_r [26] & (!\inst10|nextline_r[25]~80 )) # (!\inst10|nextline_r [26] & ((\inst10|nextline_r[25]~80 ) # (GND)))
// \inst10|nextline_r[26]~82  = CARRY((!\inst10|nextline_r[25]~80 ) # (!\inst10|nextline_r [26]))

	.dataa(gnd),
	.datab(\inst10|nextline_r [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[25]~80 ),
	.combout(\inst10|nextline_r[26]~81_combout ),
	.cout(\inst10|nextline_r[26]~82 ));
// synopsys translate_off
defparam \inst10|nextline_r[26]~81 .lut_mask = 16'h3C3F;
defparam \inst10|nextline_r[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N21
dffeas \inst10|nextline_r[26] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[26]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[26] .is_wysiwyg = "true";
defparam \inst10|nextline_r[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N22
cycloneive_lcell_comb \inst10|nextline_r[27]~83 (
// Equation(s):
// \inst10|nextline_r[27]~83_combout  = (\inst10|nextline_r [27] & (\inst10|nextline_r[26]~82  $ (GND))) # (!\inst10|nextline_r [27] & (!\inst10|nextline_r[26]~82  & VCC))
// \inst10|nextline_r[27]~84  = CARRY((\inst10|nextline_r [27] & !\inst10|nextline_r[26]~82 ))

	.dataa(\inst10|nextline_r [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[26]~82 ),
	.combout(\inst10|nextline_r[27]~83_combout ),
	.cout(\inst10|nextline_r[27]~84 ));
// synopsys translate_off
defparam \inst10|nextline_r[27]~83 .lut_mask = 16'hA50A;
defparam \inst10|nextline_r[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N23
dffeas \inst10|nextline_r[27] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[27]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[27] .is_wysiwyg = "true";
defparam \inst10|nextline_r[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N24
cycloneive_lcell_comb \inst10|nextline_r[28]~85 (
// Equation(s):
// \inst10|nextline_r[28]~85_combout  = (\inst10|nextline_r [28] & (!\inst10|nextline_r[27]~84 )) # (!\inst10|nextline_r [28] & ((\inst10|nextline_r[27]~84 ) # (GND)))
// \inst10|nextline_r[28]~86  = CARRY((!\inst10|nextline_r[27]~84 ) # (!\inst10|nextline_r [28]))

	.dataa(gnd),
	.datab(\inst10|nextline_r [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[27]~84 ),
	.combout(\inst10|nextline_r[28]~85_combout ),
	.cout(\inst10|nextline_r[28]~86 ));
// synopsys translate_off
defparam \inst10|nextline_r[28]~85 .lut_mask = 16'h3C3F;
defparam \inst10|nextline_r[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N25
dffeas \inst10|nextline_r[28] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[28]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[28] .is_wysiwyg = "true";
defparam \inst10|nextline_r[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N26
cycloneive_lcell_comb \inst10|nextline_r[29]~87 (
// Equation(s):
// \inst10|nextline_r[29]~87_combout  = (\inst10|nextline_r [29] & (\inst10|nextline_r[28]~86  $ (GND))) # (!\inst10|nextline_r [29] & (!\inst10|nextline_r[28]~86  & VCC))
// \inst10|nextline_r[29]~88  = CARRY((\inst10|nextline_r [29] & !\inst10|nextline_r[28]~86 ))

	.dataa(\inst10|nextline_r [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[28]~86 ),
	.combout(\inst10|nextline_r[29]~87_combout ),
	.cout(\inst10|nextline_r[29]~88 ));
// synopsys translate_off
defparam \inst10|nextline_r[29]~87 .lut_mask = 16'hA50A;
defparam \inst10|nextline_r[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N27
dffeas \inst10|nextline_r[29] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[29]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[29] .is_wysiwyg = "true";
defparam \inst10|nextline_r[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N28
cycloneive_lcell_comb \inst10|nextline_r[30]~89 (
// Equation(s):
// \inst10|nextline_r[30]~89_combout  = (\inst10|nextline_r [30] & (!\inst10|nextline_r[29]~88 )) # (!\inst10|nextline_r [30] & ((\inst10|nextline_r[29]~88 ) # (GND)))
// \inst10|nextline_r[30]~90  = CARRY((!\inst10|nextline_r[29]~88 ) # (!\inst10|nextline_r [30]))

	.dataa(gnd),
	.datab(\inst10|nextline_r [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|nextline_r[29]~88 ),
	.combout(\inst10|nextline_r[30]~89_combout ),
	.cout(\inst10|nextline_r[30]~90 ));
// synopsys translate_off
defparam \inst10|nextline_r[30]~89 .lut_mask = 16'h3C3F;
defparam \inst10|nextline_r[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N29
dffeas \inst10|nextline_r[30] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[30]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[30] .is_wysiwyg = "true";
defparam \inst10|nextline_r[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N30
cycloneive_lcell_comb \inst10|nextline_r[31]~91 (
// Equation(s):
// \inst10|nextline_r[31]~91_combout  = \inst10|nextline_r [31] $ (!\inst10|nextline_r[30]~90 )

	.dataa(\inst10|nextline_r [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst10|nextline_r[30]~90 ),
	.combout(\inst10|nextline_r[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r[31]~91 .lut_mask = 16'hA5A5;
defparam \inst10|nextline_r[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y21_N31
dffeas \inst10|nextline_r[31] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r[31]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r[31] .is_wysiwyg = "true";
defparam \inst10|nextline_r[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N22
cycloneive_lcell_comb \inst10|nextline_r2[31]~feeder (
// Equation(s):
// \inst10|nextline_r2[31]~feeder_combout  = \inst10|nextline_r [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [31]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[31]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N23
dffeas \inst10|nextline_r2[31] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[31] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N22
cycloneive_lcell_comb \inst10|oldlinectr[31]~feeder (
// Equation(s):
// \inst10|oldlinectr[31]~feeder_combout  = \inst10|nextline_r2 [31]

	.dataa(gnd),
	.datab(\inst10|nextline_r2 [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|oldlinectr[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[31]~feeder .lut_mask = 16'hCCCC;
defparam \inst10|oldlinectr[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N23
dffeas \inst10|oldlinectr[31] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[31] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N6
cycloneive_lcell_comb \inst10|nextline_r2[30]~feeder (
// Equation(s):
// \inst10|nextline_r2[30]~feeder_combout  = \inst10|nextline_r [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [30]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[30]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N7
dffeas \inst10|nextline_r2[30] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[30] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y22_N13
dffeas \inst10|oldlinectr[30] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[30] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N12
cycloneive_lcell_comb \inst10|Equal0~18 (
// Equation(s):
// \inst10|Equal0~18_combout  = (\inst10|oldlinectr [31] & (\inst10|nextline_r2 [31] & (\inst10|nextline_r2 [30] $ (!\inst10|oldlinectr [30])))) # (!\inst10|oldlinectr [31] & (!\inst10|nextline_r2 [31] & (\inst10|nextline_r2 [30] $ (!\inst10|oldlinectr 
// [30]))))

	.dataa(\inst10|oldlinectr [31]),
	.datab(\inst10|nextline_r2 [30]),
	.datac(\inst10|oldlinectr [30]),
	.datad(\inst10|nextline_r2 [31]),
	.cin(gnd),
	.combout(\inst10|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~18 .lut_mask = 16'h8241;
defparam \inst10|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N30
cycloneive_lcell_comb \inst10|nextline_r2[24]~feeder (
// Equation(s):
// \inst10|nextline_r2[24]~feeder_combout  = \inst10|nextline_r [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [24]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[24]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N31
dffeas \inst10|nextline_r2[24] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[24] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N0
cycloneive_lcell_comb \inst10|nextline_r2[25]~feeder (
// Equation(s):
// \inst10|nextline_r2[25]~feeder_combout  = \inst10|nextline_r [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [25]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[25]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N1
dffeas \inst10|nextline_r2[25] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[25] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y22_N5
dffeas \inst10|oldlinectr[24] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[24] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N10
cycloneive_lcell_comb \inst10|oldlinectr[25]~feeder (
// Equation(s):
// \inst10|oldlinectr[25]~feeder_combout  = \inst10|nextline_r2 [25]

	.dataa(gnd),
	.datab(\inst10|nextline_r2 [25]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|oldlinectr[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[25]~feeder .lut_mask = 16'hCCCC;
defparam \inst10|oldlinectr[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N11
dffeas \inst10|oldlinectr[25] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[25] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N4
cycloneive_lcell_comb \inst10|Equal0~15 (
// Equation(s):
// \inst10|Equal0~15_combout  = (\inst10|nextline_r2 [24] & (\inst10|oldlinectr [24] & (\inst10|nextline_r2 [25] $ (!\inst10|oldlinectr [25])))) # (!\inst10|nextline_r2 [24] & (!\inst10|oldlinectr [24] & (\inst10|nextline_r2 [25] $ (!\inst10|oldlinectr 
// [25]))))

	.dataa(\inst10|nextline_r2 [24]),
	.datab(\inst10|nextline_r2 [25]),
	.datac(\inst10|oldlinectr [24]),
	.datad(\inst10|oldlinectr [25]),
	.cin(gnd),
	.combout(\inst10|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~15 .lut_mask = 16'h8421;
defparam \inst10|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N26
cycloneive_lcell_comb \inst10|nextline_r2[28]~feeder (
// Equation(s):
// \inst10|nextline_r2[28]~feeder_combout  = \inst10|nextline_r [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [28]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[28]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N27
dffeas \inst10|nextline_r2[28] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[28] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N10
cycloneive_lcell_comb \inst10|nextline_r2[29]~feeder (
// Equation(s):
// \inst10|nextline_r2[29]~feeder_combout  = \inst10|nextline_r [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [29]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[29]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N11
dffeas \inst10|nextline_r2[29] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[29] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N0
cycloneive_lcell_comb \inst10|oldlinectr[29]~feeder (
// Equation(s):
// \inst10|oldlinectr[29]~feeder_combout  = \inst10|nextline_r2 [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r2 [29]),
	.cin(gnd),
	.combout(\inst10|oldlinectr[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[29]~feeder .lut_mask = 16'hFF00;
defparam \inst10|oldlinectr[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N1
dffeas \inst10|oldlinectr[29] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[29] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y22_N5
dffeas \inst10|oldlinectr[28] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[28] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N4
cycloneive_lcell_comb \inst10|Equal0~17 (
// Equation(s):
// \inst10|Equal0~17_combout  = (\inst10|nextline_r2 [28] & (\inst10|oldlinectr [28] & (\inst10|oldlinectr [29] $ (!\inst10|nextline_r2 [29])))) # (!\inst10|nextline_r2 [28] & (!\inst10|oldlinectr [28] & (\inst10|oldlinectr [29] $ (!\inst10|nextline_r2 
// [29]))))

	.dataa(\inst10|nextline_r2 [28]),
	.datab(\inst10|oldlinectr [29]),
	.datac(\inst10|oldlinectr [28]),
	.datad(\inst10|nextline_r2 [29]),
	.cin(gnd),
	.combout(\inst10|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~17 .lut_mask = 16'h8421;
defparam \inst10|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N20
cycloneive_lcell_comb \inst10|nextline_r2[27]~feeder (
// Equation(s):
// \inst10|nextline_r2[27]~feeder_combout  = \inst10|nextline_r [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [27]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[27]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N21
dffeas \inst10|nextline_r2[27] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[27] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N18
cycloneive_lcell_comb \inst10|oldlinectr[27]~feeder (
// Equation(s):
// \inst10|oldlinectr[27]~feeder_combout  = \inst10|nextline_r2 [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r2 [27]),
	.cin(gnd),
	.combout(\inst10|oldlinectr[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[27]~feeder .lut_mask = 16'hFF00;
defparam \inst10|oldlinectr[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N19
dffeas \inst10|oldlinectr[27] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[27] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N8
cycloneive_lcell_comb \inst10|nextline_r2[26]~feeder (
// Equation(s):
// \inst10|nextline_r2[26]~feeder_combout  = \inst10|nextline_r [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [26]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[26]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N9
dffeas \inst10|nextline_r2[26] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[26] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y22_N15
dffeas \inst10|oldlinectr[26] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[26] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N14
cycloneive_lcell_comb \inst10|Equal0~16 (
// Equation(s):
// \inst10|Equal0~16_combout  = (\inst10|oldlinectr [27] & (\inst10|nextline_r2 [27] & (\inst10|nextline_r2 [26] $ (!\inst10|oldlinectr [26])))) # (!\inst10|oldlinectr [27] & (!\inst10|nextline_r2 [27] & (\inst10|nextline_r2 [26] $ (!\inst10|oldlinectr 
// [26]))))

	.dataa(\inst10|oldlinectr [27]),
	.datab(\inst10|nextline_r2 [26]),
	.datac(\inst10|oldlinectr [26]),
	.datad(\inst10|nextline_r2 [27]),
	.cin(gnd),
	.combout(\inst10|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~16 .lut_mask = 16'h8241;
defparam \inst10|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N30
cycloneive_lcell_comb \inst10|Equal0~19 (
// Equation(s):
// \inst10|Equal0~19_combout  = (\inst10|Equal0~18_combout  & (\inst10|Equal0~15_combout  & (\inst10|Equal0~17_combout  & \inst10|Equal0~16_combout )))

	.dataa(\inst10|Equal0~18_combout ),
	.datab(\inst10|Equal0~15_combout ),
	.datac(\inst10|Equal0~17_combout ),
	.datad(\inst10|Equal0~16_combout ),
	.cin(gnd),
	.combout(\inst10|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~19 .lut_mask = 16'h8000;
defparam \inst10|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N12
cycloneive_lcell_comb \inst10|nextline_r2[11]~feeder (
// Equation(s):
// \inst10|nextline_r2[11]~feeder_combout  = \inst10|nextline_r [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [11]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[11]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N13
dffeas \inst10|nextline_r2[11] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[11] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N2
cycloneive_lcell_comb \inst10|oldlinectr[11]~feeder (
// Equation(s):
// \inst10|oldlinectr[11]~feeder_combout  = \inst10|nextline_r2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r2 [11]),
	.cin(gnd),
	.combout(\inst10|oldlinectr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[11]~feeder .lut_mask = 16'hFF00;
defparam \inst10|oldlinectr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N3
dffeas \inst10|oldlinectr[11] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[11] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N4
cycloneive_lcell_comb \inst10|nextline_r2[10]~feeder (
// Equation(s):
// \inst10|nextline_r2[10]~feeder_combout  = \inst10|nextline_r [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [10]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[10]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N5
dffeas \inst10|nextline_r2[10] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[10] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y22_N17
dffeas \inst10|oldlinectr[10] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[10] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N16
cycloneive_lcell_comb \inst10|Equal0~6 (
// Equation(s):
// \inst10|Equal0~6_combout  = (\inst10|oldlinectr [11] & (\inst10|nextline_r2 [11] & (\inst10|nextline_r2 [10] $ (!\inst10|oldlinectr [10])))) # (!\inst10|oldlinectr [11] & (!\inst10|nextline_r2 [11] & (\inst10|nextline_r2 [10] $ (!\inst10|oldlinectr 
// [10]))))

	.dataa(\inst10|oldlinectr [11]),
	.datab(\inst10|nextline_r2 [10]),
	.datac(\inst10|oldlinectr [10]),
	.datad(\inst10|nextline_r2 [11]),
	.cin(gnd),
	.combout(\inst10|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~6 .lut_mask = 16'h8241;
defparam \inst10|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N24
cycloneive_lcell_comb \inst10|nextline_r2[13]~feeder (
// Equation(s):
// \inst10|nextline_r2[13]~feeder_combout  = \inst10|nextline_r [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|nextline_r [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|nextline_r2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[13]~feeder .lut_mask = 16'hF0F0;
defparam \inst10|nextline_r2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N25
dffeas \inst10|nextline_r2[13] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[13] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N18
cycloneive_lcell_comb \inst10|oldlinectr[13]~feeder (
// Equation(s):
// \inst10|oldlinectr[13]~feeder_combout  = \inst10|nextline_r2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|nextline_r2 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|oldlinectr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[13]~feeder .lut_mask = 16'hF0F0;
defparam \inst10|oldlinectr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N19
dffeas \inst10|oldlinectr[13] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[13] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N6
cycloneive_lcell_comb \inst10|nextline_r2[12]~feeder (
// Equation(s):
// \inst10|nextline_r2[12]~feeder_combout  = \inst10|nextline_r [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [12]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[12]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N7
dffeas \inst10|nextline_r2[12] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[12] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y22_N31
dffeas \inst10|oldlinectr[12] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[12] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N30
cycloneive_lcell_comb \inst10|Equal0~7 (
// Equation(s):
// \inst10|Equal0~7_combout  = (\inst10|oldlinectr [13] & (\inst10|nextline_r2 [13] & (\inst10|nextline_r2 [12] $ (!\inst10|oldlinectr [12])))) # (!\inst10|oldlinectr [13] & (!\inst10|nextline_r2 [13] & (\inst10|nextline_r2 [12] $ (!\inst10|oldlinectr 
// [12]))))

	.dataa(\inst10|oldlinectr [13]),
	.datab(\inst10|nextline_r2 [12]),
	.datac(\inst10|oldlinectr [12]),
	.datad(\inst10|nextline_r2 [13]),
	.cin(gnd),
	.combout(\inst10|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~7 .lut_mask = 16'h8241;
defparam \inst10|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N16
cycloneive_lcell_comb \inst10|nextline_r2[8]~feeder (
// Equation(s):
// \inst10|nextline_r2[8]~feeder_combout  = \inst10|nextline_r [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|nextline_r [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|nextline_r2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[8]~feeder .lut_mask = 16'hF0F0;
defparam \inst10|nextline_r2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N17
dffeas \inst10|nextline_r2[8] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[8] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N2
cycloneive_lcell_comb \inst10|nextline_r2[9]~feeder (
// Equation(s):
// \inst10|nextline_r2[9]~feeder_combout  = \inst10|nextline_r [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|nextline_r [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|nextline_r2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[9]~feeder .lut_mask = 16'hF0F0;
defparam \inst10|nextline_r2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N3
dffeas \inst10|nextline_r2[9] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[9] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N18
cycloneive_lcell_comb \inst10|oldlinectr[9]~feeder (
// Equation(s):
// \inst10|oldlinectr[9]~feeder_combout  = \inst10|nextline_r2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r2 [9]),
	.cin(gnd),
	.combout(\inst10|oldlinectr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[9]~feeder .lut_mask = 16'hFF00;
defparam \inst10|oldlinectr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N19
dffeas \inst10|oldlinectr[9] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[9] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y22_N1
dffeas \inst10|oldlinectr[8] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[8] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N0
cycloneive_lcell_comb \inst10|Equal0~5 (
// Equation(s):
// \inst10|Equal0~5_combout  = (\inst10|nextline_r2 [8] & (\inst10|oldlinectr [8] & (\inst10|oldlinectr [9] $ (!\inst10|nextline_r2 [9])))) # (!\inst10|nextline_r2 [8] & (!\inst10|oldlinectr [8] & (\inst10|oldlinectr [9] $ (!\inst10|nextline_r2 [9]))))

	.dataa(\inst10|nextline_r2 [8]),
	.datab(\inst10|oldlinectr [9]),
	.datac(\inst10|oldlinectr [8]),
	.datad(\inst10|nextline_r2 [9]),
	.cin(gnd),
	.combout(\inst10|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~5 .lut_mask = 16'h8421;
defparam \inst10|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N0
cycloneive_lcell_comb \inst10|nextline_r2[14]~feeder (
// Equation(s):
// \inst10|nextline_r2[14]~feeder_combout  = \inst10|nextline_r [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|nextline_r [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|nextline_r2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[14]~feeder .lut_mask = 16'hF0F0;
defparam \inst10|nextline_r2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N1
dffeas \inst10|nextline_r2[14] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[14] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N28
cycloneive_lcell_comb \inst10|nextline_r2[15]~feeder (
// Equation(s):
// \inst10|nextline_r2[15]~feeder_combout  = \inst10|nextline_r [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|nextline_r [15]),
	.cin(gnd),
	.combout(\inst10|nextline_r2[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|nextline_r2[15]~feeder .lut_mask = 16'hFF00;
defparam \inst10|nextline_r2[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N29
dffeas \inst10|nextline_r2[15] (
	.clk(!\m4_hsync~input_o ),
	.d(\inst10|nextline_r2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|nextline_r2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|nextline_r2[15] .is_wysiwyg = "true";
defparam \inst10|nextline_r2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N16
cycloneive_lcell_comb \inst10|oldlinectr[15]~feeder (
// Equation(s):
// \inst10|oldlinectr[15]~feeder_combout  = \inst10|nextline_r2 [15]

	.dataa(gnd),
	.datab(\inst10|nextline_r2 [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|oldlinectr[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|oldlinectr[15]~feeder .lut_mask = 16'hCCCC;
defparam \inst10|oldlinectr[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N17
dffeas \inst10|oldlinectr[15] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|oldlinectr[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[15] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y22_N23
dffeas \inst10|oldlinectr[14] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|nextline_r2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|oldlinectr[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|oldlinectr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|oldlinectr[14] .is_wysiwyg = "true";
defparam \inst10|oldlinectr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N22
cycloneive_lcell_comb \inst10|Equal0~8 (
// Equation(s):
// \inst10|Equal0~8_combout  = (\inst10|nextline_r2 [14] & (\inst10|oldlinectr [14] & (\inst10|oldlinectr [15] $ (!\inst10|nextline_r2 [15])))) # (!\inst10|nextline_r2 [14] & (!\inst10|oldlinectr [14] & (\inst10|oldlinectr [15] $ (!\inst10|nextline_r2 
// [15]))))

	.dataa(\inst10|nextline_r2 [14]),
	.datab(\inst10|oldlinectr [15]),
	.datac(\inst10|oldlinectr [14]),
	.datad(\inst10|nextline_r2 [15]),
	.cin(gnd),
	.combout(\inst10|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~8 .lut_mask = 16'h8421;
defparam \inst10|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N6
cycloneive_lcell_comb \inst10|Equal0~9 (
// Equation(s):
// \inst10|Equal0~9_combout  = (\inst10|Equal0~6_combout  & (\inst10|Equal0~7_combout  & (\inst10|Equal0~5_combout  & \inst10|Equal0~8_combout )))

	.dataa(\inst10|Equal0~6_combout ),
	.datab(\inst10|Equal0~7_combout ),
	.datac(\inst10|Equal0~5_combout ),
	.datad(\inst10|Equal0~8_combout ),
	.cin(gnd),
	.combout(\inst10|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~9 .lut_mask = 16'h8000;
defparam \inst10|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N24
cycloneive_lcell_comb \inst10|Equal0~20 (
// Equation(s):
// \inst10|Equal0~20_combout  = (\inst10|Equal0~14_combout  & (\inst10|Equal0~4_combout  & (\inst10|Equal0~19_combout  & \inst10|Equal0~9_combout )))

	.dataa(\inst10|Equal0~14_combout ),
	.datab(\inst10|Equal0~4_combout ),
	.datac(\inst10|Equal0~19_combout ),
	.datad(\inst10|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst10|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~20 .lut_mask = 16'h8000;
defparam \inst10|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N30
cycloneive_lcell_comb \inst10|INCounterX[2]~30 (
// Equation(s):
// \inst10|INCounterX[2]~30_combout  = (!\inst10|Equal0~20_combout ) # (!\inst10|vsync_r~q )

	.dataa(gnd),
	.datab(\inst10|vsync_r~q ),
	.datac(gnd),
	.datad(\inst10|Equal0~20_combout ),
	.cin(gnd),
	.combout(\inst10|INCounterX[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|INCounterX[2]~30 .lut_mask = 16'h33FF;
defparam \inst10|INCounterX[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cycloneive_lcell_comb \inst10|INCounterY[4]~12 (
// Equation(s):
// \inst10|INCounterY[4]~12_combout  = (!\inst10|state_reg.MEMCLEAR~q  & !\m4_video~input_o )

	.dataa(gnd),
	.datab(\inst10|state_reg.MEMCLEAR~q ),
	.datac(\m4_video~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|INCounterY[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|INCounterY[4]~12 .lut_mask = 16'h0303;
defparam \inst10|INCounterY[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N9
dffeas \inst10|INCounterX[0] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterX[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst10|INCounterX[2]~30_combout ),
	.sload(gnd),
	.ena(\inst10|INCounterY[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterX[0] .is_wysiwyg = "true";
defparam \inst10|INCounterX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cycloneive_lcell_comb \inst10|INCounterX[1]~12 (
// Equation(s):
// \inst10|INCounterX[1]~12_combout  = (\inst10|INCounterX [1] & (!\inst10|INCounterX[0]~11 )) # (!\inst10|INCounterX [1] & ((\inst10|INCounterX[0]~11 ) # (GND)))
// \inst10|INCounterX[1]~13  = CARRY((!\inst10|INCounterX[0]~11 ) # (!\inst10|INCounterX [1]))

	.dataa(\inst10|INCounterX [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterX[0]~11 ),
	.combout(\inst10|INCounterX[1]~12_combout ),
	.cout(\inst10|INCounterX[1]~13 ));
// synopsys translate_off
defparam \inst10|INCounterX[1]~12 .lut_mask = 16'h5A5F;
defparam \inst10|INCounterX[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N11
dffeas \inst10|INCounterX[1] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterX[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst10|INCounterX[2]~30_combout ),
	.sload(gnd),
	.ena(\inst10|INCounterY[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterX[1] .is_wysiwyg = "true";
defparam \inst10|INCounterX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cycloneive_lcell_comb \inst10|highestDotCount~9 (
// Equation(s):
// \inst10|highestDotCount~9_combout  = (\inst10|vsync_r~q  & \inst10|INCounterX [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|vsync_r~q ),
	.datad(\inst10|INCounterX [1]),
	.cin(gnd),
	.combout(\inst10|highestDotCount~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|highestDotCount~9 .lut_mask = 16'hF000;
defparam \inst10|highestDotCount~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cycloneive_lcell_comb \inst10|INCounterX[2]~14 (
// Equation(s):
// \inst10|INCounterX[2]~14_combout  = (\inst10|INCounterX [2] & (\inst10|INCounterX[1]~13  $ (GND))) # (!\inst10|INCounterX [2] & (!\inst10|INCounterX[1]~13  & VCC))
// \inst10|INCounterX[2]~15  = CARRY((\inst10|INCounterX [2] & !\inst10|INCounterX[1]~13 ))

	.dataa(\inst10|INCounterX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterX[1]~13 ),
	.combout(\inst10|INCounterX[2]~14_combout ),
	.cout(\inst10|INCounterX[2]~15 ));
// synopsys translate_off
defparam \inst10|INCounterX[2]~14 .lut_mask = 16'hA50A;
defparam \inst10|INCounterX[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N13
dffeas \inst10|INCounterX[2] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterX[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst10|INCounterX[2]~30_combout ),
	.sload(gnd),
	.ena(\inst10|INCounterY[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterX[2] .is_wysiwyg = "true";
defparam \inst10|INCounterX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N14
cycloneive_lcell_comb \inst10|INCounterX[3]~16 (
// Equation(s):
// \inst10|INCounterX[3]~16_combout  = (\inst10|INCounterX [3] & (!\inst10|INCounterX[2]~15 )) # (!\inst10|INCounterX [3] & ((\inst10|INCounterX[2]~15 ) # (GND)))
// \inst10|INCounterX[3]~17  = CARRY((!\inst10|INCounterX[2]~15 ) # (!\inst10|INCounterX [3]))

	.dataa(gnd),
	.datab(\inst10|INCounterX [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterX[2]~15 ),
	.combout(\inst10|INCounterX[3]~16_combout ),
	.cout(\inst10|INCounterX[3]~17 ));
// synopsys translate_off
defparam \inst10|INCounterX[3]~16 .lut_mask = 16'h3C3F;
defparam \inst10|INCounterX[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N15
dffeas \inst10|INCounterX[3] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterX[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst10|INCounterX[2]~30_combout ),
	.sload(gnd),
	.ena(\inst10|INCounterY[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterX[3] .is_wysiwyg = "true";
defparam \inst10|INCounterX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneive_lcell_comb \inst10|INCounterX[4]~18 (
// Equation(s):
// \inst10|INCounterX[4]~18_combout  = (\inst10|INCounterX [4] & (\inst10|INCounterX[3]~17  $ (GND))) # (!\inst10|INCounterX [4] & (!\inst10|INCounterX[3]~17  & VCC))
// \inst10|INCounterX[4]~19  = CARRY((\inst10|INCounterX [4] & !\inst10|INCounterX[3]~17 ))

	.dataa(gnd),
	.datab(\inst10|INCounterX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterX[3]~17 ),
	.combout(\inst10|INCounterX[4]~18_combout ),
	.cout(\inst10|INCounterX[4]~19 ));
// synopsys translate_off
defparam \inst10|INCounterX[4]~18 .lut_mask = 16'hC30C;
defparam \inst10|INCounterX[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N17
dffeas \inst10|INCounterX[4] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterX[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst10|INCounterX[2]~30_combout ),
	.sload(gnd),
	.ena(\inst10|INCounterY[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterX[4] .is_wysiwyg = "true";
defparam \inst10|INCounterX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneive_lcell_comb \inst10|INCounterX[5]~20 (
// Equation(s):
// \inst10|INCounterX[5]~20_combout  = (\inst10|INCounterX [5] & (!\inst10|INCounterX[4]~19 )) # (!\inst10|INCounterX [5] & ((\inst10|INCounterX[4]~19 ) # (GND)))
// \inst10|INCounterX[5]~21  = CARRY((!\inst10|INCounterX[4]~19 ) # (!\inst10|INCounterX [5]))

	.dataa(gnd),
	.datab(\inst10|INCounterX [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterX[4]~19 ),
	.combout(\inst10|INCounterX[5]~20_combout ),
	.cout(\inst10|INCounterX[5]~21 ));
// synopsys translate_off
defparam \inst10|INCounterX[5]~20 .lut_mask = 16'h3C3F;
defparam \inst10|INCounterX[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \inst10|INCounterX[5] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterX[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst10|INCounterX[2]~30_combout ),
	.sload(gnd),
	.ena(\inst10|INCounterY[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterX[5] .is_wysiwyg = "true";
defparam \inst10|INCounterX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cycloneive_lcell_comb \inst10|INCounterX[6]~22 (
// Equation(s):
// \inst10|INCounterX[6]~22_combout  = (\inst10|INCounterX [6] & (\inst10|INCounterX[5]~21  $ (GND))) # (!\inst10|INCounterX [6] & (!\inst10|INCounterX[5]~21  & VCC))
// \inst10|INCounterX[6]~23  = CARRY((\inst10|INCounterX [6] & !\inst10|INCounterX[5]~21 ))

	.dataa(gnd),
	.datab(\inst10|INCounterX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterX[5]~21 ),
	.combout(\inst10|INCounterX[6]~22_combout ),
	.cout(\inst10|INCounterX[6]~23 ));
// synopsys translate_off
defparam \inst10|INCounterX[6]~22 .lut_mask = 16'hC30C;
defparam \inst10|INCounterX[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N21
dffeas \inst10|INCounterX[6] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterX[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst10|INCounterX[2]~30_combout ),
	.sload(gnd),
	.ena(\inst10|INCounterY[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterX[6] .is_wysiwyg = "true";
defparam \inst10|INCounterX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneive_lcell_comb \inst10|INCounterX[7]~24 (
// Equation(s):
// \inst10|INCounterX[7]~24_combout  = (\inst10|INCounterX [7] & (!\inst10|INCounterX[6]~23 )) # (!\inst10|INCounterX [7] & ((\inst10|INCounterX[6]~23 ) # (GND)))
// \inst10|INCounterX[7]~25  = CARRY((!\inst10|INCounterX[6]~23 ) # (!\inst10|INCounterX [7]))

	.dataa(\inst10|INCounterX [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterX[6]~23 ),
	.combout(\inst10|INCounterX[7]~24_combout ),
	.cout(\inst10|INCounterX[7]~25 ));
// synopsys translate_off
defparam \inst10|INCounterX[7]~24 .lut_mask = 16'h5A5F;
defparam \inst10|INCounterX[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N23
dffeas \inst10|INCounterX[7] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterX[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst10|INCounterX[2]~30_combout ),
	.sload(gnd),
	.ena(\inst10|INCounterY[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterX[7] .is_wysiwyg = "true";
defparam \inst10|INCounterX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneive_lcell_comb \inst10|INCounterX[8]~26 (
// Equation(s):
// \inst10|INCounterX[8]~26_combout  = (\inst10|INCounterX [8] & (\inst10|INCounterX[7]~25  $ (GND))) # (!\inst10|INCounterX [8] & (!\inst10|INCounterX[7]~25  & VCC))
// \inst10|INCounterX[8]~27  = CARRY((\inst10|INCounterX [8] & !\inst10|INCounterX[7]~25 ))

	.dataa(gnd),
	.datab(\inst10|INCounterX [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterX[7]~25 ),
	.combout(\inst10|INCounterX[8]~26_combout ),
	.cout(\inst10|INCounterX[8]~27 ));
// synopsys translate_off
defparam \inst10|INCounterX[8]~26 .lut_mask = 16'hC30C;
defparam \inst10|INCounterX[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N25
dffeas \inst10|INCounterX[8] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterX[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst10|INCounterX[2]~30_combout ),
	.sload(gnd),
	.ena(\inst10|INCounterY[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterX[8] .is_wysiwyg = "true";
defparam \inst10|INCounterX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cycloneive_lcell_comb \inst10|INCounterX[9]~28 (
// Equation(s):
// \inst10|INCounterX[9]~28_combout  = \inst10|INCounterX [9] $ (\inst10|INCounterX[8]~27 )

	.dataa(\inst10|INCounterX [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst10|INCounterX[8]~27 ),
	.combout(\inst10|INCounterX[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|INCounterX[9]~28 .lut_mask = 16'h5A5A;
defparam \inst10|INCounterX[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N27
dffeas \inst10|INCounterX[9] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterX[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst10|INCounterX[2]~30_combout ),
	.sload(gnd),
	.ena(\inst10|INCounterY[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterX[9] .is_wysiwyg = "true";
defparam \inst10|INCounterX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cycloneive_lcell_comb \inst10|highestDotCount~0 (
// Equation(s):
// \inst10|highestDotCount~0_combout  = (\inst10|INCounterX [9] & \inst10|vsync_r~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|INCounterX [9]),
	.datad(\inst10|vsync_r~q ),
	.cin(gnd),
	.combout(\inst10|highestDotCount~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|highestDotCount~0 .lut_mask = 16'hF000;
defparam \inst10|highestDotCount~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N1
dffeas \inst10|highestDotCount[9] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|highestDotCount~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|highestDotCount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|highestDotCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|highestDotCount[9] .is_wysiwyg = "true";
defparam \inst10|highestDotCount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cycloneive_lcell_comb \inst10|highestDotCount~2 (
// Equation(s):
// \inst10|highestDotCount~2_combout  = (\inst10|INCounterX [8] & \inst10|vsync_r~q )

	.dataa(gnd),
	.datab(\inst10|INCounterX [8]),
	.datac(gnd),
	.datad(\inst10|vsync_r~q ),
	.cin(gnd),
	.combout(\inst10|highestDotCount~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|highestDotCount~2 .lut_mask = 16'hCC00;
defparam \inst10|highestDotCount~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N7
dffeas \inst10|highestDotCount[8] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|highestDotCount~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|highestDotCount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|highestDotCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|highestDotCount[8] .is_wysiwyg = "true";
defparam \inst10|highestDotCount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
cycloneive_lcell_comb \inst10|highestDotCount~3 (
// Equation(s):
// \inst10|highestDotCount~3_combout  = (\inst10|vsync_r~q  & \inst10|INCounterX [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|vsync_r~q ),
	.datad(\inst10|INCounterX [7]),
	.cin(gnd),
	.combout(\inst10|highestDotCount~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|highestDotCount~3 .lut_mask = 16'hF000;
defparam \inst10|highestDotCount~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N7
dffeas \inst10|highestDotCount[7] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|highestDotCount~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|highestDotCount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|highestDotCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|highestDotCount[7] .is_wysiwyg = "true";
defparam \inst10|highestDotCount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N12
cycloneive_lcell_comb \inst10|highestDotCount~4 (
// Equation(s):
// \inst10|highestDotCount~4_combout  = (\inst10|INCounterX [6] & \inst10|vsync_r~q )

	.dataa(\inst10|INCounterX [6]),
	.datab(gnd),
	.datac(\inst10|vsync_r~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|highestDotCount~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|highestDotCount~4 .lut_mask = 16'hA0A0;
defparam \inst10|highestDotCount~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N13
dffeas \inst10|highestDotCount[6] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|highestDotCount~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|highestDotCount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|highestDotCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|highestDotCount[6] .is_wysiwyg = "true";
defparam \inst10|highestDotCount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
cycloneive_lcell_comb \inst10|highestDotCount~5 (
// Equation(s):
// \inst10|highestDotCount~5_combout  = (\inst10|INCounterX [5] & \inst10|vsync_r~q )

	.dataa(gnd),
	.datab(\inst10|INCounterX [5]),
	.datac(gnd),
	.datad(\inst10|vsync_r~q ),
	.cin(gnd),
	.combout(\inst10|highestDotCount~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|highestDotCount~5 .lut_mask = 16'hCC00;
defparam \inst10|highestDotCount~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N5
dffeas \inst10|highestDotCount[5] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|highestDotCount~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|highestDotCount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|highestDotCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|highestDotCount[5] .is_wysiwyg = "true";
defparam \inst10|highestDotCount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneive_lcell_comb \inst10|highestDotCount~6 (
// Equation(s):
// \inst10|highestDotCount~6_combout  = (\inst10|vsync_r~q  & \inst10|INCounterX [4])

	.dataa(\inst10|vsync_r~q ),
	.datab(gnd),
	.datac(\inst10|INCounterX [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|highestDotCount~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|highestDotCount~6 .lut_mask = 16'hA0A0;
defparam \inst10|highestDotCount~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N27
dffeas \inst10|highestDotCount[4] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|highestDotCount~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|highestDotCount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|highestDotCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|highestDotCount[4] .is_wysiwyg = "true";
defparam \inst10|highestDotCount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cycloneive_lcell_comb \inst10|highestDotCount~7 (
// Equation(s):
// \inst10|highestDotCount~7_combout  = (\inst10|vsync_r~q  & \inst10|INCounterX [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|vsync_r~q ),
	.datad(\inst10|INCounterX [3]),
	.cin(gnd),
	.combout(\inst10|highestDotCount~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|highestDotCount~7 .lut_mask = 16'hF000;
defparam \inst10|highestDotCount~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \inst10|highestDotCount[3] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|highestDotCount~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|highestDotCount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|highestDotCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|highestDotCount[3] .is_wysiwyg = "true";
defparam \inst10|highestDotCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
cycloneive_lcell_comb \inst10|highestDotCount~8 (
// Equation(s):
// \inst10|highestDotCount~8_combout  = (\inst10|vsync_r~q  & \inst10|INCounterX [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|vsync_r~q ),
	.datad(\inst10|INCounterX [2]),
	.cin(gnd),
	.combout(\inst10|highestDotCount~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|highestDotCount~8 .lut_mask = 16'hF000;
defparam \inst10|highestDotCount~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N31
dffeas \inst10|highestDotCount[2] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|highestDotCount~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|highestDotCount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|highestDotCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|highestDotCount[2] .is_wysiwyg = "true";
defparam \inst10|highestDotCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneive_lcell_comb \inst10|highestDotCount~10 (
// Equation(s):
// \inst10|highestDotCount~10_combout  = (\inst10|vsync_r~q  & \inst10|INCounterX [0])

	.dataa(\inst10|vsync_r~q ),
	.datab(gnd),
	.datac(\inst10|INCounterX [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|highestDotCount~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|highestDotCount~10 .lut_mask = 16'hA0A0;
defparam \inst10|highestDotCount~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N19
dffeas \inst10|highestDotCount[0] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|highestDotCount~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|highestDotCount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|highestDotCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|highestDotCount[0] .is_wysiwyg = "true";
defparam \inst10|highestDotCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \inst10|LessThan3~1 (
// Equation(s):
// \inst10|LessThan3~1_cout  = CARRY((\inst10|INCounterX [0] & !\inst10|highestDotCount [0]))

	.dataa(\inst10|INCounterX [0]),
	.datab(\inst10|highestDotCount [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst10|LessThan3~1_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~1 .lut_mask = 16'h0022;
defparam \inst10|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \inst10|LessThan3~3 (
// Equation(s):
// \inst10|LessThan3~3_cout  = CARRY((\inst10|highestDotCount [1] & ((!\inst10|LessThan3~1_cout ) # (!\inst10|INCounterX [1]))) # (!\inst10|highestDotCount [1] & (!\inst10|INCounterX [1] & !\inst10|LessThan3~1_cout )))

	.dataa(\inst10|highestDotCount [1]),
	.datab(\inst10|INCounterX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~1_cout ),
	.combout(),
	.cout(\inst10|LessThan3~3_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~3 .lut_mask = 16'h002B;
defparam \inst10|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \inst10|LessThan3~5 (
// Equation(s):
// \inst10|LessThan3~5_cout  = CARRY((\inst10|highestDotCount [2] & (\inst10|INCounterX [2] & !\inst10|LessThan3~3_cout )) # (!\inst10|highestDotCount [2] & ((\inst10|INCounterX [2]) # (!\inst10|LessThan3~3_cout ))))

	.dataa(\inst10|highestDotCount [2]),
	.datab(\inst10|INCounterX [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~3_cout ),
	.combout(),
	.cout(\inst10|LessThan3~5_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~5 .lut_mask = 16'h004D;
defparam \inst10|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \inst10|LessThan3~7 (
// Equation(s):
// \inst10|LessThan3~7_cout  = CARRY((\inst10|INCounterX [3] & (\inst10|highestDotCount [3] & !\inst10|LessThan3~5_cout )) # (!\inst10|INCounterX [3] & ((\inst10|highestDotCount [3]) # (!\inst10|LessThan3~5_cout ))))

	.dataa(\inst10|INCounterX [3]),
	.datab(\inst10|highestDotCount [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~5_cout ),
	.combout(),
	.cout(\inst10|LessThan3~7_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~7 .lut_mask = 16'h004D;
defparam \inst10|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \inst10|LessThan3~9 (
// Equation(s):
// \inst10|LessThan3~9_cout  = CARRY((\inst10|INCounterX [4] & ((!\inst10|LessThan3~7_cout ) # (!\inst10|highestDotCount [4]))) # (!\inst10|INCounterX [4] & (!\inst10|highestDotCount [4] & !\inst10|LessThan3~7_cout )))

	.dataa(\inst10|INCounterX [4]),
	.datab(\inst10|highestDotCount [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~7_cout ),
	.combout(),
	.cout(\inst10|LessThan3~9_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~9 .lut_mask = 16'h002B;
defparam \inst10|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \inst10|LessThan3~11 (
// Equation(s):
// \inst10|LessThan3~11_cout  = CARRY((\inst10|INCounterX [5] & (\inst10|highestDotCount [5] & !\inst10|LessThan3~9_cout )) # (!\inst10|INCounterX [5] & ((\inst10|highestDotCount [5]) # (!\inst10|LessThan3~9_cout ))))

	.dataa(\inst10|INCounterX [5]),
	.datab(\inst10|highestDotCount [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~9_cout ),
	.combout(),
	.cout(\inst10|LessThan3~11_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~11 .lut_mask = 16'h004D;
defparam \inst10|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \inst10|LessThan3~13 (
// Equation(s):
// \inst10|LessThan3~13_cout  = CARRY((\inst10|INCounterX [6] & ((!\inst10|LessThan3~11_cout ) # (!\inst10|highestDotCount [6]))) # (!\inst10|INCounterX [6] & (!\inst10|highestDotCount [6] & !\inst10|LessThan3~11_cout )))

	.dataa(\inst10|INCounterX [6]),
	.datab(\inst10|highestDotCount [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~11_cout ),
	.combout(),
	.cout(\inst10|LessThan3~13_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~13 .lut_mask = 16'h002B;
defparam \inst10|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \inst10|LessThan3~15 (
// Equation(s):
// \inst10|LessThan3~15_cout  = CARRY((\inst10|highestDotCount [7] & ((!\inst10|LessThan3~13_cout ) # (!\inst10|INCounterX [7]))) # (!\inst10|highestDotCount [7] & (!\inst10|INCounterX [7] & !\inst10|LessThan3~13_cout )))

	.dataa(\inst10|highestDotCount [7]),
	.datab(\inst10|INCounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~13_cout ),
	.combout(),
	.cout(\inst10|LessThan3~15_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~15 .lut_mask = 16'h002B;
defparam \inst10|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \inst10|LessThan3~17 (
// Equation(s):
// \inst10|LessThan3~17_cout  = CARRY((\inst10|INCounterX [8] & ((!\inst10|LessThan3~15_cout ) # (!\inst10|highestDotCount [8]))) # (!\inst10|INCounterX [8] & (!\inst10|highestDotCount [8] & !\inst10|LessThan3~15_cout )))

	.dataa(\inst10|INCounterX [8]),
	.datab(\inst10|highestDotCount [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|LessThan3~15_cout ),
	.combout(),
	.cout(\inst10|LessThan3~17_cout ));
// synopsys translate_off
defparam \inst10|LessThan3~17 .lut_mask = 16'h002B;
defparam \inst10|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \inst10|LessThan3~18 (
// Equation(s):
// \inst10|LessThan3~18_combout  = (\inst10|highestDotCount [9] & (\inst10|LessThan3~17_cout  & \inst10|INCounterX [9])) # (!\inst10|highestDotCount [9] & ((\inst10|LessThan3~17_cout ) # (\inst10|INCounterX [9])))

	.dataa(\inst10|highestDotCount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|INCounterX [9]),
	.cin(\inst10|LessThan3~17_cout ),
	.combout(\inst10|LessThan3~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan3~18 .lut_mask = 16'hF550;
defparam \inst10|LessThan3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cycloneive_lcell_comb \inst10|highestDotCount[9]~1 (
// Equation(s):
// \inst10|highestDotCount[9]~1_combout  = (\inst10|INCounterY[4]~12_combout  & (((\inst10|LessThan3~18_combout  & !\inst10|Equal0~20_combout )) # (!\inst10|vsync_r~q )))

	.dataa(\inst10|vsync_r~q ),
	.datab(\inst10|INCounterY[4]~12_combout ),
	.datac(\inst10|LessThan3~18_combout ),
	.datad(\inst10|Equal0~20_combout ),
	.cin(gnd),
	.combout(\inst10|highestDotCount[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|highestDotCount[9]~1 .lut_mask = 16'h44C4;
defparam \inst10|highestDotCount[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N21
dffeas \inst10|highestDotCount[1] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|highestDotCount~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|highestDotCount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|highestDotCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|highestDotCount[1] .is_wysiwyg = "true";
defparam \inst10|highestDotCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \inst10|LessThan1~0 (
// Equation(s):
// \inst10|LessThan1~0_combout  = (!\inst10|highestDotCount [1] & (!\inst10|highestDotCount [3] & (!\inst10|highestDotCount [2] & !\inst10|highestDotCount [0])))

	.dataa(\inst10|highestDotCount [1]),
	.datab(\inst10|highestDotCount [3]),
	.datac(\inst10|highestDotCount [2]),
	.datad(\inst10|highestDotCount [0]),
	.cin(gnd),
	.combout(\inst10|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan1~0 .lut_mask = 16'h0001;
defparam \inst10|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \inst10|LessThan2~0 (
// Equation(s):
// \inst10|LessThan2~0_combout  = (\inst10|highestDotCount [7] & ((\inst10|highestDotCount [5]) # ((!\inst10|LessThan1~0_combout  & \inst10|highestDotCount [4]))))

	.dataa(\inst10|LessThan1~0_combout ),
	.datab(\inst10|highestDotCount [4]),
	.datac(\inst10|highestDotCount [5]),
	.datad(\inst10|highestDotCount [7]),
	.cin(gnd),
	.combout(\inst10|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan2~0 .lut_mask = 16'hF400;
defparam \inst10|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \inst10|LessThan2~1 (
// Equation(s):
// \inst10|LessThan2~1_combout  = (\inst10|highestDotCount [9] & ((\inst10|highestDotCount [8]) # ((\inst10|LessThan2~0_combout  & \inst10|highestDotCount [6]))))

	.dataa(\inst10|LessThan2~0_combout ),
	.datab(\inst10|highestDotCount [8]),
	.datac(\inst10|highestDotCount [6]),
	.datad(\inst10|highestDotCount [9]),
	.cin(gnd),
	.combout(\inst10|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan2~1 .lut_mask = 16'hEC00;
defparam \inst10|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \inst10|LessThan1~1 (
// Equation(s):
// \inst10|LessThan1~1_combout  = (\inst10|highestDotCount [6] & (((\inst10|highestDotCount [5]) # (\inst10|highestDotCount [4])) # (!\inst10|LessThan1~0_combout )))

	.dataa(\inst10|LessThan1~0_combout ),
	.datab(\inst10|highestDotCount [6]),
	.datac(\inst10|highestDotCount [5]),
	.datad(\inst10|highestDotCount [4]),
	.cin(gnd),
	.combout(\inst10|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan1~1 .lut_mask = 16'hCCC4;
defparam \inst10|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \inst10|LessThan1~2 (
// Equation(s):
// \inst10|LessThan1~2_combout  = (\inst10|highestDotCount [9]) # ((\inst10|highestDotCount [8] & ((\inst10|highestDotCount [7]) # (\inst10|LessThan1~1_combout ))))

	.dataa(\inst10|highestDotCount [7]),
	.datab(\inst10|highestDotCount [8]),
	.datac(\inst10|LessThan1~1_combout ),
	.datad(\inst10|highestDotCount [9]),
	.cin(gnd),
	.combout(\inst10|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan1~2 .lut_mask = 16'hFFC8;
defparam \inst10|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \inst10|memCtr[0]~24 (
// Equation(s):
// \inst10|memCtr[0]~24_combout  = \inst10|memCtr [0] $ (VCC)
// \inst10|memCtr[0]~25  = CARRY(\inst10|memCtr [0])

	.dataa(gnd),
	.datab(\inst10|memCtr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|memCtr[0]~24_combout ),
	.cout(\inst10|memCtr[0]~25 ));
// synopsys translate_off
defparam \inst10|memCtr[0]~24 .lut_mask = 16'h33CC;
defparam \inst10|memCtr[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \inst10|memCtr[0] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[0] .is_wysiwyg = "true";
defparam \inst10|memCtr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \inst10|memCtr[1]~26 (
// Equation(s):
// \inst10|memCtr[1]~26_combout  = (\inst10|memCtr [1] & (!\inst10|memCtr[0]~25 )) # (!\inst10|memCtr [1] & ((\inst10|memCtr[0]~25 ) # (GND)))
// \inst10|memCtr[1]~27  = CARRY((!\inst10|memCtr[0]~25 ) # (!\inst10|memCtr [1]))

	.dataa(\inst10|memCtr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[0]~25 ),
	.combout(\inst10|memCtr[1]~26_combout ),
	.cout(\inst10|memCtr[1]~27 ));
// synopsys translate_off
defparam \inst10|memCtr[1]~26 .lut_mask = 16'h5A5F;
defparam \inst10|memCtr[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \inst10|memCtr[1] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[1]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[1] .is_wysiwyg = "true";
defparam \inst10|memCtr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \inst10|memCtr[2]~28 (
// Equation(s):
// \inst10|memCtr[2]~28_combout  = (\inst10|memCtr [2] & (\inst10|memCtr[1]~27  $ (GND))) # (!\inst10|memCtr [2] & (!\inst10|memCtr[1]~27  & VCC))
// \inst10|memCtr[2]~29  = CARRY((\inst10|memCtr [2] & !\inst10|memCtr[1]~27 ))

	.dataa(\inst10|memCtr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[1]~27 ),
	.combout(\inst10|memCtr[2]~28_combout ),
	.cout(\inst10|memCtr[2]~29 ));
// synopsys translate_off
defparam \inst10|memCtr[2]~28 .lut_mask = 16'hA50A;
defparam \inst10|memCtr[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \inst10|memCtr[2] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[2] .is_wysiwyg = "true";
defparam \inst10|memCtr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \inst10|memCtr[3]~30 (
// Equation(s):
// \inst10|memCtr[3]~30_combout  = (\inst10|memCtr [3] & (!\inst10|memCtr[2]~29 )) # (!\inst10|memCtr [3] & ((\inst10|memCtr[2]~29 ) # (GND)))
// \inst10|memCtr[3]~31  = CARRY((!\inst10|memCtr[2]~29 ) # (!\inst10|memCtr [3]))

	.dataa(gnd),
	.datab(\inst10|memCtr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[2]~29 ),
	.combout(\inst10|memCtr[3]~30_combout ),
	.cout(\inst10|memCtr[3]~31 ));
// synopsys translate_off
defparam \inst10|memCtr[3]~30 .lut_mask = 16'h3C3F;
defparam \inst10|memCtr[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \inst10|memCtr[3] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[3] .is_wysiwyg = "true";
defparam \inst10|memCtr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \inst10|memCtr[4]~32 (
// Equation(s):
// \inst10|memCtr[4]~32_combout  = (\inst10|memCtr [4] & (\inst10|memCtr[3]~31  $ (GND))) # (!\inst10|memCtr [4] & (!\inst10|memCtr[3]~31  & VCC))
// \inst10|memCtr[4]~33  = CARRY((\inst10|memCtr [4] & !\inst10|memCtr[3]~31 ))

	.dataa(gnd),
	.datab(\inst10|memCtr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[3]~31 ),
	.combout(\inst10|memCtr[4]~32_combout ),
	.cout(\inst10|memCtr[4]~33 ));
// synopsys translate_off
defparam \inst10|memCtr[4]~32 .lut_mask = 16'hC30C;
defparam \inst10|memCtr[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \inst10|memCtr[4] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[4] .is_wysiwyg = "true";
defparam \inst10|memCtr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \inst10|memCtr[5]~34 (
// Equation(s):
// \inst10|memCtr[5]~34_combout  = (\inst10|memCtr [5] & (!\inst10|memCtr[4]~33 )) # (!\inst10|memCtr [5] & ((\inst10|memCtr[4]~33 ) # (GND)))
// \inst10|memCtr[5]~35  = CARRY((!\inst10|memCtr[4]~33 ) # (!\inst10|memCtr [5]))

	.dataa(gnd),
	.datab(\inst10|memCtr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[4]~33 ),
	.combout(\inst10|memCtr[5]~34_combout ),
	.cout(\inst10|memCtr[5]~35 ));
// synopsys translate_off
defparam \inst10|memCtr[5]~34 .lut_mask = 16'h3C3F;
defparam \inst10|memCtr[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N19
dffeas \inst10|memCtr[5] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[5] .is_wysiwyg = "true";
defparam \inst10|memCtr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \inst10|memCtr[6]~36 (
// Equation(s):
// \inst10|memCtr[6]~36_combout  = (\inst10|memCtr [6] & (\inst10|memCtr[5]~35  $ (GND))) # (!\inst10|memCtr [6] & (!\inst10|memCtr[5]~35  & VCC))
// \inst10|memCtr[6]~37  = CARRY((\inst10|memCtr [6] & !\inst10|memCtr[5]~35 ))

	.dataa(gnd),
	.datab(\inst10|memCtr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[5]~35 ),
	.combout(\inst10|memCtr[6]~36_combout ),
	.cout(\inst10|memCtr[6]~37 ));
// synopsys translate_off
defparam \inst10|memCtr[6]~36 .lut_mask = 16'hC30C;
defparam \inst10|memCtr[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \inst10|memCtr[6] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[6]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[6] .is_wysiwyg = "true";
defparam \inst10|memCtr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \inst10|memCtr[7]~38 (
// Equation(s):
// \inst10|memCtr[7]~38_combout  = (\inst10|memCtr [7] & (!\inst10|memCtr[6]~37 )) # (!\inst10|memCtr [7] & ((\inst10|memCtr[6]~37 ) # (GND)))
// \inst10|memCtr[7]~39  = CARRY((!\inst10|memCtr[6]~37 ) # (!\inst10|memCtr [7]))

	.dataa(\inst10|memCtr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[6]~37 ),
	.combout(\inst10|memCtr[7]~38_combout ),
	.cout(\inst10|memCtr[7]~39 ));
// synopsys translate_off
defparam \inst10|memCtr[7]~38 .lut_mask = 16'h5A5F;
defparam \inst10|memCtr[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \inst10|memCtr[7] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[7]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[7] .is_wysiwyg = "true";
defparam \inst10|memCtr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \inst10|memCtr[8]~40 (
// Equation(s):
// \inst10|memCtr[8]~40_combout  = (\inst10|memCtr [8] & (\inst10|memCtr[7]~39  $ (GND))) # (!\inst10|memCtr [8] & (!\inst10|memCtr[7]~39  & VCC))
// \inst10|memCtr[8]~41  = CARRY((\inst10|memCtr [8] & !\inst10|memCtr[7]~39 ))

	.dataa(gnd),
	.datab(\inst10|memCtr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[7]~39 ),
	.combout(\inst10|memCtr[8]~40_combout ),
	.cout(\inst10|memCtr[8]~41 ));
// synopsys translate_off
defparam \inst10|memCtr[8]~40 .lut_mask = 16'hC30C;
defparam \inst10|memCtr[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \inst10|memCtr[8] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[8]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[8] .is_wysiwyg = "true";
defparam \inst10|memCtr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \inst10|memCtr[9]~42 (
// Equation(s):
// \inst10|memCtr[9]~42_combout  = (\inst10|memCtr [9] & (!\inst10|memCtr[8]~41 )) # (!\inst10|memCtr [9] & ((\inst10|memCtr[8]~41 ) # (GND)))
// \inst10|memCtr[9]~43  = CARRY((!\inst10|memCtr[8]~41 ) # (!\inst10|memCtr [9]))

	.dataa(\inst10|memCtr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[8]~41 ),
	.combout(\inst10|memCtr[9]~42_combout ),
	.cout(\inst10|memCtr[9]~43 ));
// synopsys translate_off
defparam \inst10|memCtr[9]~42 .lut_mask = 16'h5A5F;
defparam \inst10|memCtr[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \inst10|memCtr[9] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[9] .is_wysiwyg = "true";
defparam \inst10|memCtr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \inst10|memCtr[10]~44 (
// Equation(s):
// \inst10|memCtr[10]~44_combout  = (\inst10|memCtr [10] & (\inst10|memCtr[9]~43  $ (GND))) # (!\inst10|memCtr [10] & (!\inst10|memCtr[9]~43  & VCC))
// \inst10|memCtr[10]~45  = CARRY((\inst10|memCtr [10] & !\inst10|memCtr[9]~43 ))

	.dataa(gnd),
	.datab(\inst10|memCtr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[9]~43 ),
	.combout(\inst10|memCtr[10]~44_combout ),
	.cout(\inst10|memCtr[10]~45 ));
// synopsys translate_off
defparam \inst10|memCtr[10]~44 .lut_mask = 16'hC30C;
defparam \inst10|memCtr[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \inst10|memCtr[10] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[10]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[10] .is_wysiwyg = "true";
defparam \inst10|memCtr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \inst10|memCtr[11]~46 (
// Equation(s):
// \inst10|memCtr[11]~46_combout  = (\inst10|memCtr [11] & (!\inst10|memCtr[10]~45 )) # (!\inst10|memCtr [11] & ((\inst10|memCtr[10]~45 ) # (GND)))
// \inst10|memCtr[11]~47  = CARRY((!\inst10|memCtr[10]~45 ) # (!\inst10|memCtr [11]))

	.dataa(\inst10|memCtr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[10]~45 ),
	.combout(\inst10|memCtr[11]~46_combout ),
	.cout(\inst10|memCtr[11]~47 ));
// synopsys translate_off
defparam \inst10|memCtr[11]~46 .lut_mask = 16'h5A5F;
defparam \inst10|memCtr[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \inst10|memCtr[11] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[11]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[11] .is_wysiwyg = "true";
defparam \inst10|memCtr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \inst10|memCtr[12]~48 (
// Equation(s):
// \inst10|memCtr[12]~48_combout  = (\inst10|memCtr [12] & (\inst10|memCtr[11]~47  $ (GND))) # (!\inst10|memCtr [12] & (!\inst10|memCtr[11]~47  & VCC))
// \inst10|memCtr[12]~49  = CARRY((\inst10|memCtr [12] & !\inst10|memCtr[11]~47 ))

	.dataa(gnd),
	.datab(\inst10|memCtr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[11]~47 ),
	.combout(\inst10|memCtr[12]~48_combout ),
	.cout(\inst10|memCtr[12]~49 ));
// synopsys translate_off
defparam \inst10|memCtr[12]~48 .lut_mask = 16'hC30C;
defparam \inst10|memCtr[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \inst10|memCtr[12] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[12]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[12] .is_wysiwyg = "true";
defparam \inst10|memCtr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \inst10|memCtr[13]~50 (
// Equation(s):
// \inst10|memCtr[13]~50_combout  = (\inst10|memCtr [13] & (!\inst10|memCtr[12]~49 )) # (!\inst10|memCtr [13] & ((\inst10|memCtr[12]~49 ) # (GND)))
// \inst10|memCtr[13]~51  = CARRY((!\inst10|memCtr[12]~49 ) # (!\inst10|memCtr [13]))

	.dataa(gnd),
	.datab(\inst10|memCtr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[12]~49 ),
	.combout(\inst10|memCtr[13]~50_combout ),
	.cout(\inst10|memCtr[13]~51 ));
// synopsys translate_off
defparam \inst10|memCtr[13]~50 .lut_mask = 16'h3C3F;
defparam \inst10|memCtr[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \inst10|memCtr[13] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[13] .is_wysiwyg = "true";
defparam \inst10|memCtr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \inst10|memCtr[14]~52 (
// Equation(s):
// \inst10|memCtr[14]~52_combout  = (\inst10|memCtr [14] & (\inst10|memCtr[13]~51  $ (GND))) # (!\inst10|memCtr [14] & (!\inst10|memCtr[13]~51  & VCC))
// \inst10|memCtr[14]~53  = CARRY((\inst10|memCtr [14] & !\inst10|memCtr[13]~51 ))

	.dataa(gnd),
	.datab(\inst10|memCtr [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[13]~51 ),
	.combout(\inst10|memCtr[14]~52_combout ),
	.cout(\inst10|memCtr[14]~53 ));
// synopsys translate_off
defparam \inst10|memCtr[14]~52 .lut_mask = 16'hC30C;
defparam \inst10|memCtr[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N5
dffeas \inst10|memCtr[14] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[14]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[14] .is_wysiwyg = "true";
defparam \inst10|memCtr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \inst10|memCtr[15]~54 (
// Equation(s):
// \inst10|memCtr[15]~54_combout  = (\inst10|memCtr [15] & (!\inst10|memCtr[14]~53 )) # (!\inst10|memCtr [15] & ((\inst10|memCtr[14]~53 ) # (GND)))
// \inst10|memCtr[15]~55  = CARRY((!\inst10|memCtr[14]~53 ) # (!\inst10|memCtr [15]))

	.dataa(\inst10|memCtr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[14]~53 ),
	.combout(\inst10|memCtr[15]~54_combout ),
	.cout(\inst10|memCtr[15]~55 ));
// synopsys translate_off
defparam \inst10|memCtr[15]~54 .lut_mask = 16'h5A5F;
defparam \inst10|memCtr[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \inst10|memCtr[15] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[15]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[15] .is_wysiwyg = "true";
defparam \inst10|memCtr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \inst10|memCtr[16]~56 (
// Equation(s):
// \inst10|memCtr[16]~56_combout  = (\inst10|memCtr [16] & (\inst10|memCtr[15]~55  $ (GND))) # (!\inst10|memCtr [16] & (!\inst10|memCtr[15]~55  & VCC))
// \inst10|memCtr[16]~57  = CARRY((\inst10|memCtr [16] & !\inst10|memCtr[15]~55 ))

	.dataa(gnd),
	.datab(\inst10|memCtr [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[15]~55 ),
	.combout(\inst10|memCtr[16]~56_combout ),
	.cout(\inst10|memCtr[16]~57 ));
// synopsys translate_off
defparam \inst10|memCtr[16]~56 .lut_mask = 16'hC30C;
defparam \inst10|memCtr[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \inst10|memCtr[16] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[16]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[16] .is_wysiwyg = "true";
defparam \inst10|memCtr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \inst10|memCtr[17]~58 (
// Equation(s):
// \inst10|memCtr[17]~58_combout  = (\inst10|memCtr [17] & (!\inst10|memCtr[16]~57 )) # (!\inst10|memCtr [17] & ((\inst10|memCtr[16]~57 ) # (GND)))
// \inst10|memCtr[17]~59  = CARRY((!\inst10|memCtr[16]~57 ) # (!\inst10|memCtr [17]))

	.dataa(\inst10|memCtr [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[16]~57 ),
	.combout(\inst10|memCtr[17]~58_combout ),
	.cout(\inst10|memCtr[17]~59 ));
// synopsys translate_off
defparam \inst10|memCtr[17]~58 .lut_mask = 16'h5A5F;
defparam \inst10|memCtr[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \inst10|memCtr[17] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[17]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[17] .is_wysiwyg = "true";
defparam \inst10|memCtr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \inst10|memCtr[18]~60 (
// Equation(s):
// \inst10|memCtr[18]~60_combout  = (\inst10|memCtr [18] & (\inst10|memCtr[17]~59  $ (GND))) # (!\inst10|memCtr [18] & (!\inst10|memCtr[17]~59  & VCC))
// \inst10|memCtr[18]~61  = CARRY((\inst10|memCtr [18] & !\inst10|memCtr[17]~59 ))

	.dataa(\inst10|memCtr [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[17]~59 ),
	.combout(\inst10|memCtr[18]~60_combout ),
	.cout(\inst10|memCtr[18]~61 ));
// synopsys translate_off
defparam \inst10|memCtr[18]~60 .lut_mask = 16'hA50A;
defparam \inst10|memCtr[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \inst10|memCtr[18] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[18]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[18] .is_wysiwyg = "true";
defparam \inst10|memCtr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \inst10|memCtr[19]~62 (
// Equation(s):
// \inst10|memCtr[19]~62_combout  = (\inst10|memCtr [19] & (!\inst10|memCtr[18]~61 )) # (!\inst10|memCtr [19] & ((\inst10|memCtr[18]~61 ) # (GND)))
// \inst10|memCtr[19]~63  = CARRY((!\inst10|memCtr[18]~61 ) # (!\inst10|memCtr [19]))

	.dataa(gnd),
	.datab(\inst10|memCtr [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[18]~61 ),
	.combout(\inst10|memCtr[19]~62_combout ),
	.cout(\inst10|memCtr[19]~63 ));
// synopsys translate_off
defparam \inst10|memCtr[19]~62 .lut_mask = 16'h3C3F;
defparam \inst10|memCtr[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \inst10|memCtr[19] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[19]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[19] .is_wysiwyg = "true";
defparam \inst10|memCtr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \inst10|memCtr[20]~64 (
// Equation(s):
// \inst10|memCtr[20]~64_combout  = (\inst10|memCtr [20] & (\inst10|memCtr[19]~63  $ (GND))) # (!\inst10|memCtr [20] & (!\inst10|memCtr[19]~63  & VCC))
// \inst10|memCtr[20]~65  = CARRY((\inst10|memCtr [20] & !\inst10|memCtr[19]~63 ))

	.dataa(gnd),
	.datab(\inst10|memCtr [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[19]~63 ),
	.combout(\inst10|memCtr[20]~64_combout ),
	.cout(\inst10|memCtr[20]~65 ));
// synopsys translate_off
defparam \inst10|memCtr[20]~64 .lut_mask = 16'hC30C;
defparam \inst10|memCtr[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \inst10|memCtr[20] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[20]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[20] .is_wysiwyg = "true";
defparam \inst10|memCtr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \inst10|state_reg~6 (
// Equation(s):
// \inst10|state_reg~6_combout  = (!\inst10|memCtr [18] & (\inst10|state_reg.MEMCLEAR~q  & (!\inst10|memCtr [19] & !\inst10|memCtr [20])))

	.dataa(\inst10|memCtr [18]),
	.datab(\inst10|state_reg.MEMCLEAR~q ),
	.datac(\inst10|memCtr [19]),
	.datad(\inst10|memCtr [20]),
	.cin(gnd),
	.combout(\inst10|state_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|state_reg~6 .lut_mask = 16'h0004;
defparam \inst10|state_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \inst10|memCtr[21]~66 (
// Equation(s):
// \inst10|memCtr[21]~66_combout  = (\inst10|memCtr [21] & (!\inst10|memCtr[20]~65 )) # (!\inst10|memCtr [21] & ((\inst10|memCtr[20]~65 ) # (GND)))
// \inst10|memCtr[21]~67  = CARRY((!\inst10|memCtr[20]~65 ) # (!\inst10|memCtr [21]))

	.dataa(gnd),
	.datab(\inst10|memCtr [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[20]~65 ),
	.combout(\inst10|memCtr[21]~66_combout ),
	.cout(\inst10|memCtr[21]~67 ));
// synopsys translate_off
defparam \inst10|memCtr[21]~66 .lut_mask = 16'h3C3F;
defparam \inst10|memCtr[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \inst10|memCtr[21] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[21]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[21] .is_wysiwyg = "true";
defparam \inst10|memCtr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \inst10|memCtr[22]~68 (
// Equation(s):
// \inst10|memCtr[22]~68_combout  = (\inst10|memCtr [22] & (\inst10|memCtr[21]~67  $ (GND))) # (!\inst10|memCtr [22] & (!\inst10|memCtr[21]~67  & VCC))
// \inst10|memCtr[22]~69  = CARRY((\inst10|memCtr [22] & !\inst10|memCtr[21]~67 ))

	.dataa(gnd),
	.datab(\inst10|memCtr [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|memCtr[21]~67 ),
	.combout(\inst10|memCtr[22]~68_combout ),
	.cout(\inst10|memCtr[22]~69 ));
// synopsys translate_off
defparam \inst10|memCtr[22]~68 .lut_mask = 16'hC30C;
defparam \inst10|memCtr[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \inst10|memCtr[22] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[22]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[22] .is_wysiwyg = "true";
defparam \inst10|memCtr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \inst10|memCtr[23]~70 (
// Equation(s):
// \inst10|memCtr[23]~70_combout  = \inst10|memCtr [23] $ (\inst10|memCtr[22]~69 )

	.dataa(\inst10|memCtr [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst10|memCtr[22]~69 ),
	.combout(\inst10|memCtr[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|memCtr[23]~70 .lut_mask = 16'h5A5A;
defparam \inst10|memCtr[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \inst10|memCtr[23] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|memCtr[23]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|state_reg.MEMCLEAR~q ),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|memCtr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|memCtr[23] .is_wysiwyg = "true";
defparam \inst10|memCtr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \inst10|state_reg~7 (
// Equation(s):
// \inst10|state_reg~7_combout  = (\inst10|state_reg~6_combout  & (!\inst10|memCtr [22] & (!\inst10|memCtr [23] & !\inst10|memCtr [21])))

	.dataa(\inst10|state_reg~6_combout ),
	.datab(\inst10|memCtr [22]),
	.datac(\inst10|memCtr [23]),
	.datad(\inst10|memCtr [21]),
	.cin(gnd),
	.combout(\inst10|state_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|state_reg~7 .lut_mask = 16'h0002;
defparam \inst10|state_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \inst10|state_reg~8 (
// Equation(s):
// \inst10|state_reg~8_combout  = (!\inst10|memCtr [12] & (((!\inst10|memCtr [9]) # (!\inst10|memCtr [10])) # (!\inst10|memCtr [11])))

	.dataa(\inst10|memCtr [11]),
	.datab(\inst10|memCtr [10]),
	.datac(\inst10|memCtr [9]),
	.datad(\inst10|memCtr [12]),
	.cin(gnd),
	.combout(\inst10|state_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|state_reg~8 .lut_mask = 16'h007F;
defparam \inst10|state_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \inst10|state_reg~9 (
// Equation(s):
// \inst10|state_reg~9_combout  = (\inst10|state_reg~8_combout ) # (((!\inst10|memCtr [15]) # (!\inst10|memCtr [14])) # (!\inst10|memCtr [13]))

	.dataa(\inst10|state_reg~8_combout ),
	.datab(\inst10|memCtr [13]),
	.datac(\inst10|memCtr [14]),
	.datad(\inst10|memCtr [15]),
	.cin(gnd),
	.combout(\inst10|state_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|state_reg~9 .lut_mask = 16'hBFFF;
defparam \inst10|state_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \inst10|state_reg~10 (
// Equation(s):
// \inst10|state_reg~10_combout  = (\inst10|state_reg~7_combout  & (((\inst10|state_reg~9_combout  & !\inst10|memCtr [16])) # (!\inst10|memCtr [17])))

	.dataa(\inst10|state_reg~7_combout ),
	.datab(\inst10|state_reg~9_combout ),
	.datac(\inst10|memCtr [16]),
	.datad(\inst10|memCtr [17]),
	.cin(gnd),
	.combout(\inst10|state_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|state_reg~10 .lut_mask = 16'h08AA;
defparam \inst10|state_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \inst10|screenMode~0 (
// Equation(s):
// \inst10|screenMode~0_combout  = (\inst10|LessThan1~2_combout  & (\inst10|LessThan2~1_combout )) # (!\inst10|LessThan1~2_combout  & ((\inst10|screenMode~q )))

	.dataa(\inst10|LessThan2~1_combout ),
	.datab(gnd),
	.datac(\inst10|screenMode~q ),
	.datad(\inst10|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\inst10|screenMode~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|screenMode~0 .lut_mask = 16'hAAF0;
defparam \inst10|screenMode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \inst10|screenMode (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|screenMode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|screenMode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|screenMode .is_wysiwyg = "true";
defparam \inst10|screenMode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \inst10|state_reg~11 (
// Equation(s):
// \inst10|state_reg~11_combout  = (\inst10|state_reg~10_combout ) # ((\inst10|LessThan1~2_combout  & (\inst10|LessThan2~1_combout  $ (\inst10|screenMode~q ))))

	.dataa(\inst10|LessThan2~1_combout ),
	.datab(\inst10|LessThan1~2_combout ),
	.datac(\inst10|state_reg~10_combout ),
	.datad(\inst10|screenMode~q ),
	.cin(gnd),
	.combout(\inst10|state_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|state_reg~11 .lut_mask = 16'hF4F8;
defparam \inst10|state_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \inst10|state_reg.MEMCLEAR (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|state_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|state_reg.MEMCLEAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|state_reg.MEMCLEAR .is_wysiwyg = "true";
defparam \inst10|state_reg.MEMCLEAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \inst10|leds2~0 (
// Equation(s):
// \inst10|leds2~0_combout  = !\inst10|state_reg.MEMCLEAR~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|state_reg.MEMCLEAR~q ),
	.cin(gnd),
	.combout(\inst10|leds2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|leds2~0 .lut_mask = 16'h00FF;
defparam \inst10|leds2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \inst10|leds2 (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|leds2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|leds2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|leds2 .is_wysiwyg = "true";
defparam \inst10|leds2 .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y18_N19
dffeas \inst10|ledsreg[20] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[20] .is_wysiwyg = "true";
defparam \inst10|ledsreg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N8
cycloneive_lcell_comb \inst10|ledsreg[0]~0 (
// Equation(s):
// \inst10|ledsreg[0]~0_combout  = !\inst10|ledsreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|ledsreg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|ledsreg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|ledsreg[0]~0 .lut_mask = 16'h0F0F;
defparam \inst10|ledsreg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y19_N9
dffeas \inst10|ledsreg[0] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|ledsreg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[0] .is_wysiwyg = "true";
defparam \inst10|ledsreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N12
cycloneive_lcell_comb \inst10|Add1~0 (
// Equation(s):
// \inst10|Add1~0_combout  = (\inst10|ledsreg [1] & (\inst10|ledsreg [0] $ (VCC))) # (!\inst10|ledsreg [1] & (\inst10|ledsreg [0] & VCC))
// \inst10|Add1~1  = CARRY((\inst10|ledsreg [1] & \inst10|ledsreg [0]))

	.dataa(\inst10|ledsreg [1]),
	.datab(\inst10|ledsreg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|Add1~0_combout ),
	.cout(\inst10|Add1~1 ));
// synopsys translate_off
defparam \inst10|Add1~0 .lut_mask = 16'h6688;
defparam \inst10|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y19_N13
dffeas \inst10|ledsreg[1] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[1] .is_wysiwyg = "true";
defparam \inst10|ledsreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N14
cycloneive_lcell_comb \inst10|Add1~2 (
// Equation(s):
// \inst10|Add1~2_combout  = (\inst10|ledsreg [2] & (!\inst10|Add1~1 )) # (!\inst10|ledsreg [2] & ((\inst10|Add1~1 ) # (GND)))
// \inst10|Add1~3  = CARRY((!\inst10|Add1~1 ) # (!\inst10|ledsreg [2]))

	.dataa(gnd),
	.datab(\inst10|ledsreg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~1 ),
	.combout(\inst10|Add1~2_combout ),
	.cout(\inst10|Add1~3 ));
// synopsys translate_off
defparam \inst10|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst10|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y19_N15
dffeas \inst10|ledsreg[2] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[2] .is_wysiwyg = "true";
defparam \inst10|ledsreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N16
cycloneive_lcell_comb \inst10|Add1~4 (
// Equation(s):
// \inst10|Add1~4_combout  = (\inst10|ledsreg [3] & (\inst10|Add1~3  $ (GND))) # (!\inst10|ledsreg [3] & (!\inst10|Add1~3  & VCC))
// \inst10|Add1~5  = CARRY((\inst10|ledsreg [3] & !\inst10|Add1~3 ))

	.dataa(gnd),
	.datab(\inst10|ledsreg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~3 ),
	.combout(\inst10|Add1~4_combout ),
	.cout(\inst10|Add1~5 ));
// synopsys translate_off
defparam \inst10|Add1~4 .lut_mask = 16'hC30C;
defparam \inst10|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y19_N17
dffeas \inst10|ledsreg[3] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[3] .is_wysiwyg = "true";
defparam \inst10|ledsreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N18
cycloneive_lcell_comb \inst10|Add1~6 (
// Equation(s):
// \inst10|Add1~6_combout  = (\inst10|ledsreg [4] & (!\inst10|Add1~5 )) # (!\inst10|ledsreg [4] & ((\inst10|Add1~5 ) # (GND)))
// \inst10|Add1~7  = CARRY((!\inst10|Add1~5 ) # (!\inst10|ledsreg [4]))

	.dataa(gnd),
	.datab(\inst10|ledsreg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~5 ),
	.combout(\inst10|Add1~6_combout ),
	.cout(\inst10|Add1~7 ));
// synopsys translate_off
defparam \inst10|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst10|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y19_N19
dffeas \inst10|ledsreg[4] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[4] .is_wysiwyg = "true";
defparam \inst10|ledsreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N20
cycloneive_lcell_comb \inst10|Add1~8 (
// Equation(s):
// \inst10|Add1~8_combout  = (\inst10|ledsreg [5] & (\inst10|Add1~7  $ (GND))) # (!\inst10|ledsreg [5] & (!\inst10|Add1~7  & VCC))
// \inst10|Add1~9  = CARRY((\inst10|ledsreg [5] & !\inst10|Add1~7 ))

	.dataa(gnd),
	.datab(\inst10|ledsreg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~7 ),
	.combout(\inst10|Add1~8_combout ),
	.cout(\inst10|Add1~9 ));
// synopsys translate_off
defparam \inst10|Add1~8 .lut_mask = 16'hC30C;
defparam \inst10|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y19_N21
dffeas \inst10|ledsreg[5] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[5] .is_wysiwyg = "true";
defparam \inst10|ledsreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N22
cycloneive_lcell_comb \inst10|Add1~10 (
// Equation(s):
// \inst10|Add1~10_combout  = (\inst10|ledsreg [6] & (!\inst10|Add1~9 )) # (!\inst10|ledsreg [6] & ((\inst10|Add1~9 ) # (GND)))
// \inst10|Add1~11  = CARRY((!\inst10|Add1~9 ) # (!\inst10|ledsreg [6]))

	.dataa(\inst10|ledsreg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~9 ),
	.combout(\inst10|Add1~10_combout ),
	.cout(\inst10|Add1~11 ));
// synopsys translate_off
defparam \inst10|Add1~10 .lut_mask = 16'h5A5F;
defparam \inst10|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y19_N23
dffeas \inst10|ledsreg[6] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[6] .is_wysiwyg = "true";
defparam \inst10|ledsreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N24
cycloneive_lcell_comb \inst10|Add1~12 (
// Equation(s):
// \inst10|Add1~12_combout  = (\inst10|ledsreg [7] & (\inst10|Add1~11  $ (GND))) # (!\inst10|ledsreg [7] & (!\inst10|Add1~11  & VCC))
// \inst10|Add1~13  = CARRY((\inst10|ledsreg [7] & !\inst10|Add1~11 ))

	.dataa(gnd),
	.datab(\inst10|ledsreg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~11 ),
	.combout(\inst10|Add1~12_combout ),
	.cout(\inst10|Add1~13 ));
// synopsys translate_off
defparam \inst10|Add1~12 .lut_mask = 16'hC30C;
defparam \inst10|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y19_N25
dffeas \inst10|ledsreg[7] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[7] .is_wysiwyg = "true";
defparam \inst10|ledsreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N26
cycloneive_lcell_comb \inst10|Add1~14 (
// Equation(s):
// \inst10|Add1~14_combout  = (\inst10|ledsreg [8] & (!\inst10|Add1~13 )) # (!\inst10|ledsreg [8] & ((\inst10|Add1~13 ) # (GND)))
// \inst10|Add1~15  = CARRY((!\inst10|Add1~13 ) # (!\inst10|ledsreg [8]))

	.dataa(\inst10|ledsreg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~13 ),
	.combout(\inst10|Add1~14_combout ),
	.cout(\inst10|Add1~15 ));
// synopsys translate_off
defparam \inst10|Add1~14 .lut_mask = 16'h5A5F;
defparam \inst10|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y19_N27
dffeas \inst10|ledsreg[8] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[8] .is_wysiwyg = "true";
defparam \inst10|ledsreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N28
cycloneive_lcell_comb \inst10|Add1~16 (
// Equation(s):
// \inst10|Add1~16_combout  = (\inst10|ledsreg [9] & (\inst10|Add1~15  $ (GND))) # (!\inst10|ledsreg [9] & (!\inst10|Add1~15  & VCC))
// \inst10|Add1~17  = CARRY((\inst10|ledsreg [9] & !\inst10|Add1~15 ))

	.dataa(gnd),
	.datab(\inst10|ledsreg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~15 ),
	.combout(\inst10|Add1~16_combout ),
	.cout(\inst10|Add1~17 ));
// synopsys translate_off
defparam \inst10|Add1~16 .lut_mask = 16'hC30C;
defparam \inst10|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y19_N29
dffeas \inst10|ledsreg[9] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[9] .is_wysiwyg = "true";
defparam \inst10|ledsreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N30
cycloneive_lcell_comb \inst10|Add1~18 (
// Equation(s):
// \inst10|Add1~18_combout  = (\inst10|ledsreg [10] & (!\inst10|Add1~17 )) # (!\inst10|ledsreg [10] & ((\inst10|Add1~17 ) # (GND)))
// \inst10|Add1~19  = CARRY((!\inst10|Add1~17 ) # (!\inst10|ledsreg [10]))

	.dataa(\inst10|ledsreg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~17 ),
	.combout(\inst10|Add1~18_combout ),
	.cout(\inst10|Add1~19 ));
// synopsys translate_off
defparam \inst10|Add1~18 .lut_mask = 16'h5A5F;
defparam \inst10|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y19_N31
dffeas \inst10|ledsreg[10] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[10] .is_wysiwyg = "true";
defparam \inst10|ledsreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N0
cycloneive_lcell_comb \inst10|Add1~20 (
// Equation(s):
// \inst10|Add1~20_combout  = (\inst10|ledsreg [11] & (\inst10|Add1~19  $ (GND))) # (!\inst10|ledsreg [11] & (!\inst10|Add1~19  & VCC))
// \inst10|Add1~21  = CARRY((\inst10|ledsreg [11] & !\inst10|Add1~19 ))

	.dataa(gnd),
	.datab(\inst10|ledsreg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~19 ),
	.combout(\inst10|Add1~20_combout ),
	.cout(\inst10|Add1~21 ));
// synopsys translate_off
defparam \inst10|Add1~20 .lut_mask = 16'hC30C;
defparam \inst10|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N1
dffeas \inst10|ledsreg[11] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[11] .is_wysiwyg = "true";
defparam \inst10|ledsreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N2
cycloneive_lcell_comb \inst10|Add1~22 (
// Equation(s):
// \inst10|Add1~22_combout  = (\inst10|ledsreg [12] & (!\inst10|Add1~21 )) # (!\inst10|ledsreg [12] & ((\inst10|Add1~21 ) # (GND)))
// \inst10|Add1~23  = CARRY((!\inst10|Add1~21 ) # (!\inst10|ledsreg [12]))

	.dataa(gnd),
	.datab(\inst10|ledsreg [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~21 ),
	.combout(\inst10|Add1~22_combout ),
	.cout(\inst10|Add1~23 ));
// synopsys translate_off
defparam \inst10|Add1~22 .lut_mask = 16'h3C3F;
defparam \inst10|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N3
dffeas \inst10|ledsreg[12] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[12] .is_wysiwyg = "true";
defparam \inst10|ledsreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N4
cycloneive_lcell_comb \inst10|Add1~24 (
// Equation(s):
// \inst10|Add1~24_combout  = (\inst10|ledsreg [13] & (\inst10|Add1~23  $ (GND))) # (!\inst10|ledsreg [13] & (!\inst10|Add1~23  & VCC))
// \inst10|Add1~25  = CARRY((\inst10|ledsreg [13] & !\inst10|Add1~23 ))

	.dataa(gnd),
	.datab(\inst10|ledsreg [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~23 ),
	.combout(\inst10|Add1~24_combout ),
	.cout(\inst10|Add1~25 ));
// synopsys translate_off
defparam \inst10|Add1~24 .lut_mask = 16'hC30C;
defparam \inst10|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N5
dffeas \inst10|ledsreg[13] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[13] .is_wysiwyg = "true";
defparam \inst10|ledsreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N6
cycloneive_lcell_comb \inst10|Add1~26 (
// Equation(s):
// \inst10|Add1~26_combout  = (\inst10|ledsreg [14] & (!\inst10|Add1~25 )) # (!\inst10|ledsreg [14] & ((\inst10|Add1~25 ) # (GND)))
// \inst10|Add1~27  = CARRY((!\inst10|Add1~25 ) # (!\inst10|ledsreg [14]))

	.dataa(\inst10|ledsreg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~25 ),
	.combout(\inst10|Add1~26_combout ),
	.cout(\inst10|Add1~27 ));
// synopsys translate_off
defparam \inst10|Add1~26 .lut_mask = 16'h5A5F;
defparam \inst10|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N7
dffeas \inst10|ledsreg[14] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[14] .is_wysiwyg = "true";
defparam \inst10|ledsreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N8
cycloneive_lcell_comb \inst10|Add1~28 (
// Equation(s):
// \inst10|Add1~28_combout  = (\inst10|ledsreg [15] & (\inst10|Add1~27  $ (GND))) # (!\inst10|ledsreg [15] & (!\inst10|Add1~27  & VCC))
// \inst10|Add1~29  = CARRY((\inst10|ledsreg [15] & !\inst10|Add1~27 ))

	.dataa(gnd),
	.datab(\inst10|ledsreg [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~27 ),
	.combout(\inst10|Add1~28_combout ),
	.cout(\inst10|Add1~29 ));
// synopsys translate_off
defparam \inst10|Add1~28 .lut_mask = 16'hC30C;
defparam \inst10|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N9
dffeas \inst10|ledsreg[15] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[15] .is_wysiwyg = "true";
defparam \inst10|ledsreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N10
cycloneive_lcell_comb \inst10|Add1~30 (
// Equation(s):
// \inst10|Add1~30_combout  = (\inst10|ledsreg [16] & (!\inst10|Add1~29 )) # (!\inst10|ledsreg [16] & ((\inst10|Add1~29 ) # (GND)))
// \inst10|Add1~31  = CARRY((!\inst10|Add1~29 ) # (!\inst10|ledsreg [16]))

	.dataa(\inst10|ledsreg [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~29 ),
	.combout(\inst10|Add1~30_combout ),
	.cout(\inst10|Add1~31 ));
// synopsys translate_off
defparam \inst10|Add1~30 .lut_mask = 16'h5A5F;
defparam \inst10|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N11
dffeas \inst10|ledsreg[16] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[16] .is_wysiwyg = "true";
defparam \inst10|ledsreg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N12
cycloneive_lcell_comb \inst10|Add1~32 (
// Equation(s):
// \inst10|Add1~32_combout  = (\inst10|ledsreg [17] & (\inst10|Add1~31  $ (GND))) # (!\inst10|ledsreg [17] & (!\inst10|Add1~31  & VCC))
// \inst10|Add1~33  = CARRY((\inst10|ledsreg [17] & !\inst10|Add1~31 ))

	.dataa(\inst10|ledsreg [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~31 ),
	.combout(\inst10|Add1~32_combout ),
	.cout(\inst10|Add1~33 ));
// synopsys translate_off
defparam \inst10|Add1~32 .lut_mask = 16'hA50A;
defparam \inst10|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N13
dffeas \inst10|ledsreg[17] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[17] .is_wysiwyg = "true";
defparam \inst10|ledsreg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N14
cycloneive_lcell_comb \inst10|Add1~34 (
// Equation(s):
// \inst10|Add1~34_combout  = (\inst10|ledsreg [18] & (!\inst10|Add1~33 )) # (!\inst10|ledsreg [18] & ((\inst10|Add1~33 ) # (GND)))
// \inst10|Add1~35  = CARRY((!\inst10|Add1~33 ) # (!\inst10|ledsreg [18]))

	.dataa(gnd),
	.datab(\inst10|ledsreg [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~33 ),
	.combout(\inst10|Add1~34_combout ),
	.cout(\inst10|Add1~35 ));
// synopsys translate_off
defparam \inst10|Add1~34 .lut_mask = 16'h3C3F;
defparam \inst10|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N15
dffeas \inst10|ledsreg[18] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[18] .is_wysiwyg = "true";
defparam \inst10|ledsreg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N16
cycloneive_lcell_comb \inst10|Add1~36 (
// Equation(s):
// \inst10|Add1~36_combout  = (\inst10|ledsreg [19] & (\inst10|Add1~35  $ (GND))) # (!\inst10|ledsreg [19] & (!\inst10|Add1~35  & VCC))
// \inst10|Add1~37  = CARRY((\inst10|ledsreg [19] & !\inst10|Add1~35 ))

	.dataa(gnd),
	.datab(\inst10|ledsreg [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add1~35 ),
	.combout(\inst10|Add1~36_combout ),
	.cout(\inst10|Add1~37 ));
// synopsys translate_off
defparam \inst10|Add1~36 .lut_mask = 16'hC30C;
defparam \inst10|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y18_N17
dffeas \inst10|ledsreg[19] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|ledsreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|ledsreg[19] .is_wysiwyg = "true";
defparam \inst10|ledsreg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N18
cycloneive_lcell_comb \inst10|Add1~38 (
// Equation(s):
// \inst10|Add1~38_combout  = \inst10|Add1~37  $ (\inst10|ledsreg [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|ledsreg [20]),
	.cin(\inst10|Add1~37 ),
	.combout(\inst10|Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add1~38 .lut_mask = 16'h0FF0;
defparam \inst10|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N28
cycloneive_lcell_comb \inst10|leds3~feeder (
// Equation(s):
// \inst10|leds3~feeder_combout  = \inst10|Add1~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Add1~38_combout ),
	.cin(gnd),
	.combout(\inst10|leds3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|leds3~feeder .lut_mask = 16'hFF00;
defparam \inst10|leds3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y18_N29
dffeas \inst10|leds3 (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|leds3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|leds3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|leds3 .is_wysiwyg = "true";
defparam \inst10|leds3 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \H_0~input (
	.i(H_0),
	.ibar(gnd),
	.o(\H_0~input_o ));
// synopsys translate_off
defparam \H_0~input .bus_hold = "false";
defparam \H_0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y2_N28
cycloneive_lcell_comb \inst10|h5_r~feeder (
// Equation(s):
// \inst10|h5_r~feeder_combout  = \H_0~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\H_0~input_o ),
	.cin(gnd),
	.combout(\inst10|h5_r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|h5_r~feeder .lut_mask = 16'hFF00;
defparam \inst10|h5_r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y2_N29
dffeas \inst10|h5_r (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|h5_r~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|h5_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|h5_r .is_wysiwyg = "true";
defparam \inst10|h5_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y2_N18
cycloneive_lcell_comb \inst10|h5_r2~feeder (
// Equation(s):
// \inst10|h5_r2~feeder_combout  = \inst10|h5_r~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|h5_r~q ),
	.cin(gnd),
	.combout(\inst10|h5_r2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|h5_r2~feeder .lut_mask = 16'hFF00;
defparam \inst10|h5_r2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y2_N19
dffeas \inst10|h5_r2 (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|h5_r2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|h5_r2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|h5_r2 .is_wysiwyg = "true";
defparam \inst10|h5_r2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y2_N4
cycloneive_lcell_comb \inst10|outputLEDA[5]~feeder (
// Equation(s):
// \inst10|outputLEDA[5]~feeder_combout  = \inst10|h5_r2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|h5_r2~q ),
	.cin(gnd),
	.combout(\inst10|outputLEDA[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|outputLEDA[5]~feeder .lut_mask = 16'hFF00;
defparam \inst10|outputLEDA[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y2_N5
dffeas \inst10|outputLEDA[5] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|outputLEDA[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDA[5] .is_wysiwyg = "true";
defparam \inst10|outputLEDA[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \H_1~input (
	.i(H_1),
	.ibar(gnd),
	.o(\H_1~input_o ));
// synopsys translate_off
defparam \H_1~input .bus_hold = "false";
defparam \H_1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y2_N28
cycloneive_lcell_comb \inst10|h4_r~feeder (
// Equation(s):
// \inst10|h4_r~feeder_combout  = \H_1~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\H_1~input_o ),
	.cin(gnd),
	.combout(\inst10|h4_r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|h4_r~feeder .lut_mask = 16'hFF00;
defparam \inst10|h4_r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y2_N29
dffeas \inst10|h4_r (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|h4_r~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|h4_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|h4_r .is_wysiwyg = "true";
defparam \inst10|h4_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y2_N18
cycloneive_lcell_comb \inst10|h4_r2~feeder (
// Equation(s):
// \inst10|h4_r2~feeder_combout  = \inst10|h4_r~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|h4_r~q ),
	.cin(gnd),
	.combout(\inst10|h4_r2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|h4_r2~feeder .lut_mask = 16'hFF00;
defparam \inst10|h4_r2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y2_N19
dffeas \inst10|h4_r2 (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|h4_r2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|h4_r2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|h4_r2 .is_wysiwyg = "true";
defparam \inst10|h4_r2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y2_N4
cycloneive_lcell_comb \inst10|outputLEDA[4]~feeder (
// Equation(s):
// \inst10|outputLEDA[4]~feeder_combout  = \inst10|h4_r2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|h4_r2~q ),
	.cin(gnd),
	.combout(\inst10|outputLEDA[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|outputLEDA[4]~feeder .lut_mask = 16'hFF00;
defparam \inst10|outputLEDA[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y2_N5
dffeas \inst10|outputLEDA[4] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|outputLEDA[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDA[4] .is_wysiwyg = "true";
defparam \inst10|outputLEDA[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \H_2~input (
	.i(H_2),
	.ibar(gnd),
	.o(\H_2~input_o ));
// synopsys translate_off
defparam \H_2~input .bus_hold = "false";
defparam \H_2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y3_N29
dffeas \inst10|h3_r (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\H_2~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|h3_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|h3_r .is_wysiwyg = "true";
defparam \inst10|h3_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N18
cycloneive_lcell_comb \inst10|h3_r2~feeder (
// Equation(s):
// \inst10|h3_r2~feeder_combout  = \inst10|h3_r~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|h3_r~q ),
	.cin(gnd),
	.combout(\inst10|h3_r2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|h3_r2~feeder .lut_mask = 16'hFF00;
defparam \inst10|h3_r2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N19
dffeas \inst10|h3_r2 (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|h3_r2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|h3_r2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|h3_r2 .is_wysiwyg = "true";
defparam \inst10|h3_r2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N4
cycloneive_lcell_comb \inst10|outputLEDA[3]~feeder (
// Equation(s):
// \inst10|outputLEDA[3]~feeder_combout  = \inst10|h3_r2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|h3_r2~q ),
	.cin(gnd),
	.combout(\inst10|outputLEDA[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|outputLEDA[3]~feeder .lut_mask = 16'hFF00;
defparam \inst10|outputLEDA[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N5
dffeas \inst10|outputLEDA[3] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|outputLEDA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDA[3] .is_wysiwyg = "true";
defparam \inst10|outputLEDA[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \H_3~input (
	.i(H_3),
	.ibar(gnd),
	.o(\H_3~input_o ));
// synopsys translate_off
defparam \H_3~input .bus_hold = "false";
defparam \H_3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
cycloneive_lcell_comb \inst10|h2_r~feeder (
// Equation(s):
// \inst10|h2_r~feeder_combout  = \H_3~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\H_3~input_o ),
	.cin(gnd),
	.combout(\inst10|h2_r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|h2_r~feeder .lut_mask = 16'hFF00;
defparam \inst10|h2_r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N29
dffeas \inst10|h2_r (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|h2_r~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|h2_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|h2_r .is_wysiwyg = "true";
defparam \inst10|h2_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N18
cycloneive_lcell_comb \inst10|h2_r2~feeder (
// Equation(s):
// \inst10|h2_r2~feeder_combout  = \inst10|h2_r~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|h2_r~q ),
	.cin(gnd),
	.combout(\inst10|h2_r2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|h2_r2~feeder .lut_mask = 16'hFF00;
defparam \inst10|h2_r2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \inst10|h2_r2 (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|h2_r2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|h2_r2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|h2_r2 .is_wysiwyg = "true";
defparam \inst10|h2_r2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
cycloneive_lcell_comb \inst10|outputLEDA[2]~feeder (
// Equation(s):
// \inst10|outputLEDA[2]~feeder_combout  = \inst10|h2_r2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|h2_r2~q ),
	.cin(gnd),
	.combout(\inst10|outputLEDA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|outputLEDA[2]~feeder .lut_mask = 16'hFF00;
defparam \inst10|outputLEDA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \inst10|outputLEDA[2] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|outputLEDA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDA[2] .is_wysiwyg = "true";
defparam \inst10|outputLEDA[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \H_4~input (
	.i(H_4),
	.ibar(gnd),
	.o(\H_4~input_o ));
// synopsys translate_off
defparam \H_4~input .bus_hold = "false";
defparam \H_4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N28
cycloneive_lcell_comb \inst10|h1_r~feeder (
// Equation(s):
// \inst10|h1_r~feeder_combout  = \H_4~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\H_4~input_o ),
	.cin(gnd),
	.combout(\inst10|h1_r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|h1_r~feeder .lut_mask = 16'hFF00;
defparam \inst10|h1_r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N29
dffeas \inst10|h1_r (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|h1_r~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|h1_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|h1_r .is_wysiwyg = "true";
defparam \inst10|h1_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N18
cycloneive_lcell_comb \inst10|h1_r2~feeder (
// Equation(s):
// \inst10|h1_r2~feeder_combout  = \inst10|h1_r~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|h1_r~q ),
	.cin(gnd),
	.combout(\inst10|h1_r2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|h1_r2~feeder .lut_mask = 16'hFF00;
defparam \inst10|h1_r2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N19
dffeas \inst10|h1_r2 (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|h1_r2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|h1_r2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|h1_r2 .is_wysiwyg = "true";
defparam \inst10|h1_r2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N0
cycloneive_lcell_comb \inst10|outputLEDA[1]~feeder (
// Equation(s):
// \inst10|outputLEDA[1]~feeder_combout  = \inst10|h1_r2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|h1_r2~q ),
	.cin(gnd),
	.combout(\inst10|outputLEDA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|outputLEDA[1]~feeder .lut_mask = 16'hFF00;
defparam \inst10|outputLEDA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N1
dffeas \inst10|outputLEDA[1] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|outputLEDA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDA[1] .is_wysiwyg = "true";
defparam \inst10|outputLEDA[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \H_5~input (
	.i(H_5),
	.ibar(gnd),
	.o(\H_5~input_o ));
// synopsys translate_off
defparam \H_5~input .bus_hold = "false";
defparam \H_5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
cycloneive_lcell_comb \inst10|h0_r~feeder (
// Equation(s):
// \inst10|h0_r~feeder_combout  = \H_5~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\H_5~input_o ),
	.cin(gnd),
	.combout(\inst10|h0_r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|h0_r~feeder .lut_mask = 16'hFF00;
defparam \inst10|h0_r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N1
dffeas \inst10|h0_r (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|h0_r~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|h0_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|h0_r .is_wysiwyg = "true";
defparam \inst10|h0_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
cycloneive_lcell_comb \inst10|h0_r2~feeder (
// Equation(s):
// \inst10|h0_r2~feeder_combout  = \inst10|h0_r~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|h0_r~q ),
	.cin(gnd),
	.combout(\inst10|h0_r2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|h0_r2~feeder .lut_mask = 16'hFF00;
defparam \inst10|h0_r2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \inst10|h0_r2 (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|h0_r2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|h0_r2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|h0_r2 .is_wysiwyg = "true";
defparam \inst10|h0_r2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
cycloneive_lcell_comb \inst10|outputLEDA[0]~feeder (
// Equation(s):
// \inst10|outputLEDA[0]~feeder_combout  = \inst10|h0_r2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|h0_r2~q ),
	.cin(gnd),
	.combout(\inst10|outputLEDA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|outputLEDA[0]~feeder .lut_mask = 16'hFF00;
defparam \inst10|outputLEDA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \inst10|outputLEDA[0] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|outputLEDA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDA[0] .is_wysiwyg = "true";
defparam \inst10|outputLEDA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \inst10|outputLEDB[9]~feeder (
// Equation(s):
// \inst10|outputLEDB[9]~feeder_combout  = \inst10|highestDotCount [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|highestDotCount [9]),
	.cin(gnd),
	.combout(\inst10|outputLEDB[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|outputLEDB[9]~feeder .lut_mask = 16'hFF00;
defparam \inst10|outputLEDB[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \inst10|outputLEDB[9] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|outputLEDB[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDB [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDB[9] .is_wysiwyg = "true";
defparam \inst10|outputLEDB[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N31
dffeas \inst10|outputLEDB[8] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|highestDotCount [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDB [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDB[8] .is_wysiwyg = "true";
defparam \inst10|outputLEDB[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \inst10|outputLEDB[7]~feeder (
// Equation(s):
// \inst10|outputLEDB[7]~feeder_combout  = \inst10|highestDotCount [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|highestDotCount [7]),
	.cin(gnd),
	.combout(\inst10|outputLEDB[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|outputLEDB[7]~feeder .lut_mask = 16'hFF00;
defparam \inst10|outputLEDB[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \inst10|outputLEDB[7] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|outputLEDB[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDB[7] .is_wysiwyg = "true";
defparam \inst10|outputLEDB[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \inst10|outputLEDB[6] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|highestDotCount [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDB[6] .is_wysiwyg = "true";
defparam \inst10|outputLEDB[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \inst10|outputLEDB[5] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|highestDotCount [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDB[5] .is_wysiwyg = "true";
defparam \inst10|outputLEDB[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N1
dffeas \inst10|outputLEDB[4] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|highestDotCount [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDB[4] .is_wysiwyg = "true";
defparam \inst10|outputLEDB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneive_lcell_comb \inst10|outputLEDB[3]~feeder (
// Equation(s):
// \inst10|outputLEDB[3]~feeder_combout  = \inst10|highestDotCount [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|highestDotCount [3]),
	.cin(gnd),
	.combout(\inst10|outputLEDB[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|outputLEDB[3]~feeder .lut_mask = 16'hFF00;
defparam \inst10|outputLEDB[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N11
dffeas \inst10|outputLEDB[3] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|outputLEDB[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDB[3] .is_wysiwyg = "true";
defparam \inst10|outputLEDB[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N9
dffeas \inst10|outputLEDB[2] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|highestDotCount [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDB[2] .is_wysiwyg = "true";
defparam \inst10|outputLEDB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
cycloneive_lcell_comb \inst10|outputLEDB[1]~feeder (
// Equation(s):
// \inst10|outputLEDB[1]~feeder_combout  = \inst10|highestDotCount [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|highestDotCount [1]),
	.cin(gnd),
	.combout(\inst10|outputLEDB[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|outputLEDB[1]~feeder .lut_mask = 16'hFF00;
defparam \inst10|outputLEDB[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N23
dffeas \inst10|outputLEDB[1] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|outputLEDB[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDB[1] .is_wysiwyg = "true";
defparam \inst10|outputLEDB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
cycloneive_lcell_comb \inst10|outputLEDB[0]~feeder (
// Equation(s):
// \inst10|outputLEDB[0]~feeder_combout  = \inst10|highestDotCount [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|highestDotCount [0]),
	.cin(gnd),
	.combout(\inst10|outputLEDB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|outputLEDB[0]~feeder .lut_mask = 16'hFF00;
defparam \inst10|outputLEDB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N17
dffeas \inst10|outputLEDB[0] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|outputLEDB[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|outputLEDB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|outputLEDB[0] .is_wysiwyg = "true";
defparam \inst10|outputLEDB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneive_lcell_comb \inst2|hvsync|inDisplayArea~0 (
// Equation(s):
// \inst2|hvsync|inDisplayArea~0_combout  = (!\inst2|hvsync|HCounterY [9] & (((!\inst2|hvsync|HCounterX [8] & !\inst2|hvsync|HCounterX [7])) # (!\inst2|hvsync|HCounterX [9])))

	.dataa(\inst2|hvsync|HCounterX [8]),
	.datab(\inst2|hvsync|HCounterX [9]),
	.datac(\inst2|hvsync|HCounterY [9]),
	.datad(\inst2|hvsync|HCounterX [7]),
	.cin(gnd),
	.combout(\inst2|hvsync|inDisplayArea~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|inDisplayArea~0 .lut_mask = 16'h0307;
defparam \inst2|hvsync|inDisplayArea~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneive_lcell_comb \inst2|hvsync|inDisplayArea~1 (
// Equation(s):
// \inst2|hvsync|inDisplayArea~1_combout  = (\inst2|hvsync|inDisplayArea~0_combout  & !\inst2|hvsync|vga_VS~1_combout )

	.dataa(gnd),
	.datab(\inst2|hvsync|inDisplayArea~0_combout ),
	.datac(gnd),
	.datad(\inst2|hvsync|vga_VS~1_combout ),
	.cin(gnd),
	.combout(\inst2|hvsync|inDisplayArea~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|hvsync|inDisplayArea~1 .lut_mask = 16'h00CC;
defparam \inst2|hvsync|inDisplayArea~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N7
dffeas \inst2|hvsync|inDisplayArea (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|hvsync|inDisplayArea~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|hvsync|inDisplayArea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|hvsync|inDisplayArea .is_wysiwyg = "true";
defparam \inst2|hvsync|inDisplayArea .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cycloneive_io_ibuf \FG_B~input (
	.i(FG_B),
	.ibar(gnd),
	.o(\FG_B~input_o ));
// synopsys translate_off
defparam \FG_B~input .bus_hold = "false";
defparam \FG_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \inst2|fg_b_ff~feeder (
// Equation(s):
// \inst2|fg_b_ff~feeder_combout  = \FG_B~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FG_B~input_o ),
	.cin(gnd),
	.combout(\inst2|fg_b_ff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|fg_b_ff~feeder .lut_mask = 16'hFF00;
defparam \inst2|fg_b_ff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \inst2|fg_b_ff (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|fg_b_ff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|fg_b_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|fg_b_ff .is_wysiwyg = "true";
defparam \inst2|fg_b_ff .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \BG_B~input (
	.i(BG_B),
	.ibar(gnd),
	.o(\BG_B~input_o ));
// synopsys translate_off
defparam \BG_B~input .bus_hold = "false";
defparam \BG_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y8_N15
dffeas \inst2|bg_b_ff (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BG_B~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bg_b_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bg_b_ff .is_wysiwyg = "true";
defparam \inst2|bg_b_ff .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N1
cycloneive_io_ibuf \FG_G~input (
	.i(FG_G),
	.ibar(gnd),
	.o(\FG_G~input_o ));
// synopsys translate_off
defparam \FG_G~input .bus_hold = "false";
defparam \FG_G~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \inst2|fg_g_ff~feeder (
// Equation(s):
// \inst2|fg_g_ff~feeder_combout  = \FG_G~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FG_G~input_o ),
	.cin(gnd),
	.combout(\inst2|fg_g_ff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|fg_g_ff~feeder .lut_mask = 16'hFF00;
defparam \inst2|fg_g_ff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \inst2|fg_g_ff (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|fg_g_ff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|fg_g_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|fg_g_ff .is_wysiwyg = "true";
defparam \inst2|fg_g_ff .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N8
cycloneive_io_ibuf \FG_R~input (
	.i(FG_R),
	.ibar(gnd),
	.o(\FG_R~input_o ));
// synopsys translate_off
defparam \FG_R~input .bus_hold = "false";
defparam \FG_R~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \inst2|fg_r_ff~feeder (
// Equation(s):
// \inst2|fg_r_ff~feeder_combout  = \FG_R~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FG_R~input_o ),
	.cin(gnd),
	.combout(\inst2|fg_r_ff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|fg_r_ff~feeder .lut_mask = 16'hFF00;
defparam \inst2|fg_r_ff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N9
dffeas \inst2|fg_r_ff (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|fg_r_ff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|fg_r_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|fg_r_ff .is_wysiwyg = "true";
defparam \inst2|fg_r_ff .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N15
cycloneive_io_ibuf \BG_G~input (
	.i(BG_G),
	.ibar(gnd),
	.o(\BG_G~input_o ));
// synopsys translate_off
defparam \BG_G~input .bus_hold = "false";
defparam \BG_G~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y8_N5
dffeas \inst2|bg_g_ff (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BG_G~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bg_g_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bg_g_ff .is_wysiwyg = "true";
defparam \inst2|bg_g_ff .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N15
cycloneive_io_ibuf \BG_R~input (
	.i(BG_R),
	.ibar(gnd),
	.o(\BG_R~input_o ));
// synopsys translate_off
defparam \BG_R~input .bus_hold = "false";
defparam \BG_R~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N20
cycloneive_lcell_comb \inst2|bg_r_ff~feeder (
// Equation(s):
// \inst2|bg_r_ff~feeder_combout  = \BG_R~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BG_R~input_o ),
	.cin(gnd),
	.combout(\inst2|bg_r_ff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|bg_r_ff~feeder .lut_mask = 16'hFF00;
defparam \inst2|bg_r_ff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N21
dffeas \inst2|bg_r_ff (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|bg_r_ff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bg_r_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bg_r_ff .is_wysiwyg = "true";
defparam \inst2|bg_r_ff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \inst2|Equal0~0 (
// Equation(s):
// \inst2|Equal0~0_combout  = (\inst2|fg_g_ff~q  & (\inst2|bg_g_ff~q  & (\inst2|fg_r_ff~q  $ (!\inst2|bg_r_ff~q )))) # (!\inst2|fg_g_ff~q  & (!\inst2|bg_g_ff~q  & (\inst2|fg_r_ff~q  $ (!\inst2|bg_r_ff~q ))))

	.dataa(\inst2|fg_g_ff~q ),
	.datab(\inst2|fg_r_ff~q ),
	.datac(\inst2|bg_g_ff~q ),
	.datad(\inst2|bg_r_ff~q ),
	.cin(gnd),
	.combout(\inst2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~0 .lut_mask = 16'h8421;
defparam \inst2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \inst2|bg_b_ff2~0 (
// Equation(s):
// \inst2|bg_b_ff2~0_combout  = (\inst2|bg_b_ff~q  & ((!\inst2|Equal0~0_combout ) # (!\inst2|fg_b_ff~q )))

	.dataa(\inst2|fg_b_ff~q ),
	.datab(gnd),
	.datac(\inst2|bg_b_ff~q ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|bg_b_ff2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|bg_b_ff2~0 .lut_mask = 16'h50F0;
defparam \inst2|bg_b_ff2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \inst2|bg_b_ff2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|bg_b_ff2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bg_b_ff2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bg_b_ff2 .is_wysiwyg = "true";
defparam \inst2|bg_b_ff2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \inst2|fg_b_ff2~0 (
// Equation(s):
// \inst2|fg_b_ff2~0_combout  = (\inst2|fg_b_ff~q ) # ((!\inst2|bg_b_ff~q  & \inst2|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\inst2|bg_b_ff~q ),
	.datac(\inst2|fg_b_ff~q ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|fg_b_ff2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|fg_b_ff2~0 .lut_mask = 16'hF3F0;
defparam \inst2|fg_b_ff2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \inst2|fg_b_ff2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|fg_b_ff2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|fg_b_ff2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|fg_b_ff2 .is_wysiwyg = "true";
defparam \inst2|fg_b_ff2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cycloneive_lcell_comb \inst2|Mult0|mult_core|romout[1][9]~2 (
// Equation(s):
// \inst2|Mult0|mult_core|romout[1][9]~2_combout  = \inst2|hvsync|HCounterY [6] $ (((!\inst2|hvsync|HCounterY [8] & \inst2|hvsync|HCounterY [5])))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [6]),
	.datac(\inst2|hvsync|HCounterY [8]),
	.datad(\inst2|hvsync|HCounterY [5]),
	.cin(gnd),
	.combout(\inst2|Mult0|mult_core|romout[1][9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mult0|mult_core|romout[1][9]~2 .lut_mask = 16'hC3CC;
defparam \inst2|Mult0|mult_core|romout[1][9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneive_lcell_comb \inst2|Mult0|mult_core|romout[0][13]~3 (
// Equation(s):
// \inst2|Mult0|mult_core|romout[0][13]~3_combout  = (\inst2|hvsync|HCounterY [4] & ((\inst2|hvsync|HCounterY [3]) # ((\inst2|hvsync|HCounterY [1] & \inst2|hvsync|HCounterY [2]))))

	.dataa(\inst2|hvsync|HCounterY [3]),
	.datab(\inst2|hvsync|HCounterY [1]),
	.datac(\inst2|hvsync|HCounterY [4]),
	.datad(\inst2|hvsync|HCounterY [2]),
	.cin(gnd),
	.combout(\inst2|Mult0|mult_core|romout[0][13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mult0|mult_core|romout[0][13]~3 .lut_mask = 16'hE0A0;
defparam \inst2|Mult0|mult_core|romout[0][13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
cycloneive_lcell_comb \inst2|Mult0|mult_core|romout[1][8]~4 (
// Equation(s):
// \inst2|Mult0|mult_core|romout[1][8]~4_combout  = \inst2|hvsync|HCounterY [8] $ (\inst2|hvsync|HCounterY [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|hvsync|HCounterY [8]),
	.datad(\inst2|hvsync|HCounterY [5]),
	.cin(gnd),
	.combout(\inst2|Mult0|mult_core|romout[1][8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mult0|mult_core|romout[1][8]~4 .lut_mask = 16'h0FF0;
defparam \inst2|Mult0|mult_core|romout[1][8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneive_lcell_comb \inst2|Mult0|mult_core|romout[0][12]~5 (
// Equation(s):
// \inst2|Mult0|mult_core|romout[0][12]~5_combout  = (\inst2|hvsync|HCounterY [3] & (((!\inst2|hvsync|HCounterY [4] & \inst2|hvsync|HCounterY [2])))) # (!\inst2|hvsync|HCounterY [3] & (\inst2|hvsync|HCounterY [4] & ((!\inst2|hvsync|HCounterY [2]) # 
// (!\inst2|hvsync|HCounterY [1]))))

	.dataa(\inst2|hvsync|HCounterY [3]),
	.datab(\inst2|hvsync|HCounterY [1]),
	.datac(\inst2|hvsync|HCounterY [4]),
	.datad(\inst2|hvsync|HCounterY [2]),
	.cin(gnd),
	.combout(\inst2|Mult0|mult_core|romout[0][12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mult0|mult_core|romout[0][12]~5 .lut_mask = 16'h1A50;
defparam \inst2|Mult0|mult_core|romout[0][12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
cycloneive_lcell_comb \inst2|Mult0|mult_core|romout[0][11]~6 (
// Equation(s):
// \inst2|Mult0|mult_core|romout[0][11]~6_combout  = (\inst2|hvsync|HCounterY [3] & ((\inst2|hvsync|HCounterY [4] & ((\inst2|hvsync|HCounterY [1]) # (\inst2|hvsync|HCounterY [2]))) # (!\inst2|hvsync|HCounterY [4] & ((!\inst2|hvsync|HCounterY [2]))))) # 
// (!\inst2|hvsync|HCounterY [3] & (\inst2|hvsync|HCounterY [4] $ (((\inst2|hvsync|HCounterY [1] & \inst2|hvsync|HCounterY [2])))))

	.dataa(\inst2|hvsync|HCounterY [3]),
	.datab(\inst2|hvsync|HCounterY [1]),
	.datac(\inst2|hvsync|HCounterY [4]),
	.datad(\inst2|hvsync|HCounterY [2]),
	.cin(gnd),
	.combout(\inst2|Mult0|mult_core|romout[0][11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mult0|mult_core|romout[0][11]~6 .lut_mask = 16'hB4DA;
defparam \inst2|Mult0|mult_core|romout[0][11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneive_lcell_comb \inst2|Mult0|mult_core|romout[0][10]~7 (
// Equation(s):
// \inst2|Mult0|mult_core|romout[0][10]~7_combout  = \inst2|hvsync|HCounterY [3] $ (((\inst2|hvsync|HCounterY [1] & (\inst2|hvsync|HCounterY [4] & !\inst2|hvsync|HCounterY [2])) # (!\inst2|hvsync|HCounterY [1] & ((\inst2|hvsync|HCounterY [2])))))

	.dataa(\inst2|hvsync|HCounterY [3]),
	.datab(\inst2|hvsync|HCounterY [1]),
	.datac(\inst2|hvsync|HCounterY [4]),
	.datad(\inst2|hvsync|HCounterY [2]),
	.cin(gnd),
	.combout(\inst2|Mult0|mult_core|romout[0][10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mult0|mult_core|romout[0][10]~7 .lut_mask = 16'h996A;
defparam \inst2|Mult0|mult_core|romout[0][10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneive_lcell_comb \inst2|Mult0|mult_core|romout[0][9]~8 (
// Equation(s):
// \inst2|Mult0|mult_core|romout[0][9]~8_combout  = \inst2|hvsync|HCounterY [2] $ (((\inst2|hvsync|HCounterY [1] & !\inst2|hvsync|HCounterY [4])))

	.dataa(gnd),
	.datab(\inst2|hvsync|HCounterY [1]),
	.datac(\inst2|hvsync|HCounterY [4]),
	.datad(\inst2|hvsync|HCounterY [2]),
	.cin(gnd),
	.combout(\inst2|Mult0|mult_core|romout[0][9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mult0|mult_core|romout[0][9]~8 .lut_mask = 16'hF30C;
defparam \inst2|Mult0|mult_core|romout[0][9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneive_lcell_comb \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\inst2|Mult0|mult_core|romout[0][9]~8_combout  & (\inst2|hvsync|HCounterY [5] $ (VCC))) # (!\inst2|Mult0|mult_core|romout[0][9]~8_combout  & (\inst2|hvsync|HCounterY [5] & VCC))
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\inst2|Mult0|mult_core|romout[0][9]~8_combout  & \inst2|hvsync|HCounterY [5]))

	.dataa(\inst2|Mult0|mult_core|romout[0][9]~8_combout ),
	.datab(\inst2|hvsync|HCounterY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneive_lcell_comb \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\inst2|Mult0|mult_core|romout[0][10]~7_combout  & ((\inst2|hvsync|HCounterY [6] & (\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # (!\inst2|hvsync|HCounterY 
// [6] & (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\inst2|Mult0|mult_core|romout[0][10]~7_combout  & ((\inst2|hvsync|HCounterY [6] & (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\inst2|hvsync|HCounterY 
// [6] & ((\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\inst2|Mult0|mult_core|romout[0][10]~7_combout  & (!\inst2|hvsync|HCounterY [6] & !\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\inst2|Mult0|mult_core|romout[0][10]~7_combout  & ((!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\inst2|hvsync|HCounterY [6]))))

	.dataa(\inst2|Mult0|mult_core|romout[0][10]~7_combout ),
	.datab(\inst2|hvsync|HCounterY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
cycloneive_lcell_comb \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\inst2|Mult0|mult_core|romout[0][11]~6_combout  $ (\inst2|hvsync|HCounterY [7] $ (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\inst2|Mult0|mult_core|romout[0][11]~6_combout  & ((\inst2|hvsync|HCounterY [7]) # (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\inst2|Mult0|mult_core|romout[0][11]~6_combout  & (\inst2|hvsync|HCounterY [7] & !\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\inst2|Mult0|mult_core|romout[0][11]~6_combout ),
	.datab(\inst2|hvsync|HCounterY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cycloneive_lcell_comb \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\inst2|Mult0|mult_core|romout[1][8]~4_combout  & ((\inst2|Mult0|mult_core|romout[0][12]~5_combout  & (\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\inst2|Mult0|mult_core|romout[0][12]~5_combout  & (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\inst2|Mult0|mult_core|romout[1][8]~4_combout  & ((\inst2|Mult0|mult_core|romout[0][12]~5_combout  & 
// (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\inst2|Mult0|mult_core|romout[0][12]~5_combout  & ((\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\inst2|Mult0|mult_core|romout[1][8]~4_combout  & (!\inst2|Mult0|mult_core|romout[0][12]~5_combout  & !\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\inst2|Mult0|mult_core|romout[1][8]~4_combout  & ((!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\inst2|Mult0|mult_core|romout[0][12]~5_combout ))))

	.dataa(\inst2|Mult0|mult_core|romout[1][8]~4_combout ),
	.datab(\inst2|Mult0|mult_core|romout[0][12]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneive_lcell_comb \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\inst2|Mult0|mult_core|romout[1][9]~2_combout  $ (\inst2|Mult0|mult_core|romout[0][13]~3_combout  $ (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\inst2|Mult0|mult_core|romout[1][9]~2_combout  & ((\inst2|Mult0|mult_core|romout[0][13]~3_combout ) # (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\inst2|Mult0|mult_core|romout[1][9]~2_combout  & (\inst2|Mult0|mult_core|romout[0][13]~3_combout  & !\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\inst2|Mult0|mult_core|romout[1][9]~2_combout ),
	.datab(\inst2|Mult0|mult_core|romout[0][13]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cycloneive_lcell_comb \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\inst2|hvsync|HCounterY [9] $ (VCC))) # 
// (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\inst2|hvsync|HCounterY [9] & VCC))
// \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & \inst2|hvsync|HCounterY [9]))

	.dataa(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\inst2|hvsync|HCounterY [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneive_lcell_comb \inst2|Mult0|mult_core|romout[0][8]~9 (
// Equation(s):
// \inst2|Mult0|mult_core|romout[0][8]~9_combout  = \inst2|hvsync|HCounterY [4] $ (\inst2|hvsync|HCounterY [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|hvsync|HCounterY [4]),
	.datad(\inst2|hvsync|HCounterY [1]),
	.cin(gnd),
	.combout(\inst2|Mult0|mult_core|romout[0][8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mult0|mult_core|romout[0][8]~9 .lut_mask = 16'h0FF0;
defparam \inst2|Mult0|mult_core|romout[0][8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \inst2|raddr[5]~13 (
// Equation(s):
// \inst2|raddr[5]~13_combout  = (\inst2|hvsync|HCounterX [5] & (\inst2|hvsync|HCounterY [1] $ (VCC))) # (!\inst2|hvsync|HCounterX [5] & (\inst2|hvsync|HCounterY [1] & VCC))
// \inst2|raddr[5]~14  = CARRY((\inst2|hvsync|HCounterX [5] & \inst2|hvsync|HCounterY [1]))

	.dataa(\inst2|hvsync|HCounterX [5]),
	.datab(\inst2|hvsync|HCounterY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|raddr[5]~13_combout ),
	.cout(\inst2|raddr[5]~14 ));
// synopsys translate_off
defparam \inst2|raddr[5]~13 .lut_mask = 16'h6688;
defparam \inst2|raddr[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cycloneive_lcell_comb \inst2|raddr[6]~15 (
// Equation(s):
// \inst2|raddr[6]~15_combout  = (\inst2|hvsync|HCounterX [6] & ((\inst2|hvsync|HCounterY [2] & (\inst2|raddr[5]~14  & VCC)) # (!\inst2|hvsync|HCounterY [2] & (!\inst2|raddr[5]~14 )))) # (!\inst2|hvsync|HCounterX [6] & ((\inst2|hvsync|HCounterY [2] & 
// (!\inst2|raddr[5]~14 )) # (!\inst2|hvsync|HCounterY [2] & ((\inst2|raddr[5]~14 ) # (GND)))))
// \inst2|raddr[6]~16  = CARRY((\inst2|hvsync|HCounterX [6] & (!\inst2|hvsync|HCounterY [2] & !\inst2|raddr[5]~14 )) # (!\inst2|hvsync|HCounterX [6] & ((!\inst2|raddr[5]~14 ) # (!\inst2|hvsync|HCounterY [2]))))

	.dataa(\inst2|hvsync|HCounterX [6]),
	.datab(\inst2|hvsync|HCounterY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[5]~14 ),
	.combout(\inst2|raddr[6]~15_combout ),
	.cout(\inst2|raddr[6]~16 ));
// synopsys translate_off
defparam \inst2|raddr[6]~15 .lut_mask = 16'h9617;
defparam \inst2|raddr[6]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneive_lcell_comb \inst2|raddr[7]~17 (
// Equation(s):
// \inst2|raddr[7]~17_combout  = ((\inst2|hvsync|HCounterX [7] $ (\inst2|hvsync|HCounterY [3] $ (!\inst2|raddr[6]~16 )))) # (GND)
// \inst2|raddr[7]~18  = CARRY((\inst2|hvsync|HCounterX [7] & ((\inst2|hvsync|HCounterY [3]) # (!\inst2|raddr[6]~16 ))) # (!\inst2|hvsync|HCounterX [7] & (\inst2|hvsync|HCounterY [3] & !\inst2|raddr[6]~16 )))

	.dataa(\inst2|hvsync|HCounterX [7]),
	.datab(\inst2|hvsync|HCounterY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[6]~16 ),
	.combout(\inst2|raddr[7]~17_combout ),
	.cout(\inst2|raddr[7]~18 ));
// synopsys translate_off
defparam \inst2|raddr[7]~17 .lut_mask = 16'h698E;
defparam \inst2|raddr[7]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneive_lcell_comb \inst2|raddr[8]~19 (
// Equation(s):
// \inst2|raddr[8]~19_combout  = (\inst2|hvsync|HCounterX [8] & ((\inst2|Mult0|mult_core|romout[0][8]~9_combout  & (\inst2|raddr[7]~18  & VCC)) # (!\inst2|Mult0|mult_core|romout[0][8]~9_combout  & (!\inst2|raddr[7]~18 )))) # (!\inst2|hvsync|HCounterX [8] & 
// ((\inst2|Mult0|mult_core|romout[0][8]~9_combout  & (!\inst2|raddr[7]~18 )) # (!\inst2|Mult0|mult_core|romout[0][8]~9_combout  & ((\inst2|raddr[7]~18 ) # (GND)))))
// \inst2|raddr[8]~20  = CARRY((\inst2|hvsync|HCounterX [8] & (!\inst2|Mult0|mult_core|romout[0][8]~9_combout  & !\inst2|raddr[7]~18 )) # (!\inst2|hvsync|HCounterX [8] & ((!\inst2|raddr[7]~18 ) # (!\inst2|Mult0|mult_core|romout[0][8]~9_combout ))))

	.dataa(\inst2|hvsync|HCounterX [8]),
	.datab(\inst2|Mult0|mult_core|romout[0][8]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[7]~18 ),
	.combout(\inst2|raddr[8]~19_combout ),
	.cout(\inst2|raddr[8]~20 ));
// synopsys translate_off
defparam \inst2|raddr[8]~19 .lut_mask = 16'h9617;
defparam \inst2|raddr[8]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneive_lcell_comb \inst2|raddr[9]~21 (
// Equation(s):
// \inst2|raddr[9]~21_combout  = ((\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (\inst2|hvsync|HCounterX [9] $ (!\inst2|raddr[8]~20 )))) # (GND)
// \inst2|raddr[9]~22  = CARRY((\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & ((\inst2|hvsync|HCounterX [9]) # (!\inst2|raddr[8]~20 ))) # (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & 
// (\inst2|hvsync|HCounterX [9] & !\inst2|raddr[8]~20 )))

	.dataa(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\inst2|hvsync|HCounterX [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[8]~20 ),
	.combout(\inst2|raddr[9]~21_combout ),
	.cout(\inst2|raddr[9]~22 ));
// synopsys translate_off
defparam \inst2|raddr[9]~21 .lut_mask = 16'h698E;
defparam \inst2|raddr[9]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneive_lcell_comb \inst2|raddr[10]~23 (
// Equation(s):
// \inst2|raddr[10]~23_combout  = (\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\inst2|raddr[9]~22 )) # (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\inst2|raddr[9]~22 ) # (GND)))
// \inst2|raddr[10]~24  = CARRY((!\inst2|raddr[9]~22 ) # (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[9]~22 ),
	.combout(\inst2|raddr[10]~23_combout ),
	.cout(\inst2|raddr[10]~24 ));
// synopsys translate_off
defparam \inst2|raddr[10]~23 .lut_mask = 16'h3C3F;
defparam \inst2|raddr[10]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneive_lcell_comb \inst2|raddr[11]~25 (
// Equation(s):
// \inst2|raddr[11]~25_combout  = (\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\inst2|raddr[10]~24  $ (GND))) # (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (!\inst2|raddr[10]~24  & VCC))
// \inst2|raddr[11]~26  = CARRY((\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & !\inst2|raddr[10]~24 ))

	.dataa(gnd),
	.datab(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[10]~24 ),
	.combout(\inst2|raddr[11]~25_combout ),
	.cout(\inst2|raddr[11]~26 ));
// synopsys translate_off
defparam \inst2|raddr[11]~25 .lut_mask = 16'hC30C;
defparam \inst2|raddr[11]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneive_lcell_comb \inst2|raddr[12]~27 (
// Equation(s):
// \inst2|raddr[12]~27_combout  = (\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\inst2|raddr[11]~26 )) # (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\inst2|raddr[11]~26 ) # (GND)))
// \inst2|raddr[12]~28  = CARRY((!\inst2|raddr[11]~26 ) # (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[11]~26 ),
	.combout(\inst2|raddr[12]~27_combout ),
	.cout(\inst2|raddr[12]~28 ));
// synopsys translate_off
defparam \inst2|raddr[12]~27 .lut_mask = 16'h3C3F;
defparam \inst2|raddr[12]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneive_lcell_comb \inst2|raddr[13]~29 (
// Equation(s):
// \inst2|raddr[13]~29_combout  = (\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (\inst2|raddr[12]~28  $ (GND))) # (!\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & 
// (!\inst2|raddr[12]~28  & VCC))
// \inst2|raddr[13]~30  = CARRY((\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\inst2|raddr[12]~28 ))

	.dataa(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[12]~28 ),
	.combout(\inst2|raddr[13]~29_combout ),
	.cout(\inst2|raddr[13]~30 ));
// synopsys translate_off
defparam \inst2|raddr[13]~29 .lut_mask = 16'hA50A;
defparam \inst2|raddr[13]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y7_N17
dffeas \inst2|raddr[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[13] .is_wysiwyg = "true";
defparam \inst2|raddr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \inst1|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|raddr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \inst1|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \inst10|LessThan4~0 (
// Equation(s):
// \inst10|LessThan4~0_combout  = (((!\inst10|highestDotCount [5] & !\inst10|highestDotCount [4])) # (!\inst10|highestDotCount [6])) # (!\inst10|highestDotCount [7])

	.dataa(\inst10|highestDotCount [7]),
	.datab(\inst10|highestDotCount [6]),
	.datac(\inst10|highestDotCount [5]),
	.datad(\inst10|highestDotCount [4]),
	.cin(gnd),
	.combout(\inst10|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan4~0 .lut_mask = 16'h777F;
defparam \inst10|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \inst10|LessThan4~1 (
// Equation(s):
// \inst10|LessThan4~1_combout  = ((!\inst10|highestDotCount [8] & \inst10|LessThan4~0_combout )) # (!\inst10|highestDotCount [9])

	.dataa(\inst10|highestDotCount [9]),
	.datab(gnd),
	.datac(\inst10|highestDotCount [8]),
	.datad(\inst10|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\inst10|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan4~1 .lut_mask = 16'h5F55;
defparam \inst10|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \inst10|INCounterY[0]~13 (
// Equation(s):
// \inst10|INCounterY[0]~13_combout  = \inst10|INCounterY [0] $ (VCC)
// \inst10|INCounterY[0]~14  = CARRY(\inst10|INCounterY [0])

	.dataa(gnd),
	.datab(\inst10|INCounterY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|INCounterY[0]~13_combout ),
	.cout(\inst10|INCounterY[0]~14 ));
// synopsys translate_off
defparam \inst10|INCounterY[0]~13 .lut_mask = 16'h33CC;
defparam \inst10|INCounterY[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \inst10|INCounterY[0]~33 (
// Equation(s):
// \inst10|INCounterY[0]~33_combout  = (!\m4_video~input_o  & (!\inst10|state_reg.MEMCLEAR~q  & ((!\inst10|Equal0~20_combout ) # (!\inst10|vsync_r~q ))))

	.dataa(\m4_video~input_o ),
	.datab(\inst10|vsync_r~q ),
	.datac(\inst10|state_reg.MEMCLEAR~q ),
	.datad(\inst10|Equal0~20_combout ),
	.cin(gnd),
	.combout(\inst10|INCounterY[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|INCounterY[0]~33 .lut_mask = 16'h0105;
defparam \inst10|INCounterY[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \inst10|INCounterY[0] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterY[0]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|vsync_r~q ),
	.sload(gnd),
	.ena(\inst10|INCounterY[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterY[0] .is_wysiwyg = "true";
defparam \inst10|INCounterY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \inst10|INCounterY[1]~15 (
// Equation(s):
// \inst10|INCounterY[1]~15_combout  = (\inst10|INCounterY [1] & (!\inst10|INCounterY[0]~14 )) # (!\inst10|INCounterY [1] & ((\inst10|INCounterY[0]~14 ) # (GND)))
// \inst10|INCounterY[1]~16  = CARRY((!\inst10|INCounterY[0]~14 ) # (!\inst10|INCounterY [1]))

	.dataa(gnd),
	.datab(\inst10|INCounterY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterY[0]~14 ),
	.combout(\inst10|INCounterY[1]~15_combout ),
	.cout(\inst10|INCounterY[1]~16 ));
// synopsys translate_off
defparam \inst10|INCounterY[1]~15 .lut_mask = 16'h3C3F;
defparam \inst10|INCounterY[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N5
dffeas \inst10|INCounterY[1] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterY[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|vsync_r~q ),
	.sload(gnd),
	.ena(\inst10|INCounterY[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterY[1] .is_wysiwyg = "true";
defparam \inst10|INCounterY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \inst10|INCounterY[2]~17 (
// Equation(s):
// \inst10|INCounterY[2]~17_combout  = (\inst10|INCounterY [2] & (\inst10|INCounterY[1]~16  $ (GND))) # (!\inst10|INCounterY [2] & (!\inst10|INCounterY[1]~16  & VCC))
// \inst10|INCounterY[2]~18  = CARRY((\inst10|INCounterY [2] & !\inst10|INCounterY[1]~16 ))

	.dataa(\inst10|INCounterY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterY[1]~16 ),
	.combout(\inst10|INCounterY[2]~17_combout ),
	.cout(\inst10|INCounterY[2]~18 ));
// synopsys translate_off
defparam \inst10|INCounterY[2]~17 .lut_mask = 16'hA50A;
defparam \inst10|INCounterY[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \inst10|INCounterY[2] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterY[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|vsync_r~q ),
	.sload(gnd),
	.ena(\inst10|INCounterY[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterY[2] .is_wysiwyg = "true";
defparam \inst10|INCounterY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \inst10|INCounterY[3]~19 (
// Equation(s):
// \inst10|INCounterY[3]~19_combout  = (\inst10|INCounterY [3] & (!\inst10|INCounterY[2]~18 )) # (!\inst10|INCounterY [3] & ((\inst10|INCounterY[2]~18 ) # (GND)))
// \inst10|INCounterY[3]~20  = CARRY((!\inst10|INCounterY[2]~18 ) # (!\inst10|INCounterY [3]))

	.dataa(gnd),
	.datab(\inst10|INCounterY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterY[2]~18 ),
	.combout(\inst10|INCounterY[3]~19_combout ),
	.cout(\inst10|INCounterY[3]~20 ));
// synopsys translate_off
defparam \inst10|INCounterY[3]~19 .lut_mask = 16'h3C3F;
defparam \inst10|INCounterY[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N9
dffeas \inst10|INCounterY[3] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterY[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|vsync_r~q ),
	.sload(gnd),
	.ena(\inst10|INCounterY[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterY[3] .is_wysiwyg = "true";
defparam \inst10|INCounterY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \inst10|INCounterY[4]~21 (
// Equation(s):
// \inst10|INCounterY[4]~21_combout  = (\inst10|INCounterY [4] & (\inst10|INCounterY[3]~20  $ (GND))) # (!\inst10|INCounterY [4] & (!\inst10|INCounterY[3]~20  & VCC))
// \inst10|INCounterY[4]~22  = CARRY((\inst10|INCounterY [4] & !\inst10|INCounterY[3]~20 ))

	.dataa(\inst10|INCounterY [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterY[3]~20 ),
	.combout(\inst10|INCounterY[4]~21_combout ),
	.cout(\inst10|INCounterY[4]~22 ));
// synopsys translate_off
defparam \inst10|INCounterY[4]~21 .lut_mask = 16'hA50A;
defparam \inst10|INCounterY[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \inst10|INCounterY[4] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterY[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|vsync_r~q ),
	.sload(gnd),
	.ena(\inst10|INCounterY[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterY[4] .is_wysiwyg = "true";
defparam \inst10|INCounterY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \inst10|INCounterY[5]~23 (
// Equation(s):
// \inst10|INCounterY[5]~23_combout  = (\inst10|INCounterY [5] & (!\inst10|INCounterY[4]~22 )) # (!\inst10|INCounterY [5] & ((\inst10|INCounterY[4]~22 ) # (GND)))
// \inst10|INCounterY[5]~24  = CARRY((!\inst10|INCounterY[4]~22 ) # (!\inst10|INCounterY [5]))

	.dataa(\inst10|INCounterY [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterY[4]~22 ),
	.combout(\inst10|INCounterY[5]~23_combout ),
	.cout(\inst10|INCounterY[5]~24 ));
// synopsys translate_off
defparam \inst10|INCounterY[5]~23 .lut_mask = 16'h5A5F;
defparam \inst10|INCounterY[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N13
dffeas \inst10|INCounterY[5] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterY[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|vsync_r~q ),
	.sload(gnd),
	.ena(\inst10|INCounterY[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterY[5] .is_wysiwyg = "true";
defparam \inst10|INCounterY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \inst10|INCounterY[6]~25 (
// Equation(s):
// \inst10|INCounterY[6]~25_combout  = (\inst10|INCounterY [6] & (\inst10|INCounterY[5]~24  $ (GND))) # (!\inst10|INCounterY [6] & (!\inst10|INCounterY[5]~24  & VCC))
// \inst10|INCounterY[6]~26  = CARRY((\inst10|INCounterY [6] & !\inst10|INCounterY[5]~24 ))

	.dataa(gnd),
	.datab(\inst10|INCounterY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterY[5]~24 ),
	.combout(\inst10|INCounterY[6]~25_combout ),
	.cout(\inst10|INCounterY[6]~26 ));
// synopsys translate_off
defparam \inst10|INCounterY[6]~25 .lut_mask = 16'hC30C;
defparam \inst10|INCounterY[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N15
dffeas \inst10|INCounterY[6] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterY[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|vsync_r~q ),
	.sload(gnd),
	.ena(\inst10|INCounterY[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterY[6] .is_wysiwyg = "true";
defparam \inst10|INCounterY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \inst10|INCounterY[7]~27 (
// Equation(s):
// \inst10|INCounterY[7]~27_combout  = (\inst10|INCounterY [7] & (!\inst10|INCounterY[6]~26 )) # (!\inst10|INCounterY [7] & ((\inst10|INCounterY[6]~26 ) # (GND)))
// \inst10|INCounterY[7]~28  = CARRY((!\inst10|INCounterY[6]~26 ) # (!\inst10|INCounterY [7]))

	.dataa(gnd),
	.datab(\inst10|INCounterY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterY[6]~26 ),
	.combout(\inst10|INCounterY[7]~27_combout ),
	.cout(\inst10|INCounterY[7]~28 ));
// synopsys translate_off
defparam \inst10|INCounterY[7]~27 .lut_mask = 16'h3C3F;
defparam \inst10|INCounterY[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \inst10|INCounterY[7] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterY[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|vsync_r~q ),
	.sload(gnd),
	.ena(\inst10|INCounterY[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterY[7] .is_wysiwyg = "true";
defparam \inst10|INCounterY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \inst10|Mult0|mult_core|romout[1][9]~0 (
// Equation(s):
// \inst10|Mult0|mult_core|romout[1][9]~0_combout  = \inst10|INCounterY [5] $ (((\inst10|INCounterY [4] & !\inst10|INCounterY [7])))

	.dataa(gnd),
	.datab(\inst10|INCounterY [5]),
	.datac(\inst10|INCounterY [4]),
	.datad(\inst10|INCounterY [7]),
	.cin(gnd),
	.combout(\inst10|Mult0|mult_core|romout[1][9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mult0|mult_core|romout[1][9]~0 .lut_mask = 16'hCC3C;
defparam \inst10|Mult0|mult_core|romout[1][9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \inst10|Mult0|mult_core|romout[0][13]~1 (
// Equation(s):
// \inst10|Mult0|mult_core|romout[0][13]~1_combout  = (\inst10|INCounterY [3] & ((\inst10|INCounterY [2]) # ((\inst10|INCounterY [1] & \inst10|INCounterY [0]))))

	.dataa(\inst10|INCounterY [2]),
	.datab(\inst10|INCounterY [1]),
	.datac(\inst10|INCounterY [3]),
	.datad(\inst10|INCounterY [0]),
	.cin(gnd),
	.combout(\inst10|Mult0|mult_core|romout[0][13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mult0|mult_core|romout[0][13]~1 .lut_mask = 16'hE0A0;
defparam \inst10|Mult0|mult_core|romout[0][13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \inst10|Mult0|mult_core|romout[1][8]~2 (
// Equation(s):
// \inst10|Mult0|mult_core|romout[1][8]~2_combout  = \inst10|INCounterY [4] $ (\inst10|INCounterY [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|INCounterY [4]),
	.datad(\inst10|INCounterY [7]),
	.cin(gnd),
	.combout(\inst10|Mult0|mult_core|romout[1][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mult0|mult_core|romout[1][8]~2 .lut_mask = 16'h0FF0;
defparam \inst10|Mult0|mult_core|romout[1][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \inst10|Mult0|mult_core|romout[0][12] (
// Equation(s):
// \inst10|Mult0|mult_core|romout[0][12]~combout  = (\inst10|INCounterY [2] & (\inst10|INCounterY [1] & (!\inst10|INCounterY [3]))) # (!\inst10|INCounterY [2] & (\inst10|INCounterY [3] & ((!\inst10|INCounterY [0]) # (!\inst10|INCounterY [1]))))

	.dataa(\inst10|INCounterY [2]),
	.datab(\inst10|INCounterY [1]),
	.datac(\inst10|INCounterY [3]),
	.datad(\inst10|INCounterY [0]),
	.cin(gnd),
	.combout(\inst10|Mult0|mult_core|romout[0][12]~combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mult0|mult_core|romout[0][12] .lut_mask = 16'h1858;
defparam \inst10|Mult0|mult_core|romout[0][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \inst10|Mult0|mult_core|romout[0][11]~3 (
// Equation(s):
// \inst10|Mult0|mult_core|romout[0][11]~3_combout  = (\inst10|INCounterY [2] & ((\inst10|INCounterY [1] & (\inst10|INCounterY [3])) # (!\inst10|INCounterY [1] & ((\inst10|INCounterY [0]) # (!\inst10|INCounterY [3]))))) # (!\inst10|INCounterY [2] & 
// (\inst10|INCounterY [3] $ (((\inst10|INCounterY [1] & \inst10|INCounterY [0])))))

	.dataa(\inst10|INCounterY [2]),
	.datab(\inst10|INCounterY [1]),
	.datac(\inst10|INCounterY [3]),
	.datad(\inst10|INCounterY [0]),
	.cin(gnd),
	.combout(\inst10|Mult0|mult_core|romout[0][11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mult0|mult_core|romout[0][11]~3 .lut_mask = 16'hB6D2;
defparam \inst10|Mult0|mult_core|romout[0][11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \inst10|Mult0|mult_core|romout[0][10]~4 (
// Equation(s):
// \inst10|Mult0|mult_core|romout[0][10]~4_combout  = \inst10|INCounterY [2] $ (((\inst10|INCounterY [1] & ((!\inst10|INCounterY [0]))) # (!\inst10|INCounterY [1] & (\inst10|INCounterY [3] & \inst10|INCounterY [0]))))

	.dataa(\inst10|INCounterY [2]),
	.datab(\inst10|INCounterY [1]),
	.datac(\inst10|INCounterY [3]),
	.datad(\inst10|INCounterY [0]),
	.cin(gnd),
	.combout(\inst10|Mult0|mult_core|romout[0][10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mult0|mult_core|romout[0][10]~4 .lut_mask = 16'h9A66;
defparam \inst10|Mult0|mult_core|romout[0][10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \inst10|Mult0|mult_core|romout[0][9]~5 (
// Equation(s):
// \inst10|Mult0|mult_core|romout[0][9]~5_combout  = \inst10|INCounterY [1] $ (((!\inst10|INCounterY [3] & \inst10|INCounterY [0])))

	.dataa(gnd),
	.datab(\inst10|INCounterY [1]),
	.datac(\inst10|INCounterY [3]),
	.datad(\inst10|INCounterY [0]),
	.cin(gnd),
	.combout(\inst10|Mult0|mult_core|romout[0][9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mult0|mult_core|romout[0][9]~5 .lut_mask = 16'hC3CC;
defparam \inst10|Mult0|mult_core|romout[0][9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\inst10|INCounterY [4] & (\inst10|Mult0|mult_core|romout[0][9]~5_combout  $ (VCC))) # (!\inst10|INCounterY [4] & (\inst10|Mult0|mult_core|romout[0][9]~5_combout  & VCC))
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\inst10|INCounterY [4] & \inst10|Mult0|mult_core|romout[0][9]~5_combout ))

	.dataa(\inst10|INCounterY [4]),
	.datab(\inst10|Mult0|mult_core|romout[0][9]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\inst10|Mult0|mult_core|romout[0][10]~4_combout  & ((\inst10|INCounterY [5] & (\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # (!\inst10|INCounterY [5] & 
// (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\inst10|Mult0|mult_core|romout[0][10]~4_combout  & ((\inst10|INCounterY [5] & (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\inst10|INCounterY [5] & 
// ((\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\inst10|Mult0|mult_core|romout[0][10]~4_combout  & (!\inst10|INCounterY [5] & !\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\inst10|Mult0|mult_core|romout[0][10]~4_combout  & ((!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\inst10|INCounterY [5]))))

	.dataa(\inst10|Mult0|mult_core|romout[0][10]~4_combout ),
	.datab(\inst10|INCounterY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\inst10|INCounterY [6] $ (\inst10|Mult0|mult_core|romout[0][11]~3_combout  $ (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\inst10|INCounterY [6] & ((\inst10|Mult0|mult_core|romout[0][11]~3_combout ) # (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # (!\inst10|INCounterY [6] & 
// (\inst10|Mult0|mult_core|romout[0][11]~3_combout  & !\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\inst10|INCounterY [6]),
	.datab(\inst10|Mult0|mult_core|romout[0][11]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\inst10|Mult0|mult_core|romout[1][8]~2_combout  & ((\inst10|Mult0|mult_core|romout[0][12]~combout  & (\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\inst10|Mult0|mult_core|romout[0][12]~combout  & (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\inst10|Mult0|mult_core|romout[1][8]~2_combout  & ((\inst10|Mult0|mult_core|romout[0][12]~combout  & 
// (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\inst10|Mult0|mult_core|romout[0][12]~combout  & ((\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\inst10|Mult0|mult_core|romout[1][8]~2_combout  & (!\inst10|Mult0|mult_core|romout[0][12]~combout  & !\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\inst10|Mult0|mult_core|romout[1][8]~2_combout  & ((!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\inst10|Mult0|mult_core|romout[0][12]~combout ))))

	.dataa(\inst10|Mult0|mult_core|romout[1][8]~2_combout ),
	.datab(\inst10|Mult0|mult_core|romout[0][12]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\inst10|Mult0|mult_core|romout[1][9]~0_combout  $ (\inst10|Mult0|mult_core|romout[0][13]~1_combout  $ (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\inst10|Mult0|mult_core|romout[1][9]~0_combout  & ((\inst10|Mult0|mult_core|romout[0][13]~1_combout ) # (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\inst10|Mult0|mult_core|romout[1][9]~0_combout  & (\inst10|Mult0|mult_core|romout[0][13]~1_combout  & !\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\inst10|Mult0|mult_core|romout[1][9]~0_combout ),
	.datab(\inst10|Mult0|mult_core|romout[0][13]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \inst10|INCounterY[8]~29 (
// Equation(s):
// \inst10|INCounterY[8]~29_combout  = (\inst10|INCounterY [8] & (\inst10|INCounterY[7]~28  $ (GND))) # (!\inst10|INCounterY [8] & (!\inst10|INCounterY[7]~28  & VCC))
// \inst10|INCounterY[8]~30  = CARRY((\inst10|INCounterY [8] & !\inst10|INCounterY[7]~28 ))

	.dataa(gnd),
	.datab(\inst10|INCounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|INCounterY[7]~28 ),
	.combout(\inst10|INCounterY[8]~29_combout ),
	.cout(\inst10|INCounterY[8]~30 ));
// synopsys translate_off
defparam \inst10|INCounterY[8]~29 .lut_mask = 16'hC30C;
defparam \inst10|INCounterY[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \inst10|INCounterY[8] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterY[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|vsync_r~q ),
	.sload(gnd),
	.ena(\inst10|INCounterY[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterY[8] .is_wysiwyg = "true";
defparam \inst10|INCounterY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\inst10|INCounterY [8] $ (VCC))) # 
// (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\inst10|INCounterY [8] & VCC))
// \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & \inst10|INCounterY [8]))

	.dataa(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\inst10|INCounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \inst10|Mult0|mult_core|romout[0][8]~6 (
// Equation(s):
// \inst10|Mult0|mult_core|romout[0][8]~6_combout  = \inst10|INCounterY [0] $ (\inst10|INCounterY [3])

	.dataa(\inst10|INCounterY [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|INCounterY [3]),
	.cin(gnd),
	.combout(\inst10|Mult0|mult_core|romout[0][8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mult0|mult_core|romout[0][8]~6 .lut_mask = 16'h55AA;
defparam \inst10|Mult0|mult_core|romout[0][8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \inst10|Add3~0 (
// Equation(s):
// \inst10|Add3~0_combout  = (\inst10|INCounterX [5] & (\inst10|INCounterY [0] $ (VCC))) # (!\inst10|INCounterX [5] & (\inst10|INCounterY [0] & VCC))
// \inst10|Add3~1  = CARRY((\inst10|INCounterX [5] & \inst10|INCounterY [0]))

	.dataa(\inst10|INCounterX [5]),
	.datab(\inst10|INCounterY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|Add3~0_combout ),
	.cout(\inst10|Add3~1 ));
// synopsys translate_off
defparam \inst10|Add3~0 .lut_mask = 16'h6688;
defparam \inst10|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \inst10|Add3~2 (
// Equation(s):
// \inst10|Add3~2_combout  = (\inst10|INCounterX [6] & ((\inst10|INCounterY [1] & (\inst10|Add3~1  & VCC)) # (!\inst10|INCounterY [1] & (!\inst10|Add3~1 )))) # (!\inst10|INCounterX [6] & ((\inst10|INCounterY [1] & (!\inst10|Add3~1 )) # (!\inst10|INCounterY 
// [1] & ((\inst10|Add3~1 ) # (GND)))))
// \inst10|Add3~3  = CARRY((\inst10|INCounterX [6] & (!\inst10|INCounterY [1] & !\inst10|Add3~1 )) # (!\inst10|INCounterX [6] & ((!\inst10|Add3~1 ) # (!\inst10|INCounterY [1]))))

	.dataa(\inst10|INCounterX [6]),
	.datab(\inst10|INCounterY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~1 ),
	.combout(\inst10|Add3~2_combout ),
	.cout(\inst10|Add3~3 ));
// synopsys translate_off
defparam \inst10|Add3~2 .lut_mask = 16'h9617;
defparam \inst10|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \inst10|Add3~4 (
// Equation(s):
// \inst10|Add3~4_combout  = ((\inst10|INCounterY [2] $ (\inst10|INCounterX [7] $ (!\inst10|Add3~3 )))) # (GND)
// \inst10|Add3~5  = CARRY((\inst10|INCounterY [2] & ((\inst10|INCounterX [7]) # (!\inst10|Add3~3 ))) # (!\inst10|INCounterY [2] & (\inst10|INCounterX [7] & !\inst10|Add3~3 )))

	.dataa(\inst10|INCounterY [2]),
	.datab(\inst10|INCounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~3 ),
	.combout(\inst10|Add3~4_combout ),
	.cout(\inst10|Add3~5 ));
// synopsys translate_off
defparam \inst10|Add3~4 .lut_mask = 16'h698E;
defparam \inst10|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \inst10|Add3~6 (
// Equation(s):
// \inst10|Add3~6_combout  = (\inst10|Mult0|mult_core|romout[0][8]~6_combout  & ((\inst10|INCounterX [8] & (\inst10|Add3~5  & VCC)) # (!\inst10|INCounterX [8] & (!\inst10|Add3~5 )))) # (!\inst10|Mult0|mult_core|romout[0][8]~6_combout  & ((\inst10|INCounterX 
// [8] & (!\inst10|Add3~5 )) # (!\inst10|INCounterX [8] & ((\inst10|Add3~5 ) # (GND)))))
// \inst10|Add3~7  = CARRY((\inst10|Mult0|mult_core|romout[0][8]~6_combout  & (!\inst10|INCounterX [8] & !\inst10|Add3~5 )) # (!\inst10|Mult0|mult_core|romout[0][8]~6_combout  & ((!\inst10|Add3~5 ) # (!\inst10|INCounterX [8]))))

	.dataa(\inst10|Mult0|mult_core|romout[0][8]~6_combout ),
	.datab(\inst10|INCounterX [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~5 ),
	.combout(\inst10|Add3~6_combout ),
	.cout(\inst10|Add3~7 ));
// synopsys translate_off
defparam \inst10|Add3~6 .lut_mask = 16'h9617;
defparam \inst10|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \inst10|Add3~8 (
// Equation(s):
// \inst10|Add3~8_combout  = ((\inst10|INCounterX [9] $ (\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (!\inst10|Add3~7 )))) # (GND)
// \inst10|Add3~9  = CARRY((\inst10|INCounterX [9] & ((\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ) # (!\inst10|Add3~7 ))) # (!\inst10|INCounterX [9] & (\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & 
// !\inst10|Add3~7 )))

	.dataa(\inst10|INCounterX [9]),
	.datab(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~7 ),
	.combout(\inst10|Add3~8_combout ),
	.cout(\inst10|Add3~9 ));
// synopsys translate_off
defparam \inst10|Add3~8 .lut_mask = 16'h698E;
defparam \inst10|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \inst10|Add3~10 (
// Equation(s):
// \inst10|Add3~10_combout  = (\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\inst10|Add3~9 )) # (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\inst10|Add3~9 ) # (GND)))
// \inst10|Add3~11  = CARRY((!\inst10|Add3~9 ) # (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~9 ),
	.combout(\inst10|Add3~10_combout ),
	.cout(\inst10|Add3~11 ));
// synopsys translate_off
defparam \inst10|Add3~10 .lut_mask = 16'h3C3F;
defparam \inst10|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \inst10|Add3~12 (
// Equation(s):
// \inst10|Add3~12_combout  = (\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\inst10|Add3~11  $ (GND))) # (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (!\inst10|Add3~11  & VCC))
// \inst10|Add3~13  = CARRY((\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & !\inst10|Add3~11 ))

	.dataa(gnd),
	.datab(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~11 ),
	.combout(\inst10|Add3~12_combout ),
	.cout(\inst10|Add3~13 ));
// synopsys translate_off
defparam \inst10|Add3~12 .lut_mask = 16'hC30C;
defparam \inst10|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \inst10|Add3~14 (
// Equation(s):
// \inst10|Add3~14_combout  = (\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\inst10|Add3~13 )) # (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\inst10|Add3~13 ) # (GND)))
// \inst10|Add3~15  = CARRY((!\inst10|Add3~13 ) # (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~13 ),
	.combout(\inst10|Add3~14_combout ),
	.cout(\inst10|Add3~15 ));
// synopsys translate_off
defparam \inst10|Add3~14 .lut_mask = 16'h3C3F;
defparam \inst10|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \inst10|Add3~16 (
// Equation(s):
// \inst10|Add3~16_combout  = (\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (\inst10|Add3~15  $ (GND))) # (!\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (!\inst10|Add3~15  & 
// VCC))
// \inst10|Add3~17  = CARRY((\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\inst10|Add3~15 ))

	.dataa(gnd),
	.datab(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~15 ),
	.combout(\inst10|Add3~16_combout ),
	.cout(\inst10|Add3~17 ));
// synopsys translate_off
defparam \inst10|Add3~16 .lut_mask = 16'hC30C;
defparam \inst10|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \inst10|Add4~0 (
// Equation(s):
// \inst10|Add4~0_combout  = \inst10|INCounterX [4] $ (VCC)
// \inst10|Add4~1  = CARRY(\inst10|INCounterX [4])

	.dataa(\inst10|INCounterX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|Add4~0_combout ),
	.cout(\inst10|Add4~1 ));
// synopsys translate_off
defparam \inst10|Add4~0 .lut_mask = 16'h55AA;
defparam \inst10|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \inst10|Add4~2 (
// Equation(s):
// \inst10|Add4~2_combout  = (\inst10|Add3~0_combout  & (!\inst10|Add4~1 )) # (!\inst10|Add3~0_combout  & ((\inst10|Add4~1 ) # (GND)))
// \inst10|Add4~3  = CARRY((!\inst10|Add4~1 ) # (!\inst10|Add3~0_combout ))

	.dataa(gnd),
	.datab(\inst10|Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add4~1 ),
	.combout(\inst10|Add4~2_combout ),
	.cout(\inst10|Add4~3 ));
// synopsys translate_off
defparam \inst10|Add4~2 .lut_mask = 16'h3C3F;
defparam \inst10|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \inst10|Add4~4 (
// Equation(s):
// \inst10|Add4~4_combout  = (\inst10|Add3~2_combout  & (\inst10|Add4~3  $ (GND))) # (!\inst10|Add3~2_combout  & (!\inst10|Add4~3  & VCC))
// \inst10|Add4~5  = CARRY((\inst10|Add3~2_combout  & !\inst10|Add4~3 ))

	.dataa(gnd),
	.datab(\inst10|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add4~3 ),
	.combout(\inst10|Add4~4_combout ),
	.cout(\inst10|Add4~5 ));
// synopsys translate_off
defparam \inst10|Add4~4 .lut_mask = 16'hC30C;
defparam \inst10|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \inst10|Add4~6 (
// Equation(s):
// \inst10|Add4~6_combout  = (\inst10|Add3~4_combout  & (!\inst10|Add4~5 )) # (!\inst10|Add3~4_combout  & ((\inst10|Add4~5 ) # (GND)))
// \inst10|Add4~7  = CARRY((!\inst10|Add4~5 ) # (!\inst10|Add3~4_combout ))

	.dataa(gnd),
	.datab(\inst10|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add4~5 ),
	.combout(\inst10|Add4~6_combout ),
	.cout(\inst10|Add4~7 ));
// synopsys translate_off
defparam \inst10|Add4~6 .lut_mask = 16'h3C3F;
defparam \inst10|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \inst10|Add4~8 (
// Equation(s):
// \inst10|Add4~8_combout  = (\inst10|Add3~6_combout  & (\inst10|Add4~7  $ (GND))) # (!\inst10|Add3~6_combout  & (!\inst10|Add4~7  & VCC))
// \inst10|Add4~9  = CARRY((\inst10|Add3~6_combout  & !\inst10|Add4~7 ))

	.dataa(\inst10|Add3~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add4~7 ),
	.combout(\inst10|Add4~8_combout ),
	.cout(\inst10|Add4~9 ));
// synopsys translate_off
defparam \inst10|Add4~8 .lut_mask = 16'hA50A;
defparam \inst10|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \inst10|Add4~10 (
// Equation(s):
// \inst10|Add4~10_combout  = (\inst10|Add3~8_combout  & (!\inst10|Add4~9 )) # (!\inst10|Add3~8_combout  & ((\inst10|Add4~9 ) # (GND)))
// \inst10|Add4~11  = CARRY((!\inst10|Add4~9 ) # (!\inst10|Add3~8_combout ))

	.dataa(\inst10|Add3~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add4~9 ),
	.combout(\inst10|Add4~10_combout ),
	.cout(\inst10|Add4~11 ));
// synopsys translate_off
defparam \inst10|Add4~10 .lut_mask = 16'h5A5F;
defparam \inst10|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \inst10|Add4~12 (
// Equation(s):
// \inst10|Add4~12_combout  = (\inst10|Add3~10_combout  & (\inst10|Add4~11  $ (GND))) # (!\inst10|Add3~10_combout  & (!\inst10|Add4~11  & VCC))
// \inst10|Add4~13  = CARRY((\inst10|Add3~10_combout  & !\inst10|Add4~11 ))

	.dataa(gnd),
	.datab(\inst10|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add4~11 ),
	.combout(\inst10|Add4~12_combout ),
	.cout(\inst10|Add4~13 ));
// synopsys translate_off
defparam \inst10|Add4~12 .lut_mask = 16'hC30C;
defparam \inst10|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \inst10|Add4~14 (
// Equation(s):
// \inst10|Add4~14_combout  = (\inst10|Add3~12_combout  & (!\inst10|Add4~13 )) # (!\inst10|Add3~12_combout  & ((\inst10|Add4~13 ) # (GND)))
// \inst10|Add4~15  = CARRY((!\inst10|Add4~13 ) # (!\inst10|Add3~12_combout ))

	.dataa(\inst10|Add3~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add4~13 ),
	.combout(\inst10|Add4~14_combout ),
	.cout(\inst10|Add4~15 ));
// synopsys translate_off
defparam \inst10|Add4~14 .lut_mask = 16'h5A5F;
defparam \inst10|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \inst10|Add4~16 (
// Equation(s):
// \inst10|Add4~16_combout  = (\inst10|Add3~14_combout  & (\inst10|Add4~15  $ (GND))) # (!\inst10|Add3~14_combout  & (!\inst10|Add4~15  & VCC))
// \inst10|Add4~17  = CARRY((\inst10|Add3~14_combout  & !\inst10|Add4~15 ))

	.dataa(gnd),
	.datab(\inst10|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add4~15 ),
	.combout(\inst10|Add4~16_combout ),
	.cout(\inst10|Add4~17 ));
// synopsys translate_off
defparam \inst10|Add4~16 .lut_mask = 16'hC30C;
defparam \inst10|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \inst10|Add4~18 (
// Equation(s):
// \inst10|Add4~18_combout  = (\inst10|Add3~16_combout  & (!\inst10|Add4~17 )) # (!\inst10|Add3~16_combout  & ((\inst10|Add4~17 ) # (GND)))
// \inst10|Add4~19  = CARRY((!\inst10|Add4~17 ) # (!\inst10|Add3~16_combout ))

	.dataa(gnd),
	.datab(\inst10|Add3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add4~17 ),
	.combout(\inst10|Add4~18_combout ),
	.cout(\inst10|Add4~19 ));
// synopsys translate_off
defparam \inst10|Add4~18 .lut_mask = 16'h3C3F;
defparam \inst10|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \inst10|Add5~0 (
// Equation(s):
// \inst10|Add5~0_combout  = \inst10|INCounterY [3] $ (VCC)
// \inst10|Add5~1  = CARRY(\inst10|INCounterY [3])

	.dataa(\inst10|INCounterY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|Add5~0_combout ),
	.cout(\inst10|Add5~1 ));
// synopsys translate_off
defparam \inst10|Add5~0 .lut_mask = 16'h55AA;
defparam \inst10|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \inst10|Add5~2 (
// Equation(s):
// \inst10|Add5~2_combout  = (\inst10|INCounterY [4] & (\inst10|Add5~1  & VCC)) # (!\inst10|INCounterY [4] & (!\inst10|Add5~1 ))
// \inst10|Add5~3  = CARRY((!\inst10|INCounterY [4] & !\inst10|Add5~1 ))

	.dataa(\inst10|INCounterY [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add5~1 ),
	.combout(\inst10|Add5~2_combout ),
	.cout(\inst10|Add5~3 ));
// synopsys translate_off
defparam \inst10|Add5~2 .lut_mask = 16'hA505;
defparam \inst10|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \inst10|Add5~4 (
// Equation(s):
// \inst10|Add5~4_combout  = (\inst10|INCounterY [5] & ((GND) # (!\inst10|Add5~3 ))) # (!\inst10|INCounterY [5] & (\inst10|Add5~3  $ (GND)))
// \inst10|Add5~5  = CARRY((\inst10|INCounterY [5]) # (!\inst10|Add5~3 ))

	.dataa(\inst10|INCounterY [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add5~3 ),
	.combout(\inst10|Add5~4_combout ),
	.cout(\inst10|Add5~5 ));
// synopsys translate_off
defparam \inst10|Add5~4 .lut_mask = 16'h5AAF;
defparam \inst10|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \inst10|Add5~6 (
// Equation(s):
// \inst10|Add5~6_combout  = (\inst10|INCounterY [6] & (\inst10|Add5~5  & VCC)) # (!\inst10|INCounterY [6] & (!\inst10|Add5~5 ))
// \inst10|Add5~7  = CARRY((!\inst10|INCounterY [6] & !\inst10|Add5~5 ))

	.dataa(\inst10|INCounterY [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add5~5 ),
	.combout(\inst10|Add5~6_combout ),
	.cout(\inst10|Add5~7 ));
// synopsys translate_off
defparam \inst10|Add5~6 .lut_mask = 16'hA505;
defparam \inst10|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \inst10|Add5~8 (
// Equation(s):
// \inst10|Add5~8_combout  = (\inst10|INCounterY [7] & ((GND) # (!\inst10|Add5~7 ))) # (!\inst10|INCounterY [7] & (\inst10|Add5~7  $ (GND)))
// \inst10|Add5~9  = CARRY((\inst10|INCounterY [7]) # (!\inst10|Add5~7 ))

	.dataa(\inst10|INCounterY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add5~7 ),
	.combout(\inst10|Add5~8_combout ),
	.cout(\inst10|Add5~9 ));
// synopsys translate_off
defparam \inst10|Add5~8 .lut_mask = 16'h5AAF;
defparam \inst10|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \inst10|Add5~10 (
// Equation(s):
// \inst10|Add5~10_combout  = (\inst10|INCounterY [8] & (\inst10|Add5~9  & VCC)) # (!\inst10|INCounterY [8] & (!\inst10|Add5~9 ))
// \inst10|Add5~11  = CARRY((!\inst10|INCounterY [8] & !\inst10|Add5~9 ))

	.dataa(gnd),
	.datab(\inst10|INCounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add5~9 ),
	.combout(\inst10|Add5~10_combout ),
	.cout(\inst10|Add5~11 ));
// synopsys translate_off
defparam \inst10|Add5~10 .lut_mask = 16'hC303;
defparam \inst10|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \inst10|INCounterY[9]~31 (
// Equation(s):
// \inst10|INCounterY[9]~31_combout  = \inst10|INCounterY [9] $ (\inst10|INCounterY[8]~30 )

	.dataa(gnd),
	.datab(\inst10|INCounterY [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst10|INCounterY[8]~30 ),
	.combout(\inst10|INCounterY[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|INCounterY[9]~31 .lut_mask = 16'h3C3C;
defparam \inst10|INCounterY[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \inst10|INCounterY[9] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|INCounterY[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst10|vsync_r~q ),
	.sload(gnd),
	.ena(\inst10|INCounterY[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|INCounterY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|INCounterY[9] .is_wysiwyg = "true";
defparam \inst10|INCounterY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \inst10|Add5~12 (
// Equation(s):
// \inst10|Add5~12_combout  = (\inst10|INCounterY [9] & ((GND) # (!\inst10|Add5~11 ))) # (!\inst10|INCounterY [9] & (\inst10|Add5~11  $ (GND)))
// \inst10|Add5~13  = CARRY((\inst10|INCounterY [9]) # (!\inst10|Add5~11 ))

	.dataa(gnd),
	.datab(\inst10|INCounterY [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add5~11 ),
	.combout(\inst10|Add5~12_combout ),
	.cout(\inst10|Add5~13 ));
// synopsys translate_off
defparam \inst10|Add5~12 .lut_mask = 16'h3CCF;
defparam \inst10|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \inst10|Add5~14 (
// Equation(s):
// \inst10|Add5~14_combout  = !\inst10|Add5~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst10|Add5~13 ),
	.combout(\inst10|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add5~14 .lut_mask = 16'h0F0F;
defparam \inst10|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X20_Y11_N0
cycloneive_mac_mult \inst10|Mult1|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst10|Add5~14_combout ,\inst10|Add5~14_combout ,\inst10|Add5~14_combout ,\inst10|Add5~14_combout ,\inst10|Add5~14_combout ,\inst10|Add5~14_combout ,\inst10|Add5~14_combout ,\inst10|Add5~14_combout ,\inst10|Add5~12_combout ,\inst10|Add5~10_combout ,
\inst10|Add5~8_combout ,\inst10|Add5~6_combout ,\inst10|Add5~4_combout ,\inst10|Add5~2_combout ,\inst10|Add5~0_combout ,\inst10|INCounterY [2],\inst10|INCounterY [1],\inst10|INCounterY [0]}),
	.datab({vcc,vcc,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst10|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst10|Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \inst10|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst10|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \inst10|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst10|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst10|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y11_N2
cycloneive_mac_out \inst10|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst10|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT26 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT23 ,
\inst10|Mult1|auto_generated|mac_mult1~DATAOUT22 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT21 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT18 ,
\inst10|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT16 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT13 ,
\inst10|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT11 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT8 ,
\inst10|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT6 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT3 ,
\inst10|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\inst10|Mult1|auto_generated|mac_mult1~DATAOUT1 ,\inst10|Mult1|auto_generated|mac_mult1~dataout ,\inst10|Mult1|auto_generated|mac_mult1~7 ,\inst10|Mult1|auto_generated|mac_mult1~6 ,
\inst10|Mult1|auto_generated|mac_mult1~5 ,\inst10|Mult1|auto_generated|mac_mult1~4 ,\inst10|Mult1|auto_generated|mac_mult1~3 ,\inst10|Mult1|auto_generated|mac_mult1~2 ,\inst10|Mult1|auto_generated|mac_mult1~1 ,\inst10|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst10|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst10|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst10|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \inst10|Add6~0 (
// Equation(s):
// \inst10|Add6~0_combout  = (\inst10|INCounterX [5] & (\inst10|INCounterY [0] $ (VCC))) # (!\inst10|INCounterX [5] & (\inst10|INCounterY [0] & VCC))
// \inst10|Add6~1  = CARRY((\inst10|INCounterX [5] & \inst10|INCounterY [0]))

	.dataa(\inst10|INCounterX [5]),
	.datab(\inst10|INCounterY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|Add6~0_combout ),
	.cout(\inst10|Add6~1 ));
// synopsys translate_off
defparam \inst10|Add6~0 .lut_mask = 16'h6688;
defparam \inst10|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \inst10|Add6~2 (
// Equation(s):
// \inst10|Add6~2_combout  = (\inst10|INCounterX [6] & ((\inst10|INCounterY [1] & (\inst10|Add6~1  & VCC)) # (!\inst10|INCounterY [1] & (!\inst10|Add6~1 )))) # (!\inst10|INCounterX [6] & ((\inst10|INCounterY [1] & (!\inst10|Add6~1 )) # (!\inst10|INCounterY 
// [1] & ((\inst10|Add6~1 ) # (GND)))))
// \inst10|Add6~3  = CARRY((\inst10|INCounterX [6] & (!\inst10|INCounterY [1] & !\inst10|Add6~1 )) # (!\inst10|INCounterX [6] & ((!\inst10|Add6~1 ) # (!\inst10|INCounterY [1]))))

	.dataa(\inst10|INCounterX [6]),
	.datab(\inst10|INCounterY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add6~1 ),
	.combout(\inst10|Add6~2_combout ),
	.cout(\inst10|Add6~3 ));
// synopsys translate_off
defparam \inst10|Add6~2 .lut_mask = 16'h9617;
defparam \inst10|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \inst10|Add6~4 (
// Equation(s):
// \inst10|Add6~4_combout  = ((\inst10|INCounterY [2] $ (\inst10|INCounterX [7] $ (!\inst10|Add6~3 )))) # (GND)
// \inst10|Add6~5  = CARRY((\inst10|INCounterY [2] & ((\inst10|INCounterX [7]) # (!\inst10|Add6~3 ))) # (!\inst10|INCounterY [2] & (\inst10|INCounterX [7] & !\inst10|Add6~3 )))

	.dataa(\inst10|INCounterY [2]),
	.datab(\inst10|INCounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add6~3 ),
	.combout(\inst10|Add6~4_combout ),
	.cout(\inst10|Add6~5 ));
// synopsys translate_off
defparam \inst10|Add6~4 .lut_mask = 16'h698E;
defparam \inst10|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \inst10|Add6~6 (
// Equation(s):
// \inst10|Add6~6_combout  = (\inst10|INCounterX [8] & ((\inst10|Mult1|auto_generated|mac_out2~DATAOUT8  & (\inst10|Add6~5  & VCC)) # (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT8  & (!\inst10|Add6~5 )))) # (!\inst10|INCounterX [8] & 
// ((\inst10|Mult1|auto_generated|mac_out2~DATAOUT8  & (!\inst10|Add6~5 )) # (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT8  & ((\inst10|Add6~5 ) # (GND)))))
// \inst10|Add6~7  = CARRY((\inst10|INCounterX [8] & (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT8  & !\inst10|Add6~5 )) # (!\inst10|INCounterX [8] & ((!\inst10|Add6~5 ) # (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT8 ))))

	.dataa(\inst10|INCounterX [8]),
	.datab(\inst10|Mult1|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add6~5 ),
	.combout(\inst10|Add6~6_combout ),
	.cout(\inst10|Add6~7 ));
// synopsys translate_off
defparam \inst10|Add6~6 .lut_mask = 16'h9617;
defparam \inst10|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \inst10|Add6~8 (
// Equation(s):
// \inst10|Add6~8_combout  = ((\inst10|INCounterX [9] $ (\inst10|Mult1|auto_generated|mac_out2~DATAOUT9  $ (!\inst10|Add6~7 )))) # (GND)
// \inst10|Add6~9  = CARRY((\inst10|INCounterX [9] & ((\inst10|Mult1|auto_generated|mac_out2~DATAOUT9 ) # (!\inst10|Add6~7 ))) # (!\inst10|INCounterX [9] & (\inst10|Mult1|auto_generated|mac_out2~DATAOUT9  & !\inst10|Add6~7 )))

	.dataa(\inst10|INCounterX [9]),
	.datab(\inst10|Mult1|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add6~7 ),
	.combout(\inst10|Add6~8_combout ),
	.cout(\inst10|Add6~9 ));
// synopsys translate_off
defparam \inst10|Add6~8 .lut_mask = 16'h698E;
defparam \inst10|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \inst10|Add6~10 (
// Equation(s):
// \inst10|Add6~10_combout  = (\inst10|Mult1|auto_generated|mac_out2~DATAOUT10  & (!\inst10|Add6~9 )) # (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT10  & ((\inst10|Add6~9 ) # (GND)))
// \inst10|Add6~11  = CARRY((!\inst10|Add6~9 ) # (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT10 ))

	.dataa(\inst10|Mult1|auto_generated|mac_out2~DATAOUT10 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add6~9 ),
	.combout(\inst10|Add6~10_combout ),
	.cout(\inst10|Add6~11 ));
// synopsys translate_off
defparam \inst10|Add6~10 .lut_mask = 16'h5A5F;
defparam \inst10|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \inst10|Add6~12 (
// Equation(s):
// \inst10|Add6~12_combout  = (\inst10|Mult1|auto_generated|mac_out2~DATAOUT11  & (\inst10|Add6~11  $ (GND))) # (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT11  & (!\inst10|Add6~11  & VCC))
// \inst10|Add6~13  = CARRY((\inst10|Mult1|auto_generated|mac_out2~DATAOUT11  & !\inst10|Add6~11 ))

	.dataa(gnd),
	.datab(\inst10|Mult1|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add6~11 ),
	.combout(\inst10|Add6~12_combout ),
	.cout(\inst10|Add6~13 ));
// synopsys translate_off
defparam \inst10|Add6~12 .lut_mask = 16'hC30C;
defparam \inst10|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \inst10|Add6~14 (
// Equation(s):
// \inst10|Add6~14_combout  = (\inst10|Mult1|auto_generated|mac_out2~DATAOUT12  & (!\inst10|Add6~13 )) # (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT12  & ((\inst10|Add6~13 ) # (GND)))
// \inst10|Add6~15  = CARRY((!\inst10|Add6~13 ) # (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT12 ))

	.dataa(\inst10|Mult1|auto_generated|mac_out2~DATAOUT12 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add6~13 ),
	.combout(\inst10|Add6~14_combout ),
	.cout(\inst10|Add6~15 ));
// synopsys translate_off
defparam \inst10|Add6~14 .lut_mask = 16'h5A5F;
defparam \inst10|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \inst10|Add6~16 (
// Equation(s):
// \inst10|Add6~16_combout  = (\inst10|Mult1|auto_generated|mac_out2~DATAOUT13  & (\inst10|Add6~15  $ (GND))) # (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT13  & (!\inst10|Add6~15  & VCC))
// \inst10|Add6~17  = CARRY((\inst10|Mult1|auto_generated|mac_out2~DATAOUT13  & !\inst10|Add6~15 ))

	.dataa(gnd),
	.datab(\inst10|Mult1|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add6~15 ),
	.combout(\inst10|Add6~16_combout ),
	.cout(\inst10|Add6~17 ));
// synopsys translate_off
defparam \inst10|Add6~16 .lut_mask = 16'hC30C;
defparam \inst10|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \inst10|Add7~0 (
// Equation(s):
// \inst10|Add7~0_combout  = \inst10|INCounterX [0] $ (VCC)
// \inst10|Add7~1  = CARRY(\inst10|INCounterX [0])

	.dataa(\inst10|INCounterX [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|Add7~0_combout ),
	.cout(\inst10|Add7~1 ));
// synopsys translate_off
defparam \inst10|Add7~0 .lut_mask = 16'h55AA;
defparam \inst10|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \inst10|Add7~2 (
// Equation(s):
// \inst10|Add7~2_combout  = (\inst10|INCounterX [1] & (!\inst10|Add7~1 )) # (!\inst10|INCounterX [1] & ((\inst10|Add7~1 ) # (GND)))
// \inst10|Add7~3  = CARRY((!\inst10|Add7~1 ) # (!\inst10|INCounterX [1]))

	.dataa(gnd),
	.datab(\inst10|INCounterX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~1 ),
	.combout(\inst10|Add7~2_combout ),
	.cout(\inst10|Add7~3 ));
// synopsys translate_off
defparam \inst10|Add7~2 .lut_mask = 16'h3C3F;
defparam \inst10|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \inst10|Add7~4 (
// Equation(s):
// \inst10|Add7~4_combout  = (\inst10|INCounterX [2] & (\inst10|Add7~3  $ (GND))) # (!\inst10|INCounterX [2] & (!\inst10|Add7~3  & VCC))
// \inst10|Add7~5  = CARRY((\inst10|INCounterX [2] & !\inst10|Add7~3 ))

	.dataa(\inst10|INCounterX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~3 ),
	.combout(\inst10|Add7~4_combout ),
	.cout(\inst10|Add7~5 ));
// synopsys translate_off
defparam \inst10|Add7~4 .lut_mask = 16'hA50A;
defparam \inst10|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \inst10|Add7~6 (
// Equation(s):
// \inst10|Add7~6_combout  = (\inst10|INCounterX [3] & (\inst10|Add7~5  & VCC)) # (!\inst10|INCounterX [3] & (!\inst10|Add7~5 ))
// \inst10|Add7~7  = CARRY((!\inst10|INCounterX [3] & !\inst10|Add7~5 ))

	.dataa(gnd),
	.datab(\inst10|INCounterX [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~5 ),
	.combout(\inst10|Add7~6_combout ),
	.cout(\inst10|Add7~7 ));
// synopsys translate_off
defparam \inst10|Add7~6 .lut_mask = 16'hC303;
defparam \inst10|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \inst10|Add7~8 (
// Equation(s):
// \inst10|Add7~8_combout  = (\inst10|INCounterX [4] & ((GND) # (!\inst10|Add7~7 ))) # (!\inst10|INCounterX [4] & (\inst10|Add7~7  $ (GND)))
// \inst10|Add7~9  = CARRY((\inst10|INCounterX [4]) # (!\inst10|Add7~7 ))

	.dataa(gnd),
	.datab(\inst10|INCounterX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~7 ),
	.combout(\inst10|Add7~8_combout ),
	.cout(\inst10|Add7~9 ));
// synopsys translate_off
defparam \inst10|Add7~8 .lut_mask = 16'h3CCF;
defparam \inst10|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \inst10|Add7~10 (
// Equation(s):
// \inst10|Add7~10_combout  = (\inst10|Add6~0_combout  & (\inst10|Add7~9  & VCC)) # (!\inst10|Add6~0_combout  & (!\inst10|Add7~9 ))
// \inst10|Add7~11  = CARRY((!\inst10|Add6~0_combout  & !\inst10|Add7~9 ))

	.dataa(gnd),
	.datab(\inst10|Add6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~9 ),
	.combout(\inst10|Add7~10_combout ),
	.cout(\inst10|Add7~11 ));
// synopsys translate_off
defparam \inst10|Add7~10 .lut_mask = 16'hC303;
defparam \inst10|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \inst10|Add7~12 (
// Equation(s):
// \inst10|Add7~12_combout  = (\inst10|Add6~2_combout  & (\inst10|Add7~11  $ (GND))) # (!\inst10|Add6~2_combout  & (!\inst10|Add7~11  & VCC))
// \inst10|Add7~13  = CARRY((\inst10|Add6~2_combout  & !\inst10|Add7~11 ))

	.dataa(gnd),
	.datab(\inst10|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~11 ),
	.combout(\inst10|Add7~12_combout ),
	.cout(\inst10|Add7~13 ));
// synopsys translate_off
defparam \inst10|Add7~12 .lut_mask = 16'hC30C;
defparam \inst10|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \inst10|Add7~14 (
// Equation(s):
// \inst10|Add7~14_combout  = (\inst10|Add6~4_combout  & (\inst10|Add7~13  & VCC)) # (!\inst10|Add6~4_combout  & (!\inst10|Add7~13 ))
// \inst10|Add7~15  = CARRY((!\inst10|Add6~4_combout  & !\inst10|Add7~13 ))

	.dataa(gnd),
	.datab(\inst10|Add6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~13 ),
	.combout(\inst10|Add7~14_combout ),
	.cout(\inst10|Add7~15 ));
// synopsys translate_off
defparam \inst10|Add7~14 .lut_mask = 16'hC303;
defparam \inst10|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \inst10|Add7~16 (
// Equation(s):
// \inst10|Add7~16_combout  = (\inst10|Add6~6_combout  & ((GND) # (!\inst10|Add7~15 ))) # (!\inst10|Add6~6_combout  & (\inst10|Add7~15  $ (GND)))
// \inst10|Add7~17  = CARRY((\inst10|Add6~6_combout ) # (!\inst10|Add7~15 ))

	.dataa(\inst10|Add6~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~15 ),
	.combout(\inst10|Add7~16_combout ),
	.cout(\inst10|Add7~17 ));
// synopsys translate_off
defparam \inst10|Add7~16 .lut_mask = 16'h5AAF;
defparam \inst10|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \inst10|Add7~18 (
// Equation(s):
// \inst10|Add7~18_combout  = (\inst10|Add6~8_combout  & (\inst10|Add7~17  & VCC)) # (!\inst10|Add6~8_combout  & (!\inst10|Add7~17 ))
// \inst10|Add7~19  = CARRY((!\inst10|Add6~8_combout  & !\inst10|Add7~17 ))

	.dataa(gnd),
	.datab(\inst10|Add6~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~17 ),
	.combout(\inst10|Add7~18_combout ),
	.cout(\inst10|Add7~19 ));
// synopsys translate_off
defparam \inst10|Add7~18 .lut_mask = 16'hC303;
defparam \inst10|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \inst10|Add7~20 (
// Equation(s):
// \inst10|Add7~20_combout  = (\inst10|Add6~10_combout  & ((GND) # (!\inst10|Add7~19 ))) # (!\inst10|Add6~10_combout  & (\inst10|Add7~19  $ (GND)))
// \inst10|Add7~21  = CARRY((\inst10|Add6~10_combout ) # (!\inst10|Add7~19 ))

	.dataa(gnd),
	.datab(\inst10|Add6~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~19 ),
	.combout(\inst10|Add7~20_combout ),
	.cout(\inst10|Add7~21 ));
// synopsys translate_off
defparam \inst10|Add7~20 .lut_mask = 16'h3CCF;
defparam \inst10|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \inst10|Add7~22 (
// Equation(s):
// \inst10|Add7~22_combout  = (\inst10|Add6~12_combout  & (\inst10|Add7~21  & VCC)) # (!\inst10|Add6~12_combout  & (!\inst10|Add7~21 ))
// \inst10|Add7~23  = CARRY((!\inst10|Add6~12_combout  & !\inst10|Add7~21 ))

	.dataa(gnd),
	.datab(\inst10|Add6~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~21 ),
	.combout(\inst10|Add7~22_combout ),
	.cout(\inst10|Add7~23 ));
// synopsys translate_off
defparam \inst10|Add7~22 .lut_mask = 16'hC303;
defparam \inst10|Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \inst10|Add7~24 (
// Equation(s):
// \inst10|Add7~24_combout  = (\inst10|Add6~14_combout  & ((GND) # (!\inst10|Add7~23 ))) # (!\inst10|Add6~14_combout  & (\inst10|Add7~23  $ (GND)))
// \inst10|Add7~25  = CARRY((\inst10|Add6~14_combout ) # (!\inst10|Add7~23 ))

	.dataa(gnd),
	.datab(\inst10|Add6~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~23 ),
	.combout(\inst10|Add7~24_combout ),
	.cout(\inst10|Add7~25 ));
// synopsys translate_off
defparam \inst10|Add7~24 .lut_mask = 16'h3CCF;
defparam \inst10|Add7~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \inst10|Add7~26 (
// Equation(s):
// \inst10|Add7~26_combout  = (\inst10|Add6~16_combout  & (\inst10|Add7~25  & VCC)) # (!\inst10|Add6~16_combout  & (!\inst10|Add7~25 ))
// \inst10|Add7~27  = CARRY((!\inst10|Add6~16_combout  & !\inst10|Add7~25 ))

	.dataa(\inst10|Add6~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~25 ),
	.combout(\inst10|Add7~26_combout ),
	.cout(\inst10|Add7~27 ));
// synopsys translate_off
defparam \inst10|Add7~26 .lut_mask = 16'hA505;
defparam \inst10|Add7~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \inst10|Add7~28 (
// Equation(s):
// \inst10|Add7~28_combout  = (\inst10|LessThan4~1_combout  & (\inst10|Add4~18_combout )) # (!\inst10|LessThan4~1_combout  & ((\inst10|Add7~26_combout )))

	.dataa(\inst10|LessThan4~1_combout ),
	.datab(\inst10|Add4~18_combout ),
	.datac(gnd),
	.datad(\inst10|Add7~26_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~28 .lut_mask = 16'hDD88;
defparam \inst10|Add7~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N26
cycloneive_lcell_comb \inst10|waddr[17]~0 (
// Equation(s):
// \inst10|waddr[17]~0_combout  = (!\m4_video~input_o  & ((\inst10|state_reg.MEMCLEAR~q ) # ((\inst10|vsync_r~q  & \inst10|Equal0~20_combout ))))

	.dataa(\inst10|vsync_r~q ),
	.datab(\inst10|state_reg.MEMCLEAR~q ),
	.datac(\m4_video~input_o ),
	.datad(\inst10|Equal0~20_combout ),
	.cin(gnd),
	.combout(\inst10|waddr[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|waddr[17]~0 .lut_mask = 16'h0E0C;
defparam \inst10|waddr[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \inst10|waddr[13] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~28_combout ),
	.asdata(\inst10|memCtr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[13] .is_wysiwyg = "true";
defparam \inst10|waddr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \inst10|Mult0|mult_core|romout[1][11]~9 (
// Equation(s):
// \inst10|Mult0|mult_core|romout[1][11]~9_combout  = (\inst10|INCounterY [5] & (\inst10|INCounterY [7] $ (((\inst10|INCounterY [4] & !\inst10|INCounterY [6]))))) # (!\inst10|INCounterY [5] & ((\inst10|INCounterY [7] & ((\inst10|INCounterY [4]) # 
// (!\inst10|INCounterY [6]))) # (!\inst10|INCounterY [7] & ((\inst10|INCounterY [6])))))

	.dataa(\inst10|INCounterY [5]),
	.datab(\inst10|INCounterY [4]),
	.datac(\inst10|INCounterY [7]),
	.datad(\inst10|INCounterY [6]),
	.cin(gnd),
	.combout(\inst10|Mult0|mult_core|romout[1][11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mult0|mult_core|romout[1][11]~9 .lut_mask = 16'hE578;
defparam \inst10|Mult0|mult_core|romout[1][11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \inst10|Mult0|mult_core|romout[1][10]~10 (
// Equation(s):
// \inst10|Mult0|mult_core|romout[1][10]~10_combout  = \inst10|INCounterY [6] $ (((\inst10|INCounterY [5] & ((!\inst10|INCounterY [4]))) # (!\inst10|INCounterY [5] & (\inst10|INCounterY [7] & \inst10|INCounterY [4]))))

	.dataa(\inst10|INCounterY [6]),
	.datab(\inst10|INCounterY [5]),
	.datac(\inst10|INCounterY [7]),
	.datad(\inst10|INCounterY [4]),
	.cin(gnd),
	.combout(\inst10|Mult0|mult_core|romout[1][10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mult0|mult_core|romout[1][10]~10 .lut_mask = 16'h9A66;
defparam \inst10|Mult0|mult_core|romout[1][10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\inst10|Mult0|mult_core|romout[1][10]~10_combout  & (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\inst10|Mult0|mult_core|romout[1][10]~10_combout  & 
// ((\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\inst10|Mult0|mult_core|romout[1][10]~10_combout ))

	.dataa(\inst10|Mult0|mult_core|romout[1][10]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h5A5F;
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\inst10|Mult0|mult_core|romout[1][11]~9_combout  & (\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # (!\inst10|Mult0|mult_core|romout[1][11]~9_combout  & 
// (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\inst10|Mult0|mult_core|romout[1][11]~9_combout  & !\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(gnd),
	.datab(\inst10|Mult0|mult_core|romout[1][11]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hC30C;
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\inst10|INCounterY [9] & 
// (\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\inst10|INCounterY [9] & (!\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\inst10|INCounterY [9] & (!\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\inst10|INCounterY [9] & 
// ((\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\inst10|INCounterY [9] & 
// !\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((!\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # 
// (!\inst10|INCounterY [9]))))

	.dataa(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\inst10|INCounterY [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = (\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  $ (GND))) # 
// (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (!\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  & VCC))
// \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & !\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))

	.dataa(gnd),
	.datab(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'hC30C;
defparam \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \inst10|Add3~18 (
// Equation(s):
// \inst10|Add3~18_combout  = (\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\inst10|Add3~17 )) # (!\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\inst10|Add3~17 ) # (GND)))
// \inst10|Add3~19  = CARRY((!\inst10|Add3~17 ) # (!\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~17 ),
	.combout(\inst10|Add3~18_combout ),
	.cout(\inst10|Add3~19 ));
// synopsys translate_off
defparam \inst10|Add3~18 .lut_mask = 16'h5A5F;
defparam \inst10|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \inst10|Add3~20 (
// Equation(s):
// \inst10|Add3~20_combout  = (\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (\inst10|Add3~19  $ (GND))) # (!\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (!\inst10|Add3~19  & 
// VCC))
// \inst10|Add3~21  = CARRY((\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\inst10|Add3~19 ))

	.dataa(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~19 ),
	.combout(\inst10|Add3~20_combout ),
	.cout(\inst10|Add3~21 ));
// synopsys translate_off
defparam \inst10|Add3~20 .lut_mask = 16'hA50A;
defparam \inst10|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \inst10|Add4~20 (
// Equation(s):
// \inst10|Add4~20_combout  = (\inst10|Add3~18_combout  & (\inst10|Add4~19  $ (GND))) # (!\inst10|Add3~18_combout  & (!\inst10|Add4~19  & VCC))
// \inst10|Add4~21  = CARRY((\inst10|Add3~18_combout  & !\inst10|Add4~19 ))

	.dataa(gnd),
	.datab(\inst10|Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add4~19 ),
	.combout(\inst10|Add4~20_combout ),
	.cout(\inst10|Add4~21 ));
// synopsys translate_off
defparam \inst10|Add4~20 .lut_mask = 16'hC30C;
defparam \inst10|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \inst10|Add4~22 (
// Equation(s):
// \inst10|Add4~22_combout  = (\inst10|Add3~20_combout  & (!\inst10|Add4~21 )) # (!\inst10|Add3~20_combout  & ((\inst10|Add4~21 ) # (GND)))
// \inst10|Add4~23  = CARRY((!\inst10|Add4~21 ) # (!\inst10|Add3~20_combout ))

	.dataa(\inst10|Add3~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add4~21 ),
	.combout(\inst10|Add4~22_combout ),
	.cout(\inst10|Add4~23 ));
// synopsys translate_off
defparam \inst10|Add4~22 .lut_mask = 16'h5A5F;
defparam \inst10|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \inst10|Add6~18 (
// Equation(s):
// \inst10|Add6~18_combout  = (\inst10|Mult1|auto_generated|mac_out2~DATAOUT14  & (!\inst10|Add6~17 )) # (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT14  & ((\inst10|Add6~17 ) # (GND)))
// \inst10|Add6~19  = CARRY((!\inst10|Add6~17 ) # (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT14 ))

	.dataa(\inst10|Mult1|auto_generated|mac_out2~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add6~17 ),
	.combout(\inst10|Add6~18_combout ),
	.cout(\inst10|Add6~19 ));
// synopsys translate_off
defparam \inst10|Add6~18 .lut_mask = 16'h5A5F;
defparam \inst10|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \inst10|Add6~20 (
// Equation(s):
// \inst10|Add6~20_combout  = (\inst10|Mult1|auto_generated|mac_out2~DATAOUT15  & (\inst10|Add6~19  $ (GND))) # (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT15  & (!\inst10|Add6~19  & VCC))
// \inst10|Add6~21  = CARRY((\inst10|Mult1|auto_generated|mac_out2~DATAOUT15  & !\inst10|Add6~19 ))

	.dataa(\inst10|Mult1|auto_generated|mac_out2~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add6~19 ),
	.combout(\inst10|Add6~20_combout ),
	.cout(\inst10|Add6~21 ));
// synopsys translate_off
defparam \inst10|Add6~20 .lut_mask = 16'hA50A;
defparam \inst10|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \inst10|Add7~29 (
// Equation(s):
// \inst10|Add7~29_combout  = (\inst10|Add6~18_combout  & ((GND) # (!\inst10|Add7~27 ))) # (!\inst10|Add6~18_combout  & (\inst10|Add7~27  $ (GND)))
// \inst10|Add7~30  = CARRY((\inst10|Add6~18_combout ) # (!\inst10|Add7~27 ))

	.dataa(gnd),
	.datab(\inst10|Add6~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~27 ),
	.combout(\inst10|Add7~29_combout ),
	.cout(\inst10|Add7~30 ));
// synopsys translate_off
defparam \inst10|Add7~29 .lut_mask = 16'h3CCF;
defparam \inst10|Add7~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \inst10|Add7~31 (
// Equation(s):
// \inst10|Add7~31_combout  = (\inst10|Add6~20_combout  & (\inst10|Add7~30  & VCC)) # (!\inst10|Add6~20_combout  & (!\inst10|Add7~30 ))
// \inst10|Add7~32  = CARRY((!\inst10|Add6~20_combout  & !\inst10|Add7~30 ))

	.dataa(gnd),
	.datab(\inst10|Add6~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~30 ),
	.combout(\inst10|Add7~31_combout ),
	.cout(\inst10|Add7~32 ));
// synopsys translate_off
defparam \inst10|Add7~31 .lut_mask = 16'hC303;
defparam \inst10|Add7~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \inst10|Add7~39 (
// Equation(s):
// \inst10|Add7~39_combout  = (\inst10|LessThan4~1_combout  & (\inst10|Add4~22_combout )) # (!\inst10|LessThan4~1_combout  & ((\inst10|Add7~31_combout )))

	.dataa(\inst10|Add4~22_combout ),
	.datab(\inst10|Add7~31_combout ),
	.datac(gnd),
	.datad(\inst10|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~39 .lut_mask = 16'hAACC;
defparam \inst10|Add7~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \inst10|waddr[15] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~39_combout ),
	.asdata(\inst10|memCtr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[15] .is_wysiwyg = "true";
defparam \inst10|waddr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \inst10|Add7~40 (
// Equation(s):
// \inst10|Add7~40_combout  = (\inst10|LessThan4~1_combout  & (\inst10|Add4~20_combout )) # (!\inst10|LessThan4~1_combout  & ((\inst10|Add7~29_combout )))

	.dataa(\inst10|LessThan4~1_combout ),
	.datab(\inst10|Add4~20_combout ),
	.datac(gnd),
	.datad(\inst10|Add7~29_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~40 .lut_mask = 16'hDD88;
defparam \inst10|Add7~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N21
dffeas \inst10|waddr[14] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~40_combout ),
	.asdata(\inst10|memCtr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[14] .is_wysiwyg = "true";
defparam \inst10|waddr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \inst10|Add6~22 (
// Equation(s):
// \inst10|Add6~22_combout  = (\inst10|Mult1|auto_generated|mac_out2~DATAOUT16  & (!\inst10|Add6~21 )) # (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT16  & ((\inst10|Add6~21 ) # (GND)))
// \inst10|Add6~23  = CARRY((!\inst10|Add6~21 ) # (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT16 ))

	.dataa(gnd),
	.datab(\inst10|Mult1|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add6~21 ),
	.combout(\inst10|Add6~22_combout ),
	.cout(\inst10|Add6~23 ));
// synopsys translate_off
defparam \inst10|Add6~22 .lut_mask = 16'h3C3F;
defparam \inst10|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \inst10|Add7~33 (
// Equation(s):
// \inst10|Add7~33_combout  = (\inst10|Add6~22_combout  & ((GND) # (!\inst10|Add7~32 ))) # (!\inst10|Add6~22_combout  & (\inst10|Add7~32  $ (GND)))
// \inst10|Add7~34  = CARRY((\inst10|Add6~22_combout ) # (!\inst10|Add7~32 ))

	.dataa(\inst10|Add6~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add7~32 ),
	.combout(\inst10|Add7~33_combout ),
	.cout(\inst10|Add7~34 ));
// synopsys translate_off
defparam \inst10|Add7~33 .lut_mask = 16'h5AAF;
defparam \inst10|Add7~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \inst10|Mult0|mult_core|romout[1][12]~8 (
// Equation(s):
// \inst10|Mult0|mult_core|romout[1][12]~8_combout  = (\inst10|INCounterY [7] & (!\inst10|INCounterY [6] & ((!\inst10|INCounterY [5]) # (!\inst10|INCounterY [4])))) # (!\inst10|INCounterY [7] & (((\inst10|INCounterY [5] & \inst10|INCounterY [6]))))

	.dataa(\inst10|INCounterY [4]),
	.datab(\inst10|INCounterY [5]),
	.datac(\inst10|INCounterY [7]),
	.datad(\inst10|INCounterY [6]),
	.cin(gnd),
	.combout(\inst10|Mult0|mult_core|romout[1][12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mult0|mult_core|romout[1][12]~8 .lut_mask = 16'h0C70;
defparam \inst10|Mult0|mult_core|romout[1][12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\inst10|Mult0|mult_core|romout[1][12]~8_combout  & (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\inst10|Mult0|mult_core|romout[1][12]~8_combout  & 
// ((\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\inst10|Mult0|mult_core|romout[1][12]~8_combout ))

	.dataa(gnd),
	.datab(\inst10|Mult0|mult_core|romout[1][12]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\inst10|INCounterY [8] & 
// (\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\inst10|INCounterY [8] & (!\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # 
// (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\inst10|INCounterY [8] & (!\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\inst10|INCounterY [8] & 
// ((\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\inst10|INCounterY [8] & 
// !\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((!\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\inst10|INCounterY [8]))))

	.dataa(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datab(\inst10|INCounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \inst10|Add3~22 (
// Equation(s):
// \inst10|Add3~22_combout  = (\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\inst10|Add3~21 )) # (!\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\inst10|Add3~21 ) # (GND)))
// \inst10|Add3~23  = CARRY((!\inst10|Add3~21 ) # (!\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add3~21 ),
	.combout(\inst10|Add3~22_combout ),
	.cout(\inst10|Add3~23 ));
// synopsys translate_off
defparam \inst10|Add3~22 .lut_mask = 16'h5A5F;
defparam \inst10|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \inst10|Add4~24 (
// Equation(s):
// \inst10|Add4~24_combout  = (\inst10|Add3~22_combout  & (\inst10|Add4~23  $ (GND))) # (!\inst10|Add3~22_combout  & (!\inst10|Add4~23  & VCC))
// \inst10|Add4~25  = CARRY((\inst10|Add3~22_combout  & !\inst10|Add4~23 ))

	.dataa(\inst10|Add3~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add4~23 ),
	.combout(\inst10|Add4~24_combout ),
	.cout(\inst10|Add4~25 ));
// synopsys translate_off
defparam \inst10|Add4~24 .lut_mask = 16'hA50A;
defparam \inst10|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \inst10|Add7~38 (
// Equation(s):
// \inst10|Add7~38_combout  = (\inst10|LessThan4~1_combout  & ((\inst10|Add4~24_combout ))) # (!\inst10|LessThan4~1_combout  & (\inst10|Add7~33_combout ))

	.dataa(\inst10|LessThan4~1_combout ),
	.datab(\inst10|Add7~33_combout ),
	.datac(gnd),
	.datad(\inst10|Add4~24_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~38 .lut_mask = 16'hEE44;
defparam \inst10|Add7~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \inst10|waddr[16] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~38_combout ),
	.asdata(\inst10|memCtr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[16] .is_wysiwyg = "true";
defparam \inst10|waddr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \inst10|Mult0|mult_core|romout[1][13]~7 (
// Equation(s):
// \inst10|Mult0|mult_core|romout[1][13]~7_combout  = (\inst10|INCounterY [7] & ((\inst10|INCounterY [6]) # ((\inst10|INCounterY [5] & \inst10|INCounterY [4]))))

	.dataa(\inst10|INCounterY [6]),
	.datab(\inst10|INCounterY [5]),
	.datac(\inst10|INCounterY [7]),
	.datad(\inst10|INCounterY [4]),
	.cin(gnd),
	.combout(\inst10|Mult0|mult_core|romout[1][13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mult0|mult_core|romout[1][13]~7 .lut_mask = 16'hE0A0;
defparam \inst10|Mult0|mult_core|romout[1][13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (!\inst10|Mult0|mult_core|romout[1][13]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Mult0|mult_core|romout[1][13]~7_combout ),
	.cin(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hF00F;
defparam \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \inst10|Mult0|mult_core|romout[2][9]~11 (
// Equation(s):
// \inst10|Mult0|mult_core|romout[2][9]~11_combout  = \inst10|INCounterY [9] $ (\inst10|INCounterY [8])

	.dataa(gnd),
	.datab(\inst10|INCounterY [9]),
	.datac(gnd),
	.datad(\inst10|INCounterY [8]),
	.cin(gnd),
	.combout(\inst10|Mult0|mult_core|romout[2][9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mult0|mult_core|romout[2][9]~11 .lut_mask = 16'h33CC;
defparam \inst10|Mult0|mult_core|romout[2][9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = \inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  $ 
// (!\inst10|Mult0|mult_core|romout[2][9]~11_combout ))

	.dataa(gnd),
	.datab(\inst10|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(\inst10|Mult0|mult_core|romout[2][9]~11_combout ),
	.cin(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h3CC3;
defparam \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \inst10|Add3~24 (
// Equation(s):
// \inst10|Add3~24_combout  = \inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  $ (!\inst10|Add3~23 )

	.dataa(gnd),
	.datab(\inst10|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst10|Add3~23 ),
	.combout(\inst10|Add3~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add3~24 .lut_mask = 16'hC3C3;
defparam \inst10|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \inst10|Add4~26 (
// Equation(s):
// \inst10|Add4~26_combout  = \inst10|Add3~24_combout  $ (\inst10|Add4~25 )

	.dataa(\inst10|Add3~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst10|Add4~25 ),
	.combout(\inst10|Add4~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add4~26 .lut_mask = 16'h5A5A;
defparam \inst10|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \inst10|Add6~24 (
// Equation(s):
// \inst10|Add6~24_combout  = \inst10|Add6~23  $ (!\inst10|Mult1|auto_generated|mac_out2~DATAOUT17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Mult1|auto_generated|mac_out2~DATAOUT17 ),
	.cin(\inst10|Add6~23 ),
	.combout(\inst10|Add6~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add6~24 .lut_mask = 16'hF00F;
defparam \inst10|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \inst10|Add7~35 (
// Equation(s):
// \inst10|Add7~35_combout  = \inst10|Add7~34  $ (!\inst10|Add6~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Add6~24_combout ),
	.cin(\inst10|Add7~34 ),
	.combout(\inst10|Add7~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~35 .lut_mask = 16'hF00F;
defparam \inst10|Add7~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \inst10|Add7~37 (
// Equation(s):
// \inst10|Add7~37_combout  = (\inst10|LessThan4~1_combout  & (\inst10|Add4~26_combout )) # (!\inst10|LessThan4~1_combout  & ((\inst10|Add7~35_combout )))

	.dataa(\inst10|Add4~26_combout ),
	.datab(\inst10|LessThan4~1_combout ),
	.datac(gnd),
	.datad(\inst10|Add7~35_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~37 .lut_mask = 16'hBB88;
defparam \inst10|Add7~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \inst10|waddr[17] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~37_combout ),
	.asdata(\inst10|memCtr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[17] .is_wysiwyg = "true";
defparam \inst10|waddr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout  = (!\inst10|waddr [16] & !\inst10|waddr [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|waddr [16]),
	.datad(\inst10|waddr [17]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0 .lut_mask = 16'h000F;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode441w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode441w[3]~0_combout  = (\inst10|waddr [13] & (\inst10|waddr [15] & (\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout )))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode441w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode441w[3]~0 .lut_mask = 16'h8000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode441w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneive_lcell_comb \inst2|Mult0|mult_core|romout[1][11]~0 (
// Equation(s):
// \inst2|Mult0|mult_core|romout[1][11]~0_combout  = (\inst2|hvsync|HCounterY [7] & ((\inst2|hvsync|HCounterY [8] & ((\inst2|hvsync|HCounterY [6]) # (\inst2|hvsync|HCounterY [5]))) # (!\inst2|hvsync|HCounterY [8] & (!\inst2|hvsync|HCounterY [6])))) # 
// (!\inst2|hvsync|HCounterY [7] & (\inst2|hvsync|HCounterY [8] $ (((\inst2|hvsync|HCounterY [6] & \inst2|hvsync|HCounterY [5])))))

	.dataa(\inst2|hvsync|HCounterY [8]),
	.datab(\inst2|hvsync|HCounterY [7]),
	.datac(\inst2|hvsync|HCounterY [6]),
	.datad(\inst2|hvsync|HCounterY [5]),
	.cin(gnd),
	.combout(\inst2|Mult0|mult_core|romout[1][11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mult0|mult_core|romout[1][11]~0 .lut_mask = 16'h9EA6;
defparam \inst2|Mult0|mult_core|romout[1][11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneive_lcell_comb \inst2|Mult0|mult_core|romout[1][10]~1 (
// Equation(s):
// \inst2|Mult0|mult_core|romout[1][10]~1_combout  = \inst2|hvsync|HCounterY [7] $ (((\inst2|hvsync|HCounterY [6] & ((!\inst2|hvsync|HCounterY [5]))) # (!\inst2|hvsync|HCounterY [6] & (\inst2|hvsync|HCounterY [8] & \inst2|hvsync|HCounterY [5]))))

	.dataa(\inst2|hvsync|HCounterY [6]),
	.datab(\inst2|hvsync|HCounterY [7]),
	.datac(\inst2|hvsync|HCounterY [8]),
	.datad(\inst2|hvsync|HCounterY [5]),
	.cin(gnd),
	.combout(\inst2|Mult0|mult_core|romout[1][10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mult0|mult_core|romout[1][10]~1 .lut_mask = 16'h9C66;
defparam \inst2|Mult0|mult_core|romout[1][10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneive_lcell_comb \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\inst2|Mult0|mult_core|romout[1][10]~1_combout  & (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\inst2|Mult0|mult_core|romout[1][10]~1_combout  & 
// ((\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\inst2|Mult0|mult_core|romout[1][10]~1_combout ))

	.dataa(\inst2|Mult0|mult_core|romout[1][10]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h5A5F;
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cycloneive_lcell_comb \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\inst2|Mult0|mult_core|romout[1][11]~0_combout  & (\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # (!\inst2|Mult0|mult_core|romout[1][11]~0_combout  & 
// (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\inst2|Mult0|mult_core|romout[1][11]~0_combout  & !\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(gnd),
	.datab(\inst2|Mult0|mult_core|romout[1][11]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hC30C;
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cycloneive_lcell_comb \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # 
// (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))
// \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((!\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))

	.dataa(gnd),
	.datab(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h3C3F;
defparam \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
cycloneive_lcell_comb \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = (\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  $ (GND))) # 
// (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (!\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  & VCC))
// \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & !\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))

	.dataa(gnd),
	.datab(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'hC30C;
defparam \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneive_lcell_comb \inst2|raddr[14]~31 (
// Equation(s):
// \inst2|raddr[14]~31_combout  = (\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\inst2|raddr[13]~30 )) # (!\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\inst2|raddr[13]~30 ) # 
// (GND)))
// \inst2|raddr[14]~32  = CARRY((!\inst2|raddr[13]~30 ) # (!\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[13]~30 ),
	.combout(\inst2|raddr[14]~31_combout ),
	.cout(\inst2|raddr[14]~32 ));
// synopsys translate_off
defparam \inst2|raddr[14]~31 .lut_mask = 16'h3C3F;
defparam \inst2|raddr[14]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \inst2|raddr[15]~33 (
// Equation(s):
// \inst2|raddr[15]~33_combout  = (\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (\inst2|raddr[14]~32  $ (GND))) # (!\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & 
// (!\inst2|raddr[14]~32  & VCC))
// \inst2|raddr[15]~34  = CARRY((\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\inst2|raddr[14]~32 ))

	.dataa(gnd),
	.datab(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[14]~32 ),
	.combout(\inst2|raddr[15]~33_combout ),
	.cout(\inst2|raddr[15]~34 ));
// synopsys translate_off
defparam \inst2|raddr[15]~33 .lut_mask = 16'hC30C;
defparam \inst2|raddr[15]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y7_N21
dffeas \inst2|raddr[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[15]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[15] .is_wysiwyg = "true";
defparam \inst2|raddr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
cycloneive_lcell_comb \inst2|Mult0|mult_core|romout[1][13]~11 (
// Equation(s):
// \inst2|Mult0|mult_core|romout[1][13]~11_combout  = (\inst2|hvsync|HCounterY [8] & ((\inst2|hvsync|HCounterY [7]) # ((\inst2|hvsync|HCounterY [6] & \inst2|hvsync|HCounterY [5]))))

	.dataa(\inst2|hvsync|HCounterY [8]),
	.datab(\inst2|hvsync|HCounterY [7]),
	.datac(\inst2|hvsync|HCounterY [6]),
	.datad(\inst2|hvsync|HCounterY [5]),
	.cin(gnd),
	.combout(\inst2|Mult0|mult_core|romout[1][13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mult0|mult_core|romout[1][13]~11 .lut_mask = 16'hA888;
defparam \inst2|Mult0|mult_core|romout[1][13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
cycloneive_lcell_comb \inst2|Mult0|mult_core|romout[1][12]~10 (
// Equation(s):
// \inst2|Mult0|mult_core|romout[1][12]~10_combout  = (\inst2|hvsync|HCounterY [8] & (!\inst2|hvsync|HCounterY [7] & ((!\inst2|hvsync|HCounterY [5]) # (!\inst2|hvsync|HCounterY [6])))) # (!\inst2|hvsync|HCounterY [8] & (\inst2|hvsync|HCounterY [7] & 
// (\inst2|hvsync|HCounterY [6])))

	.dataa(\inst2|hvsync|HCounterY [8]),
	.datab(\inst2|hvsync|HCounterY [7]),
	.datac(\inst2|hvsync|HCounterY [6]),
	.datad(\inst2|hvsync|HCounterY [5]),
	.cin(gnd),
	.combout(\inst2|Mult0|mult_core|romout[1][12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mult0|mult_core|romout[1][12]~10 .lut_mask = 16'h4262;
defparam \inst2|Mult0|mult_core|romout[1][12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneive_lcell_comb \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\inst2|Mult0|mult_core|romout[1][12]~10_combout  & (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\inst2|Mult0|mult_core|romout[1][12]~10_combout  & 
// ((\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\inst2|Mult0|mult_core|romout[1][12]~10_combout ))

	.dataa(gnd),
	.datab(\inst2|Mult0|mult_core|romout[1][12]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneive_lcell_comb \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (!\inst2|Mult0|mult_core|romout[1][13]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|Mult0|mult_core|romout[1][13]~11_combout ),
	.cin(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hF00F;
defparam \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cycloneive_lcell_comb \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\inst2|hvsync|HCounterY [9] & 
// (\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\inst2|hvsync|HCounterY [9] & (!\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # 
// (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\inst2|hvsync|HCounterY [9] & (!\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\inst2|hvsync|HCounterY [9] & 
// ((\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\inst2|hvsync|HCounterY [9] & 
// !\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((!\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\inst2|hvsync|HCounterY [9]))))

	.dataa(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datab(\inst2|hvsync|HCounterY [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  $ 
// (!\inst2|hvsync|HCounterY [9]))

	.dataa(gnd),
	.datab(\inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(\inst2|hvsync|HCounterY [9]),
	.cin(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h3CC3;
defparam \inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneive_lcell_comb \inst2|raddr[16]~35 (
// Equation(s):
// \inst2|raddr[16]~35_combout  = (\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\inst2|raddr[15]~34 )) # (!\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\inst2|raddr[15]~34 ) # 
// (GND)))
// \inst2|raddr[16]~36  = CARRY((!\inst2|raddr[15]~34 ) # (!\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|raddr[15]~34 ),
	.combout(\inst2|raddr[16]~35_combout ),
	.cout(\inst2|raddr[16]~36 ));
// synopsys translate_off
defparam \inst2|raddr[16]~35 .lut_mask = 16'h5A5F;
defparam \inst2|raddr[16]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneive_lcell_comb \inst2|raddr[17]~37 (
// Equation(s):
// \inst2|raddr[17]~37_combout  = \inst2|raddr[16]~36  $ (!\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cin(\inst2|raddr[16]~36 ),
	.combout(\inst2|raddr[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|raddr[17]~37 .lut_mask = 16'hF00F;
defparam \inst2|raddr[17]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y7_N25
dffeas \inst2|raddr[17] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[17]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[17] .is_wysiwyg = "true";
defparam \inst2|raddr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N23
dffeas \inst2|raddr[16] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[16] .is_wysiwyg = "true";
defparam \inst2|raddr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout  = (!\inst2|raddr [17] & !\inst2|raddr [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|raddr [17]),
	.datad(\inst2|raddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0 .lut_mask = 16'h000F;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N19
dffeas \inst2|raddr[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[14] .is_wysiwyg = "true";
defparam \inst2|raddr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode820w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode820w[3]~0_combout  = (\inst2|raddr [13] & (\inst2|raddr [15] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout  & \inst2|raddr [14])))

	.dataa(\inst2|raddr [13]),
	.datab(\inst2|raddr [15]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout ),
	.datad(\inst2|raddr [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode820w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode820w[3]~0 .lut_mask = 16'h8000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode820w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N28
cycloneive_lcell_comb \inst10|dot_r2~0 (
// Equation(s):
// \inst10|dot_r2~0_combout  = (\inst10|dot_r2~q ) # ((\inst10|vsync_r~q  & (!\inst10|state_reg.MEMCLEAR~q  & \inst10|Equal0~20_combout )))

	.dataa(\inst10|vsync_r~q ),
	.datab(\inst10|state_reg.MEMCLEAR~q ),
	.datac(\inst10|dot_r2~q ),
	.datad(\inst10|Equal0~20_combout ),
	.cin(gnd),
	.combout(\inst10|dot_r2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|dot_r2~0 .lut_mask = 16'hF2F0;
defparam \inst10|dot_r2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N29
dffeas \inst10|dot_r2 (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|dot_r2~0_combout ),
	.asdata(vcc),
	.clrn(!\m4_video~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|dot_r2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|dot_r2 .is_wysiwyg = "true";
defparam \inst10|dot_r2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \inst10|pixel_state~0 (
// Equation(s):
// \inst10|pixel_state~0_combout  = (\inst10|dot_r2~q ) # (\inst10|state_reg.MEMCLEAR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|dot_r2~q ),
	.datad(\inst10|state_reg.MEMCLEAR~q ),
	.cin(gnd),
	.combout(\inst10|pixel_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|pixel_state~0 .lut_mask = 16'hFFF0;
defparam \inst10|pixel_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \inst10|pixel_state (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|pixel_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\m4_video~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pixel_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pixel_state .is_wysiwyg = "true";
defparam \inst10|pixel_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \inst10|pixel_state~_wirecell (
// Equation(s):
// \inst10|pixel_state~_wirecell_combout  = !\inst10|pixel_state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|pixel_state~q ),
	.cin(gnd),
	.combout(\inst10|pixel_state~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|pixel_state~_wirecell .lut_mask = 16'h00FF;
defparam \inst10|pixel_state~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \inst10|Add7~41 (
// Equation(s):
// \inst10|Add7~41_combout  = (\inst10|LessThan4~1_combout  & (\inst10|INCounterX [0])) # (!\inst10|LessThan4~1_combout  & ((\inst10|Add7~0_combout )))

	.dataa(\inst10|LessThan4~1_combout ),
	.datab(\inst10|INCounterX [0]),
	.datac(gnd),
	.datad(\inst10|Add7~0_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~41 .lut_mask = 16'hDD88;
defparam \inst10|Add7~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \inst10|waddr[0] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~41_combout ),
	.asdata(\inst10|memCtr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[0] .is_wysiwyg = "true";
defparam \inst10|waddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \inst10|Add7~42 (
// Equation(s):
// \inst10|Add7~42_combout  = (\inst10|LessThan4~1_combout  & (\inst10|INCounterX [1])) # (!\inst10|LessThan4~1_combout  & ((\inst10|Add7~2_combout )))

	.dataa(\inst10|LessThan4~1_combout ),
	.datab(\inst10|INCounterX [1]),
	.datac(gnd),
	.datad(\inst10|Add7~2_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~42 .lut_mask = 16'hDD88;
defparam \inst10|Add7~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N1
dffeas \inst10|waddr[1] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~42_combout ),
	.asdata(\inst10|memCtr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[1] .is_wysiwyg = "true";
defparam \inst10|waddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \inst10|Add7~43 (
// Equation(s):
// \inst10|Add7~43_combout  = (\inst10|LessThan4~1_combout  & (\inst10|INCounterX [2])) # (!\inst10|LessThan4~1_combout  & ((\inst10|Add7~4_combout )))

	.dataa(\inst10|INCounterX [2]),
	.datab(\inst10|LessThan4~1_combout ),
	.datac(gnd),
	.datad(\inst10|Add7~4_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~43 .lut_mask = 16'hBB88;
defparam \inst10|Add7~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N11
dffeas \inst10|waddr[2] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~43_combout ),
	.asdata(\inst10|memCtr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[2] .is_wysiwyg = "true";
defparam \inst10|waddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \inst10|Add7~44 (
// Equation(s):
// \inst10|Add7~44_combout  = (\inst10|LessThan4~1_combout  & ((\inst10|INCounterX [3]))) # (!\inst10|LessThan4~1_combout  & (\inst10|Add7~6_combout ))

	.dataa(\inst10|LessThan4~1_combout ),
	.datab(\inst10|Add7~6_combout ),
	.datac(gnd),
	.datad(\inst10|INCounterX [3]),
	.cin(gnd),
	.combout(\inst10|Add7~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~44 .lut_mask = 16'hEE44;
defparam \inst10|Add7~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N9
dffeas \inst10|waddr[3] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~44_combout ),
	.asdata(\inst10|memCtr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[3] .is_wysiwyg = "true";
defparam \inst10|waddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \inst10|Add7~45 (
// Equation(s):
// \inst10|Add7~45_combout  = (\inst10|LessThan4~1_combout  & ((\inst10|Add4~0_combout ))) # (!\inst10|LessThan4~1_combout  & (\inst10|Add7~8_combout ))

	.dataa(\inst10|Add7~8_combout ),
	.datab(\inst10|LessThan4~1_combout ),
	.datac(gnd),
	.datad(\inst10|Add4~0_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~45 .lut_mask = 16'hEE22;
defparam \inst10|Add7~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N3
dffeas \inst10|waddr[4] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~45_combout ),
	.asdata(\inst10|memCtr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[4] .is_wysiwyg = "true";
defparam \inst10|waddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \inst10|Add7~46 (
// Equation(s):
// \inst10|Add7~46_combout  = (\inst10|LessThan4~1_combout  & (\inst10|Add4~2_combout )) # (!\inst10|LessThan4~1_combout  & ((\inst10|Add7~10_combout )))

	.dataa(\inst10|Add4~2_combout ),
	.datab(gnd),
	.datac(\inst10|LessThan4~1_combout ),
	.datad(\inst10|Add7~10_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~46 .lut_mask = 16'hAFA0;
defparam \inst10|Add7~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \inst10|waddr[5]~feeder (
// Equation(s):
// \inst10|waddr[5]~feeder_combout  = \inst10|Add7~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Add7~46_combout ),
	.cin(gnd),
	.combout(\inst10|waddr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|waddr[5]~feeder .lut_mask = 16'hFF00;
defparam \inst10|waddr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \inst10|waddr[5] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|waddr[5]~feeder_combout ),
	.asdata(\inst10|memCtr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[5] .is_wysiwyg = "true";
defparam \inst10|waddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \inst10|Add7~47 (
// Equation(s):
// \inst10|Add7~47_combout  = (\inst10|LessThan4~1_combout  & (\inst10|Add4~4_combout )) # (!\inst10|LessThan4~1_combout  & ((\inst10|Add7~12_combout )))

	.dataa(\inst10|LessThan4~1_combout ),
	.datab(\inst10|Add4~4_combout ),
	.datac(gnd),
	.datad(\inst10|Add7~12_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~47 .lut_mask = 16'hDD88;
defparam \inst10|Add7~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \inst10|waddr[6] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~47_combout ),
	.asdata(\inst10|memCtr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[6] .is_wysiwyg = "true";
defparam \inst10|waddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \inst10|Add7~48 (
// Equation(s):
// \inst10|Add7~48_combout  = (\inst10|LessThan4~1_combout  & ((\inst10|Add4~6_combout ))) # (!\inst10|LessThan4~1_combout  & (\inst10|Add7~14_combout ))

	.dataa(\inst10|LessThan4~1_combout ),
	.datab(\inst10|Add7~14_combout ),
	.datac(gnd),
	.datad(\inst10|Add4~6_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~48 .lut_mask = 16'hEE44;
defparam \inst10|Add7~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \inst10|waddr[7] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~48_combout ),
	.asdata(\inst10|memCtr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[7] .is_wysiwyg = "true";
defparam \inst10|waddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \inst10|Add7~49 (
// Equation(s):
// \inst10|Add7~49_combout  = (\inst10|LessThan4~1_combout  & ((\inst10|Add4~8_combout ))) # (!\inst10|LessThan4~1_combout  & (\inst10|Add7~16_combout ))

	.dataa(\inst10|Add7~16_combout ),
	.datab(\inst10|LessThan4~1_combout ),
	.datac(gnd),
	.datad(\inst10|Add4~8_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~49 .lut_mask = 16'hEE22;
defparam \inst10|Add7~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \inst10|waddr[8] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~49_combout ),
	.asdata(\inst10|memCtr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[8] .is_wysiwyg = "true";
defparam \inst10|waddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \inst10|Add7~50 (
// Equation(s):
// \inst10|Add7~50_combout  = (\inst10|LessThan4~1_combout  & (\inst10|Add4~10_combout )) # (!\inst10|LessThan4~1_combout  & ((\inst10|Add7~18_combout )))

	.dataa(\inst10|Add4~10_combout ),
	.datab(\inst10|LessThan4~1_combout ),
	.datac(gnd),
	.datad(\inst10|Add7~18_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~50 .lut_mask = 16'hBB88;
defparam \inst10|Add7~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N31
dffeas \inst10|waddr[9] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~50_combout ),
	.asdata(\inst10|memCtr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[9] .is_wysiwyg = "true";
defparam \inst10|waddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \inst10|Add7~51 (
// Equation(s):
// \inst10|Add7~51_combout  = (\inst10|LessThan4~1_combout  & (\inst10|Add4~12_combout )) # (!\inst10|LessThan4~1_combout  & ((\inst10|Add7~20_combout )))

	.dataa(\inst10|LessThan4~1_combout ),
	.datab(\inst10|Add4~12_combout ),
	.datac(gnd),
	.datad(\inst10|Add7~20_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~51 .lut_mask = 16'hDD88;
defparam \inst10|Add7~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \inst10|waddr[10] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~51_combout ),
	.asdata(\inst10|memCtr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[10] .is_wysiwyg = "true";
defparam \inst10|waddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \inst10|Add7~52 (
// Equation(s):
// \inst10|Add7~52_combout  = (\inst10|LessThan4~1_combout  & (\inst10|Add4~14_combout )) # (!\inst10|LessThan4~1_combout  & ((\inst10|Add7~22_combout )))

	.dataa(\inst10|Add4~14_combout ),
	.datab(\inst10|LessThan4~1_combout ),
	.datac(gnd),
	.datad(\inst10|Add7~22_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~52 .lut_mask = 16'hBB88;
defparam \inst10|Add7~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \inst10|waddr[11] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~52_combout ),
	.asdata(\inst10|memCtr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[11] .is_wysiwyg = "true";
defparam \inst10|waddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \inst10|Add7~53 (
// Equation(s):
// \inst10|Add7~53_combout  = (\inst10|LessThan4~1_combout  & (\inst10|Add4~16_combout )) # (!\inst10|LessThan4~1_combout  & ((\inst10|Add7~24_combout )))

	.dataa(\inst10|LessThan4~1_combout ),
	.datab(\inst10|Add4~16_combout ),
	.datac(gnd),
	.datad(\inst10|Add7~24_combout ),
	.cin(gnd),
	.combout(\inst10|Add7~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add7~53 .lut_mask = 16'hDD88;
defparam \inst10|Add7~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N27
dffeas \inst10|waddr[12] (
	.clk(\m4_dotclk~inputclkctrl_outclk ),
	.d(\inst10|Add7~53_combout ),
	.asdata(\inst10|memCtr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|state_reg.MEMCLEAR~q ),
	.ena(\inst10|waddr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|waddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|waddr[12] .is_wysiwyg = "true";
defparam \inst10|waddr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
cycloneive_lcell_comb \inst2|raddr[0]~feeder (
// Equation(s):
// \inst2|raddr[0]~feeder_combout  = \inst2|hvsync|HCounterX [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|hvsync|HCounterX [0]),
	.cin(gnd),
	.combout(\inst2|raddr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|raddr[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|raddr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N1
dffeas \inst2|raddr[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[0] .is_wysiwyg = "true";
defparam \inst2|raddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
cycloneive_lcell_comb \inst2|raddr[1]~feeder (
// Equation(s):
// \inst2|raddr[1]~feeder_combout  = \inst2|hvsync|HCounterX [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|hvsync|HCounterX [1]),
	.cin(gnd),
	.combout(\inst2|raddr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|raddr[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|raddr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N7
dffeas \inst2|raddr[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[1] .is_wysiwyg = "true";
defparam \inst2|raddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
cycloneive_lcell_comb \inst2|raddr[2]~feeder (
// Equation(s):
// \inst2|raddr[2]~feeder_combout  = \inst2|hvsync|HCounterX [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|hvsync|HCounterX [2]),
	.cin(gnd),
	.combout(\inst2|raddr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|raddr[2]~feeder .lut_mask = 16'hFF00;
defparam \inst2|raddr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N13
dffeas \inst2|raddr[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[2] .is_wysiwyg = "true";
defparam \inst2|raddr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N3
dffeas \inst2|raddr[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|hvsync|HCounterX [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[3] .is_wysiwyg = "true";
defparam \inst2|raddr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N9
dffeas \inst2|raddr[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|hvsync|HCounterX [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[4] .is_wysiwyg = "true";
defparam \inst2|raddr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N1
dffeas \inst2|raddr[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[5] .is_wysiwyg = "true";
defparam \inst2|raddr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N3
dffeas \inst2|raddr[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[6] .is_wysiwyg = "true";
defparam \inst2|raddr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N5
dffeas \inst2|raddr[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[7] .is_wysiwyg = "true";
defparam \inst2|raddr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N7
dffeas \inst2|raddr[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[8] .is_wysiwyg = "true";
defparam \inst2|raddr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N9
dffeas \inst2|raddr[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[9] .is_wysiwyg = "true";
defparam \inst2|raddr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N11
dffeas \inst2|raddr[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[10] .is_wysiwyg = "true";
defparam \inst2|raddr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N13
dffeas \inst2|raddr[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[11] .is_wysiwyg = "true";
defparam \inst2|raddr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N15
dffeas \inst2|raddr[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|raddr[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|hvsync|inDisplayArea~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|raddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|raddr[12] .is_wysiwyg = "true";
defparam \inst2|raddr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode441w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode441w[3]~0_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode820w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~0_combout  = (\inst10|waddr [13] & (\inst10|waddr [15] & (!\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout )))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~0 .lut_mask = 16'h0800;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode800w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode800w[3]~0_combout  = (\inst2|raddr [13] & (\inst2|raddr [15] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout  & !\inst2|raddr [14])))

	.dataa(\inst2|raddr [13]),
	.datab(\inst2|raddr [15]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout ),
	.datad(\inst2|raddr [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode800w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode800w[3]~0 .lut_mask = 16'h0080;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode800w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode421w[3]~0_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode800w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode431w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode431w[3]~0_combout  = (!\inst10|waddr [13] & (\inst10|waddr [15] & (\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout )))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode431w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode431w[3]~0 .lut_mask = 16'h4000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode431w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode810w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode810w[3]~0_combout  = (!\inst2|raddr [13] & (\inst2|raddr [15] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout  & \inst2|raddr [14])))

	.dataa(\inst2|raddr [13]),
	.datab(\inst2|raddr [15]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout ),
	.datad(\inst2|raddr [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode810w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode810w[3]~0 .lut_mask = 16'h4000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode810w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode431w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode431w[3]~0_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode810w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~1 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~1_combout  = (!\inst10|waddr [13] & (\inst10|waddr [15] & (!\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout )))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~1 .lut_mask = 16'h0400;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~1 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~1_combout  = (!\inst2|raddr [13] & (\inst2|raddr [15] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout  & !\inst2|raddr [14])))

	.dataa(\inst2|raddr [13]),
	.datab(\inst2|raddr [15]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout ),
	.datad(\inst2|raddr [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~1 .lut_mask = 16'h0040;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y2_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~1_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X24_Y7_N21
dffeas \inst1|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|raddr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N3
dffeas \inst1|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~0_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~0 .lut_mask = 16'hEE50;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~1 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~1_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|mux3|_~0_combout  & 
// (\inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # (!\inst1|altsyncram_component|auto_generated|mux3|_~0_combout  & ((\inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))))) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|mux3|_~0_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|mux3|_~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~1 .lut_mask = 16'hDDA0;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2] = (!\inst10|waddr [16] & \inst10|waddr [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|waddr [16]),
	.datad(\inst10|waddr [17]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w[2] .lut_mask = 16'h0F00;
defparam \inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode553w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode553w [3] = (!\inst10|waddr [13] & (!\inst10|waddr [15] & (!\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode553w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode553w[3] .lut_mask = 16'h0100;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode553w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2] = (\inst2|raddr [17] & !\inst2|raddr [16])

	.dataa(gnd),
	.datab(\inst2|raddr [17]),
	.datac(gnd),
	.datad(\inst2|raddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w[2] .lut_mask = 16'h00CC;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode934w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode934w [3] = (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2] & (!\inst2|raddr [13] & (!\inst2|raddr [14] & !\inst2|raddr [15])))

	.dataa(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2]),
	.datab(\inst2|raddr [13]),
	.datac(\inst2|raddr [14]),
	.datad(\inst2|raddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode934w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode934w[3] .lut_mask = 16'h0002;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode934w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y4_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode553w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode934w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode574w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode574w [3] = (!\inst10|waddr [13] & (!\inst10|waddr [15] & (\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode574w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode574w[3] .lut_mask = 16'h1000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode574w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode955w [3] = (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2] & (!\inst2|raddr [13] & (\inst2|raddr [14] & !\inst2|raddr [15])))

	.dataa(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2]),
	.datab(\inst2|raddr [13]),
	.datac(\inst2|raddr [14]),
	.datad(\inst2|raddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode955w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3] .lut_mask = 16'h0020;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode574w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode955w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~4 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~4_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ))) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datac(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~4 .lut_mask = 16'hF4A4;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode564w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode564w [3] = (\inst10|waddr [13] & (!\inst10|waddr [15] & (!\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode564w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode564w[3] .lut_mask = 16'h0200;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode564w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode945w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode945w [3] = (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2] & (\inst2|raddr [13] & (!\inst2|raddr [14] & !\inst2|raddr [15])))

	.dataa(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2]),
	.datab(\inst2|raddr [13]),
	.datac(\inst2|raddr [14]),
	.datad(\inst2|raddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode945w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode945w[3] .lut_mask = 16'h0008;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode945w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode564w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode945w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode584w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode584w [3] = (\inst10|waddr [13] & (!\inst10|waddr [15] & (\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode584w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode584w[3] .lut_mask = 16'h2000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode584w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode965w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode965w [3] = (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2] & (\inst2|raddr [13] & (\inst2|raddr [14] & !\inst2|raddr [15])))

	.dataa(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2]),
	.datab(\inst2|raddr [13]),
	.datac(\inst2|raddr [14]),
	.datad(\inst2|raddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode965w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode965w[3] .lut_mask = 16'h0080;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode965w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode584w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode965w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~5 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~5_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|mux3|_~4_combout  & 
// ((\inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # (!\inst1|altsyncram_component|auto_generated|mux3|_~4_combout  & (\inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout )))) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|mux3|_~4_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|mux3|_~4_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~5 .lut_mask = 16'hEC64;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode453w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2] = (\inst10|waddr [16] & !\inst10|waddr [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|waddr [16]),
	.datad(\inst10|waddr [17]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode453w[2] .lut_mask = 16'h00F0;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode453w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode533w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode533w [3] = (\inst10|waddr [13] & (\inst10|waddr [15] & (\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode533w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode533w[3] .lut_mask = 16'h8000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode533w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w[2] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2] = (!\inst2|raddr [17] & \inst2|raddr [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|raddr [17]),
	.datad(\inst2|raddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w[2] .lut_mask = 16'h0F00;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode913w [3] = (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2] & (\inst2|raddr [13] & (\inst2|raddr [14] & \inst2|raddr [15])))

	.dataa(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2]),
	.datab(\inst2|raddr [13]),
	.datac(\inst2|raddr [14]),
	.datad(\inst2|raddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode913w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3] .lut_mask = 16'h8000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode533w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode533w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode913w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode523w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode523w [3] = (!\inst10|waddr [13] & (\inst10|waddr [15] & (\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode523w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode523w[3] .lut_mask = 16'h4000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode523w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode903w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode903w [3] = (!\inst2|raddr [13] & (\inst2|raddr [15] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2] & \inst2|raddr [14])))

	.dataa(\inst2|raddr [13]),
	.datab(\inst2|raddr [15]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2]),
	.datad(\inst2|raddr [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode903w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode903w[3] .lut_mask = 16'h4000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode903w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y4_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode523w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode523w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode903w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout )) # (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0 .lut_mask = 16'hC480;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode513w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode513w [3] = (\inst10|waddr [13] & (\inst10|waddr [15] & (!\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode513w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode513w[3] .lut_mask = 16'h0800;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode513w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode893w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode893w [3] = (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2] & (\inst2|raddr [13] & (!\inst2|raddr [14] & \inst2|raddr [15])))

	.dataa(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2]),
	.datab(\inst2|raddr [13]),
	.datac(\inst2|raddr [14]),
	.datad(\inst2|raddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode893w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode893w[3] .lut_mask = 16'h0800;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode893w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode513w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode513w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode893w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode503w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode503w [3] = (!\inst10|waddr [13] & (\inst10|waddr [15] & (!\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode503w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode503w[3] .lut_mask = 16'h0400;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode503w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w [3] = (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2] & (!\inst2|raddr [13] & (!\inst2|raddr [14] & \inst2|raddr [15])))

	.dataa(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2]),
	.datab(\inst2|raddr [13]),
	.datac(\inst2|raddr [14]),
	.datad(\inst2|raddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w[3] .lut_mask = 16'h0200;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode503w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode503w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode883w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout  = (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout )) # (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datab(\inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datac(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1 .lut_mask = 16'h00AC;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|address_reg_b[3]~feeder (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout  = \inst2|raddr [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|raddr [16]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \inst1|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \inst1|altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout  = \inst2|raddr [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|raddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N29
dffeas \inst1|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \inst1|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ) # 
// ((\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout ) # (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [3]))))

	.dataa(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2 .lut_mask = 16'hEF00;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|address_reg_b[4]~feeder (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|address_reg_b[4]~feeder_combout  = \inst2|raddr [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|raddr [17]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|address_reg_b[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[4]~feeder .lut_mask = 16'hFF00;
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \inst1|altsyncram_component|auto_generated|address_reg_b[4] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|altsyncram_component|auto_generated|address_reg_b[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \inst1|altsyncram_component|auto_generated|out_address_reg_b[4] (
	.clk(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|altsyncram_component|auto_generated|address_reg_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[4] .is_wysiwyg = "true";
defparam \inst1|altsyncram_component|auto_generated|out_address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode624w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode624w [3] = (\inst10|waddr [13] & (\inst10|waddr [15] & (\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode624w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode624w[3] .lut_mask = 16'h8000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode624w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode1005w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode1005w [3] = (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2] & (\inst2|raddr [13] & (\inst2|raddr [14] & \inst2|raddr [15])))

	.dataa(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2]),
	.datab(\inst2|raddr [13]),
	.datac(\inst2|raddr [14]),
	.datad(\inst2|raddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode1005w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode1005w[3] .lut_mask = 16'h8000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode1005w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode624w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode1005w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 2;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 2;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 4095;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode614w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode614w [3] = (!\inst10|waddr [13] & (\inst10|waddr [15] & (\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode614w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode614w[3] .lut_mask = 16'h4000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode614w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode995w [3] = (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2] & (!\inst2|raddr [13] & (\inst2|raddr [14] & \inst2|raddr [15])))

	.dataa(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2]),
	.datab(\inst2|raddr [13]),
	.datac(\inst2|raddr [14]),
	.datad(\inst2|raddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode995w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3] .lut_mask = 16'h2000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode614w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode614w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode995w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode604w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode604w [3] = (\inst10|waddr [13] & (\inst10|waddr [15] & (!\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode604w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode604w[3] .lut_mask = 16'h0800;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode604w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode985w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode985w [3] = (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2] & (\inst2|raddr [13] & (!\inst2|raddr [14] & \inst2|raddr [15])))

	.dataa(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2]),
	.datab(\inst2|raddr [13]),
	.datac(\inst2|raddr [14]),
	.datad(\inst2|raddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode985w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode985w[3] .lut_mask = 16'h0800;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode985w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y3_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode604w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode985w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode594w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode594w [3] = (!\inst10|waddr [13] & (\inst10|waddr [15] & (!\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|wren_decode_a|w_anode544w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode594w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode594w[3] .lut_mask = 16'h0400;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode594w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode975w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode975w [3] = (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2] & (!\inst2|raddr [13] & (!\inst2|raddr [14] & \inst2|raddr [15])))

	.dataa(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode924w [2]),
	.datab(\inst2|raddr [13]),
	.datac(\inst2|raddr [14]),
	.datad(\inst2|raddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode975w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode975w[3] .lut_mask = 16'h0200;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode975w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode594w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode975w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~2 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~2_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout )))) # (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~2 .lut_mask = 16'hB9A8;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~3 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~3_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|mux3|_~2_combout  & 
// (\inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout )) # (!\inst1|altsyncram_component|auto_generated|mux3|_~2_combout  & ((\inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))))) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst1|altsyncram_component|auto_generated|mux3|_~2_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|mux3|_~2_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~3 .lut_mask = 16'hBBC0;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout  = (\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout  & (((\inst1|altsyncram_component|auto_generated|mux3|_~3_combout ) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [4])))) # (!\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout  & (\inst1|altsyncram_component|auto_generated|mux3|_~5_combout  & 
// (\inst1|altsyncram_component|auto_generated|out_address_reg_b [4])))

	.dataa(\inst1|altsyncram_component|auto_generated|mux3|_~5_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datad(\inst1|altsyncram_component|auto_generated|mux3|_~3_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3 .lut_mask = 16'hEC2C;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode401w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode401w[3]~0_combout  = (\inst10|waddr [13] & (!\inst10|waddr [15] & (\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout )))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode401w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode401w[3]~0 .lut_mask = 16'h2000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode401w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode780w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode780w[3]~0_combout  = (\inst2|raddr [13] & (!\inst2|raddr [15] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout  & \inst2|raddr [14])))

	.dataa(\inst2|raddr [13]),
	.datab(\inst2|raddr [15]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout ),
	.datad(\inst2|raddr [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode780w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode780w[3]~0 .lut_mask = 16'h2000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode780w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode401w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode401w[3]~0_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode780w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode381w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode381w[3]~0_combout  = (\inst10|waddr [13] & (!\inst10|waddr [15] & (!\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout )))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode381w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode381w[3]~0 .lut_mask = 16'h0200;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode381w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w[3]~0_combout  = (\inst2|raddr [13] & (!\inst2|raddr [15] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout  & !\inst2|raddr [14])))

	.dataa(\inst2|raddr [13]),
	.datab(\inst2|raddr [15]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout ),
	.datad(\inst2|raddr [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w[3]~0 .lut_mask = 16'h0020;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode381w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode381w[3]~0_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode760w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode391w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode391w[3]~0_combout  = (!\inst10|waddr [13] & (!\inst10|waddr [15] & (\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout )))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode391w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode391w[3]~0 .lut_mask = 16'h1000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode391w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w[3]~0 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w[3]~0_combout  = (!\inst2|raddr [13] & (!\inst2|raddr [15] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout  & \inst2|raddr [14])))

	.dataa(\inst2|raddr [13]),
	.datab(\inst2|raddr [15]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout ),
	.datad(\inst2|raddr [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w[3]~0 .lut_mask = 16'h1000;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode391w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode391w[3]~0_combout ),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode770w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode364w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode364w [3] = (!\inst10|waddr [13] & (!\inst10|waddr [15] & (!\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout )))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode411w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode364w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode364w[3] .lut_mask = 16'h0100;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode364w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode743w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode743w [3] = (!\inst2|raddr [13] & (!\inst2|raddr [15] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout  & !\inst2|raddr [14])))

	.dataa(\inst2|raddr [13]),
	.datab(\inst2|raddr [15]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode790w[3]~0_combout ),
	.datad(\inst2|raddr [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode743w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode743w[3] .lut_mask = 16'h0010;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode743w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y3_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode364w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode364w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode743w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~6 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~6_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~6 .lut_mask = 16'hD9C8;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|_~7 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|_~7_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|mux3|_~6_combout  & 
// (\inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout )) # (!\inst1|altsyncram_component|auto_generated|mux3|_~6_combout  & ((\inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))))) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\inst1|altsyncram_component|auto_generated|mux3|_~6_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|mux3|_~6_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|_~7 .lut_mask = 16'hDDA0;
defparam \inst1|altsyncram_component|auto_generated|mux3|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode473w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode473w [3] = (\inst10|waddr [13] & (!\inst10|waddr [15] & (!\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode473w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode473w[3] .lut_mask = 16'h0200;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode473w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode853w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode853w [3] = (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2] & (\inst2|raddr [13] & (!\inst2|raddr [14] & !\inst2|raddr [15])))

	.dataa(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2]),
	.datab(\inst2|raddr [13]),
	.datac(\inst2|raddr [14]),
	.datad(\inst2|raddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode853w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode853w[3] .lut_mask = 16'h0008;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode853w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode473w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode473w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode853w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode462w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode462w [3] = (!\inst10|waddr [13] & (!\inst10|waddr [15] & (!\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode462w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode462w[3] .lut_mask = 16'h0100;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode462w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode842w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode842w [3] = (!\inst2|raddr [13] & (!\inst2|raddr [15] & (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2] & !\inst2|raddr [14])))

	.dataa(\inst2|raddr [13]),
	.datab(\inst2|raddr [15]),
	.datac(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2]),
	.datad(\inst2|raddr [14]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode842w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode842w[3] .lut_mask = 16'h0010;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode842w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode462w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode462w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode842w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout )) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout )))

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datad(\inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hF3C0;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode483w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode483w [3] = (!\inst10|waddr [13] & (!\inst10|waddr [15] & (\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode483w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode483w[3] .lut_mask = 16'h1000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode483w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode863w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode863w [3] = (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2] & (!\inst2|raddr [13] & (\inst2|raddr [14] & !\inst2|raddr [15])))

	.dataa(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2]),
	.datab(\inst2|raddr [13]),
	.datac(\inst2|raddr [14]),
	.datad(\inst2|raddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode863w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode863w[3] .lut_mask = 16'h0020;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode863w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y2_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode483w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode483w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode863w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|decode2|w_anode493w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|decode2|w_anode493w [3] = (\inst10|waddr [13] & (!\inst10|waddr [15] & (\inst10|waddr [14] & \inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2])))

	.dataa(\inst10|waddr [13]),
	.datab(\inst10|waddr [15]),
	.datac(\inst10|waddr [14]),
	.datad(\inst1|altsyncram_component|auto_generated|decode2|w_anode453w [2]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|decode2|w_anode493w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode493w[3] .lut_mask = 16'h2000;
defparam \inst1|altsyncram_component|auto_generated|decode2|w_anode493w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w[3] (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w [3] = (\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2] & (\inst2|raddr [13] & (\inst2|raddr [14] & !\inst2|raddr [15])))

	.dataa(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode832w [2]),
	.datab(\inst2|raddr [13]),
	.datac(\inst2|raddr [14]),
	.datad(\inst2|raddr [15]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w [3]),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w[3] .lut_mask = 16'h0080;
defparam \inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst1|altsyncram_component|auto_generated|decode2|w_anode493w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\m4_dotclk~inputclkctrl_outclk ),
	.clk1(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst1|altsyncram_component|auto_generated|decode2|w_anode493w [3]),
	.ena1(\inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode873w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|pixel_state~_wirecell_combout }),
	.portaaddr({\inst10|waddr [12],\inst10|waddr [11],\inst10|waddr [10],\inst10|waddr [9],\inst10|waddr [8],\inst10|waddr [7],\inst10|waddr [6],\inst10|waddr [5],\inst10|waddr [4],\inst10|waddr [3],\inst10|waddr [2],\inst10|waddr [1],\inst10|waddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst2|raddr [12],\inst2|raddr [11],\inst2|raddr [10],\inst2|raddr [9],\inst2|raddr [8],\inst2|raddr [7],\inst2|raddr [6],\inst2|raddr [5],\inst2|raddr [4],\inst2|raddr [3],\inst2|raddr [2],\inst2|raddr [1],\inst2|raddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "framebuffer:inst1|altsyncram:altsyncram_component|altsyncram_loj1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 192000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .power_up_uninitialized = "true";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4_combout  = (\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout ))

	.dataa(\inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datab(\inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datac(gnd),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'hCCAA;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6_combout  = (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4_combout ))) # (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~4_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\inst1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6 .lut_mask = 16'h0C0A;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout  = (\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout  & (((\inst1|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (!\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout  & ((\inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6_combout ))) # 
// (!\inst1|altsyncram_component|auto_generated|out_address_reg_b [3] & (\inst1|altsyncram_component|auto_generated|mux3|_~7_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|mux3|_~7_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~6_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7 .lut_mask = 16'hF2C2;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8 (
// Equation(s):
// \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout  = (\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout  & (((!\inst1|altsyncram_component|auto_generated|out_address_reg_b [4])))) # 
// (!\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout  & (\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout  & ((\inst1|altsyncram_component|auto_generated|mux3|_~1_combout ) # 
// (\inst1|altsyncram_component|auto_generated|out_address_reg_b [4]))))

	.dataa(\inst1|altsyncram_component|auto_generated|mux3|_~1_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datad(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8 .lut_mask = 16'h0FC8;
defparam \inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneive_lcell_comb \inst2|vb~1 (
// Equation(s):
// \inst2|vb~1_combout  = (\inst2|hvsync|HCounterY [3] & (((\inst2|hvsync|HCounterY [1] & \inst2|hvsync|HCounterY [2])) # (!\inst2|hvsync|HCounterY [8]))) # (!\inst2|hvsync|HCounterY [3] & (!\inst2|hvsync|HCounterY [8] & ((\inst2|hvsync|HCounterY [1]) # 
// (\inst2|hvsync|HCounterY [2]))))

	.dataa(\inst2|hvsync|HCounterY [3]),
	.datab(\inst2|hvsync|HCounterY [1]),
	.datac(\inst2|hvsync|HCounterY [8]),
	.datad(\inst2|hvsync|HCounterY [2]),
	.cin(gnd),
	.combout(\inst2|vb~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vb~1 .lut_mask = 16'h8F0E;
defparam \inst2|vb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneive_lcell_comb \inst2|vb~2 (
// Equation(s):
// \inst2|vb~2_combout  = (\inst2|hvsync|HCounterY [8] & (\inst2|hvsync|HCounterY [0] & (\inst2|hvsync|HCounterY [4] & \inst2|vb~1_combout ))) # (!\inst2|hvsync|HCounterY [8] & (((\inst2|hvsync|HCounterY [4]) # (\inst2|vb~1_combout ))))

	.dataa(\inst2|hvsync|HCounterY [8]),
	.datab(\inst2|hvsync|HCounterY [0]),
	.datac(\inst2|hvsync|HCounterY [4]),
	.datad(\inst2|vb~1_combout ),
	.cin(gnd),
	.combout(\inst2|vb~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vb~2 .lut_mask = 16'hD550;
defparam \inst2|vb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneive_lcell_comb \inst2|vb~3 (
// Equation(s):
// \inst2|vb~3_combout  = (\inst2|hvsync|HCounterY [8] & ((\inst2|vb~2_combout ) # ((\inst2|hvsync|HCounterY [5]) # (!\inst2|hvsync|HCounterY [6])))) # (!\inst2|hvsync|HCounterY [8] & (!\inst2|hvsync|HCounterY [6] & ((\inst2|vb~2_combout ) # 
// (\inst2|hvsync|HCounterY [5]))))

	.dataa(\inst2|vb~2_combout ),
	.datab(\inst2|hvsync|HCounterY [5]),
	.datac(\inst2|hvsync|HCounterY [8]),
	.datad(\inst2|hvsync|HCounterY [6]),
	.cin(gnd),
	.combout(\inst2|vb~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vb~3 .lut_mask = 16'hE0FE;
defparam \inst2|vb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneive_lcell_comb \inst2|vb~0 (
// Equation(s):
// \inst2|vb~0_combout  = (!\inst2|hvsync|HCounterY [9] & \inst2|hvsync|inDisplayArea~q )

	.dataa(\inst2|hvsync|HCounterY [9]),
	.datab(gnd),
	.datac(\inst2|hvsync|inDisplayArea~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|vb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vb~0 .lut_mask = 16'h5050;
defparam \inst2|vb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneive_lcell_comb \inst2|vb~4 (
// Equation(s):
// \inst2|vb~4_combout  = (\inst2|vb~0_combout  & ((\inst2|vb~3_combout  & ((!\inst2|hvsync|HCounterY [6]) # (!\inst2|hvsync|HCounterY [7]))) # (!\inst2|vb~3_combout  & ((\inst2|hvsync|HCounterY [7]) # (\inst2|hvsync|HCounterY [6])))))

	.dataa(\inst2|vb~3_combout ),
	.datab(\inst2|vb~0_combout ),
	.datac(\inst2|hvsync|HCounterY [7]),
	.datad(\inst2|hvsync|HCounterY [6]),
	.cin(gnd),
	.combout(\inst2|vb~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vb~4 .lut_mask = 16'h4CC8;
defparam \inst2|vb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \inst2|vb~5 (
// Equation(s):
// \inst2|vb~5_combout  = (\inst2|vb~4_combout  & ((\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout  & ((\inst2|fg_b_ff2~q ))) # (!\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout  & (\inst2|bg_b_ff2~q ))))

	.dataa(\inst2|bg_b_ff2~q ),
	.datab(\inst2|fg_b_ff2~q ),
	.datac(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout ),
	.datad(\inst2|vb~4_combout ),
	.cin(gnd),
	.combout(\inst2|vb~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vb~5 .lut_mask = 16'hCA00;
defparam \inst2|vb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneive_lcell_comb \inst2|vb~6 (
// Equation(s):
// \inst2|vb~6_combout  = (\inst2|vb~5_combout ) # ((\inst2|hvsync|inDisplayArea~q  & !\inst2|vb~4_combout ))

	.dataa(\inst2|hvsync|inDisplayArea~q ),
	.datab(gnd),
	.datac(\inst2|vb~5_combout ),
	.datad(\inst2|vb~4_combout ),
	.cin(gnd),
	.combout(\inst2|vb~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vb~6 .lut_mask = 16'hF0FA;
defparam \inst2|vb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneive_lcell_comb \inst2|vb[1]~feeder (
// Equation(s):
// \inst2|vb[1]~feeder_combout  = \inst2|vb~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|vb~6_combout ),
	.cin(gnd),
	.combout(\inst2|vb[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vb[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|vb[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N25
dffeas \inst2|vb[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|vb[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vb[1] .is_wysiwyg = "true";
defparam \inst2|vb[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \inst2|vb[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|vb~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vb[0] .is_wysiwyg = "true";
defparam \inst2|vb[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \inst2|bg_g_ff2~0 (
// Equation(s):
// \inst2|bg_g_ff2~0_combout  = (\inst2|bg_g_ff~q  & ((\inst2|fg_b_ff~q  $ (\inst2|bg_b_ff~q )) # (!\inst2|Equal0~0_combout )))

	.dataa(\inst2|fg_b_ff~q ),
	.datab(\inst2|bg_b_ff~q ),
	.datac(\inst2|bg_g_ff~q ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|bg_g_ff2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|bg_g_ff2~0 .lut_mask = 16'h60F0;
defparam \inst2|bg_g_ff2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \inst2|bg_g_ff2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|bg_g_ff2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bg_g_ff2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bg_g_ff2 .is_wysiwyg = "true";
defparam \inst2|bg_g_ff2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \inst2|fg_g_ff2~0 (
// Equation(s):
// \inst2|fg_g_ff2~0_combout  = (\inst2|fg_g_ff~q ) # ((\inst2|Equal0~0_combout  & (\inst2|fg_b_ff~q  $ (!\inst2|bg_b_ff~q ))))

	.dataa(\inst2|fg_b_ff~q ),
	.datab(\inst2|bg_b_ff~q ),
	.datac(\inst2|fg_g_ff~q ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|fg_g_ff2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|fg_g_ff2~0 .lut_mask = 16'hF9F0;
defparam \inst2|fg_g_ff2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \inst2|fg_g_ff2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|fg_g_ff2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|fg_g_ff2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|fg_g_ff2 .is_wysiwyg = "true";
defparam \inst2|fg_g_ff2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \inst2|vg~0 (
// Equation(s):
// \inst2|vg~0_combout  = (\inst2|vb~4_combout  & ((\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout  & ((\inst2|fg_g_ff2~q ))) # (!\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout  & (\inst2|bg_g_ff2~q ))))

	.dataa(\inst2|bg_g_ff2~q ),
	.datab(\inst2|fg_g_ff2~q ),
	.datac(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout ),
	.datad(\inst2|vb~4_combout ),
	.cin(gnd),
	.combout(\inst2|vg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vg~0 .lut_mask = 16'hCA00;
defparam \inst2|vg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cycloneive_lcell_comb \inst2|vg~1 (
// Equation(s):
// \inst2|vg~1_combout  = (\inst2|vg~0_combout ) # ((\inst2|hvsync|inDisplayArea~q  & !\inst2|vb~4_combout ))

	.dataa(\inst2|hvsync|inDisplayArea~q ),
	.datab(gnd),
	.datac(\inst2|vg~0_combout ),
	.datad(\inst2|vb~4_combout ),
	.cin(gnd),
	.combout(\inst2|vg~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vg~1 .lut_mask = 16'hF0FA;
defparam \inst2|vg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \inst2|vg[1]~feeder (
// Equation(s):
// \inst2|vg[1]~feeder_combout  = \inst2|vg~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|vg~1_combout ),
	.cin(gnd),
	.combout(\inst2|vg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|vg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N27
dffeas \inst2|vg[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|vg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vg[1] .is_wysiwyg = "true";
defparam \inst2|vg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas \inst2|vg[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|vg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vg[0] .is_wysiwyg = "true";
defparam \inst2|vg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \inst2|fg_r_ff2~0 (
// Equation(s):
// \inst2|fg_r_ff2~0_combout  = (\inst2|fg_r_ff~q ) # ((\inst2|Equal0~0_combout  & (\inst2|fg_b_ff~q  $ (!\inst2|bg_b_ff~q ))))

	.dataa(\inst2|fg_b_ff~q ),
	.datab(\inst2|bg_b_ff~q ),
	.datac(\inst2|fg_r_ff~q ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|fg_r_ff2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|fg_r_ff2~0 .lut_mask = 16'hF9F0;
defparam \inst2|fg_r_ff2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \inst2|fg_r_ff2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|fg_r_ff2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|fg_r_ff2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|fg_r_ff2 .is_wysiwyg = "true";
defparam \inst2|fg_r_ff2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \inst2|bg_r_ff2~0 (
// Equation(s):
// \inst2|bg_r_ff2~0_combout  = (\inst2|bg_r_ff~q  & ((\inst2|bg_b_ff~q  $ (\inst2|fg_b_ff~q )) # (!\inst2|Equal0~0_combout )))

	.dataa(\inst2|bg_r_ff~q ),
	.datab(\inst2|bg_b_ff~q ),
	.datac(\inst2|fg_b_ff~q ),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|bg_r_ff2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|bg_r_ff2~0 .lut_mask = 16'h28AA;
defparam \inst2|bg_r_ff2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N3
dffeas \inst2|bg_r_ff2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|bg_r_ff2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bg_r_ff2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bg_r_ff2 .is_wysiwyg = "true";
defparam \inst2|bg_r_ff2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \inst2|vr~0 (
// Equation(s):
// \inst2|vr~0_combout  = (\inst2|vb~4_combout  & ((\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout  & (\inst2|fg_r_ff2~q )) # (!\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout  & ((\inst2|bg_r_ff2~q )))))

	.dataa(\inst2|fg_r_ff2~q ),
	.datab(\inst2|bg_r_ff2~q ),
	.datac(\inst1|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout ),
	.datad(\inst2|vb~4_combout ),
	.cin(gnd),
	.combout(\inst2|vr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vr~0 .lut_mask = 16'hAC00;
defparam \inst2|vr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \inst2|vr~1 (
// Equation(s):
// \inst2|vr~1_combout  = (\inst2|vr~0_combout ) # ((\inst2|hvsync|inDisplayArea~q  & !\inst2|vb~4_combout ))

	.dataa(\inst2|hvsync|inDisplayArea~q ),
	.datab(gnd),
	.datac(\inst2|vr~0_combout ),
	.datad(\inst2|vb~4_combout ),
	.cin(gnd),
	.combout(\inst2|vr~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vr~1 .lut_mask = 16'hF0FA;
defparam \inst2|vr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \inst2|vr[1]~feeder (
// Equation(s):
// \inst2|vr[1]~feeder_combout  = \inst2|vr~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|vr~1_combout ),
	.cin(gnd),
	.combout(\inst2|vr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|vr[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|vr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \inst2|vr[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|vr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vr[1] .is_wysiwyg = "true";
defparam \inst2|vr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \inst2|vr[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|vr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|vr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|vr[0] .is_wysiwyg = "true";
defparam \inst2|vr[0] .power_up = "low";
// synopsys translate_on

endmodule
