// Seed: 1709014862
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wor id_10;
  assign id_10 = 1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    output uwire id_2,
    input  wand  id_3,
    input  wand  id_4
);
  assign id_2 = ~id_1;
  wire id_6;
  wire id_7;
  id_8(
      .id_0(1), .id_1(id_4), .id_2(id_3)
  ); id_9(
      .id_0(1), .id_1(1), .id_2(id_1), .id_3(id_1), .id_4(1), .id_5(id_6), .id_6(id_1), .id_7(id_2)
  ); module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_7, id_7, id_7
  );
  assign id_8 = id_8;
endmodule
