
accelerometer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a21c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  0800a3a4  0800a3a4  0000b3a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a3c0  0800a3c0  0000c07c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a3c0  0800a3c0  0000b3c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a3c8  0800a3c8  0000c07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a3c8  0800a3c8  0000b3c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a3cc  0800a3cc  0000b3cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800a3d0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c07c  2**0
                  CONTENTS
 10 .bss          00000aac  2000007c  2000007c  0000c07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000b28  20000b28  0000c07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a7fd  00000000  00000000  0000c0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000463f  00000000  00000000  000268a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015b0  00000000  00000000  0002aee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010a4  00000000  00000000  0002c498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025670  00000000  00000000  0002d53c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ebe8  00000000  00000000  00052bac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d055e  00000000  00000000  00071794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00141cf2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005d6c  00000000  00000000  00141d38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  00147aa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a38c 	.word	0x0800a38c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	0800a38c 	.word	0x0800a38c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <Delayms>:
/**
 * @brief  Delays for amount of milli seconds
 * @param  millis: Number of milliseconds for delay
 * @retval None
 */
__STATIC_INLINE void Delayms(uint32_t millis) {
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
	/* Use HAL library for delay ms purpose */
	HAL_Delay(millis);
 80004c0:	6878      	ldr	r0, [r7, #4]
 80004c2:	f006 fbb5 	bl	8006c30 <HAL_Delay>
}
 80004c6:	bf00      	nop
 80004c8:	3708      	adds	r7, #8
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
	...

080004d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d6:	f000 fcf7 	bl	8000ec8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004da:	f000 f8a9 	bl	8000630 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004de:	f000 f9cf 	bl	8000880 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004e2:	f000 f90f 	bl	8000704 <MX_I2C1_Init>
  MX_I2S3_Init();
 80004e6:	f000 f93b 	bl	8000760 <MX_I2S3_Init>
  MX_SPI1_Init();
 80004ea:	f000 f969 	bl	80007c0 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004ee:	f009 faf7 	bl	8009ae0 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 80004f2:	f000 f99b 	bl	800082c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  TM_LIS302DL_LIS3DSH_t Axes_Data;

      /* Initialize system */
      SystemInit();
 80004f6:	f000 fcab 	bl	8000e50 <SystemInit>

      /* Init delay */
      TM_DELAY_Init();
 80004fa:	f006 fad9 	bl	8006ab0 <TM_DELAY_Init>

      /* Initialize LEDs */
      TM_DISCO_LedInit();
 80004fe:	f006 fbcd 	bl	8006c9c <TM_DISCO_LedInit>

      /* Detect proper device */
      if (TM_LIS302DL_LIS3DSH_Detect() == TM_LIS302DL_LIS3DSH_Device_LIS302DL) {
 8000502:	f006 fd3f 	bl	8006f84 <TM_LIS302DL_LIS3DSH_Detect>
 8000506:	4603      	mov	r3, r0
 8000508:	2b01      	cmp	r3, #1
 800050a:	d108      	bne.n	800051e <main+0x4e>
          /* Turn on GREEN and RED */
          TM_DISCO_LedOn(LED_GREEN | LED_RED);
 800050c:	4b45      	ldr	r3, [pc, #276]	@ (8000624 <main+0x154>)
 800050e:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 8000512:	619a      	str	r2, [r3, #24]
          /* Initialize LIS302DL */
          TM_LIS302DL_LIS3DSH_Init(TM_LIS302DL_Sensitivity_2_3G, TM_LIS302DL_Filter_2Hz);
 8000514:	2104      	movs	r1, #4
 8000516:	2005      	movs	r0, #5
 8000518:	f006 fd58 	bl	8006fcc <TM_LIS302DL_LIS3DSH_Init>
 800051c:	e013      	b.n	8000546 <main+0x76>
      } else if (TM_LIS302DL_LIS3DSH_Detect() == TM_LIS302DL_LIS3DSH_Device_LIS3DSH) {
 800051e:	f006 fd31 	bl	8006f84 <TM_LIS302DL_LIS3DSH_Detect>
 8000522:	4603      	mov	r3, r0
 8000524:	2b02      	cmp	r3, #2
 8000526:	d108      	bne.n	800053a <main+0x6a>
          /* Turn on BLUE and ORANGE */
          TM_DISCO_LedOn(LED_BLUE | LED_ORANGE);
 8000528:	4b3e      	ldr	r3, [pc, #248]	@ (8000624 <main+0x154>)
 800052a:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 800052e:	619a      	str	r2, [r3, #24]
          /* Initialize LIS3DSH */
          TM_LIS302DL_LIS3DSH_Init(TM_LIS3DSH_Sensitivity_2G, TM_LIS3DSH_Filter_800Hz);
 8000530:	2100      	movs	r1, #0
 8000532:	2000      	movs	r0, #0
 8000534:	f006 fd4a 	bl	8006fcc <TM_LIS302DL_LIS3DSH_Init>
 8000538:	e005      	b.n	8000546 <main+0x76>
      } else {
          /* Device is not recognized */

          /* Turn on ALL leds */
          TM_DISCO_LedOn(LED_GREEN | LED_RED | LED_BLUE | LED_ORANGE);
 800053a:	4b3a      	ldr	r3, [pc, #232]	@ (8000624 <main+0x154>)
 800053c:	f44f 4270 	mov.w	r2, #61440	@ 0xf000
 8000540:	619a      	str	r2, [r3, #24]

          /* Infinite loop */
          while (1);
 8000542:	bf00      	nop
 8000544:	e7fd      	b.n	8000542 <main+0x72>
      }

      /* Delay for 2 seconds */
      Delayms(2000);
 8000546:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800054a:	f7ff ffb5 	bl	80004b8 <Delayms>
  /* USER CODE BEGIN WHILE */

  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800054e:	f009 faed 	bl	8009b2c <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    /* Read axes data from initialized accelerometer */
            TM_LIS302DL_LIS3DSH_ReadAxes(&Axes_Data);
 8000552:	463b      	mov	r3, r7
 8000554:	4618      	mov	r0, r3
 8000556:	f006 fd69 	bl	800702c <TM_LIS302DL_LIS3DSH_ReadAxes>
            txdata[1] = Axes_Data.X;
 800055a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800055e:	b2da      	uxtb	r2, r3
 8000560:	4b31      	ldr	r3, [pc, #196]	@ (8000628 <main+0x158>)
 8000562:	705a      	strb	r2, [r3, #1]
            txdata[0] = Axes_Data.X >> 8;
 8000564:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000568:	121b      	asrs	r3, r3, #8
 800056a:	b21b      	sxth	r3, r3
 800056c:	b2da      	uxtb	r2, r3
 800056e:	4b2e      	ldr	r3, [pc, #184]	@ (8000628 <main+0x158>)
 8000570:	701a      	strb	r2, [r3, #0]
            txdata[3] = Axes_Data.Y;
 8000572:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000576:	b2da      	uxtb	r2, r3
 8000578:	4b2b      	ldr	r3, [pc, #172]	@ (8000628 <main+0x158>)
 800057a:	70da      	strb	r2, [r3, #3]
            txdata[2] = Axes_Data.Y >> 8;
 800057c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000580:	121b      	asrs	r3, r3, #8
 8000582:	b21b      	sxth	r3, r3
 8000584:	b2da      	uxtb	r2, r3
 8000586:	4b28      	ldr	r3, [pc, #160]	@ (8000628 <main+0x158>)
 8000588:	709a      	strb	r2, [r3, #2]
            txdata[5] = Axes_Data.Z;
 800058a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800058e:	b2da      	uxtb	r2, r3
 8000590:	4b25      	ldr	r3, [pc, #148]	@ (8000628 <main+0x158>)
 8000592:	715a      	strb	r2, [r3, #5]
            txdata[4] = Axes_Data.Z >> 8;
 8000594:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000598:	121b      	asrs	r3, r3, #8
 800059a:	b21b      	sxth	r3, r3
 800059c:	b2da      	uxtb	r2, r3
 800059e:	4b22      	ldr	r3, [pc, #136]	@ (8000628 <main+0x158>)
 80005a0:	711a      	strb	r2, [r3, #4]

            //while (HAL_UART_Transmit(&huart2, hello, 13, 10) != HAL_OK);

            HAL_UART_Transmit(&huart2, txdata, sizeof(txdata), 100);
 80005a2:	2364      	movs	r3, #100	@ 0x64
 80005a4:	2206      	movs	r2, #6
 80005a6:	4920      	ldr	r1, [pc, #128]	@ (8000628 <main+0x158>)
 80005a8:	4820      	ldr	r0, [pc, #128]	@ (800062c <main+0x15c>)
 80005aa:	f004 fd58 	bl	800505e <HAL_UART_Transmit>

            /* Turn LEDS on or off */
            /* Check X axes */
            if (Axes_Data.X > 200) TM_DISCO_LedOn(LED_RED);
 80005ae:	f9b7 3000 	ldrsh.w	r3, [r7]
 80005b2:	2bc8      	cmp	r3, #200	@ 0xc8
 80005b4:	dd04      	ble.n	80005c0 <main+0xf0>
 80005b6:	4b1b      	ldr	r3, [pc, #108]	@ (8000624 <main+0x154>)
 80005b8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80005bc:	619a      	str	r2, [r3, #24]
 80005be:	e003      	b.n	80005c8 <main+0xf8>
            else TM_DISCO_LedOff(LED_RED);
 80005c0:	4b18      	ldr	r3, [pc, #96]	@ (8000624 <main+0x154>)
 80005c2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005c6:	619a      	str	r2, [r3, #24]

            if (Axes_Data.X < -200) TM_DISCO_LedOn(LED_GREEN);
 80005c8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80005cc:	f113 0fc8 	cmn.w	r3, #200	@ 0xc8
 80005d0:	da04      	bge.n	80005dc <main+0x10c>
 80005d2:	4b14      	ldr	r3, [pc, #80]	@ (8000624 <main+0x154>)
 80005d4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80005d8:	619a      	str	r2, [r3, #24]
 80005da:	e003      	b.n	80005e4 <main+0x114>
            else TM_DISCO_LedOff(LED_GREEN);
 80005dc:	4b11      	ldr	r3, [pc, #68]	@ (8000624 <main+0x154>)
 80005de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80005e2:	619a      	str	r2, [r3, #24]

            /* Check Y axes */
            if (Axes_Data.Y > 200) TM_DISCO_LedOn(LED_ORANGE);
 80005e4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80005e8:	2bc8      	cmp	r3, #200	@ 0xc8
 80005ea:	dd04      	ble.n	80005f6 <main+0x126>
 80005ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000624 <main+0x154>)
 80005ee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80005f2:	619a      	str	r2, [r3, #24]
 80005f4:	e003      	b.n	80005fe <main+0x12e>
            else TM_DISCO_LedOff(LED_ORANGE);
 80005f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000624 <main+0x154>)
 80005f8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80005fc:	619a      	str	r2, [r3, #24]

            if (Axes_Data.Y < -200) TM_DISCO_LedOn(LED_BLUE);
 80005fe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000602:	f113 0fc8 	cmn.w	r3, #200	@ 0xc8
 8000606:	da04      	bge.n	8000612 <main+0x142>
 8000608:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <main+0x154>)
 800060a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800060e:	619a      	str	r2, [r3, #24]
 8000610:	e003      	b.n	800061a <main+0x14a>
            else TM_DISCO_LedOff(LED_BLUE);
 8000612:	4b04      	ldr	r3, [pc, #16]	@ (8000624 <main+0x154>)
 8000614:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000618:	619a      	str	r2, [r3, #24]
            HAL_Delay(200);
 800061a:	20c8      	movs	r0, #200	@ 0xc8
 800061c:	f006 fb08 	bl	8006c30 <HAL_Delay>
    MX_USB_HOST_Process();
 8000620:	e795      	b.n	800054e <main+0x7e>
 8000622:	bf00      	nop
 8000624:	40020c00 	.word	0x40020c00
 8000628:	200001d4 	.word	0x200001d4
 800062c:	2000018c 	.word	0x2000018c

08000630 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b094      	sub	sp, #80	@ 0x50
 8000634:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000636:	f107 0320 	add.w	r3, r7, #32
 800063a:	2230      	movs	r2, #48	@ 0x30
 800063c:	2100      	movs	r1, #0
 800063e:	4618      	mov	r0, r3
 8000640:	f009 fe16 	bl	800a270 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000644:	f107 030c 	add.w	r3, r7, #12
 8000648:	2200      	movs	r2, #0
 800064a:	601a      	str	r2, [r3, #0]
 800064c:	605a      	str	r2, [r3, #4]
 800064e:	609a      	str	r2, [r3, #8]
 8000650:	60da      	str	r2, [r3, #12]
 8000652:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000654:	2300      	movs	r3, #0
 8000656:	60bb      	str	r3, [r7, #8]
 8000658:	4b28      	ldr	r3, [pc, #160]	@ (80006fc <SystemClock_Config+0xcc>)
 800065a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800065c:	4a27      	ldr	r2, [pc, #156]	@ (80006fc <SystemClock_Config+0xcc>)
 800065e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000662:	6413      	str	r3, [r2, #64]	@ 0x40
 8000664:	4b25      	ldr	r3, [pc, #148]	@ (80006fc <SystemClock_Config+0xcc>)
 8000666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000668:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800066c:	60bb      	str	r3, [r7, #8]
 800066e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000670:	2300      	movs	r3, #0
 8000672:	607b      	str	r3, [r7, #4]
 8000674:	4b22      	ldr	r3, [pc, #136]	@ (8000700 <SystemClock_Config+0xd0>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	4a21      	ldr	r2, [pc, #132]	@ (8000700 <SystemClock_Config+0xd0>)
 800067a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800067e:	6013      	str	r3, [r2, #0]
 8000680:	4b1f      	ldr	r3, [pc, #124]	@ (8000700 <SystemClock_Config+0xd0>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000688:	607b      	str	r3, [r7, #4]
 800068a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800068c:	2301      	movs	r3, #1
 800068e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000690:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000694:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000696:	2302      	movs	r3, #2
 8000698:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800069a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800069e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006a0:	2308      	movs	r3, #8
 80006a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006a4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006a8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006aa:	2302      	movs	r3, #2
 80006ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006ae:	2307      	movs	r3, #7
 80006b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b2:	f107 0320 	add.w	r3, r7, #32
 80006b6:	4618      	mov	r0, r3
 80006b8:	f003 fe1e 	bl	80042f8 <HAL_RCC_OscConfig>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006c2:	f000 f9cf 	bl	8000a64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c6:	230f      	movs	r3, #15
 80006c8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ca:	2302      	movs	r3, #2
 80006cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ce:	2300      	movs	r3, #0
 80006d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006d2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006dc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006de:	f107 030c 	add.w	r3, r7, #12
 80006e2:	2105      	movs	r1, #5
 80006e4:	4618      	mov	r0, r3
 80006e6:	f004 f87f 	bl	80047e8 <HAL_RCC_ClockConfig>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80006f0:	f000 f9b8 	bl	8000a64 <Error_Handler>
  }
}
 80006f4:	bf00      	nop
 80006f6:	3750      	adds	r7, #80	@ 0x50
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40023800 	.word	0x40023800
 8000700:	40007000 	.word	0x40007000

08000704 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000708:	4b12      	ldr	r3, [pc, #72]	@ (8000754 <MX_I2C1_Init+0x50>)
 800070a:	4a13      	ldr	r2, [pc, #76]	@ (8000758 <MX_I2C1_Init+0x54>)
 800070c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800070e:	4b11      	ldr	r3, [pc, #68]	@ (8000754 <MX_I2C1_Init+0x50>)
 8000710:	4a12      	ldr	r2, [pc, #72]	@ (800075c <MX_I2C1_Init+0x58>)
 8000712:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000714:	4b0f      	ldr	r3, [pc, #60]	@ (8000754 <MX_I2C1_Init+0x50>)
 8000716:	2200      	movs	r2, #0
 8000718:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800071a:	4b0e      	ldr	r3, [pc, #56]	@ (8000754 <MX_I2C1_Init+0x50>)
 800071c:	2200      	movs	r2, #0
 800071e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000720:	4b0c      	ldr	r3, [pc, #48]	@ (8000754 <MX_I2C1_Init+0x50>)
 8000722:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000726:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000728:	4b0a      	ldr	r3, [pc, #40]	@ (8000754 <MX_I2C1_Init+0x50>)
 800072a:	2200      	movs	r2, #0
 800072c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800072e:	4b09      	ldr	r3, [pc, #36]	@ (8000754 <MX_I2C1_Init+0x50>)
 8000730:	2200      	movs	r2, #0
 8000732:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000734:	4b07      	ldr	r3, [pc, #28]	@ (8000754 <MX_I2C1_Init+0x50>)
 8000736:	2200      	movs	r2, #0
 8000738:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800073a:	4b06      	ldr	r3, [pc, #24]	@ (8000754 <MX_I2C1_Init+0x50>)
 800073c:	2200      	movs	r2, #0
 800073e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000740:	4804      	ldr	r0, [pc, #16]	@ (8000754 <MX_I2C1_Init+0x50>)
 8000742:	f002 fff5 	bl	8003730 <HAL_I2C_Init>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800074c:	f000 f98a 	bl	8000a64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000750:	bf00      	nop
 8000752:	bd80      	pop	{r7, pc}
 8000754:	20000098 	.word	0x20000098
 8000758:	40005400 	.word	0x40005400
 800075c:	000186a0 	.word	0x000186a0

08000760 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000764:	4b13      	ldr	r3, [pc, #76]	@ (80007b4 <MX_I2S3_Init+0x54>)
 8000766:	4a14      	ldr	r2, [pc, #80]	@ (80007b8 <MX_I2S3_Init+0x58>)
 8000768:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800076a:	4b12      	ldr	r3, [pc, #72]	@ (80007b4 <MX_I2S3_Init+0x54>)
 800076c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000770:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000772:	4b10      	ldr	r3, [pc, #64]	@ (80007b4 <MX_I2S3_Init+0x54>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000778:	4b0e      	ldr	r3, [pc, #56]	@ (80007b4 <MX_I2S3_Init+0x54>)
 800077a:	2200      	movs	r2, #0
 800077c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800077e:	4b0d      	ldr	r3, [pc, #52]	@ (80007b4 <MX_I2S3_Init+0x54>)
 8000780:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000784:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000786:	4b0b      	ldr	r3, [pc, #44]	@ (80007b4 <MX_I2S3_Init+0x54>)
 8000788:	4a0c      	ldr	r2, [pc, #48]	@ (80007bc <MX_I2S3_Init+0x5c>)
 800078a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800078c:	4b09      	ldr	r3, [pc, #36]	@ (80007b4 <MX_I2S3_Init+0x54>)
 800078e:	2200      	movs	r2, #0
 8000790:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000792:	4b08      	ldr	r3, [pc, #32]	@ (80007b4 <MX_I2S3_Init+0x54>)
 8000794:	2200      	movs	r2, #0
 8000796:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000798:	4b06      	ldr	r3, [pc, #24]	@ (80007b4 <MX_I2S3_Init+0x54>)
 800079a:	2200      	movs	r2, #0
 800079c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800079e:	4805      	ldr	r0, [pc, #20]	@ (80007b4 <MX_I2S3_Init+0x54>)
 80007a0:	f003 f90a 	bl	80039b8 <HAL_I2S_Init>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80007aa:	f000 f95b 	bl	8000a64 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	200000ec 	.word	0x200000ec
 80007b8:	40003c00 	.word	0x40003c00
 80007bc:	00017700 	.word	0x00017700

080007c0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007c4:	4b17      	ldr	r3, [pc, #92]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007c6:	4a18      	ldr	r2, [pc, #96]	@ (8000828 <MX_SPI1_Init+0x68>)
 80007c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007ca:	4b16      	ldr	r3, [pc, #88]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007d2:	4b14      	ldr	r3, [pc, #80]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007d8:	4b12      	ldr	r3, [pc, #72]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007da:	2200      	movs	r2, #0
 80007dc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007de:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007f0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007fe:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <MX_SPI1_Init+0x64>)
 8000800:	2200      	movs	r2, #0
 8000802:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000804:	4b07      	ldr	r3, [pc, #28]	@ (8000824 <MX_SPI1_Init+0x64>)
 8000806:	2200      	movs	r2, #0
 8000808:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800080a:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <MX_SPI1_Init+0x64>)
 800080c:	220a      	movs	r2, #10
 800080e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000810:	4804      	ldr	r0, [pc, #16]	@ (8000824 <MX_SPI1_Init+0x64>)
 8000812:	f004 fb4b 	bl	8004eac <HAL_SPI_Init>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800081c:	f000 f922 	bl	8000a64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000820:	bf00      	nop
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000134 	.word	0x20000134
 8000828:	40013000 	.word	0x40013000

0800082c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000830:	4b11      	ldr	r3, [pc, #68]	@ (8000878 <MX_USART2_UART_Init+0x4c>)
 8000832:	4a12      	ldr	r2, [pc, #72]	@ (800087c <MX_USART2_UART_Init+0x50>)
 8000834:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000836:	4b10      	ldr	r3, [pc, #64]	@ (8000878 <MX_USART2_UART_Init+0x4c>)
 8000838:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800083c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800083e:	4b0e      	ldr	r3, [pc, #56]	@ (8000878 <MX_USART2_UART_Init+0x4c>)
 8000840:	2200      	movs	r2, #0
 8000842:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000844:	4b0c      	ldr	r3, [pc, #48]	@ (8000878 <MX_USART2_UART_Init+0x4c>)
 8000846:	2200      	movs	r2, #0
 8000848:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800084a:	4b0b      	ldr	r3, [pc, #44]	@ (8000878 <MX_USART2_UART_Init+0x4c>)
 800084c:	2200      	movs	r2, #0
 800084e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000850:	4b09      	ldr	r3, [pc, #36]	@ (8000878 <MX_USART2_UART_Init+0x4c>)
 8000852:	220c      	movs	r2, #12
 8000854:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000856:	4b08      	ldr	r3, [pc, #32]	@ (8000878 <MX_USART2_UART_Init+0x4c>)
 8000858:	2200      	movs	r2, #0
 800085a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800085c:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <MX_USART2_UART_Init+0x4c>)
 800085e:	2200      	movs	r2, #0
 8000860:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000862:	4805      	ldr	r0, [pc, #20]	@ (8000878 <MX_USART2_UART_Init+0x4c>)
 8000864:	f004 fbab 	bl	8004fbe <HAL_UART_Init>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800086e:	f000 f8f9 	bl	8000a64 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	2000018c 	.word	0x2000018c
 800087c:	40004400 	.word	0x40004400

08000880 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b08c      	sub	sp, #48	@ 0x30
 8000884:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000886:	f107 031c 	add.w	r3, r7, #28
 800088a:	2200      	movs	r2, #0
 800088c:	601a      	str	r2, [r3, #0]
 800088e:	605a      	str	r2, [r3, #4]
 8000890:	609a      	str	r2, [r3, #8]
 8000892:	60da      	str	r2, [r3, #12]
 8000894:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	61bb      	str	r3, [r7, #24]
 800089a:	4b6c      	ldr	r3, [pc, #432]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	4a6b      	ldr	r2, [pc, #428]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 80008a0:	f043 0310 	orr.w	r3, r3, #16
 80008a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a6:	4b69      	ldr	r3, [pc, #420]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	f003 0310 	and.w	r3, r3, #16
 80008ae:	61bb      	str	r3, [r7, #24]
 80008b0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	617b      	str	r3, [r7, #20]
 80008b6:	4b65      	ldr	r3, [pc, #404]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	4a64      	ldr	r2, [pc, #400]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 80008bc:	f043 0304 	orr.w	r3, r3, #4
 80008c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008c2:	4b62      	ldr	r3, [pc, #392]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c6:	f003 0304 	and.w	r3, r3, #4
 80008ca:	617b      	str	r3, [r7, #20]
 80008cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	613b      	str	r3, [r7, #16]
 80008d2:	4b5e      	ldr	r3, [pc, #376]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d6:	4a5d      	ldr	r2, [pc, #372]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 80008d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008de:	4b5b      	ldr	r3, [pc, #364]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008e6:	613b      	str	r3, [r7, #16]
 80008e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
 80008ee:	4b57      	ldr	r3, [pc, #348]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	4a56      	ldr	r2, [pc, #344]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 80008f4:	f043 0301 	orr.w	r3, r3, #1
 80008f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008fa:	4b54      	ldr	r3, [pc, #336]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	f003 0301 	and.w	r3, r3, #1
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	60bb      	str	r3, [r7, #8]
 800090a:	4b50      	ldr	r3, [pc, #320]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090e:	4a4f      	ldr	r2, [pc, #316]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 8000910:	f043 0302 	orr.w	r3, r3, #2
 8000914:	6313      	str	r3, [r2, #48]	@ 0x30
 8000916:	4b4d      	ldr	r3, [pc, #308]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091a:	f003 0302 	and.w	r3, r3, #2
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	607b      	str	r3, [r7, #4]
 8000926:	4b49      	ldr	r3, [pc, #292]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092a:	4a48      	ldr	r2, [pc, #288]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 800092c:	f043 0308 	orr.w	r3, r3, #8
 8000930:	6313      	str	r3, [r2, #48]	@ 0x30
 8000932:	4b46      	ldr	r3, [pc, #280]	@ (8000a4c <MX_GPIO_Init+0x1cc>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000936:	f003 0308 	and.w	r3, r3, #8
 800093a:	607b      	str	r3, [r7, #4]
 800093c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	2108      	movs	r1, #8
 8000942:	4843      	ldr	r0, [pc, #268]	@ (8000a50 <MX_GPIO_Init+0x1d0>)
 8000944:	f000 fdc0 	bl	80014c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000948:	2201      	movs	r2, #1
 800094a:	2101      	movs	r1, #1
 800094c:	4841      	ldr	r0, [pc, #260]	@ (8000a54 <MX_GPIO_Init+0x1d4>)
 800094e:	f000 fdbb 	bl	80014c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000952:	2200      	movs	r2, #0
 8000954:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000958:	483f      	ldr	r0, [pc, #252]	@ (8000a58 <MX_GPIO_Init+0x1d8>)
 800095a:	f000 fdb5 	bl	80014c8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800095e:	2308      	movs	r3, #8
 8000960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000962:	2301      	movs	r3, #1
 8000964:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800096a:	2300      	movs	r3, #0
 800096c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800096e:	f107 031c 	add.w	r3, r7, #28
 8000972:	4619      	mov	r1, r3
 8000974:	4836      	ldr	r0, [pc, #216]	@ (8000a50 <MX_GPIO_Init+0x1d0>)
 8000976:	f000 fc0b 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800097a:	2301      	movs	r3, #1
 800097c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097e:	2301      	movs	r3, #1
 8000980:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000986:	2300      	movs	r3, #0
 8000988:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800098a:	f107 031c 	add.w	r3, r7, #28
 800098e:	4619      	mov	r1, r3
 8000990:	4830      	ldr	r0, [pc, #192]	@ (8000a54 <MX_GPIO_Init+0x1d4>)
 8000992:	f000 fbfd 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000996:	2308      	movs	r3, #8
 8000998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800099a:	2302      	movs	r3, #2
 800099c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a2:	2300      	movs	r3, #0
 80009a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009a6:	2305      	movs	r3, #5
 80009a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80009aa:	f107 031c 	add.w	r3, r7, #28
 80009ae:	4619      	mov	r1, r3
 80009b0:	4828      	ldr	r0, [pc, #160]	@ (8000a54 <MX_GPIO_Init+0x1d4>)
 80009b2:	f000 fbed 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009b6:	2301      	movs	r3, #1
 80009b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009ba:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	2300      	movs	r3, #0
 80009c2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009c4:	f107 031c 	add.w	r3, r7, #28
 80009c8:	4619      	mov	r1, r3
 80009ca:	4824      	ldr	r0, [pc, #144]	@ (8000a5c <MX_GPIO_Init+0x1dc>)
 80009cc:	f000 fbe0 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80009d0:	2304      	movs	r3, #4
 80009d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d4:	2300      	movs	r3, #0
 80009d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80009dc:	f107 031c 	add.w	r3, r7, #28
 80009e0:	4619      	mov	r1, r3
 80009e2:	481f      	ldr	r0, [pc, #124]	@ (8000a60 <MX_GPIO_Init+0x1e0>)
 80009e4:	f000 fbd4 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80009e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ee:	2302      	movs	r3, #2
 80009f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f6:	2300      	movs	r3, #0
 80009f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009fa:	2305      	movs	r3, #5
 80009fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80009fe:	f107 031c 	add.w	r3, r7, #28
 8000a02:	4619      	mov	r1, r3
 8000a04:	4816      	ldr	r0, [pc, #88]	@ (8000a60 <MX_GPIO_Init+0x1e0>)
 8000a06:	f000 fbc3 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a0a:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000a0e:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a10:	2301      	movs	r3, #1
 8000a12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a1c:	f107 031c 	add.w	r3, r7, #28
 8000a20:	4619      	mov	r1, r3
 8000a22:	480d      	ldr	r0, [pc, #52]	@ (8000a58 <MX_GPIO_Init+0x1d8>)
 8000a24:	f000 fbb4 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a28:	2302      	movs	r3, #2
 8000a2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a2c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	2300      	movs	r3, #0
 8000a34:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a36:	f107 031c 	add.w	r3, r7, #28
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4804      	ldr	r0, [pc, #16]	@ (8000a50 <MX_GPIO_Init+0x1d0>)
 8000a3e:	f000 fba7 	bl	8001190 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a42:	bf00      	nop
 8000a44:	3730      	adds	r7, #48	@ 0x30
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	40023800 	.word	0x40023800
 8000a50:	40021000 	.word	0x40021000
 8000a54:	40020800 	.word	0x40020800
 8000a58:	40020c00 	.word	0x40020c00
 8000a5c:	40020000 	.word	0x40020000
 8000a60:	40020400 	.word	0x40020400

08000a64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a68:	b672      	cpsid	i
}
 8000a6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a6c:	bf00      	nop
 8000a6e:	e7fd      	b.n	8000a6c <Error_Handler+0x8>

08000a70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a76:	2300      	movs	r3, #0
 8000a78:	607b      	str	r3, [r7, #4]
 8000a7a:	4b10      	ldr	r3, [pc, #64]	@ (8000abc <HAL_MspInit+0x4c>)
 8000a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a7e:	4a0f      	ldr	r2, [pc, #60]	@ (8000abc <HAL_MspInit+0x4c>)
 8000a80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a84:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a86:	4b0d      	ldr	r3, [pc, #52]	@ (8000abc <HAL_MspInit+0x4c>)
 8000a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a8e:	607b      	str	r3, [r7, #4]
 8000a90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	603b      	str	r3, [r7, #0]
 8000a96:	4b09      	ldr	r3, [pc, #36]	@ (8000abc <HAL_MspInit+0x4c>)
 8000a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9a:	4a08      	ldr	r2, [pc, #32]	@ (8000abc <HAL_MspInit+0x4c>)
 8000a9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000aa0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aa2:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <HAL_MspInit+0x4c>)
 8000aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aaa:	603b      	str	r3, [r7, #0]
 8000aac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000aae:	2007      	movs	r0, #7
 8000ab0:	f000 fb2c 	bl	800110c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab4:	bf00      	nop
 8000ab6:	3708      	adds	r7, #8
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	40023800 	.word	0x40023800

08000ac0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08a      	sub	sp, #40	@ 0x28
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac8:	f107 0314 	add.w	r3, r7, #20
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]
 8000ad0:	605a      	str	r2, [r3, #4]
 8000ad2:	609a      	str	r2, [r3, #8]
 8000ad4:	60da      	str	r2, [r3, #12]
 8000ad6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a19      	ldr	r2, [pc, #100]	@ (8000b44 <HAL_I2C_MspInit+0x84>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d12c      	bne.n	8000b3c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	613b      	str	r3, [r7, #16]
 8000ae6:	4b18      	ldr	r3, [pc, #96]	@ (8000b48 <HAL_I2C_MspInit+0x88>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aea:	4a17      	ldr	r2, [pc, #92]	@ (8000b48 <HAL_I2C_MspInit+0x88>)
 8000aec:	f043 0302 	orr.w	r3, r3, #2
 8000af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000af2:	4b15      	ldr	r3, [pc, #84]	@ (8000b48 <HAL_I2C_MspInit+0x88>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af6:	f003 0302 	and.w	r3, r3, #2
 8000afa:	613b      	str	r3, [r7, #16]
 8000afc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000afe:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000b02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b04:	2312      	movs	r3, #18
 8000b06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b10:	2304      	movs	r3, #4
 8000b12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b14:	f107 0314 	add.w	r3, r7, #20
 8000b18:	4619      	mov	r1, r3
 8000b1a:	480c      	ldr	r0, [pc, #48]	@ (8000b4c <HAL_I2C_MspInit+0x8c>)
 8000b1c:	f000 fb38 	bl	8001190 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b20:	2300      	movs	r3, #0
 8000b22:	60fb      	str	r3, [r7, #12]
 8000b24:	4b08      	ldr	r3, [pc, #32]	@ (8000b48 <HAL_I2C_MspInit+0x88>)
 8000b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b28:	4a07      	ldr	r2, [pc, #28]	@ (8000b48 <HAL_I2C_MspInit+0x88>)
 8000b2a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b30:	4b05      	ldr	r3, [pc, #20]	@ (8000b48 <HAL_I2C_MspInit+0x88>)
 8000b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b3c:	bf00      	nop
 8000b3e:	3728      	adds	r7, #40	@ 0x28
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	40005400 	.word	0x40005400
 8000b48:	40023800 	.word	0x40023800
 8000b4c:	40020400 	.word	0x40020400

08000b50 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b08e      	sub	sp, #56	@ 0x38
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	601a      	str	r2, [r3, #0]
 8000b60:	605a      	str	r2, [r3, #4]
 8000b62:	609a      	str	r2, [r3, #8]
 8000b64:	60da      	str	r2, [r3, #12]
 8000b66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4a31      	ldr	r2, [pc, #196]	@ (8000c40 <HAL_I2S_MspInit+0xf0>)
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d15a      	bne.n	8000c36 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000b80:	2301      	movs	r3, #1
 8000b82:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000b84:	23c0      	movs	r3, #192	@ 0xc0
 8000b86:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b8c:	f107 0314 	add.w	r3, r7, #20
 8000b90:	4618      	mov	r0, r3
 8000b92:	f004 f849 	bl	8004c28 <HAL_RCCEx_PeriphCLKConfig>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000b9c:	f7ff ff62 	bl	8000a64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	613b      	str	r3, [r7, #16]
 8000ba4:	4b27      	ldr	r3, [pc, #156]	@ (8000c44 <HAL_I2S_MspInit+0xf4>)
 8000ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ba8:	4a26      	ldr	r2, [pc, #152]	@ (8000c44 <HAL_I2S_MspInit+0xf4>)
 8000baa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000bae:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bb0:	4b24      	ldr	r3, [pc, #144]	@ (8000c44 <HAL_I2S_MspInit+0xf4>)
 8000bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	4b20      	ldr	r3, [pc, #128]	@ (8000c44 <HAL_I2S_MspInit+0xf4>)
 8000bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc4:	4a1f      	ldr	r2, [pc, #124]	@ (8000c44 <HAL_I2S_MspInit+0xf4>)
 8000bc6:	f043 0301 	orr.w	r3, r3, #1
 8000bca:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bcc:	4b1d      	ldr	r3, [pc, #116]	@ (8000c44 <HAL_I2S_MspInit+0xf4>)
 8000bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd0:	f003 0301 	and.w	r3, r3, #1
 8000bd4:	60fb      	str	r3, [r7, #12]
 8000bd6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd8:	2300      	movs	r3, #0
 8000bda:	60bb      	str	r3, [r7, #8]
 8000bdc:	4b19      	ldr	r3, [pc, #100]	@ (8000c44 <HAL_I2S_MspInit+0xf4>)
 8000bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be0:	4a18      	ldr	r2, [pc, #96]	@ (8000c44 <HAL_I2S_MspInit+0xf4>)
 8000be2:	f043 0304 	orr.w	r3, r3, #4
 8000be6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000be8:	4b16      	ldr	r3, [pc, #88]	@ (8000c44 <HAL_I2S_MspInit+0xf4>)
 8000bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bec:	f003 0304 	and.w	r3, r3, #4
 8000bf0:	60bb      	str	r3, [r7, #8]
 8000bf2:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000bf4:	2310      	movs	r3, #16
 8000bf6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c00:	2300      	movs	r3, #0
 8000c02:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c04:	2306      	movs	r3, #6
 8000c06:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000c08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	480e      	ldr	r0, [pc, #56]	@ (8000c48 <HAL_I2S_MspInit+0xf8>)
 8000c10:	f000 fabe 	bl	8001190 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000c14:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000c18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c22:	2300      	movs	r3, #0
 8000c24:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c26:	2306      	movs	r3, #6
 8000c28:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4806      	ldr	r0, [pc, #24]	@ (8000c4c <HAL_I2S_MspInit+0xfc>)
 8000c32:	f000 faad 	bl	8001190 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000c36:	bf00      	nop
 8000c38:	3738      	adds	r7, #56	@ 0x38
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40003c00 	.word	0x40003c00
 8000c44:	40023800 	.word	0x40023800
 8000c48:	40020000 	.word	0x40020000
 8000c4c:	40020800 	.word	0x40020800

08000c50 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b08a      	sub	sp, #40	@ 0x28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a19      	ldr	r2, [pc, #100]	@ (8000cd4 <HAL_SPI_MspInit+0x84>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d12b      	bne.n	8000cca <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]
 8000c76:	4b18      	ldr	r3, [pc, #96]	@ (8000cd8 <HAL_SPI_MspInit+0x88>)
 8000c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c7a:	4a17      	ldr	r2, [pc, #92]	@ (8000cd8 <HAL_SPI_MspInit+0x88>)
 8000c7c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c80:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c82:	4b15      	ldr	r3, [pc, #84]	@ (8000cd8 <HAL_SPI_MspInit+0x88>)
 8000c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c86:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c8a:	613b      	str	r3, [r7, #16]
 8000c8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60fb      	str	r3, [r7, #12]
 8000c92:	4b11      	ldr	r3, [pc, #68]	@ (8000cd8 <HAL_SPI_MspInit+0x88>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c96:	4a10      	ldr	r2, [pc, #64]	@ (8000cd8 <HAL_SPI_MspInit+0x88>)
 8000c98:	f043 0301 	orr.w	r3, r3, #1
 8000c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd8 <HAL_SPI_MspInit+0x88>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	f003 0301 	and.w	r3, r3, #1
 8000ca6:	60fb      	str	r3, [r7, #12]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000caa:	23e0      	movs	r3, #224	@ 0xe0
 8000cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cba:	2305      	movs	r3, #5
 8000cbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cbe:	f107 0314 	add.w	r3, r7, #20
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4805      	ldr	r0, [pc, #20]	@ (8000cdc <HAL_SPI_MspInit+0x8c>)
 8000cc6:	f000 fa63 	bl	8001190 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000cca:	bf00      	nop
 8000ccc:	3728      	adds	r7, #40	@ 0x28
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40013000 	.word	0x40013000
 8000cd8:	40023800 	.word	0x40023800
 8000cdc:	40020000 	.word	0x40020000

08000ce0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b08a      	sub	sp, #40	@ 0x28
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce8:	f107 0314 	add.w	r3, r7, #20
 8000cec:	2200      	movs	r2, #0
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	605a      	str	r2, [r3, #4]
 8000cf2:	609a      	str	r2, [r3, #8]
 8000cf4:	60da      	str	r2, [r3, #12]
 8000cf6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a19      	ldr	r2, [pc, #100]	@ (8000d64 <HAL_UART_MspInit+0x84>)
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d12b      	bne.n	8000d5a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d02:	2300      	movs	r3, #0
 8000d04:	613b      	str	r3, [r7, #16]
 8000d06:	4b18      	ldr	r3, [pc, #96]	@ (8000d68 <HAL_UART_MspInit+0x88>)
 8000d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d0a:	4a17      	ldr	r2, [pc, #92]	@ (8000d68 <HAL_UART_MspInit+0x88>)
 8000d0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d10:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d12:	4b15      	ldr	r3, [pc, #84]	@ (8000d68 <HAL_UART_MspInit+0x88>)
 8000d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d1a:	613b      	str	r3, [r7, #16]
 8000d1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	4b11      	ldr	r3, [pc, #68]	@ (8000d68 <HAL_UART_MspInit+0x88>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d26:	4a10      	ldr	r2, [pc, #64]	@ (8000d68 <HAL_UART_MspInit+0x88>)
 8000d28:	f043 0308 	orr.w	r3, r3, #8
 8000d2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d68 <HAL_UART_MspInit+0x88>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d32:	f003 0308 	and.w	r3, r3, #8
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000d3a:	2360      	movs	r3, #96	@ 0x60
 8000d3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d46:	2303      	movs	r3, #3
 8000d48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d4a:	2307      	movs	r3, #7
 8000d4c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d4e:	f107 0314 	add.w	r3, r7, #20
 8000d52:	4619      	mov	r1, r3
 8000d54:	4805      	ldr	r0, [pc, #20]	@ (8000d6c <HAL_UART_MspInit+0x8c>)
 8000d56:	f000 fa1b 	bl	8001190 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d5a:	bf00      	nop
 8000d5c:	3728      	adds	r7, #40	@ 0x28
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	40004400 	.word	0x40004400
 8000d68:	40023800 	.word	0x40023800
 8000d6c:	40020c00 	.word	0x40020c00

08000d70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d74:	bf00      	nop
 8000d76:	e7fd      	b.n	8000d74 <NMI_Handler+0x4>

08000d78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d7c:	bf00      	nop
 8000d7e:	e7fd      	b.n	8000d7c <HardFault_Handler+0x4>

08000d80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d84:	bf00      	nop
 8000d86:	e7fd      	b.n	8000d84 <MemManage_Handler+0x4>

08000d88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d8c:	bf00      	nop
 8000d8e:	e7fd      	b.n	8000d8c <BusFault_Handler+0x4>

08000d90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d94:	bf00      	nop
 8000d96:	e7fd      	b.n	8000d94 <UsageFault_Handler+0x4>

08000d98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr

08000da6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000da6:	b480      	push	{r7}
 8000da8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000daa:	bf00      	nop
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr

08000db4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000db8:	bf00      	nop
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr

08000dc2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dc2:	b580      	push	{r7, lr}
 8000dc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dc6:	f005 fead 	bl	8006b24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dca:	bf00      	nop
 8000dcc:	bd80      	pop	{r7, pc}
	...

08000dd0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000dd4:	4802      	ldr	r0, [pc, #8]	@ (8000de0 <OTG_FS_IRQHandler+0x10>)
 8000dd6:	f000 fe71 	bl	8001abc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000dda:	bf00      	nop
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	20000600 	.word	0x20000600

08000de4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b086      	sub	sp, #24
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dec:	4a14      	ldr	r2, [pc, #80]	@ (8000e40 <_sbrk+0x5c>)
 8000dee:	4b15      	ldr	r3, [pc, #84]	@ (8000e44 <_sbrk+0x60>)
 8000df0:	1ad3      	subs	r3, r2, r3
 8000df2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000df8:	4b13      	ldr	r3, [pc, #76]	@ (8000e48 <_sbrk+0x64>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d102      	bne.n	8000e06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e00:	4b11      	ldr	r3, [pc, #68]	@ (8000e48 <_sbrk+0x64>)
 8000e02:	4a12      	ldr	r2, [pc, #72]	@ (8000e4c <_sbrk+0x68>)
 8000e04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e06:	4b10      	ldr	r3, [pc, #64]	@ (8000e48 <_sbrk+0x64>)
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	d207      	bcs.n	8000e24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e14:	f009 fa44 	bl	800a2a0 <__errno>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	220c      	movs	r2, #12
 8000e1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e22:	e009      	b.n	8000e38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e24:	4b08      	ldr	r3, [pc, #32]	@ (8000e48 <_sbrk+0x64>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e2a:	4b07      	ldr	r3, [pc, #28]	@ (8000e48 <_sbrk+0x64>)
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4413      	add	r3, r2
 8000e32:	4a05      	ldr	r2, [pc, #20]	@ (8000e48 <_sbrk+0x64>)
 8000e34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e36:	68fb      	ldr	r3, [r7, #12]
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	3718      	adds	r7, #24
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	20020000 	.word	0x20020000
 8000e44:	00000400 	.word	0x00000400
 8000e48:	200001dc 	.word	0x200001dc
 8000e4c:	20000b28 	.word	0x20000b28

08000e50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e54:	4b06      	ldr	r3, [pc, #24]	@ (8000e70 <SystemInit+0x20>)
 8000e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e5a:	4a05      	ldr	r2, [pc, #20]	@ (8000e70 <SystemInit+0x20>)
 8000e5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	e000ed00 	.word	0xe000ed00

08000e74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000eac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e78:	f7ff ffea 	bl	8000e50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e7c:	480c      	ldr	r0, [pc, #48]	@ (8000eb0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e7e:	490d      	ldr	r1, [pc, #52]	@ (8000eb4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e80:	4a0d      	ldr	r2, [pc, #52]	@ (8000eb8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e84:	e002      	b.n	8000e8c <LoopCopyDataInit>

08000e86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e8a:	3304      	adds	r3, #4

08000e8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e90:	d3f9      	bcc.n	8000e86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e92:	4a0a      	ldr	r2, [pc, #40]	@ (8000ebc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e94:	4c0a      	ldr	r4, [pc, #40]	@ (8000ec0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e98:	e001      	b.n	8000e9e <LoopFillZerobss>

08000e9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e9c:	3204      	adds	r2, #4

08000e9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ea0:	d3fb      	bcc.n	8000e9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ea2:	f009 fa03 	bl	800a2ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ea6:	f7ff fb13 	bl	80004d0 <main>
  bx  lr    
 8000eaa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000eac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000eb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eb4:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000eb8:	0800a3d0 	.word	0x0800a3d0
  ldr r2, =_sbss
 8000ebc:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000ec0:	20000b28 	.word	0x20000b28

08000ec4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ec4:	e7fe      	b.n	8000ec4 <ADC_IRQHandler>
	...

08000ec8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ecc:	4b0e      	ldr	r3, [pc, #56]	@ (8000f08 <HAL_Init+0x40>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a0d      	ldr	r2, [pc, #52]	@ (8000f08 <HAL_Init+0x40>)
 8000ed2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ed6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8000f08 <HAL_Init+0x40>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a0a      	ldr	r2, [pc, #40]	@ (8000f08 <HAL_Init+0x40>)
 8000ede:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ee2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ee4:	4b08      	ldr	r3, [pc, #32]	@ (8000f08 <HAL_Init+0x40>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a07      	ldr	r2, [pc, #28]	@ (8000f08 <HAL_Init+0x40>)
 8000eea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000eee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ef0:	2003      	movs	r0, #3
 8000ef2:	f000 f90b 	bl	800110c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	f000 f808 	bl	8000f0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000efc:	f7ff fdb8 	bl	8000a70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f00:	2300      	movs	r3, #0
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40023c00 	.word	0x40023c00

08000f0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f14:	4b12      	ldr	r3, [pc, #72]	@ (8000f60 <HAL_InitTick+0x54>)
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	4b12      	ldr	r3, [pc, #72]	@ (8000f64 <HAL_InitTick+0x58>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f22:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f000 f923 	bl	8001176 <HAL_SYSTICK_Config>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f36:	2301      	movs	r3, #1
 8000f38:	e00e      	b.n	8000f58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2b0f      	cmp	r3, #15
 8000f3e:	d80a      	bhi.n	8000f56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f40:	2200      	movs	r2, #0
 8000f42:	6879      	ldr	r1, [r7, #4]
 8000f44:	f04f 30ff 	mov.w	r0, #4294967295
 8000f48:	f000 f8eb 	bl	8001122 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f4c:	4a06      	ldr	r2, [pc, #24]	@ (8000f68 <HAL_InitTick+0x5c>)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f52:	2300      	movs	r3, #0
 8000f54:	e000      	b.n	8000f58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000000 	.word	0x20000000
 8000f64:	20000008 	.word	0x20000008
 8000f68:	20000004 	.word	0x20000004

08000f6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	f003 0307 	and.w	r3, r3, #7
 8000f7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f82:	68ba      	ldr	r2, [r7, #8]
 8000f84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f88:	4013      	ands	r3, r2
 8000f8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f9e:	4a04      	ldr	r2, [pc, #16]	@ (8000fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	60d3      	str	r3, [r2, #12]
}
 8000fa4:	bf00      	nop
 8000fa6:	3714      	adds	r7, #20
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fb8:	4b04      	ldr	r3, [pc, #16]	@ (8000fcc <__NVIC_GetPriorityGrouping+0x18>)
 8000fba:	68db      	ldr	r3, [r3, #12]
 8000fbc:	0a1b      	lsrs	r3, r3, #8
 8000fbe:	f003 0307 	and.w	r3, r3, #7
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr
 8000fcc:	e000ed00 	.word	0xe000ed00

08000fd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	db0b      	blt.n	8000ffa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	f003 021f 	and.w	r2, r3, #31
 8000fe8:	4907      	ldr	r1, [pc, #28]	@ (8001008 <__NVIC_EnableIRQ+0x38>)
 8000fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fee:	095b      	lsrs	r3, r3, #5
 8000ff0:	2001      	movs	r0, #1
 8000ff2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ffa:	bf00      	nop
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	e000e100 	.word	0xe000e100

0800100c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	6039      	str	r1, [r7, #0]
 8001016:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101c:	2b00      	cmp	r3, #0
 800101e:	db0a      	blt.n	8001036 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	b2da      	uxtb	r2, r3
 8001024:	490c      	ldr	r1, [pc, #48]	@ (8001058 <__NVIC_SetPriority+0x4c>)
 8001026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102a:	0112      	lsls	r2, r2, #4
 800102c:	b2d2      	uxtb	r2, r2
 800102e:	440b      	add	r3, r1
 8001030:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001034:	e00a      	b.n	800104c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	b2da      	uxtb	r2, r3
 800103a:	4908      	ldr	r1, [pc, #32]	@ (800105c <__NVIC_SetPriority+0x50>)
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	f003 030f 	and.w	r3, r3, #15
 8001042:	3b04      	subs	r3, #4
 8001044:	0112      	lsls	r2, r2, #4
 8001046:	b2d2      	uxtb	r2, r2
 8001048:	440b      	add	r3, r1
 800104a:	761a      	strb	r2, [r3, #24]
}
 800104c:	bf00      	nop
 800104e:	370c      	adds	r7, #12
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	e000e100 	.word	0xe000e100
 800105c:	e000ed00 	.word	0xe000ed00

08001060 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001060:	b480      	push	{r7}
 8001062:	b089      	sub	sp, #36	@ 0x24
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	f003 0307 	and.w	r3, r3, #7
 8001072:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	f1c3 0307 	rsb	r3, r3, #7
 800107a:	2b04      	cmp	r3, #4
 800107c:	bf28      	it	cs
 800107e:	2304      	movcs	r3, #4
 8001080:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	3304      	adds	r3, #4
 8001086:	2b06      	cmp	r3, #6
 8001088:	d902      	bls.n	8001090 <NVIC_EncodePriority+0x30>
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	3b03      	subs	r3, #3
 800108e:	e000      	b.n	8001092 <NVIC_EncodePriority+0x32>
 8001090:	2300      	movs	r3, #0
 8001092:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001094:	f04f 32ff 	mov.w	r2, #4294967295
 8001098:	69bb      	ldr	r3, [r7, #24]
 800109a:	fa02 f303 	lsl.w	r3, r2, r3
 800109e:	43da      	mvns	r2, r3
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	401a      	ands	r2, r3
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010a8:	f04f 31ff 	mov.w	r1, #4294967295
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	fa01 f303 	lsl.w	r3, r1, r3
 80010b2:	43d9      	mvns	r1, r3
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b8:	4313      	orrs	r3, r2
         );
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3724      	adds	r7, #36	@ 0x24
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
	...

080010c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	3b01      	subs	r3, #1
 80010d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010d8:	d301      	bcc.n	80010de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010da:	2301      	movs	r3, #1
 80010dc:	e00f      	b.n	80010fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010de:	4a0a      	ldr	r2, [pc, #40]	@ (8001108 <SysTick_Config+0x40>)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	3b01      	subs	r3, #1
 80010e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010e6:	210f      	movs	r1, #15
 80010e8:	f04f 30ff 	mov.w	r0, #4294967295
 80010ec:	f7ff ff8e 	bl	800100c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010f0:	4b05      	ldr	r3, [pc, #20]	@ (8001108 <SysTick_Config+0x40>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010f6:	4b04      	ldr	r3, [pc, #16]	@ (8001108 <SysTick_Config+0x40>)
 80010f8:	2207      	movs	r2, #7
 80010fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	e000e010 	.word	0xe000e010

0800110c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f7ff ff29 	bl	8000f6c <__NVIC_SetPriorityGrouping>
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001122:	b580      	push	{r7, lr}
 8001124:	b086      	sub	sp, #24
 8001126:	af00      	add	r7, sp, #0
 8001128:	4603      	mov	r3, r0
 800112a:	60b9      	str	r1, [r7, #8]
 800112c:	607a      	str	r2, [r7, #4]
 800112e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001134:	f7ff ff3e 	bl	8000fb4 <__NVIC_GetPriorityGrouping>
 8001138:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800113a:	687a      	ldr	r2, [r7, #4]
 800113c:	68b9      	ldr	r1, [r7, #8]
 800113e:	6978      	ldr	r0, [r7, #20]
 8001140:	f7ff ff8e 	bl	8001060 <NVIC_EncodePriority>
 8001144:	4602      	mov	r2, r0
 8001146:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800114a:	4611      	mov	r1, r2
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff ff5d 	bl	800100c <__NVIC_SetPriority>
}
 8001152:	bf00      	nop
 8001154:	3718      	adds	r7, #24
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}

0800115a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800115a:	b580      	push	{r7, lr}
 800115c:	b082      	sub	sp, #8
 800115e:	af00      	add	r7, sp, #0
 8001160:	4603      	mov	r3, r0
 8001162:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff ff31 	bl	8000fd0 <__NVIC_EnableIRQ>
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b082      	sub	sp, #8
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f7ff ffa2 	bl	80010c8 <SysTick_Config>
 8001184:	4603      	mov	r3, r0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
	...

08001190 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001190:	b480      	push	{r7}
 8001192:	b089      	sub	sp, #36	@ 0x24
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800119a:	2300      	movs	r3, #0
 800119c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800119e:	2300      	movs	r3, #0
 80011a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011a6:	2300      	movs	r3, #0
 80011a8:	61fb      	str	r3, [r7, #28]
 80011aa:	e16b      	b.n	8001484 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011ac:	2201      	movs	r2, #1
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	697a      	ldr	r2, [r7, #20]
 80011bc:	4013      	ands	r3, r2
 80011be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011c0:	693a      	ldr	r2, [r7, #16]
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	f040 815a 	bne.w	800147e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f003 0303 	and.w	r3, r3, #3
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d005      	beq.n	80011e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011de:	2b02      	cmp	r3, #2
 80011e0:	d130      	bne.n	8001244 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	005b      	lsls	r3, r3, #1
 80011ec:	2203      	movs	r2, #3
 80011ee:	fa02 f303 	lsl.w	r3, r2, r3
 80011f2:	43db      	mvns	r3, r3
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	4013      	ands	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	68da      	ldr	r2, [r3, #12]
 80011fe:	69fb      	ldr	r3, [r7, #28]
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	fa02 f303 	lsl.w	r3, r2, r3
 8001206:	69ba      	ldr	r2, [r7, #24]
 8001208:	4313      	orrs	r3, r2
 800120a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001218:	2201      	movs	r2, #1
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	fa02 f303 	lsl.w	r3, r2, r3
 8001220:	43db      	mvns	r3, r3
 8001222:	69ba      	ldr	r2, [r7, #24]
 8001224:	4013      	ands	r3, r2
 8001226:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	091b      	lsrs	r3, r3, #4
 800122e:	f003 0201 	and.w	r2, r3, #1
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	4313      	orrs	r3, r2
 800123c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f003 0303 	and.w	r3, r3, #3
 800124c:	2b03      	cmp	r3, #3
 800124e:	d017      	beq.n	8001280 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	68db      	ldr	r3, [r3, #12]
 8001254:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	2203      	movs	r2, #3
 800125c:	fa02 f303 	lsl.w	r3, r2, r3
 8001260:	43db      	mvns	r3, r3
 8001262:	69ba      	ldr	r2, [r7, #24]
 8001264:	4013      	ands	r3, r2
 8001266:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	689a      	ldr	r2, [r3, #8]
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	4313      	orrs	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f003 0303 	and.w	r3, r3, #3
 8001288:	2b02      	cmp	r3, #2
 800128a:	d123      	bne.n	80012d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800128c:	69fb      	ldr	r3, [r7, #28]
 800128e:	08da      	lsrs	r2, r3, #3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	3208      	adds	r2, #8
 8001294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001298:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	f003 0307 	and.w	r3, r3, #7
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	220f      	movs	r2, #15
 80012a4:	fa02 f303 	lsl.w	r3, r2, r3
 80012a8:	43db      	mvns	r3, r3
 80012aa:	69ba      	ldr	r2, [r7, #24]
 80012ac:	4013      	ands	r3, r2
 80012ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	691a      	ldr	r2, [r3, #16]
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	f003 0307 	and.w	r3, r3, #7
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	08da      	lsrs	r2, r3, #3
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	3208      	adds	r2, #8
 80012ce:	69b9      	ldr	r1, [r7, #24]
 80012d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	2203      	movs	r2, #3
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	43db      	mvns	r3, r3
 80012e6:	69ba      	ldr	r2, [r7, #24]
 80012e8:	4013      	ands	r3, r2
 80012ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f003 0203 	and.w	r2, r3, #3
 80012f4:	69fb      	ldr	r3, [r7, #28]
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	fa02 f303 	lsl.w	r3, r2, r3
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	4313      	orrs	r3, r2
 8001300:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001310:	2b00      	cmp	r3, #0
 8001312:	f000 80b4 	beq.w	800147e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001316:	2300      	movs	r3, #0
 8001318:	60fb      	str	r3, [r7, #12]
 800131a:	4b60      	ldr	r3, [pc, #384]	@ (800149c <HAL_GPIO_Init+0x30c>)
 800131c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800131e:	4a5f      	ldr	r2, [pc, #380]	@ (800149c <HAL_GPIO_Init+0x30c>)
 8001320:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001324:	6453      	str	r3, [r2, #68]	@ 0x44
 8001326:	4b5d      	ldr	r3, [pc, #372]	@ (800149c <HAL_GPIO_Init+0x30c>)
 8001328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800132a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001332:	4a5b      	ldr	r2, [pc, #364]	@ (80014a0 <HAL_GPIO_Init+0x310>)
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	089b      	lsrs	r3, r3, #2
 8001338:	3302      	adds	r3, #2
 800133a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800133e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	f003 0303 	and.w	r3, r3, #3
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	220f      	movs	r2, #15
 800134a:	fa02 f303 	lsl.w	r3, r2, r3
 800134e:	43db      	mvns	r3, r3
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	4013      	ands	r3, r2
 8001354:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4a52      	ldr	r2, [pc, #328]	@ (80014a4 <HAL_GPIO_Init+0x314>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d02b      	beq.n	80013b6 <HAL_GPIO_Init+0x226>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4a51      	ldr	r2, [pc, #324]	@ (80014a8 <HAL_GPIO_Init+0x318>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d025      	beq.n	80013b2 <HAL_GPIO_Init+0x222>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4a50      	ldr	r2, [pc, #320]	@ (80014ac <HAL_GPIO_Init+0x31c>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d01f      	beq.n	80013ae <HAL_GPIO_Init+0x21e>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4a4f      	ldr	r2, [pc, #316]	@ (80014b0 <HAL_GPIO_Init+0x320>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d019      	beq.n	80013aa <HAL_GPIO_Init+0x21a>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4a4e      	ldr	r2, [pc, #312]	@ (80014b4 <HAL_GPIO_Init+0x324>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d013      	beq.n	80013a6 <HAL_GPIO_Init+0x216>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4a4d      	ldr	r2, [pc, #308]	@ (80014b8 <HAL_GPIO_Init+0x328>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d00d      	beq.n	80013a2 <HAL_GPIO_Init+0x212>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4a4c      	ldr	r2, [pc, #304]	@ (80014bc <HAL_GPIO_Init+0x32c>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d007      	beq.n	800139e <HAL_GPIO_Init+0x20e>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4a4b      	ldr	r2, [pc, #300]	@ (80014c0 <HAL_GPIO_Init+0x330>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d101      	bne.n	800139a <HAL_GPIO_Init+0x20a>
 8001396:	2307      	movs	r3, #7
 8001398:	e00e      	b.n	80013b8 <HAL_GPIO_Init+0x228>
 800139a:	2308      	movs	r3, #8
 800139c:	e00c      	b.n	80013b8 <HAL_GPIO_Init+0x228>
 800139e:	2306      	movs	r3, #6
 80013a0:	e00a      	b.n	80013b8 <HAL_GPIO_Init+0x228>
 80013a2:	2305      	movs	r3, #5
 80013a4:	e008      	b.n	80013b8 <HAL_GPIO_Init+0x228>
 80013a6:	2304      	movs	r3, #4
 80013a8:	e006      	b.n	80013b8 <HAL_GPIO_Init+0x228>
 80013aa:	2303      	movs	r3, #3
 80013ac:	e004      	b.n	80013b8 <HAL_GPIO_Init+0x228>
 80013ae:	2302      	movs	r3, #2
 80013b0:	e002      	b.n	80013b8 <HAL_GPIO_Init+0x228>
 80013b2:	2301      	movs	r3, #1
 80013b4:	e000      	b.n	80013b8 <HAL_GPIO_Init+0x228>
 80013b6:	2300      	movs	r3, #0
 80013b8:	69fa      	ldr	r2, [r7, #28]
 80013ba:	f002 0203 	and.w	r2, r2, #3
 80013be:	0092      	lsls	r2, r2, #2
 80013c0:	4093      	lsls	r3, r2
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013c8:	4935      	ldr	r1, [pc, #212]	@ (80014a0 <HAL_GPIO_Init+0x310>)
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	089b      	lsrs	r3, r3, #2
 80013ce:	3302      	adds	r3, #2
 80013d0:	69ba      	ldr	r2, [r7, #24]
 80013d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013d6:	4b3b      	ldr	r3, [pc, #236]	@ (80014c4 <HAL_GPIO_Init+0x334>)
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	43db      	mvns	r3, r3
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	4013      	ands	r3, r2
 80013e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d003      	beq.n	80013fa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013f2:	69ba      	ldr	r2, [r7, #24]
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013fa:	4a32      	ldr	r2, [pc, #200]	@ (80014c4 <HAL_GPIO_Init+0x334>)
 80013fc:	69bb      	ldr	r3, [r7, #24]
 80013fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001400:	4b30      	ldr	r3, [pc, #192]	@ (80014c4 <HAL_GPIO_Init+0x334>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	43db      	mvns	r3, r3
 800140a:	69ba      	ldr	r2, [r7, #24]
 800140c:	4013      	ands	r3, r2
 800140e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001418:	2b00      	cmp	r3, #0
 800141a:	d003      	beq.n	8001424 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	4313      	orrs	r3, r2
 8001422:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001424:	4a27      	ldr	r2, [pc, #156]	@ (80014c4 <HAL_GPIO_Init+0x334>)
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800142a:	4b26      	ldr	r3, [pc, #152]	@ (80014c4 <HAL_GPIO_Init+0x334>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	43db      	mvns	r3, r3
 8001434:	69ba      	ldr	r2, [r7, #24]
 8001436:	4013      	ands	r3, r2
 8001438:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d003      	beq.n	800144e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001446:	69ba      	ldr	r2, [r7, #24]
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	4313      	orrs	r3, r2
 800144c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800144e:	4a1d      	ldr	r2, [pc, #116]	@ (80014c4 <HAL_GPIO_Init+0x334>)
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001454:	4b1b      	ldr	r3, [pc, #108]	@ (80014c4 <HAL_GPIO_Init+0x334>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	43db      	mvns	r3, r3
 800145e:	69ba      	ldr	r2, [r7, #24]
 8001460:	4013      	ands	r3, r2
 8001462:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800146c:	2b00      	cmp	r3, #0
 800146e:	d003      	beq.n	8001478 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001470:	69ba      	ldr	r2, [r7, #24]
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	4313      	orrs	r3, r2
 8001476:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001478:	4a12      	ldr	r2, [pc, #72]	@ (80014c4 <HAL_GPIO_Init+0x334>)
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	3301      	adds	r3, #1
 8001482:	61fb      	str	r3, [r7, #28]
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	2b0f      	cmp	r3, #15
 8001488:	f67f ae90 	bls.w	80011ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800148c:	bf00      	nop
 800148e:	bf00      	nop
 8001490:	3724      	adds	r7, #36	@ 0x24
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	40023800 	.word	0x40023800
 80014a0:	40013800 	.word	0x40013800
 80014a4:	40020000 	.word	0x40020000
 80014a8:	40020400 	.word	0x40020400
 80014ac:	40020800 	.word	0x40020800
 80014b0:	40020c00 	.word	0x40020c00
 80014b4:	40021000 	.word	0x40021000
 80014b8:	40021400 	.word	0x40021400
 80014bc:	40021800 	.word	0x40021800
 80014c0:	40021c00 	.word	0x40021c00
 80014c4:	40013c00 	.word	0x40013c00

080014c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	807b      	strh	r3, [r7, #2]
 80014d4:	4613      	mov	r3, r2
 80014d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014d8:	787b      	ldrb	r3, [r7, #1]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d003      	beq.n	80014e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014de:	887a      	ldrh	r2, [r7, #2]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014e4:	e003      	b.n	80014ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014e6:	887b      	ldrh	r3, [r7, #2]
 80014e8:	041a      	lsls	r2, r3, #16
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	619a      	str	r2, [r3, #24]
}
 80014ee:	bf00      	nop
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr

080014fa <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b086      	sub	sp, #24
 80014fe:	af02      	add	r7, sp, #8
 8001500:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d101      	bne.n	800150c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001508:	2301      	movs	r3, #1
 800150a:	e059      	b.n	80015c0 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8001518:	b2db      	uxtb	r3, r3
 800151a:	2b00      	cmp	r3, #0
 800151c:	d106      	bne.n	800152c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f008 fb38 	bl	8009b9c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2203      	movs	r2, #3
 8001530:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800153a:	d102      	bne.n	8001542 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2200      	movs	r2, #0
 8001540:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4618      	mov	r0, r3
 8001548:	f004 f9b9 	bl	80058be <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6818      	ldr	r0, [r3, #0]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	7c1a      	ldrb	r2, [r3, #16]
 8001554:	f88d 2000 	strb.w	r2, [sp]
 8001558:	3304      	adds	r3, #4
 800155a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800155c:	f004 f93a 	bl	80057d4 <USB_CoreInit>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d005      	beq.n	8001572 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2202      	movs	r2, #2
 800156a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e026      	b.n	80015c0 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2101      	movs	r1, #1
 8001578:	4618      	mov	r0, r3
 800157a:	f004 f9b1 	bl	80058e0 <USB_SetCurrentMode>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d005      	beq.n	8001590 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2202      	movs	r2, #2
 8001588:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e017      	b.n	80015c0 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6818      	ldr	r0, [r3, #0]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	7c1a      	ldrb	r2, [r3, #16]
 8001598:	f88d 2000 	strb.w	r2, [sp]
 800159c:	3304      	adds	r3, #4
 800159e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015a0:	f004 fb54 	bl	8005c4c <USB_HostInit>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d005      	beq.n	80015b6 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2202      	movs	r2, #2
 80015ae:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e004      	b.n	80015c0 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2201      	movs	r2, #1
 80015ba:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80015be:	2300      	movs	r3, #0
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3710      	adds	r7, #16
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80015c8:	b590      	push	{r4, r7, lr}
 80015ca:	b08b      	sub	sp, #44	@ 0x2c
 80015cc:	af04      	add	r7, sp, #16
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	4608      	mov	r0, r1
 80015d2:	4611      	mov	r1, r2
 80015d4:	461a      	mov	r2, r3
 80015d6:	4603      	mov	r3, r0
 80015d8:	70fb      	strb	r3, [r7, #3]
 80015da:	460b      	mov	r3, r1
 80015dc:	70bb      	strb	r3, [r7, #2]
 80015de:	4613      	mov	r3, r2
 80015e0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80015e2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80015e4:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d101      	bne.n	80015f4 <HAL_HCD_HC_Init+0x2c>
 80015f0:	2302      	movs	r3, #2
 80015f2:	e09d      	b.n	8001730 <HAL_HCD_HC_Init+0x168>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2201      	movs	r2, #1
 80015f8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80015fc:	78fa      	ldrb	r2, [r7, #3]
 80015fe:	6879      	ldr	r1, [r7, #4]
 8001600:	4613      	mov	r3, r2
 8001602:	011b      	lsls	r3, r3, #4
 8001604:	1a9b      	subs	r3, r3, r2
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	440b      	add	r3, r1
 800160a:	3319      	adds	r3, #25
 800160c:	2200      	movs	r2, #0
 800160e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001610:	78fa      	ldrb	r2, [r7, #3]
 8001612:	6879      	ldr	r1, [r7, #4]
 8001614:	4613      	mov	r3, r2
 8001616:	011b      	lsls	r3, r3, #4
 8001618:	1a9b      	subs	r3, r3, r2
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	440b      	add	r3, r1
 800161e:	3314      	adds	r3, #20
 8001620:	787a      	ldrb	r2, [r7, #1]
 8001622:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001624:	78fa      	ldrb	r2, [r7, #3]
 8001626:	6879      	ldr	r1, [r7, #4]
 8001628:	4613      	mov	r3, r2
 800162a:	011b      	lsls	r3, r3, #4
 800162c:	1a9b      	subs	r3, r3, r2
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	440b      	add	r3, r1
 8001632:	3315      	adds	r3, #21
 8001634:	78fa      	ldrb	r2, [r7, #3]
 8001636:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001638:	78fa      	ldrb	r2, [r7, #3]
 800163a:	6879      	ldr	r1, [r7, #4]
 800163c:	4613      	mov	r3, r2
 800163e:	011b      	lsls	r3, r3, #4
 8001640:	1a9b      	subs	r3, r3, r2
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	440b      	add	r3, r1
 8001646:	3326      	adds	r3, #38	@ 0x26
 8001648:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800164c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800164e:	78fa      	ldrb	r2, [r7, #3]
 8001650:	78bb      	ldrb	r3, [r7, #2]
 8001652:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001656:	b2d8      	uxtb	r0, r3
 8001658:	6879      	ldr	r1, [r7, #4]
 800165a:	4613      	mov	r3, r2
 800165c:	011b      	lsls	r3, r3, #4
 800165e:	1a9b      	subs	r3, r3, r2
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	440b      	add	r3, r1
 8001664:	3316      	adds	r3, #22
 8001666:	4602      	mov	r2, r0
 8001668:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800166a:	78fb      	ldrb	r3, [r7, #3]
 800166c:	4619      	mov	r1, r3
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f000 fbc8 	bl	8001e04 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001674:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001678:	2b00      	cmp	r3, #0
 800167a:	da0a      	bge.n	8001692 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800167c:	78fa      	ldrb	r2, [r7, #3]
 800167e:	6879      	ldr	r1, [r7, #4]
 8001680:	4613      	mov	r3, r2
 8001682:	011b      	lsls	r3, r3, #4
 8001684:	1a9b      	subs	r3, r3, r2
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	440b      	add	r3, r1
 800168a:	3317      	adds	r3, #23
 800168c:	2201      	movs	r2, #1
 800168e:	701a      	strb	r2, [r3, #0]
 8001690:	e009      	b.n	80016a6 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001692:	78fa      	ldrb	r2, [r7, #3]
 8001694:	6879      	ldr	r1, [r7, #4]
 8001696:	4613      	mov	r3, r2
 8001698:	011b      	lsls	r3, r3, #4
 800169a:	1a9b      	subs	r3, r3, r2
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	440b      	add	r3, r1
 80016a0:	3317      	adds	r3, #23
 80016a2:	2200      	movs	r2, #0
 80016a4:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f004 fc32 	bl	8005f14 <USB_GetHostSpeed>
 80016b0:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80016b2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d10b      	bne.n	80016d2 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80016ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d107      	bne.n	80016d2 <HAL_HCD_HC_Init+0x10a>
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d104      	bne.n	80016d2 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	2bbc      	cmp	r3, #188	@ 0xbc
 80016cc:	d901      	bls.n	80016d2 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80016ce:	23bc      	movs	r3, #188	@ 0xbc
 80016d0:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80016d2:	78fa      	ldrb	r2, [r7, #3]
 80016d4:	6879      	ldr	r1, [r7, #4]
 80016d6:	4613      	mov	r3, r2
 80016d8:	011b      	lsls	r3, r3, #4
 80016da:	1a9b      	subs	r3, r3, r2
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	440b      	add	r3, r1
 80016e0:	3318      	adds	r3, #24
 80016e2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80016e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80016e8:	78fa      	ldrb	r2, [r7, #3]
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	b298      	uxth	r0, r3
 80016ee:	6879      	ldr	r1, [r7, #4]
 80016f0:	4613      	mov	r3, r2
 80016f2:	011b      	lsls	r3, r3, #4
 80016f4:	1a9b      	subs	r3, r3, r2
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	440b      	add	r3, r1
 80016fa:	3328      	adds	r3, #40	@ 0x28
 80016fc:	4602      	mov	r2, r0
 80016fe:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6818      	ldr	r0, [r3, #0]
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	b29b      	uxth	r3, r3
 8001708:	787c      	ldrb	r4, [r7, #1]
 800170a:	78ba      	ldrb	r2, [r7, #2]
 800170c:	78f9      	ldrb	r1, [r7, #3]
 800170e:	9302      	str	r3, [sp, #8]
 8001710:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001714:	9301      	str	r3, [sp, #4]
 8001716:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800171a:	9300      	str	r3, [sp, #0]
 800171c:	4623      	mov	r3, r4
 800171e:	f004 fc21 	bl	8005f64 <USB_HC_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2200      	movs	r2, #0
 800172a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800172e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001730:	4618      	mov	r0, r3
 8001732:	371c      	adds	r7, #28
 8001734:	46bd      	mov	sp, r7
 8001736:	bd90      	pop	{r4, r7, pc}

08001738 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	460b      	mov	r3, r1
 8001742:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001744:	2300      	movs	r3, #0
 8001746:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800174e:	2b01      	cmp	r3, #1
 8001750:	d101      	bne.n	8001756 <HAL_HCD_HC_Halt+0x1e>
 8001752:	2302      	movs	r3, #2
 8001754:	e00f      	b.n	8001776 <HAL_HCD_HC_Halt+0x3e>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2201      	movs	r2, #1
 800175a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	78fa      	ldrb	r2, [r7, #3]
 8001764:	4611      	mov	r1, r2
 8001766:	4618      	mov	r0, r3
 8001768:	f004 ffb3 	bl	80066d2 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2200      	movs	r2, #0
 8001770:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001774:	7bfb      	ldrb	r3, [r7, #15]
}
 8001776:	4618      	mov	r0, r3
 8001778:	3710      	adds	r7, #16
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
	...

08001780 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	4608      	mov	r0, r1
 800178a:	4611      	mov	r1, r2
 800178c:	461a      	mov	r2, r3
 800178e:	4603      	mov	r3, r0
 8001790:	70fb      	strb	r3, [r7, #3]
 8001792:	460b      	mov	r3, r1
 8001794:	70bb      	strb	r3, [r7, #2]
 8001796:	4613      	mov	r3, r2
 8001798:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800179a:	78fa      	ldrb	r2, [r7, #3]
 800179c:	6879      	ldr	r1, [r7, #4]
 800179e:	4613      	mov	r3, r2
 80017a0:	011b      	lsls	r3, r3, #4
 80017a2:	1a9b      	subs	r3, r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	440b      	add	r3, r1
 80017a8:	3317      	adds	r3, #23
 80017aa:	78ba      	ldrb	r2, [r7, #2]
 80017ac:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80017ae:	78fa      	ldrb	r2, [r7, #3]
 80017b0:	6879      	ldr	r1, [r7, #4]
 80017b2:	4613      	mov	r3, r2
 80017b4:	011b      	lsls	r3, r3, #4
 80017b6:	1a9b      	subs	r3, r3, r2
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	440b      	add	r3, r1
 80017bc:	3326      	adds	r3, #38	@ 0x26
 80017be:	787a      	ldrb	r2, [r7, #1]
 80017c0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80017c2:	7c3b      	ldrb	r3, [r7, #16]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d114      	bne.n	80017f2 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80017c8:	78fa      	ldrb	r2, [r7, #3]
 80017ca:	6879      	ldr	r1, [r7, #4]
 80017cc:	4613      	mov	r3, r2
 80017ce:	011b      	lsls	r3, r3, #4
 80017d0:	1a9b      	subs	r3, r3, r2
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	440b      	add	r3, r1
 80017d6:	332a      	adds	r3, #42	@ 0x2a
 80017d8:	2203      	movs	r2, #3
 80017da:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80017dc:	78fa      	ldrb	r2, [r7, #3]
 80017de:	6879      	ldr	r1, [r7, #4]
 80017e0:	4613      	mov	r3, r2
 80017e2:	011b      	lsls	r3, r3, #4
 80017e4:	1a9b      	subs	r3, r3, r2
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	440b      	add	r3, r1
 80017ea:	3319      	adds	r3, #25
 80017ec:	7f3a      	ldrb	r2, [r7, #28]
 80017ee:	701a      	strb	r2, [r3, #0]
 80017f0:	e009      	b.n	8001806 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017f2:	78fa      	ldrb	r2, [r7, #3]
 80017f4:	6879      	ldr	r1, [r7, #4]
 80017f6:	4613      	mov	r3, r2
 80017f8:	011b      	lsls	r3, r3, #4
 80017fa:	1a9b      	subs	r3, r3, r2
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	440b      	add	r3, r1
 8001800:	332a      	adds	r3, #42	@ 0x2a
 8001802:	2202      	movs	r2, #2
 8001804:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001806:	787b      	ldrb	r3, [r7, #1]
 8001808:	2b03      	cmp	r3, #3
 800180a:	f200 8102 	bhi.w	8001a12 <HAL_HCD_HC_SubmitRequest+0x292>
 800180e:	a201      	add	r2, pc, #4	@ (adr r2, 8001814 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001814:	08001825 	.word	0x08001825
 8001818:	080019fd 	.word	0x080019fd
 800181c:	080018e9 	.word	0x080018e9
 8001820:	08001973 	.word	0x08001973
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001824:	7c3b      	ldrb	r3, [r7, #16]
 8001826:	2b01      	cmp	r3, #1
 8001828:	f040 80f5 	bne.w	8001a16 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 800182c:	78bb      	ldrb	r3, [r7, #2]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d12d      	bne.n	800188e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8001832:	8b3b      	ldrh	r3, [r7, #24]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d109      	bne.n	800184c <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001838:	78fa      	ldrb	r2, [r7, #3]
 800183a:	6879      	ldr	r1, [r7, #4]
 800183c:	4613      	mov	r3, r2
 800183e:	011b      	lsls	r3, r3, #4
 8001840:	1a9b      	subs	r3, r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	440b      	add	r3, r1
 8001846:	333d      	adds	r3, #61	@ 0x3d
 8001848:	2201      	movs	r2, #1
 800184a:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 800184c:	78fa      	ldrb	r2, [r7, #3]
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	4613      	mov	r3, r2
 8001852:	011b      	lsls	r3, r3, #4
 8001854:	1a9b      	subs	r3, r3, r2
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	440b      	add	r3, r1
 800185a:	333d      	adds	r3, #61	@ 0x3d
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d10a      	bne.n	8001878 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001862:	78fa      	ldrb	r2, [r7, #3]
 8001864:	6879      	ldr	r1, [r7, #4]
 8001866:	4613      	mov	r3, r2
 8001868:	011b      	lsls	r3, r3, #4
 800186a:	1a9b      	subs	r3, r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	440b      	add	r3, r1
 8001870:	332a      	adds	r3, #42	@ 0x2a
 8001872:	2200      	movs	r2, #0
 8001874:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8001876:	e0ce      	b.n	8001a16 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001878:	78fa      	ldrb	r2, [r7, #3]
 800187a:	6879      	ldr	r1, [r7, #4]
 800187c:	4613      	mov	r3, r2
 800187e:	011b      	lsls	r3, r3, #4
 8001880:	1a9b      	subs	r3, r3, r2
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	440b      	add	r3, r1
 8001886:	332a      	adds	r3, #42	@ 0x2a
 8001888:	2202      	movs	r2, #2
 800188a:	701a      	strb	r2, [r3, #0]
      break;
 800188c:	e0c3      	b.n	8001a16 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800188e:	78fa      	ldrb	r2, [r7, #3]
 8001890:	6879      	ldr	r1, [r7, #4]
 8001892:	4613      	mov	r3, r2
 8001894:	011b      	lsls	r3, r3, #4
 8001896:	1a9b      	subs	r3, r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	440b      	add	r3, r1
 800189c:	331a      	adds	r3, #26
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	f040 80b8 	bne.w	8001a16 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80018a6:	78fa      	ldrb	r2, [r7, #3]
 80018a8:	6879      	ldr	r1, [r7, #4]
 80018aa:	4613      	mov	r3, r2
 80018ac:	011b      	lsls	r3, r3, #4
 80018ae:	1a9b      	subs	r3, r3, r2
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	440b      	add	r3, r1
 80018b4:	333c      	adds	r3, #60	@ 0x3c
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d10a      	bne.n	80018d2 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018bc:	78fa      	ldrb	r2, [r7, #3]
 80018be:	6879      	ldr	r1, [r7, #4]
 80018c0:	4613      	mov	r3, r2
 80018c2:	011b      	lsls	r3, r3, #4
 80018c4:	1a9b      	subs	r3, r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	440b      	add	r3, r1
 80018ca:	332a      	adds	r3, #42	@ 0x2a
 80018cc:	2200      	movs	r2, #0
 80018ce:	701a      	strb	r2, [r3, #0]
      break;
 80018d0:	e0a1      	b.n	8001a16 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018d2:	78fa      	ldrb	r2, [r7, #3]
 80018d4:	6879      	ldr	r1, [r7, #4]
 80018d6:	4613      	mov	r3, r2
 80018d8:	011b      	lsls	r3, r3, #4
 80018da:	1a9b      	subs	r3, r3, r2
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	440b      	add	r3, r1
 80018e0:	332a      	adds	r3, #42	@ 0x2a
 80018e2:	2202      	movs	r2, #2
 80018e4:	701a      	strb	r2, [r3, #0]
      break;
 80018e6:	e096      	b.n	8001a16 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80018e8:	78bb      	ldrb	r3, [r7, #2]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d120      	bne.n	8001930 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80018ee:	78fa      	ldrb	r2, [r7, #3]
 80018f0:	6879      	ldr	r1, [r7, #4]
 80018f2:	4613      	mov	r3, r2
 80018f4:	011b      	lsls	r3, r3, #4
 80018f6:	1a9b      	subs	r3, r3, r2
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	440b      	add	r3, r1
 80018fc:	333d      	adds	r3, #61	@ 0x3d
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d10a      	bne.n	800191a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001904:	78fa      	ldrb	r2, [r7, #3]
 8001906:	6879      	ldr	r1, [r7, #4]
 8001908:	4613      	mov	r3, r2
 800190a:	011b      	lsls	r3, r3, #4
 800190c:	1a9b      	subs	r3, r3, r2
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	440b      	add	r3, r1
 8001912:	332a      	adds	r3, #42	@ 0x2a
 8001914:	2200      	movs	r2, #0
 8001916:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001918:	e07e      	b.n	8001a18 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800191a:	78fa      	ldrb	r2, [r7, #3]
 800191c:	6879      	ldr	r1, [r7, #4]
 800191e:	4613      	mov	r3, r2
 8001920:	011b      	lsls	r3, r3, #4
 8001922:	1a9b      	subs	r3, r3, r2
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	440b      	add	r3, r1
 8001928:	332a      	adds	r3, #42	@ 0x2a
 800192a:	2202      	movs	r2, #2
 800192c:	701a      	strb	r2, [r3, #0]
      break;
 800192e:	e073      	b.n	8001a18 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001930:	78fa      	ldrb	r2, [r7, #3]
 8001932:	6879      	ldr	r1, [r7, #4]
 8001934:	4613      	mov	r3, r2
 8001936:	011b      	lsls	r3, r3, #4
 8001938:	1a9b      	subs	r3, r3, r2
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	440b      	add	r3, r1
 800193e:	333c      	adds	r3, #60	@ 0x3c
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d10a      	bne.n	800195c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001946:	78fa      	ldrb	r2, [r7, #3]
 8001948:	6879      	ldr	r1, [r7, #4]
 800194a:	4613      	mov	r3, r2
 800194c:	011b      	lsls	r3, r3, #4
 800194e:	1a9b      	subs	r3, r3, r2
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	440b      	add	r3, r1
 8001954:	332a      	adds	r3, #42	@ 0x2a
 8001956:	2200      	movs	r2, #0
 8001958:	701a      	strb	r2, [r3, #0]
      break;
 800195a:	e05d      	b.n	8001a18 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800195c:	78fa      	ldrb	r2, [r7, #3]
 800195e:	6879      	ldr	r1, [r7, #4]
 8001960:	4613      	mov	r3, r2
 8001962:	011b      	lsls	r3, r3, #4
 8001964:	1a9b      	subs	r3, r3, r2
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	440b      	add	r3, r1
 800196a:	332a      	adds	r3, #42	@ 0x2a
 800196c:	2202      	movs	r2, #2
 800196e:	701a      	strb	r2, [r3, #0]
      break;
 8001970:	e052      	b.n	8001a18 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001972:	78bb      	ldrb	r3, [r7, #2]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d120      	bne.n	80019ba <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001978:	78fa      	ldrb	r2, [r7, #3]
 800197a:	6879      	ldr	r1, [r7, #4]
 800197c:	4613      	mov	r3, r2
 800197e:	011b      	lsls	r3, r3, #4
 8001980:	1a9b      	subs	r3, r3, r2
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	440b      	add	r3, r1
 8001986:	333d      	adds	r3, #61	@ 0x3d
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d10a      	bne.n	80019a4 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800198e:	78fa      	ldrb	r2, [r7, #3]
 8001990:	6879      	ldr	r1, [r7, #4]
 8001992:	4613      	mov	r3, r2
 8001994:	011b      	lsls	r3, r3, #4
 8001996:	1a9b      	subs	r3, r3, r2
 8001998:	009b      	lsls	r3, r3, #2
 800199a:	440b      	add	r3, r1
 800199c:	332a      	adds	r3, #42	@ 0x2a
 800199e:	2200      	movs	r2, #0
 80019a0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80019a2:	e039      	b.n	8001a18 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019a4:	78fa      	ldrb	r2, [r7, #3]
 80019a6:	6879      	ldr	r1, [r7, #4]
 80019a8:	4613      	mov	r3, r2
 80019aa:	011b      	lsls	r3, r3, #4
 80019ac:	1a9b      	subs	r3, r3, r2
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	440b      	add	r3, r1
 80019b2:	332a      	adds	r3, #42	@ 0x2a
 80019b4:	2202      	movs	r2, #2
 80019b6:	701a      	strb	r2, [r3, #0]
      break;
 80019b8:	e02e      	b.n	8001a18 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80019ba:	78fa      	ldrb	r2, [r7, #3]
 80019bc:	6879      	ldr	r1, [r7, #4]
 80019be:	4613      	mov	r3, r2
 80019c0:	011b      	lsls	r3, r3, #4
 80019c2:	1a9b      	subs	r3, r3, r2
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	440b      	add	r3, r1
 80019c8:	333c      	adds	r3, #60	@ 0x3c
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d10a      	bne.n	80019e6 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019d0:	78fa      	ldrb	r2, [r7, #3]
 80019d2:	6879      	ldr	r1, [r7, #4]
 80019d4:	4613      	mov	r3, r2
 80019d6:	011b      	lsls	r3, r3, #4
 80019d8:	1a9b      	subs	r3, r3, r2
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	440b      	add	r3, r1
 80019de:	332a      	adds	r3, #42	@ 0x2a
 80019e0:	2200      	movs	r2, #0
 80019e2:	701a      	strb	r2, [r3, #0]
      break;
 80019e4:	e018      	b.n	8001a18 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019e6:	78fa      	ldrb	r2, [r7, #3]
 80019e8:	6879      	ldr	r1, [r7, #4]
 80019ea:	4613      	mov	r3, r2
 80019ec:	011b      	lsls	r3, r3, #4
 80019ee:	1a9b      	subs	r3, r3, r2
 80019f0:	009b      	lsls	r3, r3, #2
 80019f2:	440b      	add	r3, r1
 80019f4:	332a      	adds	r3, #42	@ 0x2a
 80019f6:	2202      	movs	r2, #2
 80019f8:	701a      	strb	r2, [r3, #0]
      break;
 80019fa:	e00d      	b.n	8001a18 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019fc:	78fa      	ldrb	r2, [r7, #3]
 80019fe:	6879      	ldr	r1, [r7, #4]
 8001a00:	4613      	mov	r3, r2
 8001a02:	011b      	lsls	r3, r3, #4
 8001a04:	1a9b      	subs	r3, r3, r2
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	440b      	add	r3, r1
 8001a0a:	332a      	adds	r3, #42	@ 0x2a
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	701a      	strb	r2, [r3, #0]
      break;
 8001a10:	e002      	b.n	8001a18 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001a12:	bf00      	nop
 8001a14:	e000      	b.n	8001a18 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001a16:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001a18:	78fa      	ldrb	r2, [r7, #3]
 8001a1a:	6879      	ldr	r1, [r7, #4]
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	011b      	lsls	r3, r3, #4
 8001a20:	1a9b      	subs	r3, r3, r2
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	440b      	add	r3, r1
 8001a26:	332c      	adds	r3, #44	@ 0x2c
 8001a28:	697a      	ldr	r2, [r7, #20]
 8001a2a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001a2c:	78fa      	ldrb	r2, [r7, #3]
 8001a2e:	8b39      	ldrh	r1, [r7, #24]
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	4613      	mov	r3, r2
 8001a34:	011b      	lsls	r3, r3, #4
 8001a36:	1a9b      	subs	r3, r3, r2
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	4403      	add	r3, r0
 8001a3c:	3334      	adds	r3, #52	@ 0x34
 8001a3e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001a40:	78fa      	ldrb	r2, [r7, #3]
 8001a42:	6879      	ldr	r1, [r7, #4]
 8001a44:	4613      	mov	r3, r2
 8001a46:	011b      	lsls	r3, r3, #4
 8001a48:	1a9b      	subs	r3, r3, r2
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	440b      	add	r3, r1
 8001a4e:	334c      	adds	r3, #76	@ 0x4c
 8001a50:	2200      	movs	r2, #0
 8001a52:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001a54:	78fa      	ldrb	r2, [r7, #3]
 8001a56:	6879      	ldr	r1, [r7, #4]
 8001a58:	4613      	mov	r3, r2
 8001a5a:	011b      	lsls	r3, r3, #4
 8001a5c:	1a9b      	subs	r3, r3, r2
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	440b      	add	r3, r1
 8001a62:	3338      	adds	r3, #56	@ 0x38
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001a68:	78fa      	ldrb	r2, [r7, #3]
 8001a6a:	6879      	ldr	r1, [r7, #4]
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	011b      	lsls	r3, r3, #4
 8001a70:	1a9b      	subs	r3, r3, r2
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	440b      	add	r3, r1
 8001a76:	3315      	adds	r3, #21
 8001a78:	78fa      	ldrb	r2, [r7, #3]
 8001a7a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001a7c:	78fa      	ldrb	r2, [r7, #3]
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	4613      	mov	r3, r2
 8001a82:	011b      	lsls	r3, r3, #4
 8001a84:	1a9b      	subs	r3, r3, r2
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	440b      	add	r3, r1
 8001a8a:	334d      	adds	r3, #77	@ 0x4d
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6818      	ldr	r0, [r3, #0]
 8001a94:	78fa      	ldrb	r2, [r7, #3]
 8001a96:	4613      	mov	r3, r2
 8001a98:	011b      	lsls	r3, r3, #4
 8001a9a:	1a9b      	subs	r3, r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	3310      	adds	r3, #16
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	1d19      	adds	r1, r3, #4
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	799b      	ldrb	r3, [r3, #6]
 8001aaa:	461a      	mov	r2, r3
 8001aac:	f004 fb86 	bl	80061bc <USB_HC_StartXfer>
 8001ab0:	4603      	mov	r3, r0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop

08001abc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f004 f87a 	bl	8005bcc <USB_GetMode>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	f040 80fb 	bne.w	8001cd6 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f004 f83d 	bl	8005b64 <USB_ReadInterrupts>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	f000 80f1 	beq.w	8001cd4 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4618      	mov	r0, r3
 8001af8:	f004 f834 	bl	8005b64 <USB_ReadInterrupts>
 8001afc:	4603      	mov	r3, r0
 8001afe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001b06:	d104      	bne.n	8001b12 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001b10:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f004 f824 	bl	8005b64 <USB_ReadInterrupts>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001b26:	d104      	bne.n	8001b32 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001b30:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4618      	mov	r0, r3
 8001b38:	f004 f814 	bl	8005b64 <USB_ReadInterrupts>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b42:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001b46:	d104      	bne.n	8001b52 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001b50:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f004 f804 	bl	8005b64 <USB_ReadInterrupts>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d103      	bne.n	8001b6e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2202      	movs	r2, #2
 8001b6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f003 fff6 	bl	8005b64 <USB_ReadInterrupts>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b82:	d120      	bne.n	8001bc6 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001b8c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d113      	bne.n	8001bc6 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001b9e:	2110      	movs	r1, #16
 8001ba0:	6938      	ldr	r0, [r7, #16]
 8001ba2:	f003 fee9 	bl	8005978 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001ba6:	6938      	ldr	r0, [r7, #16]
 8001ba8:	f003 ff18 	bl	80059dc <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	7a5b      	ldrb	r3, [r3, #9]
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d105      	bne.n	8001bc0 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2101      	movs	r1, #1
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f004 f90a 	bl	8005dd4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f008 f869 	bl	8009c98 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f003 ffca 	bl	8005b64 <USB_ReadInterrupts>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001bd6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bda:	d102      	bne.n	8001be2 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f001 fd33 	bl	8003648 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f003 ffbc 	bl	8005b64 <USB_ReadInterrupts>
 8001bec:	4603      	mov	r3, r0
 8001bee:	f003 0308 	and.w	r3, r3, #8
 8001bf2:	2b08      	cmp	r3, #8
 8001bf4:	d106      	bne.n	8001c04 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f008 f832 	bl	8009c60 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2208      	movs	r2, #8
 8001c02:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f003 ffab 	bl	8005b64 <USB_ReadInterrupts>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001c18:	d139      	bne.n	8001c8e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f004 fd46 	bl	80066b0 <USB_HC_ReadInterrupt>
 8001c24:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c26:	2300      	movs	r3, #0
 8001c28:	617b      	str	r3, [r7, #20]
 8001c2a:	e025      	b.n	8001c78 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	f003 030f 	and.w	r3, r3, #15
 8001c32:	68ba      	ldr	r2, [r7, #8]
 8001c34:	fa22 f303 	lsr.w	r3, r2, r3
 8001c38:	f003 0301 	and.w	r3, r3, #1
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d018      	beq.n	8001c72 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	015a      	lsls	r2, r3, #5
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	4413      	add	r3, r2
 8001c48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c56:	d106      	bne.n	8001c66 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f000 f905 	bl	8001e6e <HCD_HC_IN_IRQHandler>
 8001c64:	e005      	b.n	8001c72 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f000 ff67 	bl	8002b40 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	3301      	adds	r3, #1
 8001c76:	617b      	str	r3, [r7, #20]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	795b      	ldrb	r3, [r3, #5]
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d3d3      	bcc.n	8001c2c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f003 ff66 	bl	8005b64 <USB_ReadInterrupts>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	f003 0310 	and.w	r3, r3, #16
 8001c9e:	2b10      	cmp	r3, #16
 8001ca0:	d101      	bne.n	8001ca6 <HAL_HCD_IRQHandler+0x1ea>
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e000      	b.n	8001ca8 <HAL_HCD_IRQHandler+0x1ec>
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d014      	beq.n	8001cd6 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	699a      	ldr	r2, [r3, #24]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f022 0210 	bic.w	r2, r2, #16
 8001cba:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f001 fbe4 	bl	800348a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	699a      	ldr	r2, [r3, #24]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f042 0210 	orr.w	r2, r2, #16
 8001cd0:	619a      	str	r2, [r3, #24]
 8001cd2:	e000      	b.n	8001cd6 <HAL_HCD_IRQHandler+0x21a>
      return;
 8001cd4:	bf00      	nop
    }
  }
}
 8001cd6:	3718      	adds	r7, #24
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}

08001cdc <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d101      	bne.n	8001cf2 <HAL_HCD_Start+0x16>
 8001cee:	2302      	movs	r3, #2
 8001cf0:	e013      	b.n	8001d1a <HAL_HCD_Start+0x3e>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2101      	movs	r1, #1
 8001d00:	4618      	mov	r0, r3
 8001d02:	f004 f8ce 	bl	8005ea2 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f003 fdc6 	bl	800589c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b082      	sub	sp, #8
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d101      	bne.n	8001d38 <HAL_HCD_Stop+0x16>
 8001d34:	2302      	movs	r3, #2
 8001d36:	e00d      	b.n	8001d54 <HAL_HCD_Stop+0x32>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f004 fe21 	bl	800698c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001d52:	2300      	movs	r3, #0
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f004 f870 	bl	8005e4e <USB_ResetPort>
 8001d6e:	4603      	mov	r3, r0
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	3708      	adds	r7, #8
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	460b      	mov	r3, r1
 8001d82:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001d84:	78fa      	ldrb	r2, [r7, #3]
 8001d86:	6879      	ldr	r1, [r7, #4]
 8001d88:	4613      	mov	r3, r2
 8001d8a:	011b      	lsls	r3, r3, #4
 8001d8c:	1a9b      	subs	r3, r3, r2
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	440b      	add	r3, r1
 8001d92:	334c      	adds	r3, #76	@ 0x4c
 8001d94:	781b      	ldrb	r3, [r3, #0]
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001da2:	b480      	push	{r7}
 8001da4:	b083      	sub	sp, #12
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
 8001daa:	460b      	mov	r3, r1
 8001dac:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001dae:	78fa      	ldrb	r2, [r7, #3]
 8001db0:	6879      	ldr	r1, [r7, #4]
 8001db2:	4613      	mov	r3, r2
 8001db4:	011b      	lsls	r3, r3, #4
 8001db6:	1a9b      	subs	r3, r3, r2
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	440b      	add	r3, r1
 8001dbc:	3338      	adds	r3, #56	@ 0x38
 8001dbe:	681b      	ldr	r3, [r3, #0]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f004 f8b2 	bl	8005f42 <USB_GetCurrentFrame>
 8001dde:	4603      	mov	r3, r0
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4618      	mov	r0, r3
 8001df6:	f004 f88d 	bl	8005f14 <USB_GetHostSpeed>
 8001dfa:	4603      	mov	r3, r0
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3708      	adds	r7, #8
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001e10:	78fa      	ldrb	r2, [r7, #3]
 8001e12:	6879      	ldr	r1, [r7, #4]
 8001e14:	4613      	mov	r3, r2
 8001e16:	011b      	lsls	r3, r3, #4
 8001e18:	1a9b      	subs	r3, r3, r2
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	440b      	add	r3, r1
 8001e1e:	331a      	adds	r3, #26
 8001e20:	2200      	movs	r2, #0
 8001e22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001e24:	78fa      	ldrb	r2, [r7, #3]
 8001e26:	6879      	ldr	r1, [r7, #4]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	011b      	lsls	r3, r3, #4
 8001e2c:	1a9b      	subs	r3, r3, r2
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	440b      	add	r3, r1
 8001e32:	331b      	adds	r3, #27
 8001e34:	2200      	movs	r2, #0
 8001e36:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001e38:	78fa      	ldrb	r2, [r7, #3]
 8001e3a:	6879      	ldr	r1, [r7, #4]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	011b      	lsls	r3, r3, #4
 8001e40:	1a9b      	subs	r3, r3, r2
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	440b      	add	r3, r1
 8001e46:	3325      	adds	r3, #37	@ 0x25
 8001e48:	2200      	movs	r2, #0
 8001e4a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001e4c:	78fa      	ldrb	r2, [r7, #3]
 8001e4e:	6879      	ldr	r1, [r7, #4]
 8001e50:	4613      	mov	r3, r2
 8001e52:	011b      	lsls	r3, r3, #4
 8001e54:	1a9b      	subs	r3, r3, r2
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	440b      	add	r3, r1
 8001e5a:	3324      	adds	r3, #36	@ 0x24
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	370c      	adds	r7, #12
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr

08001e6e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b086      	sub	sp, #24
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
 8001e76:	460b      	mov	r3, r1
 8001e78:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	78fa      	ldrb	r2, [r7, #3]
 8001e8a:	4611      	mov	r1, r2
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f003 fe7c 	bl	8005b8a <USB_ReadChInterrupts>
 8001e92:	4603      	mov	r3, r0
 8001e94:	f003 0304 	and.w	r3, r3, #4
 8001e98:	2b04      	cmp	r3, #4
 8001e9a:	d11a      	bne.n	8001ed2 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001e9c:	78fb      	ldrb	r3, [r7, #3]
 8001e9e:	015a      	lsls	r2, r3, #5
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	4413      	add	r3, r2
 8001ea4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	2304      	movs	r3, #4
 8001eac:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001eae:	78fa      	ldrb	r2, [r7, #3]
 8001eb0:	6879      	ldr	r1, [r7, #4]
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	011b      	lsls	r3, r3, #4
 8001eb6:	1a9b      	subs	r3, r3, r2
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	440b      	add	r3, r1
 8001ebc:	334d      	adds	r3, #77	@ 0x4d
 8001ebe:	2207      	movs	r2, #7
 8001ec0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	78fa      	ldrb	r2, [r7, #3]
 8001ec8:	4611      	mov	r1, r2
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f004 fc01 	bl	80066d2 <USB_HC_Halt>
 8001ed0:	e09e      	b.n	8002010 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	78fa      	ldrb	r2, [r7, #3]
 8001ed8:	4611      	mov	r1, r2
 8001eda:	4618      	mov	r0, r3
 8001edc:	f003 fe55 	bl	8005b8a <USB_ReadChInterrupts>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ee6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001eea:	d11b      	bne.n	8001f24 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001eec:	78fb      	ldrb	r3, [r7, #3]
 8001eee:	015a      	lsls	r2, r3, #5
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ef8:	461a      	mov	r2, r3
 8001efa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001efe:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001f00:	78fa      	ldrb	r2, [r7, #3]
 8001f02:	6879      	ldr	r1, [r7, #4]
 8001f04:	4613      	mov	r3, r2
 8001f06:	011b      	lsls	r3, r3, #4
 8001f08:	1a9b      	subs	r3, r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	440b      	add	r3, r1
 8001f0e:	334d      	adds	r3, #77	@ 0x4d
 8001f10:	2208      	movs	r2, #8
 8001f12:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	78fa      	ldrb	r2, [r7, #3]
 8001f1a:	4611      	mov	r1, r2
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f004 fbd8 	bl	80066d2 <USB_HC_Halt>
 8001f22:	e075      	b.n	8002010 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	78fa      	ldrb	r2, [r7, #3]
 8001f2a:	4611      	mov	r1, r2
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f003 fe2c 	bl	8005b8a <USB_ReadChInterrupts>
 8001f32:	4603      	mov	r3, r0
 8001f34:	f003 0308 	and.w	r3, r3, #8
 8001f38:	2b08      	cmp	r3, #8
 8001f3a:	d11a      	bne.n	8001f72 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001f3c:	78fb      	ldrb	r3, [r7, #3]
 8001f3e:	015a      	lsls	r2, r3, #5
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	4413      	add	r3, r2
 8001f44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f48:	461a      	mov	r2, r3
 8001f4a:	2308      	movs	r3, #8
 8001f4c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001f4e:	78fa      	ldrb	r2, [r7, #3]
 8001f50:	6879      	ldr	r1, [r7, #4]
 8001f52:	4613      	mov	r3, r2
 8001f54:	011b      	lsls	r3, r3, #4
 8001f56:	1a9b      	subs	r3, r3, r2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	440b      	add	r3, r1
 8001f5c:	334d      	adds	r3, #77	@ 0x4d
 8001f5e:	2206      	movs	r2, #6
 8001f60:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	78fa      	ldrb	r2, [r7, #3]
 8001f68:	4611      	mov	r1, r2
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f004 fbb1 	bl	80066d2 <USB_HC_Halt>
 8001f70:	e04e      	b.n	8002010 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	78fa      	ldrb	r2, [r7, #3]
 8001f78:	4611      	mov	r1, r2
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f003 fe05 	bl	8005b8a <USB_ReadChInterrupts>
 8001f80:	4603      	mov	r3, r0
 8001f82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f8a:	d11b      	bne.n	8001fc4 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001f8c:	78fb      	ldrb	r3, [r7, #3]
 8001f8e:	015a      	lsls	r2, r3, #5
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	4413      	add	r3, r2
 8001f94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f98:	461a      	mov	r2, r3
 8001f9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f9e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001fa0:	78fa      	ldrb	r2, [r7, #3]
 8001fa2:	6879      	ldr	r1, [r7, #4]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	011b      	lsls	r3, r3, #4
 8001fa8:	1a9b      	subs	r3, r3, r2
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	440b      	add	r3, r1
 8001fae:	334d      	adds	r3, #77	@ 0x4d
 8001fb0:	2209      	movs	r2, #9
 8001fb2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	78fa      	ldrb	r2, [r7, #3]
 8001fba:	4611      	mov	r1, r2
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f004 fb88 	bl	80066d2 <USB_HC_Halt>
 8001fc2:	e025      	b.n	8002010 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	78fa      	ldrb	r2, [r7, #3]
 8001fca:	4611      	mov	r1, r2
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f003 fddc 	bl	8005b8a <USB_ReadChInterrupts>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fd8:	2b80      	cmp	r3, #128	@ 0x80
 8001fda:	d119      	bne.n	8002010 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001fdc:	78fb      	ldrb	r3, [r7, #3]
 8001fde:	015a      	lsls	r2, r3, #5
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fe8:	461a      	mov	r2, r3
 8001fea:	2380      	movs	r3, #128	@ 0x80
 8001fec:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001fee:	78fa      	ldrb	r2, [r7, #3]
 8001ff0:	6879      	ldr	r1, [r7, #4]
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	011b      	lsls	r3, r3, #4
 8001ff6:	1a9b      	subs	r3, r3, r2
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	440b      	add	r3, r1
 8001ffc:	334d      	adds	r3, #77	@ 0x4d
 8001ffe:	2207      	movs	r2, #7
 8002000:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	78fa      	ldrb	r2, [r7, #3]
 8002008:	4611      	mov	r1, r2
 800200a:	4618      	mov	r0, r3
 800200c:	f004 fb61 	bl	80066d2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	78fa      	ldrb	r2, [r7, #3]
 8002016:	4611      	mov	r1, r2
 8002018:	4618      	mov	r0, r3
 800201a:	f003 fdb6 	bl	8005b8a <USB_ReadChInterrupts>
 800201e:	4603      	mov	r3, r0
 8002020:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002024:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002028:	d112      	bne.n	8002050 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	78fa      	ldrb	r2, [r7, #3]
 8002030:	4611      	mov	r1, r2
 8002032:	4618      	mov	r0, r3
 8002034:	f004 fb4d 	bl	80066d2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002038:	78fb      	ldrb	r3, [r7, #3]
 800203a:	015a      	lsls	r2, r3, #5
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	4413      	add	r3, r2
 8002040:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002044:	461a      	mov	r2, r3
 8002046:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800204a:	6093      	str	r3, [r2, #8]
 800204c:	f000 bd75 	b.w	8002b3a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	78fa      	ldrb	r2, [r7, #3]
 8002056:	4611      	mov	r1, r2
 8002058:	4618      	mov	r0, r3
 800205a:	f003 fd96 	bl	8005b8a <USB_ReadChInterrupts>
 800205e:	4603      	mov	r3, r0
 8002060:	f003 0301 	and.w	r3, r3, #1
 8002064:	2b01      	cmp	r3, #1
 8002066:	f040 8128 	bne.w	80022ba <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800206a:	78fb      	ldrb	r3, [r7, #3]
 800206c:	015a      	lsls	r2, r3, #5
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	4413      	add	r3, r2
 8002072:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002076:	461a      	mov	r2, r3
 8002078:	2320      	movs	r3, #32
 800207a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800207c:	78fa      	ldrb	r2, [r7, #3]
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	4613      	mov	r3, r2
 8002082:	011b      	lsls	r3, r3, #4
 8002084:	1a9b      	subs	r3, r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	440b      	add	r3, r1
 800208a:	331b      	adds	r3, #27
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d119      	bne.n	80020c6 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002092:	78fa      	ldrb	r2, [r7, #3]
 8002094:	6879      	ldr	r1, [r7, #4]
 8002096:	4613      	mov	r3, r2
 8002098:	011b      	lsls	r3, r3, #4
 800209a:	1a9b      	subs	r3, r3, r2
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	440b      	add	r3, r1
 80020a0:	331b      	adds	r3, #27
 80020a2:	2200      	movs	r2, #0
 80020a4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80020a6:	78fb      	ldrb	r3, [r7, #3]
 80020a8:	015a      	lsls	r2, r3, #5
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	4413      	add	r3, r2
 80020ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	78fa      	ldrb	r2, [r7, #3]
 80020b6:	0151      	lsls	r1, r2, #5
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	440a      	add	r2, r1
 80020bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80020c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020c4:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	799b      	ldrb	r3, [r3, #6]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d01b      	beq.n	8002106 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80020ce:	78fa      	ldrb	r2, [r7, #3]
 80020d0:	6879      	ldr	r1, [r7, #4]
 80020d2:	4613      	mov	r3, r2
 80020d4:	011b      	lsls	r3, r3, #4
 80020d6:	1a9b      	subs	r3, r3, r2
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	440b      	add	r3, r1
 80020dc:	3330      	adds	r3, #48	@ 0x30
 80020de:	6819      	ldr	r1, [r3, #0]
 80020e0:	78fb      	ldrb	r3, [r7, #3]
 80020e2:	015a      	lsls	r2, r3, #5
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	4413      	add	r3, r2
 80020e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020f2:	78fa      	ldrb	r2, [r7, #3]
 80020f4:	1ac9      	subs	r1, r1, r3
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	4613      	mov	r3, r2
 80020fa:	011b      	lsls	r3, r3, #4
 80020fc:	1a9b      	subs	r3, r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	4403      	add	r3, r0
 8002102:	3338      	adds	r3, #56	@ 0x38
 8002104:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002106:	78fa      	ldrb	r2, [r7, #3]
 8002108:	6879      	ldr	r1, [r7, #4]
 800210a:	4613      	mov	r3, r2
 800210c:	011b      	lsls	r3, r3, #4
 800210e:	1a9b      	subs	r3, r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	440b      	add	r3, r1
 8002114:	334d      	adds	r3, #77	@ 0x4d
 8002116:	2201      	movs	r2, #1
 8002118:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800211a:	78fa      	ldrb	r2, [r7, #3]
 800211c:	6879      	ldr	r1, [r7, #4]
 800211e:	4613      	mov	r3, r2
 8002120:	011b      	lsls	r3, r3, #4
 8002122:	1a9b      	subs	r3, r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	440b      	add	r3, r1
 8002128:	3344      	adds	r3, #68	@ 0x44
 800212a:	2200      	movs	r2, #0
 800212c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800212e:	78fb      	ldrb	r3, [r7, #3]
 8002130:	015a      	lsls	r2, r3, #5
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	4413      	add	r3, r2
 8002136:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800213a:	461a      	mov	r2, r3
 800213c:	2301      	movs	r3, #1
 800213e:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002140:	78fa      	ldrb	r2, [r7, #3]
 8002142:	6879      	ldr	r1, [r7, #4]
 8002144:	4613      	mov	r3, r2
 8002146:	011b      	lsls	r3, r3, #4
 8002148:	1a9b      	subs	r3, r3, r2
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	440b      	add	r3, r1
 800214e:	3326      	adds	r3, #38	@ 0x26
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d00a      	beq.n	800216c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002156:	78fa      	ldrb	r2, [r7, #3]
 8002158:	6879      	ldr	r1, [r7, #4]
 800215a:	4613      	mov	r3, r2
 800215c:	011b      	lsls	r3, r3, #4
 800215e:	1a9b      	subs	r3, r3, r2
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	440b      	add	r3, r1
 8002164:	3326      	adds	r3, #38	@ 0x26
 8002166:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002168:	2b02      	cmp	r3, #2
 800216a:	d110      	bne.n	800218e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	78fa      	ldrb	r2, [r7, #3]
 8002172:	4611      	mov	r1, r2
 8002174:	4618      	mov	r0, r3
 8002176:	f004 faac 	bl	80066d2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800217a:	78fb      	ldrb	r3, [r7, #3]
 800217c:	015a      	lsls	r2, r3, #5
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	4413      	add	r3, r2
 8002182:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002186:	461a      	mov	r2, r3
 8002188:	2310      	movs	r3, #16
 800218a:	6093      	str	r3, [r2, #8]
 800218c:	e03d      	b.n	800220a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800218e:	78fa      	ldrb	r2, [r7, #3]
 8002190:	6879      	ldr	r1, [r7, #4]
 8002192:	4613      	mov	r3, r2
 8002194:	011b      	lsls	r3, r3, #4
 8002196:	1a9b      	subs	r3, r3, r2
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	440b      	add	r3, r1
 800219c:	3326      	adds	r3, #38	@ 0x26
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b03      	cmp	r3, #3
 80021a2:	d00a      	beq.n	80021ba <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80021a4:	78fa      	ldrb	r2, [r7, #3]
 80021a6:	6879      	ldr	r1, [r7, #4]
 80021a8:	4613      	mov	r3, r2
 80021aa:	011b      	lsls	r3, r3, #4
 80021ac:	1a9b      	subs	r3, r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	440b      	add	r3, r1
 80021b2:	3326      	adds	r3, #38	@ 0x26
 80021b4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d127      	bne.n	800220a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80021ba:	78fb      	ldrb	r3, [r7, #3]
 80021bc:	015a      	lsls	r2, r3, #5
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	4413      	add	r3, r2
 80021c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	78fa      	ldrb	r2, [r7, #3]
 80021ca:	0151      	lsls	r1, r2, #5
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	440a      	add	r2, r1
 80021d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80021d4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80021d8:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80021da:	78fa      	ldrb	r2, [r7, #3]
 80021dc:	6879      	ldr	r1, [r7, #4]
 80021de:	4613      	mov	r3, r2
 80021e0:	011b      	lsls	r3, r3, #4
 80021e2:	1a9b      	subs	r3, r3, r2
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	440b      	add	r3, r1
 80021e8:	334c      	adds	r3, #76	@ 0x4c
 80021ea:	2201      	movs	r2, #1
 80021ec:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80021ee:	78fa      	ldrb	r2, [r7, #3]
 80021f0:	6879      	ldr	r1, [r7, #4]
 80021f2:	4613      	mov	r3, r2
 80021f4:	011b      	lsls	r3, r3, #4
 80021f6:	1a9b      	subs	r3, r3, r2
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	440b      	add	r3, r1
 80021fc:	334c      	adds	r3, #76	@ 0x4c
 80021fe:	781a      	ldrb	r2, [r3, #0]
 8002200:	78fb      	ldrb	r3, [r7, #3]
 8002202:	4619      	mov	r1, r3
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f007 fd55 	bl	8009cb4 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	799b      	ldrb	r3, [r3, #6]
 800220e:	2b01      	cmp	r3, #1
 8002210:	d13b      	bne.n	800228a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002212:	78fa      	ldrb	r2, [r7, #3]
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	4613      	mov	r3, r2
 8002218:	011b      	lsls	r3, r3, #4
 800221a:	1a9b      	subs	r3, r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	440b      	add	r3, r1
 8002220:	3338      	adds	r3, #56	@ 0x38
 8002222:	6819      	ldr	r1, [r3, #0]
 8002224:	78fa      	ldrb	r2, [r7, #3]
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	4613      	mov	r3, r2
 800222a:	011b      	lsls	r3, r3, #4
 800222c:	1a9b      	subs	r3, r3, r2
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	4403      	add	r3, r0
 8002232:	3328      	adds	r3, #40	@ 0x28
 8002234:	881b      	ldrh	r3, [r3, #0]
 8002236:	440b      	add	r3, r1
 8002238:	1e59      	subs	r1, r3, #1
 800223a:	78fa      	ldrb	r2, [r7, #3]
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	4613      	mov	r3, r2
 8002240:	011b      	lsls	r3, r3, #4
 8002242:	1a9b      	subs	r3, r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	4403      	add	r3, r0
 8002248:	3328      	adds	r3, #40	@ 0x28
 800224a:	881b      	ldrh	r3, [r3, #0]
 800224c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002250:	f003 0301 	and.w	r3, r3, #1
 8002254:	2b00      	cmp	r3, #0
 8002256:	f000 8470 	beq.w	8002b3a <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800225a:	78fa      	ldrb	r2, [r7, #3]
 800225c:	6879      	ldr	r1, [r7, #4]
 800225e:	4613      	mov	r3, r2
 8002260:	011b      	lsls	r3, r3, #4
 8002262:	1a9b      	subs	r3, r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	440b      	add	r3, r1
 8002268:	333c      	adds	r3, #60	@ 0x3c
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	78fa      	ldrb	r2, [r7, #3]
 800226e:	f083 0301 	eor.w	r3, r3, #1
 8002272:	b2d8      	uxtb	r0, r3
 8002274:	6879      	ldr	r1, [r7, #4]
 8002276:	4613      	mov	r3, r2
 8002278:	011b      	lsls	r3, r3, #4
 800227a:	1a9b      	subs	r3, r3, r2
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	440b      	add	r3, r1
 8002280:	333c      	adds	r3, #60	@ 0x3c
 8002282:	4602      	mov	r2, r0
 8002284:	701a      	strb	r2, [r3, #0]
 8002286:	f000 bc58 	b.w	8002b3a <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800228a:	78fa      	ldrb	r2, [r7, #3]
 800228c:	6879      	ldr	r1, [r7, #4]
 800228e:	4613      	mov	r3, r2
 8002290:	011b      	lsls	r3, r3, #4
 8002292:	1a9b      	subs	r3, r3, r2
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	440b      	add	r3, r1
 8002298:	333c      	adds	r3, #60	@ 0x3c
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	78fa      	ldrb	r2, [r7, #3]
 800229e:	f083 0301 	eor.w	r3, r3, #1
 80022a2:	b2d8      	uxtb	r0, r3
 80022a4:	6879      	ldr	r1, [r7, #4]
 80022a6:	4613      	mov	r3, r2
 80022a8:	011b      	lsls	r3, r3, #4
 80022aa:	1a9b      	subs	r3, r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	440b      	add	r3, r1
 80022b0:	333c      	adds	r3, #60	@ 0x3c
 80022b2:	4602      	mov	r2, r0
 80022b4:	701a      	strb	r2, [r3, #0]
 80022b6:	f000 bc40 	b.w	8002b3a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	78fa      	ldrb	r2, [r7, #3]
 80022c0:	4611      	mov	r1, r2
 80022c2:	4618      	mov	r0, r3
 80022c4:	f003 fc61 	bl	8005b8a <USB_ReadChInterrupts>
 80022c8:	4603      	mov	r3, r0
 80022ca:	f003 0320 	and.w	r3, r3, #32
 80022ce:	2b20      	cmp	r3, #32
 80022d0:	d131      	bne.n	8002336 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80022d2:	78fb      	ldrb	r3, [r7, #3]
 80022d4:	015a      	lsls	r2, r3, #5
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	4413      	add	r3, r2
 80022da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022de:	461a      	mov	r2, r3
 80022e0:	2320      	movs	r3, #32
 80022e2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80022e4:	78fa      	ldrb	r2, [r7, #3]
 80022e6:	6879      	ldr	r1, [r7, #4]
 80022e8:	4613      	mov	r3, r2
 80022ea:	011b      	lsls	r3, r3, #4
 80022ec:	1a9b      	subs	r3, r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	440b      	add	r3, r1
 80022f2:	331a      	adds	r3, #26
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	f040 841f 	bne.w	8002b3a <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80022fc:	78fa      	ldrb	r2, [r7, #3]
 80022fe:	6879      	ldr	r1, [r7, #4]
 8002300:	4613      	mov	r3, r2
 8002302:	011b      	lsls	r3, r3, #4
 8002304:	1a9b      	subs	r3, r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	440b      	add	r3, r1
 800230a:	331b      	adds	r3, #27
 800230c:	2201      	movs	r2, #1
 800230e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002310:	78fa      	ldrb	r2, [r7, #3]
 8002312:	6879      	ldr	r1, [r7, #4]
 8002314:	4613      	mov	r3, r2
 8002316:	011b      	lsls	r3, r3, #4
 8002318:	1a9b      	subs	r3, r3, r2
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	440b      	add	r3, r1
 800231e:	334d      	adds	r3, #77	@ 0x4d
 8002320:	2203      	movs	r2, #3
 8002322:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	78fa      	ldrb	r2, [r7, #3]
 800232a:	4611      	mov	r1, r2
 800232c:	4618      	mov	r0, r3
 800232e:	f004 f9d0 	bl	80066d2 <USB_HC_Halt>
 8002332:	f000 bc02 	b.w	8002b3a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	78fa      	ldrb	r2, [r7, #3]
 800233c:	4611      	mov	r1, r2
 800233e:	4618      	mov	r0, r3
 8002340:	f003 fc23 	bl	8005b8a <USB_ReadChInterrupts>
 8002344:	4603      	mov	r3, r0
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	2b02      	cmp	r3, #2
 800234c:	f040 8305 	bne.w	800295a <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002350:	78fb      	ldrb	r3, [r7, #3]
 8002352:	015a      	lsls	r2, r3, #5
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	4413      	add	r3, r2
 8002358:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800235c:	461a      	mov	r2, r3
 800235e:	2302      	movs	r3, #2
 8002360:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002362:	78fa      	ldrb	r2, [r7, #3]
 8002364:	6879      	ldr	r1, [r7, #4]
 8002366:	4613      	mov	r3, r2
 8002368:	011b      	lsls	r3, r3, #4
 800236a:	1a9b      	subs	r3, r3, r2
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	440b      	add	r3, r1
 8002370:	334d      	adds	r3, #77	@ 0x4d
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d114      	bne.n	80023a2 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002378:	78fa      	ldrb	r2, [r7, #3]
 800237a:	6879      	ldr	r1, [r7, #4]
 800237c:	4613      	mov	r3, r2
 800237e:	011b      	lsls	r3, r3, #4
 8002380:	1a9b      	subs	r3, r3, r2
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	440b      	add	r3, r1
 8002386:	334d      	adds	r3, #77	@ 0x4d
 8002388:	2202      	movs	r2, #2
 800238a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800238c:	78fa      	ldrb	r2, [r7, #3]
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	4613      	mov	r3, r2
 8002392:	011b      	lsls	r3, r3, #4
 8002394:	1a9b      	subs	r3, r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	440b      	add	r3, r1
 800239a:	334c      	adds	r3, #76	@ 0x4c
 800239c:	2201      	movs	r2, #1
 800239e:	701a      	strb	r2, [r3, #0]
 80023a0:	e2cc      	b.n	800293c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80023a2:	78fa      	ldrb	r2, [r7, #3]
 80023a4:	6879      	ldr	r1, [r7, #4]
 80023a6:	4613      	mov	r3, r2
 80023a8:	011b      	lsls	r3, r3, #4
 80023aa:	1a9b      	subs	r3, r3, r2
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	440b      	add	r3, r1
 80023b0:	334d      	adds	r3, #77	@ 0x4d
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	2b06      	cmp	r3, #6
 80023b6:	d114      	bne.n	80023e2 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80023b8:	78fa      	ldrb	r2, [r7, #3]
 80023ba:	6879      	ldr	r1, [r7, #4]
 80023bc:	4613      	mov	r3, r2
 80023be:	011b      	lsls	r3, r3, #4
 80023c0:	1a9b      	subs	r3, r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	440b      	add	r3, r1
 80023c6:	334d      	adds	r3, #77	@ 0x4d
 80023c8:	2202      	movs	r2, #2
 80023ca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80023cc:	78fa      	ldrb	r2, [r7, #3]
 80023ce:	6879      	ldr	r1, [r7, #4]
 80023d0:	4613      	mov	r3, r2
 80023d2:	011b      	lsls	r3, r3, #4
 80023d4:	1a9b      	subs	r3, r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	334c      	adds	r3, #76	@ 0x4c
 80023dc:	2205      	movs	r2, #5
 80023de:	701a      	strb	r2, [r3, #0]
 80023e0:	e2ac      	b.n	800293c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80023e2:	78fa      	ldrb	r2, [r7, #3]
 80023e4:	6879      	ldr	r1, [r7, #4]
 80023e6:	4613      	mov	r3, r2
 80023e8:	011b      	lsls	r3, r3, #4
 80023ea:	1a9b      	subs	r3, r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	440b      	add	r3, r1
 80023f0:	334d      	adds	r3, #77	@ 0x4d
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	2b07      	cmp	r3, #7
 80023f6:	d00b      	beq.n	8002410 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80023f8:	78fa      	ldrb	r2, [r7, #3]
 80023fa:	6879      	ldr	r1, [r7, #4]
 80023fc:	4613      	mov	r3, r2
 80023fe:	011b      	lsls	r3, r3, #4
 8002400:	1a9b      	subs	r3, r3, r2
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	440b      	add	r3, r1
 8002406:	334d      	adds	r3, #77	@ 0x4d
 8002408:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800240a:	2b09      	cmp	r3, #9
 800240c:	f040 80a6 	bne.w	800255c <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002410:	78fa      	ldrb	r2, [r7, #3]
 8002412:	6879      	ldr	r1, [r7, #4]
 8002414:	4613      	mov	r3, r2
 8002416:	011b      	lsls	r3, r3, #4
 8002418:	1a9b      	subs	r3, r3, r2
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	440b      	add	r3, r1
 800241e:	334d      	adds	r3, #77	@ 0x4d
 8002420:	2202      	movs	r2, #2
 8002422:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002424:	78fa      	ldrb	r2, [r7, #3]
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	4613      	mov	r3, r2
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	1a9b      	subs	r3, r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	3344      	adds	r3, #68	@ 0x44
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	1c59      	adds	r1, r3, #1
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	4613      	mov	r3, r2
 800243c:	011b      	lsls	r3, r3, #4
 800243e:	1a9b      	subs	r3, r3, r2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	4403      	add	r3, r0
 8002444:	3344      	adds	r3, #68	@ 0x44
 8002446:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002448:	78fa      	ldrb	r2, [r7, #3]
 800244a:	6879      	ldr	r1, [r7, #4]
 800244c:	4613      	mov	r3, r2
 800244e:	011b      	lsls	r3, r3, #4
 8002450:	1a9b      	subs	r3, r3, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	440b      	add	r3, r1
 8002456:	3344      	adds	r3, #68	@ 0x44
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2b02      	cmp	r3, #2
 800245c:	d943      	bls.n	80024e6 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800245e:	78fa      	ldrb	r2, [r7, #3]
 8002460:	6879      	ldr	r1, [r7, #4]
 8002462:	4613      	mov	r3, r2
 8002464:	011b      	lsls	r3, r3, #4
 8002466:	1a9b      	subs	r3, r3, r2
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	440b      	add	r3, r1
 800246c:	3344      	adds	r3, #68	@ 0x44
 800246e:	2200      	movs	r2, #0
 8002470:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8002472:	78fa      	ldrb	r2, [r7, #3]
 8002474:	6879      	ldr	r1, [r7, #4]
 8002476:	4613      	mov	r3, r2
 8002478:	011b      	lsls	r3, r3, #4
 800247a:	1a9b      	subs	r3, r3, r2
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	440b      	add	r3, r1
 8002480:	331a      	adds	r3, #26
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b01      	cmp	r3, #1
 8002486:	d123      	bne.n	80024d0 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002488:	78fa      	ldrb	r2, [r7, #3]
 800248a:	6879      	ldr	r1, [r7, #4]
 800248c:	4613      	mov	r3, r2
 800248e:	011b      	lsls	r3, r3, #4
 8002490:	1a9b      	subs	r3, r3, r2
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	440b      	add	r3, r1
 8002496:	331b      	adds	r3, #27
 8002498:	2200      	movs	r2, #0
 800249a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800249c:	78fa      	ldrb	r2, [r7, #3]
 800249e:	6879      	ldr	r1, [r7, #4]
 80024a0:	4613      	mov	r3, r2
 80024a2:	011b      	lsls	r3, r3, #4
 80024a4:	1a9b      	subs	r3, r3, r2
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	440b      	add	r3, r1
 80024aa:	331c      	adds	r3, #28
 80024ac:	2200      	movs	r2, #0
 80024ae:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80024b0:	78fb      	ldrb	r3, [r7, #3]
 80024b2:	015a      	lsls	r2, r3, #5
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	4413      	add	r3, r2
 80024b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	78fa      	ldrb	r2, [r7, #3]
 80024c0:	0151      	lsls	r1, r2, #5
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	440a      	add	r2, r1
 80024c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80024ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024ce:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80024d0:	78fa      	ldrb	r2, [r7, #3]
 80024d2:	6879      	ldr	r1, [r7, #4]
 80024d4:	4613      	mov	r3, r2
 80024d6:	011b      	lsls	r3, r3, #4
 80024d8:	1a9b      	subs	r3, r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	440b      	add	r3, r1
 80024de:	334c      	adds	r3, #76	@ 0x4c
 80024e0:	2204      	movs	r2, #4
 80024e2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80024e4:	e229      	b.n	800293a <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80024e6:	78fa      	ldrb	r2, [r7, #3]
 80024e8:	6879      	ldr	r1, [r7, #4]
 80024ea:	4613      	mov	r3, r2
 80024ec:	011b      	lsls	r3, r3, #4
 80024ee:	1a9b      	subs	r3, r3, r2
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	440b      	add	r3, r1
 80024f4:	334c      	adds	r3, #76	@ 0x4c
 80024f6:	2202      	movs	r2, #2
 80024f8:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80024fa:	78fa      	ldrb	r2, [r7, #3]
 80024fc:	6879      	ldr	r1, [r7, #4]
 80024fe:	4613      	mov	r3, r2
 8002500:	011b      	lsls	r3, r3, #4
 8002502:	1a9b      	subs	r3, r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	440b      	add	r3, r1
 8002508:	3326      	adds	r3, #38	@ 0x26
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d00b      	beq.n	8002528 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002510:	78fa      	ldrb	r2, [r7, #3]
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	4613      	mov	r3, r2
 8002516:	011b      	lsls	r3, r3, #4
 8002518:	1a9b      	subs	r3, r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	440b      	add	r3, r1
 800251e:	3326      	adds	r3, #38	@ 0x26
 8002520:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002522:	2b02      	cmp	r3, #2
 8002524:	f040 8209 	bne.w	800293a <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002528:	78fb      	ldrb	r3, [r7, #3]
 800252a:	015a      	lsls	r2, r3, #5
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	4413      	add	r3, r2
 8002530:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800253e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002546:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002548:	78fb      	ldrb	r3, [r7, #3]
 800254a:	015a      	lsls	r2, r3, #5
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	4413      	add	r3, r2
 8002550:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002554:	461a      	mov	r2, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800255a:	e1ee      	b.n	800293a <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800255c:	78fa      	ldrb	r2, [r7, #3]
 800255e:	6879      	ldr	r1, [r7, #4]
 8002560:	4613      	mov	r3, r2
 8002562:	011b      	lsls	r3, r3, #4
 8002564:	1a9b      	subs	r3, r3, r2
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	440b      	add	r3, r1
 800256a:	334d      	adds	r3, #77	@ 0x4d
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	2b05      	cmp	r3, #5
 8002570:	f040 80c8 	bne.w	8002704 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002574:	78fa      	ldrb	r2, [r7, #3]
 8002576:	6879      	ldr	r1, [r7, #4]
 8002578:	4613      	mov	r3, r2
 800257a:	011b      	lsls	r3, r3, #4
 800257c:	1a9b      	subs	r3, r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	440b      	add	r3, r1
 8002582:	334d      	adds	r3, #77	@ 0x4d
 8002584:	2202      	movs	r2, #2
 8002586:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002588:	78fa      	ldrb	r2, [r7, #3]
 800258a:	6879      	ldr	r1, [r7, #4]
 800258c:	4613      	mov	r3, r2
 800258e:	011b      	lsls	r3, r3, #4
 8002590:	1a9b      	subs	r3, r3, r2
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	440b      	add	r3, r1
 8002596:	331b      	adds	r3, #27
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	2b01      	cmp	r3, #1
 800259c:	f040 81ce 	bne.w	800293c <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80025a0:	78fa      	ldrb	r2, [r7, #3]
 80025a2:	6879      	ldr	r1, [r7, #4]
 80025a4:	4613      	mov	r3, r2
 80025a6:	011b      	lsls	r3, r3, #4
 80025a8:	1a9b      	subs	r3, r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	440b      	add	r3, r1
 80025ae:	3326      	adds	r3, #38	@ 0x26
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	2b03      	cmp	r3, #3
 80025b4:	d16b      	bne.n	800268e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80025b6:	78fa      	ldrb	r2, [r7, #3]
 80025b8:	6879      	ldr	r1, [r7, #4]
 80025ba:	4613      	mov	r3, r2
 80025bc:	011b      	lsls	r3, r3, #4
 80025be:	1a9b      	subs	r3, r3, r2
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	440b      	add	r3, r1
 80025c4:	3348      	adds	r3, #72	@ 0x48
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	1c59      	adds	r1, r3, #1
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	4613      	mov	r3, r2
 80025ce:	011b      	lsls	r3, r3, #4
 80025d0:	1a9b      	subs	r3, r3, r2
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	4403      	add	r3, r0
 80025d6:	3348      	adds	r3, #72	@ 0x48
 80025d8:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80025da:	78fa      	ldrb	r2, [r7, #3]
 80025dc:	6879      	ldr	r1, [r7, #4]
 80025de:	4613      	mov	r3, r2
 80025e0:	011b      	lsls	r3, r3, #4
 80025e2:	1a9b      	subs	r3, r3, r2
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	440b      	add	r3, r1
 80025e8:	3348      	adds	r3, #72	@ 0x48
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d943      	bls.n	8002678 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80025f0:	78fa      	ldrb	r2, [r7, #3]
 80025f2:	6879      	ldr	r1, [r7, #4]
 80025f4:	4613      	mov	r3, r2
 80025f6:	011b      	lsls	r3, r3, #4
 80025f8:	1a9b      	subs	r3, r3, r2
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	440b      	add	r3, r1
 80025fe:	3348      	adds	r3, #72	@ 0x48
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002604:	78fa      	ldrb	r2, [r7, #3]
 8002606:	6879      	ldr	r1, [r7, #4]
 8002608:	4613      	mov	r3, r2
 800260a:	011b      	lsls	r3, r3, #4
 800260c:	1a9b      	subs	r3, r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	440b      	add	r3, r1
 8002612:	331b      	adds	r3, #27
 8002614:	2200      	movs	r2, #0
 8002616:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002618:	78fa      	ldrb	r2, [r7, #3]
 800261a:	6879      	ldr	r1, [r7, #4]
 800261c:	4613      	mov	r3, r2
 800261e:	011b      	lsls	r3, r3, #4
 8002620:	1a9b      	subs	r3, r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	440b      	add	r3, r1
 8002626:	3344      	adds	r3, #68	@ 0x44
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2b02      	cmp	r3, #2
 800262c:	d809      	bhi.n	8002642 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800262e:	78fa      	ldrb	r2, [r7, #3]
 8002630:	6879      	ldr	r1, [r7, #4]
 8002632:	4613      	mov	r3, r2
 8002634:	011b      	lsls	r3, r3, #4
 8002636:	1a9b      	subs	r3, r3, r2
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	440b      	add	r3, r1
 800263c:	331c      	adds	r3, #28
 800263e:	2201      	movs	r2, #1
 8002640:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002642:	78fb      	ldrb	r3, [r7, #3]
 8002644:	015a      	lsls	r2, r3, #5
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	4413      	add	r3, r2
 800264a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	78fa      	ldrb	r2, [r7, #3]
 8002652:	0151      	lsls	r1, r2, #5
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	440a      	add	r2, r1
 8002658:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800265c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002660:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8002662:	78fa      	ldrb	r2, [r7, #3]
 8002664:	6879      	ldr	r1, [r7, #4]
 8002666:	4613      	mov	r3, r2
 8002668:	011b      	lsls	r3, r3, #4
 800266a:	1a9b      	subs	r3, r3, r2
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	440b      	add	r3, r1
 8002670:	334c      	adds	r3, #76	@ 0x4c
 8002672:	2204      	movs	r2, #4
 8002674:	701a      	strb	r2, [r3, #0]
 8002676:	e014      	b.n	80026a2 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002678:	78fa      	ldrb	r2, [r7, #3]
 800267a:	6879      	ldr	r1, [r7, #4]
 800267c:	4613      	mov	r3, r2
 800267e:	011b      	lsls	r3, r3, #4
 8002680:	1a9b      	subs	r3, r3, r2
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	440b      	add	r3, r1
 8002686:	334c      	adds	r3, #76	@ 0x4c
 8002688:	2202      	movs	r2, #2
 800268a:	701a      	strb	r2, [r3, #0]
 800268c:	e009      	b.n	80026a2 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800268e:	78fa      	ldrb	r2, [r7, #3]
 8002690:	6879      	ldr	r1, [r7, #4]
 8002692:	4613      	mov	r3, r2
 8002694:	011b      	lsls	r3, r3, #4
 8002696:	1a9b      	subs	r3, r3, r2
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	440b      	add	r3, r1
 800269c:	334c      	adds	r3, #76	@ 0x4c
 800269e:	2202      	movs	r2, #2
 80026a0:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80026a2:	78fa      	ldrb	r2, [r7, #3]
 80026a4:	6879      	ldr	r1, [r7, #4]
 80026a6:	4613      	mov	r3, r2
 80026a8:	011b      	lsls	r3, r3, #4
 80026aa:	1a9b      	subs	r3, r3, r2
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	440b      	add	r3, r1
 80026b0:	3326      	adds	r3, #38	@ 0x26
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d00b      	beq.n	80026d0 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80026b8:	78fa      	ldrb	r2, [r7, #3]
 80026ba:	6879      	ldr	r1, [r7, #4]
 80026bc:	4613      	mov	r3, r2
 80026be:	011b      	lsls	r3, r3, #4
 80026c0:	1a9b      	subs	r3, r3, r2
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	440b      	add	r3, r1
 80026c6:	3326      	adds	r3, #38	@ 0x26
 80026c8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	f040 8136 	bne.w	800293c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80026d0:	78fb      	ldrb	r3, [r7, #3]
 80026d2:	015a      	lsls	r2, r3, #5
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	4413      	add	r3, r2
 80026d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80026e6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80026ee:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80026f0:	78fb      	ldrb	r3, [r7, #3]
 80026f2:	015a      	lsls	r2, r3, #5
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	4413      	add	r3, r2
 80026f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026fc:	461a      	mov	r2, r3
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	6013      	str	r3, [r2, #0]
 8002702:	e11b      	b.n	800293c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002704:	78fa      	ldrb	r2, [r7, #3]
 8002706:	6879      	ldr	r1, [r7, #4]
 8002708:	4613      	mov	r3, r2
 800270a:	011b      	lsls	r3, r3, #4
 800270c:	1a9b      	subs	r3, r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	440b      	add	r3, r1
 8002712:	334d      	adds	r3, #77	@ 0x4d
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	2b03      	cmp	r3, #3
 8002718:	f040 8081 	bne.w	800281e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800271c:	78fa      	ldrb	r2, [r7, #3]
 800271e:	6879      	ldr	r1, [r7, #4]
 8002720:	4613      	mov	r3, r2
 8002722:	011b      	lsls	r3, r3, #4
 8002724:	1a9b      	subs	r3, r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	440b      	add	r3, r1
 800272a:	334d      	adds	r3, #77	@ 0x4d
 800272c:	2202      	movs	r2, #2
 800272e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002730:	78fa      	ldrb	r2, [r7, #3]
 8002732:	6879      	ldr	r1, [r7, #4]
 8002734:	4613      	mov	r3, r2
 8002736:	011b      	lsls	r3, r3, #4
 8002738:	1a9b      	subs	r3, r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	440b      	add	r3, r1
 800273e:	331b      	adds	r3, #27
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	2b01      	cmp	r3, #1
 8002744:	f040 80fa 	bne.w	800293c <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002748:	78fa      	ldrb	r2, [r7, #3]
 800274a:	6879      	ldr	r1, [r7, #4]
 800274c:	4613      	mov	r3, r2
 800274e:	011b      	lsls	r3, r3, #4
 8002750:	1a9b      	subs	r3, r3, r2
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	440b      	add	r3, r1
 8002756:	334c      	adds	r3, #76	@ 0x4c
 8002758:	2202      	movs	r2, #2
 800275a:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800275c:	78fb      	ldrb	r3, [r7, #3]
 800275e:	015a      	lsls	r2, r3, #5
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	4413      	add	r3, r2
 8002764:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	78fa      	ldrb	r2, [r7, #3]
 800276c:	0151      	lsls	r1, r2, #5
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	440a      	add	r2, r1
 8002772:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002776:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800277a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800277c:	78fb      	ldrb	r3, [r7, #3]
 800277e:	015a      	lsls	r2, r3, #5
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	4413      	add	r3, r2
 8002784:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	78fa      	ldrb	r2, [r7, #3]
 800278c:	0151      	lsls	r1, r2, #5
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	440a      	add	r2, r1
 8002792:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002796:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800279a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800279c:	78fb      	ldrb	r3, [r7, #3]
 800279e:	015a      	lsls	r2, r3, #5
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	4413      	add	r3, r2
 80027a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	78fa      	ldrb	r2, [r7, #3]
 80027ac:	0151      	lsls	r1, r2, #5
 80027ae:	693a      	ldr	r2, [r7, #16]
 80027b0:	440a      	add	r2, r1
 80027b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80027b6:	f023 0320 	bic.w	r3, r3, #32
 80027ba:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80027bc:	78fa      	ldrb	r2, [r7, #3]
 80027be:	6879      	ldr	r1, [r7, #4]
 80027c0:	4613      	mov	r3, r2
 80027c2:	011b      	lsls	r3, r3, #4
 80027c4:	1a9b      	subs	r3, r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	440b      	add	r3, r1
 80027ca:	3326      	adds	r3, #38	@ 0x26
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d00b      	beq.n	80027ea <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80027d2:	78fa      	ldrb	r2, [r7, #3]
 80027d4:	6879      	ldr	r1, [r7, #4]
 80027d6:	4613      	mov	r3, r2
 80027d8:	011b      	lsls	r3, r3, #4
 80027da:	1a9b      	subs	r3, r3, r2
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	440b      	add	r3, r1
 80027e0:	3326      	adds	r3, #38	@ 0x26
 80027e2:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	f040 80a9 	bne.w	800293c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80027ea:	78fb      	ldrb	r3, [r7, #3]
 80027ec:	015a      	lsls	r2, r3, #5
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	4413      	add	r3, r2
 80027f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002800:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002808:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800280a:	78fb      	ldrb	r3, [r7, #3]
 800280c:	015a      	lsls	r2, r3, #5
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	4413      	add	r3, r2
 8002812:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002816:	461a      	mov	r2, r3
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6013      	str	r3, [r2, #0]
 800281c:	e08e      	b.n	800293c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800281e:	78fa      	ldrb	r2, [r7, #3]
 8002820:	6879      	ldr	r1, [r7, #4]
 8002822:	4613      	mov	r3, r2
 8002824:	011b      	lsls	r3, r3, #4
 8002826:	1a9b      	subs	r3, r3, r2
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	440b      	add	r3, r1
 800282c:	334d      	adds	r3, #77	@ 0x4d
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	2b04      	cmp	r3, #4
 8002832:	d143      	bne.n	80028bc <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002834:	78fa      	ldrb	r2, [r7, #3]
 8002836:	6879      	ldr	r1, [r7, #4]
 8002838:	4613      	mov	r3, r2
 800283a:	011b      	lsls	r3, r3, #4
 800283c:	1a9b      	subs	r3, r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	440b      	add	r3, r1
 8002842:	334d      	adds	r3, #77	@ 0x4d
 8002844:	2202      	movs	r2, #2
 8002846:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002848:	78fa      	ldrb	r2, [r7, #3]
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	4613      	mov	r3, r2
 800284e:	011b      	lsls	r3, r3, #4
 8002850:	1a9b      	subs	r3, r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	440b      	add	r3, r1
 8002856:	334c      	adds	r3, #76	@ 0x4c
 8002858:	2202      	movs	r2, #2
 800285a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800285c:	78fa      	ldrb	r2, [r7, #3]
 800285e:	6879      	ldr	r1, [r7, #4]
 8002860:	4613      	mov	r3, r2
 8002862:	011b      	lsls	r3, r3, #4
 8002864:	1a9b      	subs	r3, r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	440b      	add	r3, r1
 800286a:	3326      	adds	r3, #38	@ 0x26
 800286c:	781b      	ldrb	r3, [r3, #0]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00a      	beq.n	8002888 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002872:	78fa      	ldrb	r2, [r7, #3]
 8002874:	6879      	ldr	r1, [r7, #4]
 8002876:	4613      	mov	r3, r2
 8002878:	011b      	lsls	r3, r3, #4
 800287a:	1a9b      	subs	r3, r3, r2
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	440b      	add	r3, r1
 8002880:	3326      	adds	r3, #38	@ 0x26
 8002882:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002884:	2b02      	cmp	r3, #2
 8002886:	d159      	bne.n	800293c <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002888:	78fb      	ldrb	r3, [r7, #3]
 800288a:	015a      	lsls	r2, r3, #5
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	4413      	add	r3, r2
 8002890:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800289e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80028a6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80028a8:	78fb      	ldrb	r3, [r7, #3]
 80028aa:	015a      	lsls	r2, r3, #5
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	4413      	add	r3, r2
 80028b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028b4:	461a      	mov	r2, r3
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6013      	str	r3, [r2, #0]
 80028ba:	e03f      	b.n	800293c <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80028bc:	78fa      	ldrb	r2, [r7, #3]
 80028be:	6879      	ldr	r1, [r7, #4]
 80028c0:	4613      	mov	r3, r2
 80028c2:	011b      	lsls	r3, r3, #4
 80028c4:	1a9b      	subs	r3, r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	440b      	add	r3, r1
 80028ca:	334d      	adds	r3, #77	@ 0x4d
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	2b08      	cmp	r3, #8
 80028d0:	d126      	bne.n	8002920 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80028d2:	78fa      	ldrb	r2, [r7, #3]
 80028d4:	6879      	ldr	r1, [r7, #4]
 80028d6:	4613      	mov	r3, r2
 80028d8:	011b      	lsls	r3, r3, #4
 80028da:	1a9b      	subs	r3, r3, r2
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	440b      	add	r3, r1
 80028e0:	334d      	adds	r3, #77	@ 0x4d
 80028e2:	2202      	movs	r2, #2
 80028e4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80028e6:	78fa      	ldrb	r2, [r7, #3]
 80028e8:	6879      	ldr	r1, [r7, #4]
 80028ea:	4613      	mov	r3, r2
 80028ec:	011b      	lsls	r3, r3, #4
 80028ee:	1a9b      	subs	r3, r3, r2
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	440b      	add	r3, r1
 80028f4:	3344      	adds	r3, #68	@ 0x44
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	1c59      	adds	r1, r3, #1
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	4613      	mov	r3, r2
 80028fe:	011b      	lsls	r3, r3, #4
 8002900:	1a9b      	subs	r3, r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	4403      	add	r3, r0
 8002906:	3344      	adds	r3, #68	@ 0x44
 8002908:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800290a:	78fa      	ldrb	r2, [r7, #3]
 800290c:	6879      	ldr	r1, [r7, #4]
 800290e:	4613      	mov	r3, r2
 8002910:	011b      	lsls	r3, r3, #4
 8002912:	1a9b      	subs	r3, r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	440b      	add	r3, r1
 8002918:	334c      	adds	r3, #76	@ 0x4c
 800291a:	2204      	movs	r2, #4
 800291c:	701a      	strb	r2, [r3, #0]
 800291e:	e00d      	b.n	800293c <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002920:	78fa      	ldrb	r2, [r7, #3]
 8002922:	6879      	ldr	r1, [r7, #4]
 8002924:	4613      	mov	r3, r2
 8002926:	011b      	lsls	r3, r3, #4
 8002928:	1a9b      	subs	r3, r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	334d      	adds	r3, #77	@ 0x4d
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	2b02      	cmp	r3, #2
 8002934:	f000 8100 	beq.w	8002b38 <HCD_HC_IN_IRQHandler+0xcca>
 8002938:	e000      	b.n	800293c <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800293a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800293c:	78fa      	ldrb	r2, [r7, #3]
 800293e:	6879      	ldr	r1, [r7, #4]
 8002940:	4613      	mov	r3, r2
 8002942:	011b      	lsls	r3, r3, #4
 8002944:	1a9b      	subs	r3, r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	440b      	add	r3, r1
 800294a:	334c      	adds	r3, #76	@ 0x4c
 800294c:	781a      	ldrb	r2, [r3, #0]
 800294e:	78fb      	ldrb	r3, [r7, #3]
 8002950:	4619      	mov	r1, r3
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f007 f9ae 	bl	8009cb4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002958:	e0ef      	b.n	8002b3a <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	78fa      	ldrb	r2, [r7, #3]
 8002960:	4611      	mov	r1, r2
 8002962:	4618      	mov	r0, r3
 8002964:	f003 f911 	bl	8005b8a <USB_ReadChInterrupts>
 8002968:	4603      	mov	r3, r0
 800296a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800296e:	2b40      	cmp	r3, #64	@ 0x40
 8002970:	d12f      	bne.n	80029d2 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002972:	78fb      	ldrb	r3, [r7, #3]
 8002974:	015a      	lsls	r2, r3, #5
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	4413      	add	r3, r2
 800297a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800297e:	461a      	mov	r2, r3
 8002980:	2340      	movs	r3, #64	@ 0x40
 8002982:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002984:	78fa      	ldrb	r2, [r7, #3]
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	4613      	mov	r3, r2
 800298a:	011b      	lsls	r3, r3, #4
 800298c:	1a9b      	subs	r3, r3, r2
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	440b      	add	r3, r1
 8002992:	334d      	adds	r3, #77	@ 0x4d
 8002994:	2205      	movs	r2, #5
 8002996:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002998:	78fa      	ldrb	r2, [r7, #3]
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	4613      	mov	r3, r2
 800299e:	011b      	lsls	r3, r3, #4
 80029a0:	1a9b      	subs	r3, r3, r2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	440b      	add	r3, r1
 80029a6:	331a      	adds	r3, #26
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d109      	bne.n	80029c2 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80029ae:	78fa      	ldrb	r2, [r7, #3]
 80029b0:	6879      	ldr	r1, [r7, #4]
 80029b2:	4613      	mov	r3, r2
 80029b4:	011b      	lsls	r3, r3, #4
 80029b6:	1a9b      	subs	r3, r3, r2
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	440b      	add	r3, r1
 80029bc:	3344      	adds	r3, #68	@ 0x44
 80029be:	2200      	movs	r2, #0
 80029c0:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	78fa      	ldrb	r2, [r7, #3]
 80029c8:	4611      	mov	r1, r2
 80029ca:	4618      	mov	r0, r3
 80029cc:	f003 fe81 	bl	80066d2 <USB_HC_Halt>
 80029d0:	e0b3      	b.n	8002b3a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	78fa      	ldrb	r2, [r7, #3]
 80029d8:	4611      	mov	r1, r2
 80029da:	4618      	mov	r0, r3
 80029dc:	f003 f8d5 	bl	8005b8a <USB_ReadChInterrupts>
 80029e0:	4603      	mov	r3, r0
 80029e2:	f003 0310 	and.w	r3, r3, #16
 80029e6:	2b10      	cmp	r3, #16
 80029e8:	f040 80a7 	bne.w	8002b3a <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80029ec:	78fa      	ldrb	r2, [r7, #3]
 80029ee:	6879      	ldr	r1, [r7, #4]
 80029f0:	4613      	mov	r3, r2
 80029f2:	011b      	lsls	r3, r3, #4
 80029f4:	1a9b      	subs	r3, r3, r2
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	440b      	add	r3, r1
 80029fa:	3326      	adds	r3, #38	@ 0x26
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	2b03      	cmp	r3, #3
 8002a00:	d11b      	bne.n	8002a3a <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002a02:	78fa      	ldrb	r2, [r7, #3]
 8002a04:	6879      	ldr	r1, [r7, #4]
 8002a06:	4613      	mov	r3, r2
 8002a08:	011b      	lsls	r3, r3, #4
 8002a0a:	1a9b      	subs	r3, r3, r2
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	440b      	add	r3, r1
 8002a10:	3344      	adds	r3, #68	@ 0x44
 8002a12:	2200      	movs	r2, #0
 8002a14:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002a16:	78fa      	ldrb	r2, [r7, #3]
 8002a18:	6879      	ldr	r1, [r7, #4]
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	011b      	lsls	r3, r3, #4
 8002a1e:	1a9b      	subs	r3, r3, r2
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	440b      	add	r3, r1
 8002a24:	334d      	adds	r3, #77	@ 0x4d
 8002a26:	2204      	movs	r2, #4
 8002a28:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	78fa      	ldrb	r2, [r7, #3]
 8002a30:	4611      	mov	r1, r2
 8002a32:	4618      	mov	r0, r3
 8002a34:	f003 fe4d 	bl	80066d2 <USB_HC_Halt>
 8002a38:	e03f      	b.n	8002aba <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a3a:	78fa      	ldrb	r2, [r7, #3]
 8002a3c:	6879      	ldr	r1, [r7, #4]
 8002a3e:	4613      	mov	r3, r2
 8002a40:	011b      	lsls	r3, r3, #4
 8002a42:	1a9b      	subs	r3, r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	440b      	add	r3, r1
 8002a48:	3326      	adds	r3, #38	@ 0x26
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d00a      	beq.n	8002a66 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002a50:	78fa      	ldrb	r2, [r7, #3]
 8002a52:	6879      	ldr	r1, [r7, #4]
 8002a54:	4613      	mov	r3, r2
 8002a56:	011b      	lsls	r3, r3, #4
 8002a58:	1a9b      	subs	r3, r3, r2
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	440b      	add	r3, r1
 8002a5e:	3326      	adds	r3, #38	@ 0x26
 8002a60:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d129      	bne.n	8002aba <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002a66:	78fa      	ldrb	r2, [r7, #3]
 8002a68:	6879      	ldr	r1, [r7, #4]
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	011b      	lsls	r3, r3, #4
 8002a6e:	1a9b      	subs	r3, r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	440b      	add	r3, r1
 8002a74:	3344      	adds	r3, #68	@ 0x44
 8002a76:	2200      	movs	r2, #0
 8002a78:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	799b      	ldrb	r3, [r3, #6]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d00a      	beq.n	8002a98 <HCD_HC_IN_IRQHandler+0xc2a>
 8002a82:	78fa      	ldrb	r2, [r7, #3]
 8002a84:	6879      	ldr	r1, [r7, #4]
 8002a86:	4613      	mov	r3, r2
 8002a88:	011b      	lsls	r3, r3, #4
 8002a8a:	1a9b      	subs	r3, r3, r2
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	440b      	add	r3, r1
 8002a90:	331b      	adds	r3, #27
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d110      	bne.n	8002aba <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002a98:	78fa      	ldrb	r2, [r7, #3]
 8002a9a:	6879      	ldr	r1, [r7, #4]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	011b      	lsls	r3, r3, #4
 8002aa0:	1a9b      	subs	r3, r3, r2
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	440b      	add	r3, r1
 8002aa6:	334d      	adds	r3, #77	@ 0x4d
 8002aa8:	2204      	movs	r2, #4
 8002aaa:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	78fa      	ldrb	r2, [r7, #3]
 8002ab2:	4611      	mov	r1, r2
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f003 fe0c 	bl	80066d2 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002aba:	78fa      	ldrb	r2, [r7, #3]
 8002abc:	6879      	ldr	r1, [r7, #4]
 8002abe:	4613      	mov	r3, r2
 8002ac0:	011b      	lsls	r3, r3, #4
 8002ac2:	1a9b      	subs	r3, r3, r2
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	440b      	add	r3, r1
 8002ac8:	331b      	adds	r3, #27
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d129      	bne.n	8002b24 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002ad0:	78fa      	ldrb	r2, [r7, #3]
 8002ad2:	6879      	ldr	r1, [r7, #4]
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	011b      	lsls	r3, r3, #4
 8002ad8:	1a9b      	subs	r3, r3, r2
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	440b      	add	r3, r1
 8002ade:	331b      	adds	r3, #27
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002ae4:	78fb      	ldrb	r3, [r7, #3]
 8002ae6:	015a      	lsls	r2, r3, #5
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	4413      	add	r3, r2
 8002aec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	78fa      	ldrb	r2, [r7, #3]
 8002af4:	0151      	lsls	r1, r2, #5
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	440a      	add	r2, r1
 8002afa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002afe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b02:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002b04:	78fb      	ldrb	r3, [r7, #3]
 8002b06:	015a      	lsls	r2, r3, #5
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	4413      	add	r3, r2
 8002b0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	78fa      	ldrb	r2, [r7, #3]
 8002b14:	0151      	lsls	r1, r2, #5
 8002b16:	693a      	ldr	r2, [r7, #16]
 8002b18:	440a      	add	r2, r1
 8002b1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b1e:	f043 0320 	orr.w	r3, r3, #32
 8002b22:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002b24:	78fb      	ldrb	r3, [r7, #3]
 8002b26:	015a      	lsls	r2, r3, #5
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	4413      	add	r3, r2
 8002b2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b30:	461a      	mov	r2, r3
 8002b32:	2310      	movs	r3, #16
 8002b34:	6093      	str	r3, [r2, #8]
 8002b36:	e000      	b.n	8002b3a <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002b38:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002b3a:	3718      	adds	r7, #24
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b086      	sub	sp, #24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	460b      	mov	r3, r1
 8002b4a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	78fa      	ldrb	r2, [r7, #3]
 8002b5c:	4611      	mov	r1, r2
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f003 f813 	bl	8005b8a <USB_ReadChInterrupts>
 8002b64:	4603      	mov	r3, r0
 8002b66:	f003 0304 	and.w	r3, r3, #4
 8002b6a:	2b04      	cmp	r3, #4
 8002b6c:	d11b      	bne.n	8002ba6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002b6e:	78fb      	ldrb	r3, [r7, #3]
 8002b70:	015a      	lsls	r2, r3, #5
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	4413      	add	r3, r2
 8002b76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b7a:	461a      	mov	r2, r3
 8002b7c:	2304      	movs	r3, #4
 8002b7e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002b80:	78fa      	ldrb	r2, [r7, #3]
 8002b82:	6879      	ldr	r1, [r7, #4]
 8002b84:	4613      	mov	r3, r2
 8002b86:	011b      	lsls	r3, r3, #4
 8002b88:	1a9b      	subs	r3, r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	440b      	add	r3, r1
 8002b8e:	334d      	adds	r3, #77	@ 0x4d
 8002b90:	2207      	movs	r2, #7
 8002b92:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	78fa      	ldrb	r2, [r7, #3]
 8002b9a:	4611      	mov	r1, r2
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f003 fd98 	bl	80066d2 <USB_HC_Halt>
 8002ba2:	f000 bc6f 	b.w	8003484 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	78fa      	ldrb	r2, [r7, #3]
 8002bac:	4611      	mov	r1, r2
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f002 ffeb 	bl	8005b8a <USB_ReadChInterrupts>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	f003 0320 	and.w	r3, r3, #32
 8002bba:	2b20      	cmp	r3, #32
 8002bbc:	f040 8082 	bne.w	8002cc4 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002bc0:	78fb      	ldrb	r3, [r7, #3]
 8002bc2:	015a      	lsls	r2, r3, #5
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bcc:	461a      	mov	r2, r3
 8002bce:	2320      	movs	r3, #32
 8002bd0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002bd2:	78fa      	ldrb	r2, [r7, #3]
 8002bd4:	6879      	ldr	r1, [r7, #4]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	011b      	lsls	r3, r3, #4
 8002bda:	1a9b      	subs	r3, r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	440b      	add	r3, r1
 8002be0:	3319      	adds	r3, #25
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d124      	bne.n	8002c32 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002be8:	78fa      	ldrb	r2, [r7, #3]
 8002bea:	6879      	ldr	r1, [r7, #4]
 8002bec:	4613      	mov	r3, r2
 8002bee:	011b      	lsls	r3, r3, #4
 8002bf0:	1a9b      	subs	r3, r3, r2
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	440b      	add	r3, r1
 8002bf6:	3319      	adds	r3, #25
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002bfc:	78fa      	ldrb	r2, [r7, #3]
 8002bfe:	6879      	ldr	r1, [r7, #4]
 8002c00:	4613      	mov	r3, r2
 8002c02:	011b      	lsls	r3, r3, #4
 8002c04:	1a9b      	subs	r3, r3, r2
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	440b      	add	r3, r1
 8002c0a:	334c      	adds	r3, #76	@ 0x4c
 8002c0c:	2202      	movs	r2, #2
 8002c0e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002c10:	78fa      	ldrb	r2, [r7, #3]
 8002c12:	6879      	ldr	r1, [r7, #4]
 8002c14:	4613      	mov	r3, r2
 8002c16:	011b      	lsls	r3, r3, #4
 8002c18:	1a9b      	subs	r3, r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	440b      	add	r3, r1
 8002c1e:	334d      	adds	r3, #77	@ 0x4d
 8002c20:	2203      	movs	r2, #3
 8002c22:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	78fa      	ldrb	r2, [r7, #3]
 8002c2a:	4611      	mov	r1, r2
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f003 fd50 	bl	80066d2 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002c32:	78fa      	ldrb	r2, [r7, #3]
 8002c34:	6879      	ldr	r1, [r7, #4]
 8002c36:	4613      	mov	r3, r2
 8002c38:	011b      	lsls	r3, r3, #4
 8002c3a:	1a9b      	subs	r3, r3, r2
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	440b      	add	r3, r1
 8002c40:	331a      	adds	r3, #26
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	f040 841d 	bne.w	8003484 <HCD_HC_OUT_IRQHandler+0x944>
 8002c4a:	78fa      	ldrb	r2, [r7, #3]
 8002c4c:	6879      	ldr	r1, [r7, #4]
 8002c4e:	4613      	mov	r3, r2
 8002c50:	011b      	lsls	r3, r3, #4
 8002c52:	1a9b      	subs	r3, r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	440b      	add	r3, r1
 8002c58:	331b      	adds	r3, #27
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	f040 8411 	bne.w	8003484 <HCD_HC_OUT_IRQHandler+0x944>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002c62:	78fa      	ldrb	r2, [r7, #3]
 8002c64:	6879      	ldr	r1, [r7, #4]
 8002c66:	4613      	mov	r3, r2
 8002c68:	011b      	lsls	r3, r3, #4
 8002c6a:	1a9b      	subs	r3, r3, r2
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	440b      	add	r3, r1
 8002c70:	3326      	adds	r3, #38	@ 0x26
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d009      	beq.n	8002c8c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002c78:	78fa      	ldrb	r2, [r7, #3]
 8002c7a:	6879      	ldr	r1, [r7, #4]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	1a9b      	subs	r3, r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	440b      	add	r3, r1
 8002c86:	331b      	adds	r3, #27
 8002c88:	2201      	movs	r2, #1
 8002c8a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002c8c:	78fa      	ldrb	r2, [r7, #3]
 8002c8e:	6879      	ldr	r1, [r7, #4]
 8002c90:	4613      	mov	r3, r2
 8002c92:	011b      	lsls	r3, r3, #4
 8002c94:	1a9b      	subs	r3, r3, r2
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	440b      	add	r3, r1
 8002c9a:	334d      	adds	r3, #77	@ 0x4d
 8002c9c:	2203      	movs	r2, #3
 8002c9e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	78fa      	ldrb	r2, [r7, #3]
 8002ca6:	4611      	mov	r1, r2
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f003 fd12 	bl	80066d2 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002cae:	78fa      	ldrb	r2, [r7, #3]
 8002cb0:	6879      	ldr	r1, [r7, #4]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	011b      	lsls	r3, r3, #4
 8002cb6:	1a9b      	subs	r3, r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	440b      	add	r3, r1
 8002cbc:	3344      	adds	r3, #68	@ 0x44
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	601a      	str	r2, [r3, #0]
 8002cc2:	e3df      	b.n	8003484 <HCD_HC_OUT_IRQHandler+0x944>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	78fa      	ldrb	r2, [r7, #3]
 8002cca:	4611      	mov	r1, r2
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f002 ff5c 	bl	8005b8a <USB_ReadChInterrupts>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002cdc:	d111      	bne.n	8002d02 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002cde:	78fb      	ldrb	r3, [r7, #3]
 8002ce0:	015a      	lsls	r2, r3, #5
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cea:	461a      	mov	r2, r3
 8002cec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002cf0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	78fa      	ldrb	r2, [r7, #3]
 8002cf8:	4611      	mov	r1, r2
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f003 fce9 	bl	80066d2 <USB_HC_Halt>
 8002d00:	e3c0      	b.n	8003484 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	78fa      	ldrb	r2, [r7, #3]
 8002d08:	4611      	mov	r1, r2
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f002 ff3d 	bl	8005b8a <USB_ReadChInterrupts>
 8002d10:	4603      	mov	r3, r0
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d168      	bne.n	8002dec <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002d1a:	78fa      	ldrb	r2, [r7, #3]
 8002d1c:	6879      	ldr	r1, [r7, #4]
 8002d1e:	4613      	mov	r3, r2
 8002d20:	011b      	lsls	r3, r3, #4
 8002d22:	1a9b      	subs	r3, r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	440b      	add	r3, r1
 8002d28:	3344      	adds	r3, #68	@ 0x44
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	78fa      	ldrb	r2, [r7, #3]
 8002d34:	4611      	mov	r1, r2
 8002d36:	4618      	mov	r0, r3
 8002d38:	f002 ff27 	bl	8005b8a <USB_ReadChInterrupts>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d42:	2b40      	cmp	r3, #64	@ 0x40
 8002d44:	d112      	bne.n	8002d6c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002d46:	78fa      	ldrb	r2, [r7, #3]
 8002d48:	6879      	ldr	r1, [r7, #4]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	011b      	lsls	r3, r3, #4
 8002d4e:	1a9b      	subs	r3, r3, r2
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	440b      	add	r3, r1
 8002d54:	3319      	adds	r3, #25
 8002d56:	2201      	movs	r2, #1
 8002d58:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002d5a:	78fb      	ldrb	r3, [r7, #3]
 8002d5c:	015a      	lsls	r2, r3, #5
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	4413      	add	r3, r2
 8002d62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d66:	461a      	mov	r2, r3
 8002d68:	2340      	movs	r3, #64	@ 0x40
 8002d6a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002d6c:	78fa      	ldrb	r2, [r7, #3]
 8002d6e:	6879      	ldr	r1, [r7, #4]
 8002d70:	4613      	mov	r3, r2
 8002d72:	011b      	lsls	r3, r3, #4
 8002d74:	1a9b      	subs	r3, r3, r2
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	440b      	add	r3, r1
 8002d7a:	331b      	adds	r3, #27
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d019      	beq.n	8002db6 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002d82:	78fa      	ldrb	r2, [r7, #3]
 8002d84:	6879      	ldr	r1, [r7, #4]
 8002d86:	4613      	mov	r3, r2
 8002d88:	011b      	lsls	r3, r3, #4
 8002d8a:	1a9b      	subs	r3, r3, r2
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	440b      	add	r3, r1
 8002d90:	331b      	adds	r3, #27
 8002d92:	2200      	movs	r2, #0
 8002d94:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002d96:	78fb      	ldrb	r3, [r7, #3]
 8002d98:	015a      	lsls	r2, r3, #5
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	4413      	add	r3, r2
 8002d9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	78fa      	ldrb	r2, [r7, #3]
 8002da6:	0151      	lsls	r1, r2, #5
 8002da8:	693a      	ldr	r2, [r7, #16]
 8002daa:	440a      	add	r2, r1
 8002dac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002db0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002db4:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002db6:	78fb      	ldrb	r3, [r7, #3]
 8002db8:	015a      	lsls	r2, r3, #5
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dc2:	461a      	mov	r2, r3
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002dc8:	78fa      	ldrb	r2, [r7, #3]
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	011b      	lsls	r3, r3, #4
 8002dd0:	1a9b      	subs	r3, r3, r2
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	440b      	add	r3, r1
 8002dd6:	334d      	adds	r3, #77	@ 0x4d
 8002dd8:	2201      	movs	r2, #1
 8002dda:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	78fa      	ldrb	r2, [r7, #3]
 8002de2:	4611      	mov	r1, r2
 8002de4:	4618      	mov	r0, r3
 8002de6:	f003 fc74 	bl	80066d2 <USB_HC_Halt>
 8002dea:	e34b      	b.n	8003484 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	78fa      	ldrb	r2, [r7, #3]
 8002df2:	4611      	mov	r1, r2
 8002df4:	4618      	mov	r0, r3
 8002df6:	f002 fec8 	bl	8005b8a <USB_ReadChInterrupts>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e00:	2b40      	cmp	r3, #64	@ 0x40
 8002e02:	d139      	bne.n	8002e78 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002e04:	78fa      	ldrb	r2, [r7, #3]
 8002e06:	6879      	ldr	r1, [r7, #4]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	011b      	lsls	r3, r3, #4
 8002e0c:	1a9b      	subs	r3, r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	440b      	add	r3, r1
 8002e12:	334d      	adds	r3, #77	@ 0x4d
 8002e14:	2205      	movs	r2, #5
 8002e16:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002e18:	78fa      	ldrb	r2, [r7, #3]
 8002e1a:	6879      	ldr	r1, [r7, #4]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	1a9b      	subs	r3, r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	440b      	add	r3, r1
 8002e26:	331a      	adds	r3, #26
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d109      	bne.n	8002e42 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002e2e:	78fa      	ldrb	r2, [r7, #3]
 8002e30:	6879      	ldr	r1, [r7, #4]
 8002e32:	4613      	mov	r3, r2
 8002e34:	011b      	lsls	r3, r3, #4
 8002e36:	1a9b      	subs	r3, r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	440b      	add	r3, r1
 8002e3c:	3319      	adds	r3, #25
 8002e3e:	2201      	movs	r2, #1
 8002e40:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002e42:	78fa      	ldrb	r2, [r7, #3]
 8002e44:	6879      	ldr	r1, [r7, #4]
 8002e46:	4613      	mov	r3, r2
 8002e48:	011b      	lsls	r3, r3, #4
 8002e4a:	1a9b      	subs	r3, r3, r2
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	440b      	add	r3, r1
 8002e50:	3344      	adds	r3, #68	@ 0x44
 8002e52:	2200      	movs	r2, #0
 8002e54:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	78fa      	ldrb	r2, [r7, #3]
 8002e5c:	4611      	mov	r1, r2
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f003 fc37 	bl	80066d2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002e64:	78fb      	ldrb	r3, [r7, #3]
 8002e66:	015a      	lsls	r2, r3, #5
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	4413      	add	r3, r2
 8002e6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e70:	461a      	mov	r2, r3
 8002e72:	2340      	movs	r3, #64	@ 0x40
 8002e74:	6093      	str	r3, [r2, #8]
 8002e76:	e305      	b.n	8003484 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	78fa      	ldrb	r2, [r7, #3]
 8002e7e:	4611      	mov	r1, r2
 8002e80:	4618      	mov	r0, r3
 8002e82:	f002 fe82 	bl	8005b8a <USB_ReadChInterrupts>
 8002e86:	4603      	mov	r3, r0
 8002e88:	f003 0308 	and.w	r3, r3, #8
 8002e8c:	2b08      	cmp	r3, #8
 8002e8e:	d11a      	bne.n	8002ec6 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002e90:	78fb      	ldrb	r3, [r7, #3]
 8002e92:	015a      	lsls	r2, r3, #5
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	4413      	add	r3, r2
 8002e98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	2308      	movs	r3, #8
 8002ea0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002ea2:	78fa      	ldrb	r2, [r7, #3]
 8002ea4:	6879      	ldr	r1, [r7, #4]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	011b      	lsls	r3, r3, #4
 8002eaa:	1a9b      	subs	r3, r3, r2
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	440b      	add	r3, r1
 8002eb0:	334d      	adds	r3, #77	@ 0x4d
 8002eb2:	2206      	movs	r2, #6
 8002eb4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	78fa      	ldrb	r2, [r7, #3]
 8002ebc:	4611      	mov	r1, r2
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f003 fc07 	bl	80066d2 <USB_HC_Halt>
 8002ec4:	e2de      	b.n	8003484 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	78fa      	ldrb	r2, [r7, #3]
 8002ecc:	4611      	mov	r1, r2
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f002 fe5b 	bl	8005b8a <USB_ReadChInterrupts>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	f003 0310 	and.w	r3, r3, #16
 8002eda:	2b10      	cmp	r3, #16
 8002edc:	d144      	bne.n	8002f68 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002ede:	78fa      	ldrb	r2, [r7, #3]
 8002ee0:	6879      	ldr	r1, [r7, #4]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	011b      	lsls	r3, r3, #4
 8002ee6:	1a9b      	subs	r3, r3, r2
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	440b      	add	r3, r1
 8002eec:	3344      	adds	r3, #68	@ 0x44
 8002eee:	2200      	movs	r2, #0
 8002ef0:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002ef2:	78fa      	ldrb	r2, [r7, #3]
 8002ef4:	6879      	ldr	r1, [r7, #4]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	011b      	lsls	r3, r3, #4
 8002efa:	1a9b      	subs	r3, r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	440b      	add	r3, r1
 8002f00:	334d      	adds	r3, #77	@ 0x4d
 8002f02:	2204      	movs	r2, #4
 8002f04:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8002f06:	78fa      	ldrb	r2, [r7, #3]
 8002f08:	6879      	ldr	r1, [r7, #4]
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	011b      	lsls	r3, r3, #4
 8002f0e:	1a9b      	subs	r3, r3, r2
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	440b      	add	r3, r1
 8002f14:	3319      	adds	r3, #25
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d114      	bne.n	8002f46 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002f1c:	78fa      	ldrb	r2, [r7, #3]
 8002f1e:	6879      	ldr	r1, [r7, #4]
 8002f20:	4613      	mov	r3, r2
 8002f22:	011b      	lsls	r3, r3, #4
 8002f24:	1a9b      	subs	r3, r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	440b      	add	r3, r1
 8002f2a:	3318      	adds	r3, #24
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d109      	bne.n	8002f46 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8002f32:	78fa      	ldrb	r2, [r7, #3]
 8002f34:	6879      	ldr	r1, [r7, #4]
 8002f36:	4613      	mov	r3, r2
 8002f38:	011b      	lsls	r3, r3, #4
 8002f3a:	1a9b      	subs	r3, r3, r2
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	440b      	add	r3, r1
 8002f40:	3319      	adds	r3, #25
 8002f42:	2201      	movs	r2, #1
 8002f44:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	78fa      	ldrb	r2, [r7, #3]
 8002f4c:	4611      	mov	r1, r2
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f003 fbbf 	bl	80066d2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002f54:	78fb      	ldrb	r3, [r7, #3]
 8002f56:	015a      	lsls	r2, r3, #5
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	4413      	add	r3, r2
 8002f5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f60:	461a      	mov	r2, r3
 8002f62:	2310      	movs	r3, #16
 8002f64:	6093      	str	r3, [r2, #8]
 8002f66:	e28d      	b.n	8003484 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	78fa      	ldrb	r2, [r7, #3]
 8002f6e:	4611      	mov	r1, r2
 8002f70:	4618      	mov	r0, r3
 8002f72:	f002 fe0a 	bl	8005b8a <USB_ReadChInterrupts>
 8002f76:	4603      	mov	r3, r0
 8002f78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f7c:	2b80      	cmp	r3, #128	@ 0x80
 8002f7e:	d169      	bne.n	8003054 <HCD_HC_OUT_IRQHandler+0x514>
  {
    if (hhcd->Init.dma_enable == 0U)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	799b      	ldrb	r3, [r3, #6]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d111      	bne.n	8002fac <HCD_HC_OUT_IRQHandler+0x46c>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8002f88:	78fa      	ldrb	r2, [r7, #3]
 8002f8a:	6879      	ldr	r1, [r7, #4]
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	011b      	lsls	r3, r3, #4
 8002f90:	1a9b      	subs	r3, r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	440b      	add	r3, r1
 8002f96:	334d      	adds	r3, #77	@ 0x4d
 8002f98:	2207      	movs	r2, #7
 8002f9a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	78fa      	ldrb	r2, [r7, #3]
 8002fa2:	4611      	mov	r1, r2
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f003 fb94 	bl	80066d2 <USB_HC_Halt>
 8002faa:	e049      	b.n	8003040 <HCD_HC_OUT_IRQHandler+0x500>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8002fac:	78fa      	ldrb	r2, [r7, #3]
 8002fae:	6879      	ldr	r1, [r7, #4]
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	011b      	lsls	r3, r3, #4
 8002fb4:	1a9b      	subs	r3, r3, r2
 8002fb6:	009b      	lsls	r3, r3, #2
 8002fb8:	440b      	add	r3, r1
 8002fba:	3344      	adds	r3, #68	@ 0x44
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	1c59      	adds	r1, r3, #1
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	011b      	lsls	r3, r3, #4
 8002fc6:	1a9b      	subs	r3, r3, r2
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	4403      	add	r3, r0
 8002fcc:	3344      	adds	r3, #68	@ 0x44
 8002fce:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002fd0:	78fa      	ldrb	r2, [r7, #3]
 8002fd2:	6879      	ldr	r1, [r7, #4]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	011b      	lsls	r3, r3, #4
 8002fd8:	1a9b      	subs	r3, r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	440b      	add	r3, r1
 8002fde:	3344      	adds	r3, #68	@ 0x44
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d922      	bls.n	800302c <HCD_HC_OUT_IRQHandler+0x4ec>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002fe6:	78fa      	ldrb	r2, [r7, #3]
 8002fe8:	6879      	ldr	r1, [r7, #4]
 8002fea:	4613      	mov	r3, r2
 8002fec:	011b      	lsls	r3, r3, #4
 8002fee:	1a9b      	subs	r3, r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	440b      	add	r3, r1
 8002ff4:	3344      	adds	r3, #68	@ 0x44
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002ffa:	78fa      	ldrb	r2, [r7, #3]
 8002ffc:	6879      	ldr	r1, [r7, #4]
 8002ffe:	4613      	mov	r3, r2
 8003000:	011b      	lsls	r3, r3, #4
 8003002:	1a9b      	subs	r3, r3, r2
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	440b      	add	r3, r1
 8003008:	334c      	adds	r3, #76	@ 0x4c
 800300a:	2204      	movs	r2, #4
 800300c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800300e:	78fa      	ldrb	r2, [r7, #3]
 8003010:	6879      	ldr	r1, [r7, #4]
 8003012:	4613      	mov	r3, r2
 8003014:	011b      	lsls	r3, r3, #4
 8003016:	1a9b      	subs	r3, r3, r2
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	440b      	add	r3, r1
 800301c:	334c      	adds	r3, #76	@ 0x4c
 800301e:	781a      	ldrb	r2, [r3, #0]
 8003020:	78fb      	ldrb	r3, [r7, #3]
 8003022:	4619      	mov	r1, r3
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f006 fe45 	bl	8009cb4 <HAL_HCD_HC_NotifyURBChange_Callback>
 800302a:	e009      	b.n	8003040 <HCD_HC_OUT_IRQHandler+0x500>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800302c:	78fa      	ldrb	r2, [r7, #3]
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	4613      	mov	r3, r2
 8003032:	011b      	lsls	r3, r3, #4
 8003034:	1a9b      	subs	r3, r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	440b      	add	r3, r1
 800303a:	334c      	adds	r3, #76	@ 0x4c
 800303c:	2202      	movs	r2, #2
 800303e:	701a      	strb	r2, [r3, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003040:	78fb      	ldrb	r3, [r7, #3]
 8003042:	015a      	lsls	r2, r3, #5
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	4413      	add	r3, r2
 8003048:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800304c:	461a      	mov	r2, r3
 800304e:	2380      	movs	r3, #128	@ 0x80
 8003050:	6093      	str	r3, [r2, #8]
 8003052:	e217      	b.n	8003484 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	78fa      	ldrb	r2, [r7, #3]
 800305a:	4611      	mov	r1, r2
 800305c:	4618      	mov	r0, r3
 800305e:	f002 fd94 	bl	8005b8a <USB_ReadChInterrupts>
 8003062:	4603      	mov	r3, r0
 8003064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800306c:	d11b      	bne.n	80030a6 <HCD_HC_OUT_IRQHandler+0x566>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800306e:	78fa      	ldrb	r2, [r7, #3]
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	4613      	mov	r3, r2
 8003074:	011b      	lsls	r3, r3, #4
 8003076:	1a9b      	subs	r3, r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	440b      	add	r3, r1
 800307c:	334d      	adds	r3, #77	@ 0x4d
 800307e:	2209      	movs	r2, #9
 8003080:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	78fa      	ldrb	r2, [r7, #3]
 8003088:	4611      	mov	r1, r2
 800308a:	4618      	mov	r0, r3
 800308c:	f003 fb21 	bl	80066d2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003090:	78fb      	ldrb	r3, [r7, #3]
 8003092:	015a      	lsls	r2, r3, #5
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	4413      	add	r3, r2
 8003098:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800309c:	461a      	mov	r2, r3
 800309e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80030a2:	6093      	str	r3, [r2, #8]
 80030a4:	e1ee      	b.n	8003484 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	78fa      	ldrb	r2, [r7, #3]
 80030ac:	4611      	mov	r1, r2
 80030ae:	4618      	mov	r0, r3
 80030b0:	f002 fd6b 	bl	8005b8a <USB_ReadChInterrupts>
 80030b4:	4603      	mov	r3, r0
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	f040 81df 	bne.w	800347e <HCD_HC_OUT_IRQHandler+0x93e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80030c0:	78fb      	ldrb	r3, [r7, #3]
 80030c2:	015a      	lsls	r2, r3, #5
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	4413      	add	r3, r2
 80030c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030cc:	461a      	mov	r2, r3
 80030ce:	2302      	movs	r3, #2
 80030d0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80030d2:	78fa      	ldrb	r2, [r7, #3]
 80030d4:	6879      	ldr	r1, [r7, #4]
 80030d6:	4613      	mov	r3, r2
 80030d8:	011b      	lsls	r3, r3, #4
 80030da:	1a9b      	subs	r3, r3, r2
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	440b      	add	r3, r1
 80030e0:	334d      	adds	r3, #77	@ 0x4d
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	f040 8093 	bne.w	8003210 <HCD_HC_OUT_IRQHandler+0x6d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80030ea:	78fa      	ldrb	r2, [r7, #3]
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	4613      	mov	r3, r2
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	1a9b      	subs	r3, r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	440b      	add	r3, r1
 80030f8:	334d      	adds	r3, #77	@ 0x4d
 80030fa:	2202      	movs	r2, #2
 80030fc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80030fe:	78fa      	ldrb	r2, [r7, #3]
 8003100:	6879      	ldr	r1, [r7, #4]
 8003102:	4613      	mov	r3, r2
 8003104:	011b      	lsls	r3, r3, #4
 8003106:	1a9b      	subs	r3, r3, r2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	440b      	add	r3, r1
 800310c:	334c      	adds	r3, #76	@ 0x4c
 800310e:	2201      	movs	r2, #1
 8003110:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003112:	78fa      	ldrb	r2, [r7, #3]
 8003114:	6879      	ldr	r1, [r7, #4]
 8003116:	4613      	mov	r3, r2
 8003118:	011b      	lsls	r3, r3, #4
 800311a:	1a9b      	subs	r3, r3, r2
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	440b      	add	r3, r1
 8003120:	3326      	adds	r3, #38	@ 0x26
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	2b02      	cmp	r3, #2
 8003126:	d00b      	beq.n	8003140 <HCD_HC_OUT_IRQHandler+0x600>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003128:	78fa      	ldrb	r2, [r7, #3]
 800312a:	6879      	ldr	r1, [r7, #4]
 800312c:	4613      	mov	r3, r2
 800312e:	011b      	lsls	r3, r3, #4
 8003130:	1a9b      	subs	r3, r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	440b      	add	r3, r1
 8003136:	3326      	adds	r3, #38	@ 0x26
 8003138:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800313a:	2b03      	cmp	r3, #3
 800313c:	f040 8190 	bne.w	8003460 <HCD_HC_OUT_IRQHandler+0x920>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	799b      	ldrb	r3, [r3, #6]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d115      	bne.n	8003174 <HCD_HC_OUT_IRQHandler+0x634>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003148:	78fa      	ldrb	r2, [r7, #3]
 800314a:	6879      	ldr	r1, [r7, #4]
 800314c:	4613      	mov	r3, r2
 800314e:	011b      	lsls	r3, r3, #4
 8003150:	1a9b      	subs	r3, r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	440b      	add	r3, r1
 8003156:	333d      	adds	r3, #61	@ 0x3d
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	78fa      	ldrb	r2, [r7, #3]
 800315c:	f083 0301 	eor.w	r3, r3, #1
 8003160:	b2d8      	uxtb	r0, r3
 8003162:	6879      	ldr	r1, [r7, #4]
 8003164:	4613      	mov	r3, r2
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	1a9b      	subs	r3, r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	440b      	add	r3, r1
 800316e:	333d      	adds	r3, #61	@ 0x3d
 8003170:	4602      	mov	r2, r0
 8003172:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	799b      	ldrb	r3, [r3, #6]
 8003178:	2b01      	cmp	r3, #1
 800317a:	f040 8171 	bne.w	8003460 <HCD_HC_OUT_IRQHandler+0x920>
 800317e:	78fa      	ldrb	r2, [r7, #3]
 8003180:	6879      	ldr	r1, [r7, #4]
 8003182:	4613      	mov	r3, r2
 8003184:	011b      	lsls	r3, r3, #4
 8003186:	1a9b      	subs	r3, r3, r2
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	440b      	add	r3, r1
 800318c:	3334      	adds	r3, #52	@ 0x34
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	f000 8165 	beq.w	8003460 <HCD_HC_OUT_IRQHandler+0x920>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003196:	78fa      	ldrb	r2, [r7, #3]
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	4613      	mov	r3, r2
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	440b      	add	r3, r1
 80031a4:	3334      	adds	r3, #52	@ 0x34
 80031a6:	6819      	ldr	r1, [r3, #0]
 80031a8:	78fa      	ldrb	r2, [r7, #3]
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	4613      	mov	r3, r2
 80031ae:	011b      	lsls	r3, r3, #4
 80031b0:	1a9b      	subs	r3, r3, r2
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	4403      	add	r3, r0
 80031b6:	3328      	adds	r3, #40	@ 0x28
 80031b8:	881b      	ldrh	r3, [r3, #0]
 80031ba:	440b      	add	r3, r1
 80031bc:	1e59      	subs	r1, r3, #1
 80031be:	78fa      	ldrb	r2, [r7, #3]
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	4613      	mov	r3, r2
 80031c4:	011b      	lsls	r3, r3, #4
 80031c6:	1a9b      	subs	r3, r3, r2
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	4403      	add	r3, r0
 80031cc:	3328      	adds	r3, #40	@ 0x28
 80031ce:	881b      	ldrh	r3, [r3, #0]
 80031d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80031d4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	f003 0301 	and.w	r3, r3, #1
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f000 813f 	beq.w	8003460 <HCD_HC_OUT_IRQHandler+0x920>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80031e2:	78fa      	ldrb	r2, [r7, #3]
 80031e4:	6879      	ldr	r1, [r7, #4]
 80031e6:	4613      	mov	r3, r2
 80031e8:	011b      	lsls	r3, r3, #4
 80031ea:	1a9b      	subs	r3, r3, r2
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	440b      	add	r3, r1
 80031f0:	333d      	adds	r3, #61	@ 0x3d
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	78fa      	ldrb	r2, [r7, #3]
 80031f6:	f083 0301 	eor.w	r3, r3, #1
 80031fa:	b2d8      	uxtb	r0, r3
 80031fc:	6879      	ldr	r1, [r7, #4]
 80031fe:	4613      	mov	r3, r2
 8003200:	011b      	lsls	r3, r3, #4
 8003202:	1a9b      	subs	r3, r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	440b      	add	r3, r1
 8003208:	333d      	adds	r3, #61	@ 0x3d
 800320a:	4602      	mov	r2, r0
 800320c:	701a      	strb	r2, [r3, #0]
 800320e:	e127      	b.n	8003460 <HCD_HC_OUT_IRQHandler+0x920>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003210:	78fa      	ldrb	r2, [r7, #3]
 8003212:	6879      	ldr	r1, [r7, #4]
 8003214:	4613      	mov	r3, r2
 8003216:	011b      	lsls	r3, r3, #4
 8003218:	1a9b      	subs	r3, r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	440b      	add	r3, r1
 800321e:	334d      	adds	r3, #77	@ 0x4d
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	2b03      	cmp	r3, #3
 8003224:	d120      	bne.n	8003268 <HCD_HC_OUT_IRQHandler+0x728>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003226:	78fa      	ldrb	r2, [r7, #3]
 8003228:	6879      	ldr	r1, [r7, #4]
 800322a:	4613      	mov	r3, r2
 800322c:	011b      	lsls	r3, r3, #4
 800322e:	1a9b      	subs	r3, r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	440b      	add	r3, r1
 8003234:	334d      	adds	r3, #77	@ 0x4d
 8003236:	2202      	movs	r2, #2
 8003238:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800323a:	78fa      	ldrb	r2, [r7, #3]
 800323c:	6879      	ldr	r1, [r7, #4]
 800323e:	4613      	mov	r3, r2
 8003240:	011b      	lsls	r3, r3, #4
 8003242:	1a9b      	subs	r3, r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	440b      	add	r3, r1
 8003248:	331b      	adds	r3, #27
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	2b01      	cmp	r3, #1
 800324e:	f040 8107 	bne.w	8003460 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003252:	78fa      	ldrb	r2, [r7, #3]
 8003254:	6879      	ldr	r1, [r7, #4]
 8003256:	4613      	mov	r3, r2
 8003258:	011b      	lsls	r3, r3, #4
 800325a:	1a9b      	subs	r3, r3, r2
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	440b      	add	r3, r1
 8003260:	334c      	adds	r3, #76	@ 0x4c
 8003262:	2202      	movs	r2, #2
 8003264:	701a      	strb	r2, [r3, #0]
 8003266:	e0fb      	b.n	8003460 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003268:	78fa      	ldrb	r2, [r7, #3]
 800326a:	6879      	ldr	r1, [r7, #4]
 800326c:	4613      	mov	r3, r2
 800326e:	011b      	lsls	r3, r3, #4
 8003270:	1a9b      	subs	r3, r3, r2
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	440b      	add	r3, r1
 8003276:	334d      	adds	r3, #77	@ 0x4d
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	2b04      	cmp	r3, #4
 800327c:	d13a      	bne.n	80032f4 <HCD_HC_OUT_IRQHandler+0x7b4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800327e:	78fa      	ldrb	r2, [r7, #3]
 8003280:	6879      	ldr	r1, [r7, #4]
 8003282:	4613      	mov	r3, r2
 8003284:	011b      	lsls	r3, r3, #4
 8003286:	1a9b      	subs	r3, r3, r2
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	440b      	add	r3, r1
 800328c:	334d      	adds	r3, #77	@ 0x4d
 800328e:	2202      	movs	r2, #2
 8003290:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003292:	78fa      	ldrb	r2, [r7, #3]
 8003294:	6879      	ldr	r1, [r7, #4]
 8003296:	4613      	mov	r3, r2
 8003298:	011b      	lsls	r3, r3, #4
 800329a:	1a9b      	subs	r3, r3, r2
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	440b      	add	r3, r1
 80032a0:	334c      	adds	r3, #76	@ 0x4c
 80032a2:	2202      	movs	r2, #2
 80032a4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80032a6:	78fa      	ldrb	r2, [r7, #3]
 80032a8:	6879      	ldr	r1, [r7, #4]
 80032aa:	4613      	mov	r3, r2
 80032ac:	011b      	lsls	r3, r3, #4
 80032ae:	1a9b      	subs	r3, r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	440b      	add	r3, r1
 80032b4:	331b      	adds	r3, #27
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	f040 80d1 	bne.w	8003460 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80032be:	78fa      	ldrb	r2, [r7, #3]
 80032c0:	6879      	ldr	r1, [r7, #4]
 80032c2:	4613      	mov	r3, r2
 80032c4:	011b      	lsls	r3, r3, #4
 80032c6:	1a9b      	subs	r3, r3, r2
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	440b      	add	r3, r1
 80032cc:	331b      	adds	r3, #27
 80032ce:	2200      	movs	r2, #0
 80032d0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80032d2:	78fb      	ldrb	r3, [r7, #3]
 80032d4:	015a      	lsls	r2, r3, #5
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	4413      	add	r3, r2
 80032da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	78fa      	ldrb	r2, [r7, #3]
 80032e2:	0151      	lsls	r1, r2, #5
 80032e4:	693a      	ldr	r2, [r7, #16]
 80032e6:	440a      	add	r2, r1
 80032e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80032ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032f0:	6053      	str	r3, [r2, #4]
 80032f2:	e0b5      	b.n	8003460 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80032f4:	78fa      	ldrb	r2, [r7, #3]
 80032f6:	6879      	ldr	r1, [r7, #4]
 80032f8:	4613      	mov	r3, r2
 80032fa:	011b      	lsls	r3, r3, #4
 80032fc:	1a9b      	subs	r3, r3, r2
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	440b      	add	r3, r1
 8003302:	334d      	adds	r3, #77	@ 0x4d
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	2b05      	cmp	r3, #5
 8003308:	d114      	bne.n	8003334 <HCD_HC_OUT_IRQHandler+0x7f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800330a:	78fa      	ldrb	r2, [r7, #3]
 800330c:	6879      	ldr	r1, [r7, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	011b      	lsls	r3, r3, #4
 8003312:	1a9b      	subs	r3, r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	440b      	add	r3, r1
 8003318:	334d      	adds	r3, #77	@ 0x4d
 800331a:	2202      	movs	r2, #2
 800331c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800331e:	78fa      	ldrb	r2, [r7, #3]
 8003320:	6879      	ldr	r1, [r7, #4]
 8003322:	4613      	mov	r3, r2
 8003324:	011b      	lsls	r3, r3, #4
 8003326:	1a9b      	subs	r3, r3, r2
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	440b      	add	r3, r1
 800332c:	334c      	adds	r3, #76	@ 0x4c
 800332e:	2202      	movs	r2, #2
 8003330:	701a      	strb	r2, [r3, #0]
 8003332:	e095      	b.n	8003460 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003334:	78fa      	ldrb	r2, [r7, #3]
 8003336:	6879      	ldr	r1, [r7, #4]
 8003338:	4613      	mov	r3, r2
 800333a:	011b      	lsls	r3, r3, #4
 800333c:	1a9b      	subs	r3, r3, r2
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	440b      	add	r3, r1
 8003342:	334d      	adds	r3, #77	@ 0x4d
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	2b06      	cmp	r3, #6
 8003348:	d114      	bne.n	8003374 <HCD_HC_OUT_IRQHandler+0x834>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800334a:	78fa      	ldrb	r2, [r7, #3]
 800334c:	6879      	ldr	r1, [r7, #4]
 800334e:	4613      	mov	r3, r2
 8003350:	011b      	lsls	r3, r3, #4
 8003352:	1a9b      	subs	r3, r3, r2
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	440b      	add	r3, r1
 8003358:	334d      	adds	r3, #77	@ 0x4d
 800335a:	2202      	movs	r2, #2
 800335c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800335e:	78fa      	ldrb	r2, [r7, #3]
 8003360:	6879      	ldr	r1, [r7, #4]
 8003362:	4613      	mov	r3, r2
 8003364:	011b      	lsls	r3, r3, #4
 8003366:	1a9b      	subs	r3, r3, r2
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	440b      	add	r3, r1
 800336c:	334c      	adds	r3, #76	@ 0x4c
 800336e:	2205      	movs	r2, #5
 8003370:	701a      	strb	r2, [r3, #0]
 8003372:	e075      	b.n	8003460 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003374:	78fa      	ldrb	r2, [r7, #3]
 8003376:	6879      	ldr	r1, [r7, #4]
 8003378:	4613      	mov	r3, r2
 800337a:	011b      	lsls	r3, r3, #4
 800337c:	1a9b      	subs	r3, r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	334d      	adds	r3, #77	@ 0x4d
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	2b07      	cmp	r3, #7
 8003388:	d00a      	beq.n	80033a0 <HCD_HC_OUT_IRQHandler+0x860>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800338a:	78fa      	ldrb	r2, [r7, #3]
 800338c:	6879      	ldr	r1, [r7, #4]
 800338e:	4613      	mov	r3, r2
 8003390:	011b      	lsls	r3, r3, #4
 8003392:	1a9b      	subs	r3, r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	440b      	add	r3, r1
 8003398:	334d      	adds	r3, #77	@ 0x4d
 800339a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800339c:	2b09      	cmp	r3, #9
 800339e:	d170      	bne.n	8003482 <HCD_HC_OUT_IRQHandler+0x942>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033a0:	78fa      	ldrb	r2, [r7, #3]
 80033a2:	6879      	ldr	r1, [r7, #4]
 80033a4:	4613      	mov	r3, r2
 80033a6:	011b      	lsls	r3, r3, #4
 80033a8:	1a9b      	subs	r3, r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	334d      	adds	r3, #77	@ 0x4d
 80033b0:	2202      	movs	r2, #2
 80033b2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80033b4:	78fa      	ldrb	r2, [r7, #3]
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	011b      	lsls	r3, r3, #4
 80033bc:	1a9b      	subs	r3, r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	440b      	add	r3, r1
 80033c2:	3344      	adds	r3, #68	@ 0x44
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	1c59      	adds	r1, r3, #1
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	4613      	mov	r3, r2
 80033cc:	011b      	lsls	r3, r3, #4
 80033ce:	1a9b      	subs	r3, r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	4403      	add	r3, r0
 80033d4:	3344      	adds	r3, #68	@ 0x44
 80033d6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80033d8:	78fa      	ldrb	r2, [r7, #3]
 80033da:	6879      	ldr	r1, [r7, #4]
 80033dc:	4613      	mov	r3, r2
 80033de:	011b      	lsls	r3, r3, #4
 80033e0:	1a9b      	subs	r3, r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	440b      	add	r3, r1
 80033e6:	3344      	adds	r3, #68	@ 0x44
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d914      	bls.n	8003418 <HCD_HC_OUT_IRQHandler+0x8d8>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80033ee:	78fa      	ldrb	r2, [r7, #3]
 80033f0:	6879      	ldr	r1, [r7, #4]
 80033f2:	4613      	mov	r3, r2
 80033f4:	011b      	lsls	r3, r3, #4
 80033f6:	1a9b      	subs	r3, r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	440b      	add	r3, r1
 80033fc:	3344      	adds	r3, #68	@ 0x44
 80033fe:	2200      	movs	r2, #0
 8003400:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003402:	78fa      	ldrb	r2, [r7, #3]
 8003404:	6879      	ldr	r1, [r7, #4]
 8003406:	4613      	mov	r3, r2
 8003408:	011b      	lsls	r3, r3, #4
 800340a:	1a9b      	subs	r3, r3, r2
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	440b      	add	r3, r1
 8003410:	334c      	adds	r3, #76	@ 0x4c
 8003412:	2204      	movs	r2, #4
 8003414:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003416:	e022      	b.n	800345e <HCD_HC_OUT_IRQHandler+0x91e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003418:	78fa      	ldrb	r2, [r7, #3]
 800341a:	6879      	ldr	r1, [r7, #4]
 800341c:	4613      	mov	r3, r2
 800341e:	011b      	lsls	r3, r3, #4
 8003420:	1a9b      	subs	r3, r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	440b      	add	r3, r1
 8003426:	334c      	adds	r3, #76	@ 0x4c
 8003428:	2202      	movs	r2, #2
 800342a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800342c:	78fb      	ldrb	r3, [r7, #3]
 800342e:	015a      	lsls	r2, r3, #5
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	4413      	add	r3, r2
 8003434:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003442:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800344a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800344c:	78fb      	ldrb	r3, [r7, #3]
 800344e:	015a      	lsls	r2, r3, #5
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	4413      	add	r3, r2
 8003454:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003458:	461a      	mov	r2, r3
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800345e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003460:	78fa      	ldrb	r2, [r7, #3]
 8003462:	6879      	ldr	r1, [r7, #4]
 8003464:	4613      	mov	r3, r2
 8003466:	011b      	lsls	r3, r3, #4
 8003468:	1a9b      	subs	r3, r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	440b      	add	r3, r1
 800346e:	334c      	adds	r3, #76	@ 0x4c
 8003470:	781a      	ldrb	r2, [r3, #0]
 8003472:	78fb      	ldrb	r3, [r7, #3]
 8003474:	4619      	mov	r1, r3
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f006 fc1c 	bl	8009cb4 <HAL_HCD_HC_NotifyURBChange_Callback>
 800347c:	e002      	b.n	8003484 <HCD_HC_OUT_IRQHandler+0x944>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800347e:	bf00      	nop
 8003480:	e000      	b.n	8003484 <HCD_HC_OUT_IRQHandler+0x944>
      return;
 8003482:	bf00      	nop
  }
}
 8003484:	3718      	adds	r7, #24
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}

0800348a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800348a:	b580      	push	{r7, lr}
 800348c:	b08a      	sub	sp, #40	@ 0x28
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	6a1b      	ldr	r3, [r3, #32]
 80034a2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	f003 030f 	and.w	r3, r3, #15
 80034aa:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	0c5b      	lsrs	r3, r3, #17
 80034b0:	f003 030f 	and.w	r3, r3, #15
 80034b4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	091b      	lsrs	r3, r3, #4
 80034ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034be:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d004      	beq.n	80034d0 <HCD_RXQLVL_IRQHandler+0x46>
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	2b05      	cmp	r3, #5
 80034ca:	f000 80b6 	beq.w	800363a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80034ce:	e0b7      	b.n	8003640 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	f000 80b3 	beq.w	800363e <HCD_RXQLVL_IRQHandler+0x1b4>
 80034d8:	6879      	ldr	r1, [r7, #4]
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	4613      	mov	r3, r2
 80034de:	011b      	lsls	r3, r3, #4
 80034e0:	1a9b      	subs	r3, r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	440b      	add	r3, r1
 80034e6:	332c      	adds	r3, #44	@ 0x2c
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	f000 80a7 	beq.w	800363e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80034f0:	6879      	ldr	r1, [r7, #4]
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	4613      	mov	r3, r2
 80034f6:	011b      	lsls	r3, r3, #4
 80034f8:	1a9b      	subs	r3, r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	440b      	add	r3, r1
 80034fe:	3338      	adds	r3, #56	@ 0x38
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	18d1      	adds	r1, r2, r3
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	69ba      	ldr	r2, [r7, #24]
 800350a:	4613      	mov	r3, r2
 800350c:	011b      	lsls	r3, r3, #4
 800350e:	1a9b      	subs	r3, r3, r2
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	4403      	add	r3, r0
 8003514:	3334      	adds	r3, #52	@ 0x34
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4299      	cmp	r1, r3
 800351a:	f200 8083 	bhi.w	8003624 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6818      	ldr	r0, [r3, #0]
 8003522:	6879      	ldr	r1, [r7, #4]
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	4613      	mov	r3, r2
 8003528:	011b      	lsls	r3, r3, #4
 800352a:	1a9b      	subs	r3, r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	440b      	add	r3, r1
 8003530:	332c      	adds	r3, #44	@ 0x2c
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	b292      	uxth	r2, r2
 8003538:	4619      	mov	r1, r3
 800353a:	f002 fabb 	bl	8005ab4 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800353e:	6879      	ldr	r1, [r7, #4]
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4613      	mov	r3, r2
 8003544:	011b      	lsls	r3, r3, #4
 8003546:	1a9b      	subs	r3, r3, r2
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	440b      	add	r3, r1
 800354c:	332c      	adds	r3, #44	@ 0x2c
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	18d1      	adds	r1, r2, r3
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4613      	mov	r3, r2
 800355a:	011b      	lsls	r3, r3, #4
 800355c:	1a9b      	subs	r3, r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	4403      	add	r3, r0
 8003562:	332c      	adds	r3, #44	@ 0x2c
 8003564:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003566:	6879      	ldr	r1, [r7, #4]
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	4613      	mov	r3, r2
 800356c:	011b      	lsls	r3, r3, #4
 800356e:	1a9b      	subs	r3, r3, r2
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	440b      	add	r3, r1
 8003574:	3338      	adds	r3, #56	@ 0x38
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	18d1      	adds	r1, r2, r3
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	69ba      	ldr	r2, [r7, #24]
 8003580:	4613      	mov	r3, r2
 8003582:	011b      	lsls	r3, r3, #4
 8003584:	1a9b      	subs	r3, r3, r2
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	4403      	add	r3, r0
 800358a:	3338      	adds	r3, #56	@ 0x38
 800358c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	015a      	lsls	r2, r3, #5
 8003592:	6a3b      	ldr	r3, [r7, #32]
 8003594:	4413      	add	r3, r2
 8003596:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800359a:	691b      	ldr	r3, [r3, #16]
 800359c:	0cdb      	lsrs	r3, r3, #19
 800359e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035a2:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80035a4:	6879      	ldr	r1, [r7, #4]
 80035a6:	69ba      	ldr	r2, [r7, #24]
 80035a8:	4613      	mov	r3, r2
 80035aa:	011b      	lsls	r3, r3, #4
 80035ac:	1a9b      	subs	r3, r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	440b      	add	r3, r1
 80035b2:	3328      	adds	r3, #40	@ 0x28
 80035b4:	881b      	ldrh	r3, [r3, #0]
 80035b6:	461a      	mov	r2, r3
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d13f      	bne.n	800363e <HCD_RXQLVL_IRQHandler+0x1b4>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d03c      	beq.n	800363e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	015a      	lsls	r2, r3, #5
 80035c8:	6a3b      	ldr	r3, [r7, #32]
 80035ca:	4413      	add	r3, r2
 80035cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80035da:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80035e2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	015a      	lsls	r2, r3, #5
 80035e8:	6a3b      	ldr	r3, [r7, #32]
 80035ea:	4413      	add	r3, r2
 80035ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035f0:	461a      	mov	r2, r3
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80035f6:	6879      	ldr	r1, [r7, #4]
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	4613      	mov	r3, r2
 80035fc:	011b      	lsls	r3, r3, #4
 80035fe:	1a9b      	subs	r3, r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	440b      	add	r3, r1
 8003604:	333c      	adds	r3, #60	@ 0x3c
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	f083 0301 	eor.w	r3, r3, #1
 800360c:	b2d8      	uxtb	r0, r3
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	69ba      	ldr	r2, [r7, #24]
 8003612:	4613      	mov	r3, r2
 8003614:	011b      	lsls	r3, r3, #4
 8003616:	1a9b      	subs	r3, r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	440b      	add	r3, r1
 800361c:	333c      	adds	r3, #60	@ 0x3c
 800361e:	4602      	mov	r2, r0
 8003620:	701a      	strb	r2, [r3, #0]
      break;
 8003622:	e00c      	b.n	800363e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003624:	6879      	ldr	r1, [r7, #4]
 8003626:	69ba      	ldr	r2, [r7, #24]
 8003628:	4613      	mov	r3, r2
 800362a:	011b      	lsls	r3, r3, #4
 800362c:	1a9b      	subs	r3, r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	440b      	add	r3, r1
 8003632:	334c      	adds	r3, #76	@ 0x4c
 8003634:	2204      	movs	r2, #4
 8003636:	701a      	strb	r2, [r3, #0]
      break;
 8003638:	e001      	b.n	800363e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800363a:	bf00      	nop
 800363c:	e000      	b.n	8003640 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800363e:	bf00      	nop
  }
}
 8003640:	bf00      	nop
 8003642:	3728      	adds	r7, #40	@ 0x28
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b086      	sub	sp, #24
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003674:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b02      	cmp	r3, #2
 800367e:	d10b      	bne.n	8003698 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	2b01      	cmp	r3, #1
 8003688:	d102      	bne.n	8003690 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f006 faf6 	bl	8009c7c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	f043 0302 	orr.w	r3, r3, #2
 8003696:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f003 0308 	and.w	r3, r3, #8
 800369e:	2b08      	cmp	r3, #8
 80036a0:	d132      	bne.n	8003708 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	f043 0308 	orr.w	r3, r3, #8
 80036a8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f003 0304 	and.w	r3, r3, #4
 80036b0:	2b04      	cmp	r3, #4
 80036b2:	d126      	bne.n	8003702 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	7a5b      	ldrb	r3, [r3, #9]
 80036b8:	2b02      	cmp	r3, #2
 80036ba:	d113      	bne.n	80036e4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80036c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80036c6:	d106      	bne.n	80036d6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2102      	movs	r1, #2
 80036ce:	4618      	mov	r0, r3
 80036d0:	f002 fb80 	bl	8005dd4 <USB_InitFSLSPClkSel>
 80036d4:	e011      	b.n	80036fa <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2101      	movs	r1, #1
 80036dc:	4618      	mov	r0, r3
 80036de:	f002 fb79 	bl	8005dd4 <USB_InitFSLSPClkSel>
 80036e2:	e00a      	b.n	80036fa <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	79db      	ldrb	r3, [r3, #7]
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d106      	bne.n	80036fa <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80036f2:	461a      	mov	r2, r3
 80036f4:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80036f8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f006 fae8 	bl	8009cd0 <HAL_HCD_PortEnabled_Callback>
 8003700:	e002      	b.n	8003708 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f006 faf2 	bl	8009cec <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f003 0320 	and.w	r3, r3, #32
 800370e:	2b20      	cmp	r3, #32
 8003710:	d103      	bne.n	800371a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	f043 0320 	orr.w	r3, r3, #32
 8003718:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003720:	461a      	mov	r2, r3
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	6013      	str	r3, [r2, #0]
}
 8003726:	bf00      	nop
 8003728:	3718      	adds	r7, #24
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
	...

08003730 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e12b      	b.n	800399a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003748:	b2db      	uxtb	r3, r3
 800374a:	2b00      	cmp	r3, #0
 800374c:	d106      	bne.n	800375c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f7fd f9b2 	bl	8000ac0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2224      	movs	r2, #36	@ 0x24
 8003760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f022 0201 	bic.w	r2, r2, #1
 8003772:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003782:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003792:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003794:	f001 fa20 	bl	8004bd8 <HAL_RCC_GetPCLK1Freq>
 8003798:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	4a81      	ldr	r2, [pc, #516]	@ (80039a4 <HAL_I2C_Init+0x274>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d807      	bhi.n	80037b4 <HAL_I2C_Init+0x84>
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	4a80      	ldr	r2, [pc, #512]	@ (80039a8 <HAL_I2C_Init+0x278>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	bf94      	ite	ls
 80037ac:	2301      	movls	r3, #1
 80037ae:	2300      	movhi	r3, #0
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	e006      	b.n	80037c2 <HAL_I2C_Init+0x92>
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	4a7d      	ldr	r2, [pc, #500]	@ (80039ac <HAL_I2C_Init+0x27c>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	bf94      	ite	ls
 80037bc:	2301      	movls	r3, #1
 80037be:	2300      	movhi	r3, #0
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d001      	beq.n	80037ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e0e7      	b.n	800399a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	4a78      	ldr	r2, [pc, #480]	@ (80039b0 <HAL_I2C_Init+0x280>)
 80037ce:	fba2 2303 	umull	r2, r3, r2, r3
 80037d2:	0c9b      	lsrs	r3, r3, #18
 80037d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68ba      	ldr	r2, [r7, #8]
 80037e6:	430a      	orrs	r2, r1
 80037e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	6a1b      	ldr	r3, [r3, #32]
 80037f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	4a6a      	ldr	r2, [pc, #424]	@ (80039a4 <HAL_I2C_Init+0x274>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d802      	bhi.n	8003804 <HAL_I2C_Init+0xd4>
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	3301      	adds	r3, #1
 8003802:	e009      	b.n	8003818 <HAL_I2C_Init+0xe8>
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800380a:	fb02 f303 	mul.w	r3, r2, r3
 800380e:	4a69      	ldr	r2, [pc, #420]	@ (80039b4 <HAL_I2C_Init+0x284>)
 8003810:	fba2 2303 	umull	r2, r3, r2, r3
 8003814:	099b      	lsrs	r3, r3, #6
 8003816:	3301      	adds	r3, #1
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	6812      	ldr	r2, [r2, #0]
 800381c:	430b      	orrs	r3, r1
 800381e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	69db      	ldr	r3, [r3, #28]
 8003826:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800382a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	495c      	ldr	r1, [pc, #368]	@ (80039a4 <HAL_I2C_Init+0x274>)
 8003834:	428b      	cmp	r3, r1
 8003836:	d819      	bhi.n	800386c <HAL_I2C_Init+0x13c>
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	1e59      	subs	r1, r3, #1
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	fbb1 f3f3 	udiv	r3, r1, r3
 8003846:	1c59      	adds	r1, r3, #1
 8003848:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800384c:	400b      	ands	r3, r1
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00a      	beq.n	8003868 <HAL_I2C_Init+0x138>
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	1e59      	subs	r1, r3, #1
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	005b      	lsls	r3, r3, #1
 800385c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003860:	3301      	adds	r3, #1
 8003862:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003866:	e051      	b.n	800390c <HAL_I2C_Init+0x1dc>
 8003868:	2304      	movs	r3, #4
 800386a:	e04f      	b.n	800390c <HAL_I2C_Init+0x1dc>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d111      	bne.n	8003898 <HAL_I2C_Init+0x168>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	1e58      	subs	r0, r3, #1
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6859      	ldr	r1, [r3, #4]
 800387c:	460b      	mov	r3, r1
 800387e:	005b      	lsls	r3, r3, #1
 8003880:	440b      	add	r3, r1
 8003882:	fbb0 f3f3 	udiv	r3, r0, r3
 8003886:	3301      	adds	r3, #1
 8003888:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800388c:	2b00      	cmp	r3, #0
 800388e:	bf0c      	ite	eq
 8003890:	2301      	moveq	r3, #1
 8003892:	2300      	movne	r3, #0
 8003894:	b2db      	uxtb	r3, r3
 8003896:	e012      	b.n	80038be <HAL_I2C_Init+0x18e>
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	1e58      	subs	r0, r3, #1
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6859      	ldr	r1, [r3, #4]
 80038a0:	460b      	mov	r3, r1
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	440b      	add	r3, r1
 80038a6:	0099      	lsls	r1, r3, #2
 80038a8:	440b      	add	r3, r1
 80038aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80038ae:	3301      	adds	r3, #1
 80038b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	bf0c      	ite	eq
 80038b8:	2301      	moveq	r3, #1
 80038ba:	2300      	movne	r3, #0
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <HAL_I2C_Init+0x196>
 80038c2:	2301      	movs	r3, #1
 80038c4:	e022      	b.n	800390c <HAL_I2C_Init+0x1dc>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d10e      	bne.n	80038ec <HAL_I2C_Init+0x1bc>
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	1e58      	subs	r0, r3, #1
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6859      	ldr	r1, [r3, #4]
 80038d6:	460b      	mov	r3, r1
 80038d8:	005b      	lsls	r3, r3, #1
 80038da:	440b      	add	r3, r1
 80038dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80038e0:	3301      	adds	r3, #1
 80038e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038ea:	e00f      	b.n	800390c <HAL_I2C_Init+0x1dc>
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	1e58      	subs	r0, r3, #1
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6859      	ldr	r1, [r3, #4]
 80038f4:	460b      	mov	r3, r1
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	440b      	add	r3, r1
 80038fa:	0099      	lsls	r1, r3, #2
 80038fc:	440b      	add	r3, r1
 80038fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003902:	3301      	adds	r3, #1
 8003904:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003908:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800390c:	6879      	ldr	r1, [r7, #4]
 800390e:	6809      	ldr	r1, [r1, #0]
 8003910:	4313      	orrs	r3, r2
 8003912:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	69da      	ldr	r2, [r3, #28]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a1b      	ldr	r3, [r3, #32]
 8003926:	431a      	orrs	r2, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	430a      	orrs	r2, r1
 800392e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800393a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	6911      	ldr	r1, [r2, #16]
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	68d2      	ldr	r2, [r2, #12]
 8003946:	4311      	orrs	r1, r2
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	6812      	ldr	r2, [r2, #0]
 800394c:	430b      	orrs	r3, r1
 800394e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	695a      	ldr	r2, [r3, #20]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	431a      	orrs	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	430a      	orrs	r2, r1
 800396a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f042 0201 	orr.w	r2, r2, #1
 800397a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2220      	movs	r2, #32
 8003986:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	000186a0 	.word	0x000186a0
 80039a8:	001e847f 	.word	0x001e847f
 80039ac:	003d08ff 	.word	0x003d08ff
 80039b0:	431bde83 	.word	0x431bde83
 80039b4:	10624dd3 	.word	0x10624dd3

080039b8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b088      	sub	sp, #32
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e128      	b.n	8003c1c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d109      	bne.n	80039ea <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a90      	ldr	r2, [pc, #576]	@ (8003c24 <HAL_I2S_Init+0x26c>)
 80039e2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f7fd f8b3 	bl	8000b50 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2202      	movs	r2, #2
 80039ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	69db      	ldr	r3, [r3, #28]
 80039f8:	687a      	ldr	r2, [r7, #4]
 80039fa:	6812      	ldr	r2, [r2, #0]
 80039fc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003a00:	f023 030f 	bic.w	r3, r3, #15
 8003a04:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d060      	beq.n	8003ad8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d102      	bne.n	8003a24 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003a1e:	2310      	movs	r3, #16
 8003a20:	617b      	str	r3, [r7, #20]
 8003a22:	e001      	b.n	8003a28 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003a24:	2320      	movs	r3, #32
 8003a26:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	2b20      	cmp	r3, #32
 8003a2e:	d802      	bhi.n	8003a36 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	005b      	lsls	r3, r3, #1
 8003a34:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003a36:	2001      	movs	r0, #1
 8003a38:	f001 f9d8 	bl	8004dec <HAL_RCCEx_GetPeriphCLKFreq>
 8003a3c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a46:	d125      	bne.n	8003a94 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d010      	beq.n	8003a72 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	68fa      	ldr	r2, [r7, #12]
 8003a56:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	4413      	add	r3, r2
 8003a60:	005b      	lsls	r3, r3, #1
 8003a62:	461a      	mov	r2, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	695b      	ldr	r3, [r3, #20]
 8003a68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a6c:	3305      	adds	r3, #5
 8003a6e:	613b      	str	r3, [r7, #16]
 8003a70:	e01f      	b.n	8003ab2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	00db      	lsls	r3, r3, #3
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	4413      	add	r3, r2
 8003a82:	005b      	lsls	r3, r3, #1
 8003a84:	461a      	mov	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a8e:	3305      	adds	r3, #5
 8003a90:	613b      	str	r3, [r7, #16]
 8003a92:	e00e      	b.n	8003ab2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003a94:	68fa      	ldr	r2, [r7, #12]
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aae:	3305      	adds	r3, #5
 8003ab0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	4a5c      	ldr	r2, [pc, #368]	@ (8003c28 <HAL_I2S_Init+0x270>)
 8003ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aba:	08db      	lsrs	r3, r3, #3
 8003abc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	f003 0301 	and.w	r3, r3, #1
 8003ac4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003ac6:	693a      	ldr	r2, [r7, #16]
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	085b      	lsrs	r3, r3, #1
 8003ace:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	021b      	lsls	r3, r3, #8
 8003ad4:	61bb      	str	r3, [r7, #24]
 8003ad6:	e003      	b.n	8003ae0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003ad8:	2302      	movs	r3, #2
 8003ada:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003adc:	2300      	movs	r3, #0
 8003ade:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d902      	bls.n	8003aec <HAL_I2S_Init+0x134>
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	2bff      	cmp	r3, #255	@ 0xff
 8003aea:	d907      	bls.n	8003afc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003af0:	f043 0210 	orr.w	r2, r3, #16
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e08f      	b.n	8003c1c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	691a      	ldr	r2, [r3, #16]
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	ea42 0103 	orr.w	r1, r2, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	69fa      	ldr	r2, [r7, #28]
 8003b0c:	430a      	orrs	r2, r1
 8003b0e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	69db      	ldr	r3, [r3, #28]
 8003b16:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003b1a:	f023 030f 	bic.w	r3, r3, #15
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	6851      	ldr	r1, [r2, #4]
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	6892      	ldr	r2, [r2, #8]
 8003b26:	4311      	orrs	r1, r2
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	68d2      	ldr	r2, [r2, #12]
 8003b2c:	4311      	orrs	r1, r2
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	6992      	ldr	r2, [r2, #24]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	431a      	orrs	r2, r3
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b3e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a1b      	ldr	r3, [r3, #32]
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d161      	bne.n	8003c0c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a38      	ldr	r2, [pc, #224]	@ (8003c2c <HAL_I2S_Init+0x274>)
 8003b4c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a37      	ldr	r2, [pc, #220]	@ (8003c30 <HAL_I2S_Init+0x278>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d101      	bne.n	8003b5c <HAL_I2S_Init+0x1a4>
 8003b58:	4b36      	ldr	r3, [pc, #216]	@ (8003c34 <HAL_I2S_Init+0x27c>)
 8003b5a:	e001      	b.n	8003b60 <HAL_I2S_Init+0x1a8>
 8003b5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b60:	69db      	ldr	r3, [r3, #28]
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	6812      	ldr	r2, [r2, #0]
 8003b66:	4932      	ldr	r1, [pc, #200]	@ (8003c30 <HAL_I2S_Init+0x278>)
 8003b68:	428a      	cmp	r2, r1
 8003b6a:	d101      	bne.n	8003b70 <HAL_I2S_Init+0x1b8>
 8003b6c:	4a31      	ldr	r2, [pc, #196]	@ (8003c34 <HAL_I2S_Init+0x27c>)
 8003b6e:	e001      	b.n	8003b74 <HAL_I2S_Init+0x1bc>
 8003b70:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003b74:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003b78:	f023 030f 	bic.w	r3, r3, #15
 8003b7c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a2b      	ldr	r2, [pc, #172]	@ (8003c30 <HAL_I2S_Init+0x278>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d101      	bne.n	8003b8c <HAL_I2S_Init+0x1d4>
 8003b88:	4b2a      	ldr	r3, [pc, #168]	@ (8003c34 <HAL_I2S_Init+0x27c>)
 8003b8a:	e001      	b.n	8003b90 <HAL_I2S_Init+0x1d8>
 8003b8c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b90:	2202      	movs	r2, #2
 8003b92:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a25      	ldr	r2, [pc, #148]	@ (8003c30 <HAL_I2S_Init+0x278>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d101      	bne.n	8003ba2 <HAL_I2S_Init+0x1ea>
 8003b9e:	4b25      	ldr	r3, [pc, #148]	@ (8003c34 <HAL_I2S_Init+0x27c>)
 8003ba0:	e001      	b.n	8003ba6 <HAL_I2S_Init+0x1ee>
 8003ba2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ba6:	69db      	ldr	r3, [r3, #28]
 8003ba8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bb2:	d003      	beq.n	8003bbc <HAL_I2S_Init+0x204>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d103      	bne.n	8003bc4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003bbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003bc0:	613b      	str	r3, [r7, #16]
 8003bc2:	e001      	b.n	8003bc8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	699b      	ldr	r3, [r3, #24]
 8003be4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003be6:	4313      	orrs	r3, r2
 8003be8:	b29a      	uxth	r2, r3
 8003bea:	897b      	ldrh	r3, [r7, #10]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003bf4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a0d      	ldr	r2, [pc, #52]	@ (8003c30 <HAL_I2S_Init+0x278>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d101      	bne.n	8003c04 <HAL_I2S_Init+0x24c>
 8003c00:	4b0c      	ldr	r3, [pc, #48]	@ (8003c34 <HAL_I2S_Init+0x27c>)
 8003c02:	e001      	b.n	8003c08 <HAL_I2S_Init+0x250>
 8003c04:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c08:	897a      	ldrh	r2, [r7, #10]
 8003c0a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2201      	movs	r2, #1
 8003c16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3720      	adds	r7, #32
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	08003d2f 	.word	0x08003d2f
 8003c28:	cccccccd 	.word	0xcccccccd
 8003c2c:	08003e45 	.word	0x08003e45
 8003c30:	40003800 	.word	0x40003800
 8003c34:	40003400 	.word	0x40003400

08003c38 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003c40:	bf00      	nop
 8003c42:	370c      	adds	r7, #12
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr

08003c4c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003c54:	bf00      	nop
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr

08003c60 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c80:	881a      	ldrh	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8c:	1c9a      	adds	r2, r3, #2
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	3b01      	subs	r3, #1
 8003c9a:	b29a      	uxth	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d10e      	bne.n	8003cc8 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003cb8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f7ff ffb8 	bl	8003c38 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003cc8:	bf00      	nop
 8003cca:	3708      	adds	r7, #8
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68da      	ldr	r2, [r3, #12]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce2:	b292      	uxth	r2, r2
 8003ce4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cea:	1c9a      	adds	r2, r3, #2
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	b29a      	uxth	r2, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d10e      	bne.n	8003d26 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	685a      	ldr	r2, [r3, #4]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003d16:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f7ff ff93 	bl	8003c4c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003d26:	bf00      	nop
 8003d28:	3708      	adds	r7, #8
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003d2e:	b580      	push	{r7, lr}
 8003d30:	b086      	sub	sp, #24
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2b04      	cmp	r3, #4
 8003d48:	d13a      	bne.n	8003dc0 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	f003 0301 	and.w	r3, r3, #1
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d109      	bne.n	8003d68 <I2S_IRQHandler+0x3a>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d5e:	2b40      	cmp	r3, #64	@ 0x40
 8003d60:	d102      	bne.n	8003d68 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f7ff ffb4 	bl	8003cd0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d6e:	2b40      	cmp	r3, #64	@ 0x40
 8003d70:	d126      	bne.n	8003dc0 <I2S_IRQHandler+0x92>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f003 0320 	and.w	r3, r3, #32
 8003d7c:	2b20      	cmp	r3, #32
 8003d7e:	d11f      	bne.n	8003dc0 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	685a      	ldr	r2, [r3, #4]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003d8e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003d90:	2300      	movs	r3, #0
 8003d92:	613b      	str	r3, [r7, #16]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	613b      	str	r3, [r7, #16]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	613b      	str	r3, [r7, #16]
 8003da4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db2:	f043 0202 	orr.w	r2, r3, #2
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f7ff ff50 	bl	8003c60 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	2b03      	cmp	r3, #3
 8003dca:	d136      	bne.n	8003e3a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d109      	bne.n	8003dea <I2S_IRQHandler+0xbc>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003de0:	2b80      	cmp	r3, #128	@ 0x80
 8003de2:	d102      	bne.n	8003dea <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f7ff ff45 	bl	8003c74 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	f003 0308 	and.w	r3, r3, #8
 8003df0:	2b08      	cmp	r3, #8
 8003df2:	d122      	bne.n	8003e3a <I2S_IRQHandler+0x10c>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	f003 0320 	and.w	r3, r3, #32
 8003dfe:	2b20      	cmp	r3, #32
 8003e00:	d11b      	bne.n	8003e3a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	685a      	ldr	r2, [r3, #4]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e10:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003e12:	2300      	movs	r3, #0
 8003e14:	60fb      	str	r3, [r7, #12]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	60fb      	str	r3, [r7, #12]
 8003e1e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2201      	movs	r2, #1
 8003e24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e2c:	f043 0204 	orr.w	r2, r3, #4
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f7ff ff13 	bl	8003c60 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003e3a:	bf00      	nop
 8003e3c:	3718      	adds	r7, #24
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
	...

08003e44 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b088      	sub	sp, #32
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a92      	ldr	r2, [pc, #584]	@ (80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d101      	bne.n	8003e62 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003e5e:	4b92      	ldr	r3, [pc, #584]	@ (80040a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e60:	e001      	b.n	8003e66 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003e62:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a8b      	ldr	r2, [pc, #556]	@ (80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d101      	bne.n	8003e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003e7c:	4b8a      	ldr	r3, [pc, #552]	@ (80040a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e7e:	e001      	b.n	8003e84 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003e80:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e90:	d004      	beq.n	8003e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	f040 8099 	bne.w	8003fce <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d107      	bne.n	8003eb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d002      	beq.n	8003eb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f000 f925 	bl	8004100 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	f003 0301 	and.w	r3, r3, #1
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d107      	bne.n	8003ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d002      	beq.n	8003ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 f9c8 	bl	8004260 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ed6:	2b40      	cmp	r3, #64	@ 0x40
 8003ed8:	d13a      	bne.n	8003f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	f003 0320 	and.w	r3, r3, #32
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d035      	beq.n	8003f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a6e      	ldr	r2, [pc, #440]	@ (80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d101      	bne.n	8003ef2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003eee:	4b6e      	ldr	r3, [pc, #440]	@ (80040a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ef0:	e001      	b.n	8003ef6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003ef2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4969      	ldr	r1, [pc, #420]	@ (80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003efe:	428b      	cmp	r3, r1
 8003f00:	d101      	bne.n	8003f06 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003f02:	4b69      	ldr	r3, [pc, #420]	@ (80040a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f04:	e001      	b.n	8003f0a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003f06:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f0a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f0e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	685a      	ldr	r2, [r3, #4]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f1e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003f20:	2300      	movs	r3, #0
 8003f22:	60fb      	str	r3, [r7, #12]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	60fb      	str	r3, [r7, #12]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	60fb      	str	r3, [r7, #12]
 8003f34:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f42:	f043 0202 	orr.w	r2, r3, #2
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f7ff fe88 	bl	8003c60 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003f50:	69fb      	ldr	r3, [r7, #28]
 8003f52:	f003 0308 	and.w	r3, r3, #8
 8003f56:	2b08      	cmp	r3, #8
 8003f58:	f040 80c3 	bne.w	80040e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	f003 0320 	and.w	r3, r3, #32
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	f000 80bd 	beq.w	80040e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	685a      	ldr	r2, [r3, #4]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f76:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a49      	ldr	r2, [pc, #292]	@ (80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d101      	bne.n	8003f86 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003f82:	4b49      	ldr	r3, [pc, #292]	@ (80040a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f84:	e001      	b.n	8003f8a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003f86:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f8a:	685a      	ldr	r2, [r3, #4]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4944      	ldr	r1, [pc, #272]	@ (80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f92:	428b      	cmp	r3, r1
 8003f94:	d101      	bne.n	8003f9a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003f96:	4b44      	ldr	r3, [pc, #272]	@ (80040a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f98:	e001      	b.n	8003f9e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003f9a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f9e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003fa2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	60bb      	str	r3, [r7, #8]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	60bb      	str	r3, [r7, #8]
 8003fb0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fbe:	f043 0204 	orr.w	r2, r3, #4
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f7ff fe4a 	bl	8003c60 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003fcc:	e089      	b.n	80040e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	f003 0302 	and.w	r3, r3, #2
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d107      	bne.n	8003fe8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d002      	beq.n	8003fe8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 f8be 	bl	8004164 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d107      	bne.n	8004002 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d002      	beq.n	8004002 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f000 f8fd 	bl	80041fc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004008:	2b40      	cmp	r3, #64	@ 0x40
 800400a:	d12f      	bne.n	800406c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	f003 0320 	and.w	r3, r3, #32
 8004012:	2b00      	cmp	r3, #0
 8004014:	d02a      	beq.n	800406c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	685a      	ldr	r2, [r3, #4]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004024:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a1e      	ldr	r2, [pc, #120]	@ (80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d101      	bne.n	8004034 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004030:	4b1d      	ldr	r3, [pc, #116]	@ (80040a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004032:	e001      	b.n	8004038 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004034:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004038:	685a      	ldr	r2, [r3, #4]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4919      	ldr	r1, [pc, #100]	@ (80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004040:	428b      	cmp	r3, r1
 8004042:	d101      	bne.n	8004048 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004044:	4b18      	ldr	r3, [pc, #96]	@ (80040a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004046:	e001      	b.n	800404c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004048:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800404c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004050:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2201      	movs	r2, #1
 8004056:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800405e:	f043 0202 	orr.w	r2, r3, #2
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f7ff fdfa 	bl	8003c60 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800406c:	69bb      	ldr	r3, [r7, #24]
 800406e:	f003 0308 	and.w	r3, r3, #8
 8004072:	2b08      	cmp	r3, #8
 8004074:	d136      	bne.n	80040e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	f003 0320 	and.w	r3, r3, #32
 800407c:	2b00      	cmp	r3, #0
 800407e:	d031      	beq.n	80040e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a07      	ldr	r2, [pc, #28]	@ (80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d101      	bne.n	800408e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800408a:	4b07      	ldr	r3, [pc, #28]	@ (80040a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800408c:	e001      	b.n	8004092 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800408e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004092:	685a      	ldr	r2, [r3, #4]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4902      	ldr	r1, [pc, #8]	@ (80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800409a:	428b      	cmp	r3, r1
 800409c:	d106      	bne.n	80040ac <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800409e:	4b02      	ldr	r3, [pc, #8]	@ (80040a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040a0:	e006      	b.n	80040b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80040a2:	bf00      	nop
 80040a4:	40003800 	.word	0x40003800
 80040a8:	40003400 	.word	0x40003400
 80040ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040b0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040b4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	685a      	ldr	r2, [r3, #4]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040c4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2201      	movs	r2, #1
 80040ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040d2:	f043 0204 	orr.w	r2, r3, #4
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f7ff fdc0 	bl	8003c60 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80040e0:	e000      	b.n	80040e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80040e2:	bf00      	nop
}
 80040e4:	bf00      	nop
 80040e6:	3720      	adds	r7, #32
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410c:	1c99      	adds	r1, r3, #2
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	6251      	str	r1, [r2, #36]	@ 0x24
 8004112:	881a      	ldrh	r2, [r3, #0]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800411e:	b29b      	uxth	r3, r3
 8004120:	3b01      	subs	r3, #1
 8004122:	b29a      	uxth	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800412c:	b29b      	uxth	r3, r3
 800412e:	2b00      	cmp	r3, #0
 8004130:	d113      	bne.n	800415a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	685a      	ldr	r2, [r3, #4]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004140:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004146:	b29b      	uxth	r3, r3
 8004148:	2b00      	cmp	r3, #0
 800414a:	d106      	bne.n	800415a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2201      	movs	r2, #1
 8004150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f7ff ffc9 	bl	80040ec <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800415a:	bf00      	nop
 800415c:	3708      	adds	r7, #8
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
	...

08004164 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b082      	sub	sp, #8
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004170:	1c99      	adds	r1, r3, #2
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	6251      	str	r1, [r2, #36]	@ 0x24
 8004176:	8819      	ldrh	r1, [r3, #0]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a1d      	ldr	r2, [pc, #116]	@ (80041f4 <I2SEx_TxISR_I2SExt+0x90>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d101      	bne.n	8004186 <I2SEx_TxISR_I2SExt+0x22>
 8004182:	4b1d      	ldr	r3, [pc, #116]	@ (80041f8 <I2SEx_TxISR_I2SExt+0x94>)
 8004184:	e001      	b.n	800418a <I2SEx_TxISR_I2SExt+0x26>
 8004186:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800418a:	460a      	mov	r2, r1
 800418c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004192:	b29b      	uxth	r3, r3
 8004194:	3b01      	subs	r3, #1
 8004196:	b29a      	uxth	r2, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d121      	bne.n	80041ea <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a12      	ldr	r2, [pc, #72]	@ (80041f4 <I2SEx_TxISR_I2SExt+0x90>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d101      	bne.n	80041b4 <I2SEx_TxISR_I2SExt+0x50>
 80041b0:	4b11      	ldr	r3, [pc, #68]	@ (80041f8 <I2SEx_TxISR_I2SExt+0x94>)
 80041b2:	e001      	b.n	80041b8 <I2SEx_TxISR_I2SExt+0x54>
 80041b4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041b8:	685a      	ldr	r2, [r3, #4]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	490d      	ldr	r1, [pc, #52]	@ (80041f4 <I2SEx_TxISR_I2SExt+0x90>)
 80041c0:	428b      	cmp	r3, r1
 80041c2:	d101      	bne.n	80041c8 <I2SEx_TxISR_I2SExt+0x64>
 80041c4:	4b0c      	ldr	r3, [pc, #48]	@ (80041f8 <I2SEx_TxISR_I2SExt+0x94>)
 80041c6:	e001      	b.n	80041cc <I2SEx_TxISR_I2SExt+0x68>
 80041c8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041cc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80041d0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d106      	bne.n	80041ea <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f7ff ff81 	bl	80040ec <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041ea:	bf00      	nop
 80041ec:	3708      	adds	r7, #8
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	40003800 	.word	0x40003800
 80041f8:	40003400 	.word	0x40003400

080041fc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	68d8      	ldr	r0, [r3, #12]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800420e:	1c99      	adds	r1, r3, #2
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004214:	b282      	uxth	r2, r0
 8004216:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800421c:	b29b      	uxth	r3, r3
 800421e:	3b01      	subs	r3, #1
 8004220:	b29a      	uxth	r2, r3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800422a:	b29b      	uxth	r3, r3
 800422c:	2b00      	cmp	r3, #0
 800422e:	d113      	bne.n	8004258 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	685a      	ldr	r2, [r3, #4]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800423e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004244:	b29b      	uxth	r3, r3
 8004246:	2b00      	cmp	r3, #0
 8004248:	d106      	bne.n	8004258 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2201      	movs	r2, #1
 800424e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f7ff ff4a 	bl	80040ec <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004258:	bf00      	nop
 800425a:	3708      	adds	r7, #8
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a20      	ldr	r2, [pc, #128]	@ (80042f0 <I2SEx_RxISR_I2SExt+0x90>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d101      	bne.n	8004276 <I2SEx_RxISR_I2SExt+0x16>
 8004272:	4b20      	ldr	r3, [pc, #128]	@ (80042f4 <I2SEx_RxISR_I2SExt+0x94>)
 8004274:	e001      	b.n	800427a <I2SEx_RxISR_I2SExt+0x1a>
 8004276:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800427a:	68d8      	ldr	r0, [r3, #12]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004280:	1c99      	adds	r1, r3, #2
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004286:	b282      	uxth	r2, r0
 8004288:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800428e:	b29b      	uxth	r3, r3
 8004290:	3b01      	subs	r3, #1
 8004292:	b29a      	uxth	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800429c:	b29b      	uxth	r3, r3
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d121      	bne.n	80042e6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a12      	ldr	r2, [pc, #72]	@ (80042f0 <I2SEx_RxISR_I2SExt+0x90>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d101      	bne.n	80042b0 <I2SEx_RxISR_I2SExt+0x50>
 80042ac:	4b11      	ldr	r3, [pc, #68]	@ (80042f4 <I2SEx_RxISR_I2SExt+0x94>)
 80042ae:	e001      	b.n	80042b4 <I2SEx_RxISR_I2SExt+0x54>
 80042b0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042b4:	685a      	ldr	r2, [r3, #4]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	490d      	ldr	r1, [pc, #52]	@ (80042f0 <I2SEx_RxISR_I2SExt+0x90>)
 80042bc:	428b      	cmp	r3, r1
 80042be:	d101      	bne.n	80042c4 <I2SEx_RxISR_I2SExt+0x64>
 80042c0:	4b0c      	ldr	r3, [pc, #48]	@ (80042f4 <I2SEx_RxISR_I2SExt+0x94>)
 80042c2:	e001      	b.n	80042c8 <I2SEx_RxISR_I2SExt+0x68>
 80042c4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042c8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80042cc:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d106      	bne.n	80042e6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f7ff ff03 	bl	80040ec <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042e6:	bf00      	nop
 80042e8:	3708      	adds	r7, #8
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	40003800 	.word	0x40003800
 80042f4:	40003400 	.word	0x40003400

080042f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e267      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	2b00      	cmp	r3, #0
 8004314:	d075      	beq.n	8004402 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004316:	4b88      	ldr	r3, [pc, #544]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f003 030c 	and.w	r3, r3, #12
 800431e:	2b04      	cmp	r3, #4
 8004320:	d00c      	beq.n	800433c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004322:	4b85      	ldr	r3, [pc, #532]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800432a:	2b08      	cmp	r3, #8
 800432c:	d112      	bne.n	8004354 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800432e:	4b82      	ldr	r3, [pc, #520]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004336:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800433a:	d10b      	bne.n	8004354 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800433c:	4b7e      	ldr	r3, [pc, #504]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d05b      	beq.n	8004400 <HAL_RCC_OscConfig+0x108>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d157      	bne.n	8004400 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e242      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800435c:	d106      	bne.n	800436c <HAL_RCC_OscConfig+0x74>
 800435e:	4b76      	ldr	r3, [pc, #472]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a75      	ldr	r2, [pc, #468]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004364:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004368:	6013      	str	r3, [r2, #0]
 800436a:	e01d      	b.n	80043a8 <HAL_RCC_OscConfig+0xb0>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004374:	d10c      	bne.n	8004390 <HAL_RCC_OscConfig+0x98>
 8004376:	4b70      	ldr	r3, [pc, #448]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a6f      	ldr	r2, [pc, #444]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800437c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004380:	6013      	str	r3, [r2, #0]
 8004382:	4b6d      	ldr	r3, [pc, #436]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a6c      	ldr	r2, [pc, #432]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004388:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800438c:	6013      	str	r3, [r2, #0]
 800438e:	e00b      	b.n	80043a8 <HAL_RCC_OscConfig+0xb0>
 8004390:	4b69      	ldr	r3, [pc, #420]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a68      	ldr	r2, [pc, #416]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004396:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800439a:	6013      	str	r3, [r2, #0]
 800439c:	4b66      	ldr	r3, [pc, #408]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a65      	ldr	r2, [pc, #404]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 80043a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d013      	beq.n	80043d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b0:	f002 fc68 	bl	8006c84 <HAL_GetTick>
 80043b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043b6:	e008      	b.n	80043ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043b8:	f002 fc64 	bl	8006c84 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b64      	cmp	r3, #100	@ 0x64
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e207      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ca:	4b5b      	ldr	r3, [pc, #364]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d0f0      	beq.n	80043b8 <HAL_RCC_OscConfig+0xc0>
 80043d6:	e014      	b.n	8004402 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d8:	f002 fc54 	bl	8006c84 <HAL_GetTick>
 80043dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043de:	e008      	b.n	80043f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043e0:	f002 fc50 	bl	8006c84 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	2b64      	cmp	r3, #100	@ 0x64
 80043ec:	d901      	bls.n	80043f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e1f3      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043f2:	4b51      	ldr	r3, [pc, #324]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1f0      	bne.n	80043e0 <HAL_RCC_OscConfig+0xe8>
 80043fe:	e000      	b.n	8004402 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004400:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0302 	and.w	r3, r3, #2
 800440a:	2b00      	cmp	r3, #0
 800440c:	d063      	beq.n	80044d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800440e:	4b4a      	ldr	r3, [pc, #296]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f003 030c 	and.w	r3, r3, #12
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00b      	beq.n	8004432 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800441a:	4b47      	ldr	r3, [pc, #284]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004422:	2b08      	cmp	r3, #8
 8004424:	d11c      	bne.n	8004460 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004426:	4b44      	ldr	r3, [pc, #272]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d116      	bne.n	8004460 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004432:	4b41      	ldr	r3, [pc, #260]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0302 	and.w	r3, r3, #2
 800443a:	2b00      	cmp	r3, #0
 800443c:	d005      	beq.n	800444a <HAL_RCC_OscConfig+0x152>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	2b01      	cmp	r3, #1
 8004444:	d001      	beq.n	800444a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e1c7      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800444a:	4b3b      	ldr	r3, [pc, #236]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	4937      	ldr	r1, [pc, #220]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800445a:	4313      	orrs	r3, r2
 800445c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800445e:	e03a      	b.n	80044d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d020      	beq.n	80044aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004468:	4b34      	ldr	r3, [pc, #208]	@ (800453c <HAL_RCC_OscConfig+0x244>)
 800446a:	2201      	movs	r2, #1
 800446c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446e:	f002 fc09 	bl	8006c84 <HAL_GetTick>
 8004472:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004474:	e008      	b.n	8004488 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004476:	f002 fc05 	bl	8006c84 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	2b02      	cmp	r3, #2
 8004482:	d901      	bls.n	8004488 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e1a8      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004488:	4b2b      	ldr	r3, [pc, #172]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0302 	and.w	r3, r3, #2
 8004490:	2b00      	cmp	r3, #0
 8004492:	d0f0      	beq.n	8004476 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004494:	4b28      	ldr	r3, [pc, #160]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	00db      	lsls	r3, r3, #3
 80044a2:	4925      	ldr	r1, [pc, #148]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	600b      	str	r3, [r1, #0]
 80044a8:	e015      	b.n	80044d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044aa:	4b24      	ldr	r3, [pc, #144]	@ (800453c <HAL_RCC_OscConfig+0x244>)
 80044ac:	2200      	movs	r2, #0
 80044ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b0:	f002 fbe8 	bl	8006c84 <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044b6:	e008      	b.n	80044ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044b8:	f002 fbe4 	bl	8006c84 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e187      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ca:	4b1b      	ldr	r3, [pc, #108]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d1f0      	bne.n	80044b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0308 	and.w	r3, r3, #8
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d036      	beq.n	8004550 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d016      	beq.n	8004518 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044ea:	4b15      	ldr	r3, [pc, #84]	@ (8004540 <HAL_RCC_OscConfig+0x248>)
 80044ec:	2201      	movs	r2, #1
 80044ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f0:	f002 fbc8 	bl	8006c84 <HAL_GetTick>
 80044f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044f6:	e008      	b.n	800450a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044f8:	f002 fbc4 	bl	8006c84 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b02      	cmp	r3, #2
 8004504:	d901      	bls.n	800450a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e167      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800450a:	4b0b      	ldr	r3, [pc, #44]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800450c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800450e:	f003 0302 	and.w	r3, r3, #2
 8004512:	2b00      	cmp	r3, #0
 8004514:	d0f0      	beq.n	80044f8 <HAL_RCC_OscConfig+0x200>
 8004516:	e01b      	b.n	8004550 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004518:	4b09      	ldr	r3, [pc, #36]	@ (8004540 <HAL_RCC_OscConfig+0x248>)
 800451a:	2200      	movs	r2, #0
 800451c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800451e:	f002 fbb1 	bl	8006c84 <HAL_GetTick>
 8004522:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004524:	e00e      	b.n	8004544 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004526:	f002 fbad 	bl	8006c84 <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	2b02      	cmp	r3, #2
 8004532:	d907      	bls.n	8004544 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e150      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
 8004538:	40023800 	.word	0x40023800
 800453c:	42470000 	.word	0x42470000
 8004540:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004544:	4b88      	ldr	r3, [pc, #544]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004546:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004548:	f003 0302 	and.w	r3, r3, #2
 800454c:	2b00      	cmp	r3, #0
 800454e:	d1ea      	bne.n	8004526 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0304 	and.w	r3, r3, #4
 8004558:	2b00      	cmp	r3, #0
 800455a:	f000 8097 	beq.w	800468c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800455e:	2300      	movs	r3, #0
 8004560:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004562:	4b81      	ldr	r3, [pc, #516]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004566:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d10f      	bne.n	800458e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800456e:	2300      	movs	r3, #0
 8004570:	60bb      	str	r3, [r7, #8]
 8004572:	4b7d      	ldr	r3, [pc, #500]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004576:	4a7c      	ldr	r2, [pc, #496]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004578:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800457c:	6413      	str	r3, [r2, #64]	@ 0x40
 800457e:	4b7a      	ldr	r3, [pc, #488]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004582:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004586:	60bb      	str	r3, [r7, #8]
 8004588:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800458a:	2301      	movs	r3, #1
 800458c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800458e:	4b77      	ldr	r3, [pc, #476]	@ (800476c <HAL_RCC_OscConfig+0x474>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004596:	2b00      	cmp	r3, #0
 8004598:	d118      	bne.n	80045cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800459a:	4b74      	ldr	r3, [pc, #464]	@ (800476c <HAL_RCC_OscConfig+0x474>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a73      	ldr	r2, [pc, #460]	@ (800476c <HAL_RCC_OscConfig+0x474>)
 80045a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045a6:	f002 fb6d 	bl	8006c84 <HAL_GetTick>
 80045aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045ac:	e008      	b.n	80045c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045ae:	f002 fb69 	bl	8006c84 <HAL_GetTick>
 80045b2:	4602      	mov	r2, r0
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	1ad3      	subs	r3, r2, r3
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d901      	bls.n	80045c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	e10c      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045c0:	4b6a      	ldr	r3, [pc, #424]	@ (800476c <HAL_RCC_OscConfig+0x474>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d0f0      	beq.n	80045ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d106      	bne.n	80045e2 <HAL_RCC_OscConfig+0x2ea>
 80045d4:	4b64      	ldr	r3, [pc, #400]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80045d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045d8:	4a63      	ldr	r2, [pc, #396]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80045da:	f043 0301 	orr.w	r3, r3, #1
 80045de:	6713      	str	r3, [r2, #112]	@ 0x70
 80045e0:	e01c      	b.n	800461c <HAL_RCC_OscConfig+0x324>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	2b05      	cmp	r3, #5
 80045e8:	d10c      	bne.n	8004604 <HAL_RCC_OscConfig+0x30c>
 80045ea:	4b5f      	ldr	r3, [pc, #380]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80045ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ee:	4a5e      	ldr	r2, [pc, #376]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80045f0:	f043 0304 	orr.w	r3, r3, #4
 80045f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80045f6:	4b5c      	ldr	r3, [pc, #368]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80045f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045fa:	4a5b      	ldr	r2, [pc, #364]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80045fc:	f043 0301 	orr.w	r3, r3, #1
 8004600:	6713      	str	r3, [r2, #112]	@ 0x70
 8004602:	e00b      	b.n	800461c <HAL_RCC_OscConfig+0x324>
 8004604:	4b58      	ldr	r3, [pc, #352]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004606:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004608:	4a57      	ldr	r2, [pc, #348]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 800460a:	f023 0301 	bic.w	r3, r3, #1
 800460e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004610:	4b55      	ldr	r3, [pc, #340]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004614:	4a54      	ldr	r2, [pc, #336]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004616:	f023 0304 	bic.w	r3, r3, #4
 800461a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d015      	beq.n	8004650 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004624:	f002 fb2e 	bl	8006c84 <HAL_GetTick>
 8004628:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800462a:	e00a      	b.n	8004642 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800462c:	f002 fb2a 	bl	8006c84 <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800463a:	4293      	cmp	r3, r2
 800463c:	d901      	bls.n	8004642 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e0cb      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004642:	4b49      	ldr	r3, [pc, #292]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004646:	f003 0302 	and.w	r3, r3, #2
 800464a:	2b00      	cmp	r3, #0
 800464c:	d0ee      	beq.n	800462c <HAL_RCC_OscConfig+0x334>
 800464e:	e014      	b.n	800467a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004650:	f002 fb18 	bl	8006c84 <HAL_GetTick>
 8004654:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004656:	e00a      	b.n	800466e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004658:	f002 fb14 	bl	8006c84 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004666:	4293      	cmp	r3, r2
 8004668:	d901      	bls.n	800466e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	e0b5      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800466e:	4b3e      	ldr	r3, [pc, #248]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004672:	f003 0302 	and.w	r3, r3, #2
 8004676:	2b00      	cmp	r3, #0
 8004678:	d1ee      	bne.n	8004658 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800467a:	7dfb      	ldrb	r3, [r7, #23]
 800467c:	2b01      	cmp	r3, #1
 800467e:	d105      	bne.n	800468c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004680:	4b39      	ldr	r3, [pc, #228]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004684:	4a38      	ldr	r2, [pc, #224]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004686:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800468a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	2b00      	cmp	r3, #0
 8004692:	f000 80a1 	beq.w	80047d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004696:	4b34      	ldr	r3, [pc, #208]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	f003 030c 	and.w	r3, r3, #12
 800469e:	2b08      	cmp	r3, #8
 80046a0:	d05c      	beq.n	800475c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d141      	bne.n	800472e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046aa:	4b31      	ldr	r3, [pc, #196]	@ (8004770 <HAL_RCC_OscConfig+0x478>)
 80046ac:	2200      	movs	r2, #0
 80046ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b0:	f002 fae8 	bl	8006c84 <HAL_GetTick>
 80046b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046b6:	e008      	b.n	80046ca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046b8:	f002 fae4 	bl	8006c84 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e087      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046ca:	4b27      	ldr	r3, [pc, #156]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1f0      	bne.n	80046b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	69da      	ldr	r2, [r3, #28]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6a1b      	ldr	r3, [r3, #32]
 80046de:	431a      	orrs	r2, r3
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e4:	019b      	lsls	r3, r3, #6
 80046e6:	431a      	orrs	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ec:	085b      	lsrs	r3, r3, #1
 80046ee:	3b01      	subs	r3, #1
 80046f0:	041b      	lsls	r3, r3, #16
 80046f2:	431a      	orrs	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f8:	061b      	lsls	r3, r3, #24
 80046fa:	491b      	ldr	r1, [pc, #108]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80046fc:	4313      	orrs	r3, r2
 80046fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004700:	4b1b      	ldr	r3, [pc, #108]	@ (8004770 <HAL_RCC_OscConfig+0x478>)
 8004702:	2201      	movs	r2, #1
 8004704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004706:	f002 fabd 	bl	8006c84 <HAL_GetTick>
 800470a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800470c:	e008      	b.n	8004720 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800470e:	f002 fab9 	bl	8006c84 <HAL_GetTick>
 8004712:	4602      	mov	r2, r0
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	1ad3      	subs	r3, r2, r3
 8004718:	2b02      	cmp	r3, #2
 800471a:	d901      	bls.n	8004720 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	e05c      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004720:	4b11      	ldr	r3, [pc, #68]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004728:	2b00      	cmp	r3, #0
 800472a:	d0f0      	beq.n	800470e <HAL_RCC_OscConfig+0x416>
 800472c:	e054      	b.n	80047d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800472e:	4b10      	ldr	r3, [pc, #64]	@ (8004770 <HAL_RCC_OscConfig+0x478>)
 8004730:	2200      	movs	r2, #0
 8004732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004734:	f002 faa6 	bl	8006c84 <HAL_GetTick>
 8004738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800473a:	e008      	b.n	800474e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800473c:	f002 faa2 	bl	8006c84 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b02      	cmp	r3, #2
 8004748:	d901      	bls.n	800474e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e045      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800474e:	4b06      	ldr	r3, [pc, #24]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d1f0      	bne.n	800473c <HAL_RCC_OscConfig+0x444>
 800475a:	e03d      	b.n	80047d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	2b01      	cmp	r3, #1
 8004762:	d107      	bne.n	8004774 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e038      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
 8004768:	40023800 	.word	0x40023800
 800476c:	40007000 	.word	0x40007000
 8004770:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004774:	4b1b      	ldr	r3, [pc, #108]	@ (80047e4 <HAL_RCC_OscConfig+0x4ec>)
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d028      	beq.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800478c:	429a      	cmp	r2, r3
 800478e:	d121      	bne.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800479a:	429a      	cmp	r2, r3
 800479c:	d11a      	bne.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800479e:	68fa      	ldr	r2, [r7, #12]
 80047a0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80047a4:	4013      	ands	r3, r2
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d111      	bne.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ba:	085b      	lsrs	r3, r3, #1
 80047bc:	3b01      	subs	r3, #1
 80047be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d107      	bne.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d001      	beq.n	80047d8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e000      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3718      	adds	r7, #24
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	40023800 	.word	0x40023800

080047e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b084      	sub	sp, #16
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d101      	bne.n	80047fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e0cc      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047fc:	4b68      	ldr	r3, [pc, #416]	@ (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0307 	and.w	r3, r3, #7
 8004804:	683a      	ldr	r2, [r7, #0]
 8004806:	429a      	cmp	r2, r3
 8004808:	d90c      	bls.n	8004824 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800480a:	4b65      	ldr	r3, [pc, #404]	@ (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 800480c:	683a      	ldr	r2, [r7, #0]
 800480e:	b2d2      	uxtb	r2, r2
 8004810:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004812:	4b63      	ldr	r3, [pc, #396]	@ (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0307 	and.w	r3, r3, #7
 800481a:	683a      	ldr	r2, [r7, #0]
 800481c:	429a      	cmp	r2, r3
 800481e:	d001      	beq.n	8004824 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e0b8      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0302 	and.w	r3, r3, #2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d020      	beq.n	8004872 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0304 	and.w	r3, r3, #4
 8004838:	2b00      	cmp	r3, #0
 800483a:	d005      	beq.n	8004848 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800483c:	4b59      	ldr	r3, [pc, #356]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	4a58      	ldr	r2, [pc, #352]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004842:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004846:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0308 	and.w	r3, r3, #8
 8004850:	2b00      	cmp	r3, #0
 8004852:	d005      	beq.n	8004860 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004854:	4b53      	ldr	r3, [pc, #332]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	4a52      	ldr	r2, [pc, #328]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800485a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800485e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004860:	4b50      	ldr	r3, [pc, #320]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	494d      	ldr	r1, [pc, #308]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800486e:	4313      	orrs	r3, r2
 8004870:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	2b00      	cmp	r3, #0
 800487c:	d044      	beq.n	8004908 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	2b01      	cmp	r3, #1
 8004884:	d107      	bne.n	8004896 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004886:	4b47      	ldr	r3, [pc, #284]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d119      	bne.n	80048c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e07f      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	2b02      	cmp	r3, #2
 800489c:	d003      	beq.n	80048a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048a2:	2b03      	cmp	r3, #3
 80048a4:	d107      	bne.n	80048b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048a6:	4b3f      	ldr	r3, [pc, #252]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d109      	bne.n	80048c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e06f      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048b6:	4b3b      	ldr	r3, [pc, #236]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d101      	bne.n	80048c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e067      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048c6:	4b37      	ldr	r3, [pc, #220]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f023 0203 	bic.w	r2, r3, #3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	4934      	ldr	r1, [pc, #208]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048d8:	f002 f9d4 	bl	8006c84 <HAL_GetTick>
 80048dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048de:	e00a      	b.n	80048f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048e0:	f002 f9d0 	bl	8006c84 <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d901      	bls.n	80048f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e04f      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048f6:	4b2b      	ldr	r3, [pc, #172]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	f003 020c 	and.w	r2, r3, #12
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	429a      	cmp	r2, r3
 8004906:	d1eb      	bne.n	80048e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004908:	4b25      	ldr	r3, [pc, #148]	@ (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0307 	and.w	r3, r3, #7
 8004910:	683a      	ldr	r2, [r7, #0]
 8004912:	429a      	cmp	r2, r3
 8004914:	d20c      	bcs.n	8004930 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004916:	4b22      	ldr	r3, [pc, #136]	@ (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004918:	683a      	ldr	r2, [r7, #0]
 800491a:	b2d2      	uxtb	r2, r2
 800491c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800491e:	4b20      	ldr	r3, [pc, #128]	@ (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 0307 	and.w	r3, r3, #7
 8004926:	683a      	ldr	r2, [r7, #0]
 8004928:	429a      	cmp	r2, r3
 800492a:	d001      	beq.n	8004930 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e032      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0304 	and.w	r3, r3, #4
 8004938:	2b00      	cmp	r3, #0
 800493a:	d008      	beq.n	800494e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800493c:	4b19      	ldr	r3, [pc, #100]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	4916      	ldr	r1, [pc, #88]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800494a:	4313      	orrs	r3, r2
 800494c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0308 	and.w	r3, r3, #8
 8004956:	2b00      	cmp	r3, #0
 8004958:	d009      	beq.n	800496e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800495a:	4b12      	ldr	r3, [pc, #72]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	00db      	lsls	r3, r3, #3
 8004968:	490e      	ldr	r1, [pc, #56]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800496a:	4313      	orrs	r3, r2
 800496c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800496e:	f000 f821 	bl	80049b4 <HAL_RCC_GetSysClockFreq>
 8004972:	4602      	mov	r2, r0
 8004974:	4b0b      	ldr	r3, [pc, #44]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	091b      	lsrs	r3, r3, #4
 800497a:	f003 030f 	and.w	r3, r3, #15
 800497e:	490a      	ldr	r1, [pc, #40]	@ (80049a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004980:	5ccb      	ldrb	r3, [r1, r3]
 8004982:	fa22 f303 	lsr.w	r3, r2, r3
 8004986:	4a09      	ldr	r2, [pc, #36]	@ (80049ac <HAL_RCC_ClockConfig+0x1c4>)
 8004988:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800498a:	4b09      	ldr	r3, [pc, #36]	@ (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4618      	mov	r0, r3
 8004990:	f7fc fabc 	bl	8000f0c <HAL_InitTick>

  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	40023c00 	.word	0x40023c00
 80049a4:	40023800 	.word	0x40023800
 80049a8:	0800a3a8 	.word	0x0800a3a8
 80049ac:	20000000 	.word	0x20000000
 80049b0:	20000004 	.word	0x20000004

080049b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049b8:	b094      	sub	sp, #80	@ 0x50
 80049ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80049bc:	2300      	movs	r3, #0
 80049be:	647b      	str	r3, [r7, #68]	@ 0x44
 80049c0:	2300      	movs	r3, #0
 80049c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049c4:	2300      	movs	r3, #0
 80049c6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80049c8:	2300      	movs	r3, #0
 80049ca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049cc:	4b79      	ldr	r3, [pc, #484]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	f003 030c 	and.w	r3, r3, #12
 80049d4:	2b08      	cmp	r3, #8
 80049d6:	d00d      	beq.n	80049f4 <HAL_RCC_GetSysClockFreq+0x40>
 80049d8:	2b08      	cmp	r3, #8
 80049da:	f200 80e1 	bhi.w	8004ba0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d002      	beq.n	80049e8 <HAL_RCC_GetSysClockFreq+0x34>
 80049e2:	2b04      	cmp	r3, #4
 80049e4:	d003      	beq.n	80049ee <HAL_RCC_GetSysClockFreq+0x3a>
 80049e6:	e0db      	b.n	8004ba0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049e8:	4b73      	ldr	r3, [pc, #460]	@ (8004bb8 <HAL_RCC_GetSysClockFreq+0x204>)
 80049ea:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80049ec:	e0db      	b.n	8004ba6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049ee:	4b73      	ldr	r3, [pc, #460]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x208>)
 80049f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80049f2:	e0d8      	b.n	8004ba6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049f4:	4b6f      	ldr	r3, [pc, #444]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049fc:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049fe:	4b6d      	ldr	r3, [pc, #436]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d063      	beq.n	8004ad2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a0a:	4b6a      	ldr	r3, [pc, #424]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	099b      	lsrs	r3, r3, #6
 8004a10:	2200      	movs	r2, #0
 8004a12:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a14:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a1e:	2300      	movs	r3, #0
 8004a20:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a22:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004a26:	4622      	mov	r2, r4
 8004a28:	462b      	mov	r3, r5
 8004a2a:	f04f 0000 	mov.w	r0, #0
 8004a2e:	f04f 0100 	mov.w	r1, #0
 8004a32:	0159      	lsls	r1, r3, #5
 8004a34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a38:	0150      	lsls	r0, r2, #5
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	460b      	mov	r3, r1
 8004a3e:	4621      	mov	r1, r4
 8004a40:	1a51      	subs	r1, r2, r1
 8004a42:	6139      	str	r1, [r7, #16]
 8004a44:	4629      	mov	r1, r5
 8004a46:	eb63 0301 	sbc.w	r3, r3, r1
 8004a4a:	617b      	str	r3, [r7, #20]
 8004a4c:	f04f 0200 	mov.w	r2, #0
 8004a50:	f04f 0300 	mov.w	r3, #0
 8004a54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a58:	4659      	mov	r1, fp
 8004a5a:	018b      	lsls	r3, r1, #6
 8004a5c:	4651      	mov	r1, sl
 8004a5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a62:	4651      	mov	r1, sl
 8004a64:	018a      	lsls	r2, r1, #6
 8004a66:	4651      	mov	r1, sl
 8004a68:	ebb2 0801 	subs.w	r8, r2, r1
 8004a6c:	4659      	mov	r1, fp
 8004a6e:	eb63 0901 	sbc.w	r9, r3, r1
 8004a72:	f04f 0200 	mov.w	r2, #0
 8004a76:	f04f 0300 	mov.w	r3, #0
 8004a7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a86:	4690      	mov	r8, r2
 8004a88:	4699      	mov	r9, r3
 8004a8a:	4623      	mov	r3, r4
 8004a8c:	eb18 0303 	adds.w	r3, r8, r3
 8004a90:	60bb      	str	r3, [r7, #8]
 8004a92:	462b      	mov	r3, r5
 8004a94:	eb49 0303 	adc.w	r3, r9, r3
 8004a98:	60fb      	str	r3, [r7, #12]
 8004a9a:	f04f 0200 	mov.w	r2, #0
 8004a9e:	f04f 0300 	mov.w	r3, #0
 8004aa2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004aa6:	4629      	mov	r1, r5
 8004aa8:	024b      	lsls	r3, r1, #9
 8004aaa:	4621      	mov	r1, r4
 8004aac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ab0:	4621      	mov	r1, r4
 8004ab2:	024a      	lsls	r2, r1, #9
 8004ab4:	4610      	mov	r0, r2
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004aba:	2200      	movs	r2, #0
 8004abc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004abe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ac0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004ac4:	f7fb fb80 	bl	80001c8 <__aeabi_uldivmod>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	460b      	mov	r3, r1
 8004acc:	4613      	mov	r3, r2
 8004ace:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ad0:	e058      	b.n	8004b84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ad2:	4b38      	ldr	r3, [pc, #224]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	099b      	lsrs	r3, r3, #6
 8004ad8:	2200      	movs	r2, #0
 8004ada:	4618      	mov	r0, r3
 8004adc:	4611      	mov	r1, r2
 8004ade:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004ae2:	623b      	str	r3, [r7, #32]
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ae8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004aec:	4642      	mov	r2, r8
 8004aee:	464b      	mov	r3, r9
 8004af0:	f04f 0000 	mov.w	r0, #0
 8004af4:	f04f 0100 	mov.w	r1, #0
 8004af8:	0159      	lsls	r1, r3, #5
 8004afa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004afe:	0150      	lsls	r0, r2, #5
 8004b00:	4602      	mov	r2, r0
 8004b02:	460b      	mov	r3, r1
 8004b04:	4641      	mov	r1, r8
 8004b06:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b0a:	4649      	mov	r1, r9
 8004b0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b10:	f04f 0200 	mov.w	r2, #0
 8004b14:	f04f 0300 	mov.w	r3, #0
 8004b18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004b24:	ebb2 040a 	subs.w	r4, r2, sl
 8004b28:	eb63 050b 	sbc.w	r5, r3, fp
 8004b2c:	f04f 0200 	mov.w	r2, #0
 8004b30:	f04f 0300 	mov.w	r3, #0
 8004b34:	00eb      	lsls	r3, r5, #3
 8004b36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b3a:	00e2      	lsls	r2, r4, #3
 8004b3c:	4614      	mov	r4, r2
 8004b3e:	461d      	mov	r5, r3
 8004b40:	4643      	mov	r3, r8
 8004b42:	18e3      	adds	r3, r4, r3
 8004b44:	603b      	str	r3, [r7, #0]
 8004b46:	464b      	mov	r3, r9
 8004b48:	eb45 0303 	adc.w	r3, r5, r3
 8004b4c:	607b      	str	r3, [r7, #4]
 8004b4e:	f04f 0200 	mov.w	r2, #0
 8004b52:	f04f 0300 	mov.w	r3, #0
 8004b56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004b5a:	4629      	mov	r1, r5
 8004b5c:	028b      	lsls	r3, r1, #10
 8004b5e:	4621      	mov	r1, r4
 8004b60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b64:	4621      	mov	r1, r4
 8004b66:	028a      	lsls	r2, r1, #10
 8004b68:	4610      	mov	r0, r2
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b6e:	2200      	movs	r2, #0
 8004b70:	61bb      	str	r3, [r7, #24]
 8004b72:	61fa      	str	r2, [r7, #28]
 8004b74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b78:	f7fb fb26 	bl	80001c8 <__aeabi_uldivmod>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	460b      	mov	r3, r1
 8004b80:	4613      	mov	r3, r2
 8004b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004b84:	4b0b      	ldr	r3, [pc, #44]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	0c1b      	lsrs	r3, r3, #16
 8004b8a:	f003 0303 	and.w	r3, r3, #3
 8004b8e:	3301      	adds	r3, #1
 8004b90:	005b      	lsls	r3, r3, #1
 8004b92:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004b94:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b9c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b9e:	e002      	b.n	8004ba6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ba0:	4b05      	ldr	r3, [pc, #20]	@ (8004bb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ba2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ba4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ba6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3750      	adds	r7, #80	@ 0x50
 8004bac:	46bd      	mov	sp, r7
 8004bae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bb2:	bf00      	nop
 8004bb4:	40023800 	.word	0x40023800
 8004bb8:	00f42400 	.word	0x00f42400
 8004bbc:	007a1200 	.word	0x007a1200

08004bc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bc4:	4b03      	ldr	r3, [pc, #12]	@ (8004bd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd0:	4770      	bx	lr
 8004bd2:	bf00      	nop
 8004bd4:	20000000 	.word	0x20000000

08004bd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004bdc:	f7ff fff0 	bl	8004bc0 <HAL_RCC_GetHCLKFreq>
 8004be0:	4602      	mov	r2, r0
 8004be2:	4b05      	ldr	r3, [pc, #20]	@ (8004bf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	0a9b      	lsrs	r3, r3, #10
 8004be8:	f003 0307 	and.w	r3, r3, #7
 8004bec:	4903      	ldr	r1, [pc, #12]	@ (8004bfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bee:	5ccb      	ldrb	r3, [r1, r3]
 8004bf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	40023800 	.word	0x40023800
 8004bfc:	0800a3b8 	.word	0x0800a3b8

08004c00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004c04:	f7ff ffdc 	bl	8004bc0 <HAL_RCC_GetHCLKFreq>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	4b05      	ldr	r3, [pc, #20]	@ (8004c20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	0b5b      	lsrs	r3, r3, #13
 8004c10:	f003 0307 	and.w	r3, r3, #7
 8004c14:	4903      	ldr	r1, [pc, #12]	@ (8004c24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c16:	5ccb      	ldrb	r3, [r1, r3]
 8004c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	40023800 	.word	0x40023800
 8004c24:	0800a3b8 	.word	0x0800a3b8

08004c28 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c30:	2300      	movs	r3, #0
 8004c32:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004c34:	2300      	movs	r3, #0
 8004c36:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0301 	and.w	r3, r3, #1
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d105      	bne.n	8004c50 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d035      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004c50:	4b62      	ldr	r3, [pc, #392]	@ (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c56:	f002 f815 	bl	8006c84 <HAL_GetTick>
 8004c5a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c5c:	e008      	b.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004c5e:	f002 f811 	bl	8006c84 <HAL_GetTick>
 8004c62:	4602      	mov	r2, r0
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	1ad3      	subs	r3, r2, r3
 8004c68:	2b02      	cmp	r3, #2
 8004c6a:	d901      	bls.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c6c:	2303      	movs	r3, #3
 8004c6e:	e0b0      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c70:	4b5b      	ldr	r3, [pc, #364]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d1f0      	bne.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	019a      	lsls	r2, r3, #6
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	071b      	lsls	r3, r3, #28
 8004c88:	4955      	ldr	r1, [pc, #340]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004c90:	4b52      	ldr	r3, [pc, #328]	@ (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004c92:	2201      	movs	r2, #1
 8004c94:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c96:	f001 fff5 	bl	8006c84 <HAL_GetTick>
 8004c9a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c9c:	e008      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004c9e:	f001 fff1 	bl	8006c84 <HAL_GetTick>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d901      	bls.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e090      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004cb0:	4b4b      	ldr	r3, [pc, #300]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d0f0      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 0302 	and.w	r3, r3, #2
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f000 8083 	beq.w	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004cca:	2300      	movs	r3, #0
 8004ccc:	60fb      	str	r3, [r7, #12]
 8004cce:	4b44      	ldr	r3, [pc, #272]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd2:	4a43      	ldr	r2, [pc, #268]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cda:	4b41      	ldr	r3, [pc, #260]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ce2:	60fb      	str	r3, [r7, #12]
 8004ce4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004ce6:	4b3f      	ldr	r3, [pc, #252]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a3e      	ldr	r2, [pc, #248]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004cec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cf0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004cf2:	f001 ffc7 	bl	8006c84 <HAL_GetTick>
 8004cf6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004cf8:	e008      	b.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004cfa:	f001 ffc3 	bl	8006c84 <HAL_GetTick>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d901      	bls.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	e062      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004d0c:	4b35      	ldr	r3, [pc, #212]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d0f0      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d18:	4b31      	ldr	r3, [pc, #196]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d20:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d02f      	beq.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d028      	beq.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d36:	4b2a      	ldr	r3, [pc, #168]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d3e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d40:	4b29      	ldr	r3, [pc, #164]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004d42:	2201      	movs	r2, #1
 8004d44:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d46:	4b28      	ldr	r3, [pc, #160]	@ (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004d48:	2200      	movs	r2, #0
 8004d4a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004d4c:	4a24      	ldr	r2, [pc, #144]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004d52:	4b23      	ldr	r3, [pc, #140]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d56:	f003 0301 	and.w	r3, r3, #1
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d114      	bne.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004d5e:	f001 ff91 	bl	8006c84 <HAL_GetTick>
 8004d62:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d64:	e00a      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d66:	f001 ff8d 	bl	8006c84 <HAL_GetTick>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d901      	bls.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e02a      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d7c:	4b18      	ldr	r3, [pc, #96]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d80:	f003 0302 	and.w	r3, r3, #2
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d0ee      	beq.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d94:	d10d      	bne.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004d96:	4b12      	ldr	r3, [pc, #72]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	68db      	ldr	r3, [r3, #12]
 8004da2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004da6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004daa:	490d      	ldr	r1, [pc, #52]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dac:	4313      	orrs	r3, r2
 8004dae:	608b      	str	r3, [r1, #8]
 8004db0:	e005      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004db2:	4b0b      	ldr	r3, [pc, #44]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	4a0a      	ldr	r2, [pc, #40]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004db8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004dbc:	6093      	str	r3, [r2, #8]
 8004dbe:	4b08      	ldr	r3, [pc, #32]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dc0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dca:	4905      	ldr	r1, [pc, #20]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3718      	adds	r7, #24
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	42470068 	.word	0x42470068
 8004de0:	40023800 	.word	0x40023800
 8004de4:	40007000 	.word	0x40007000
 8004de8:	42470e40 	.word	0x42470e40

08004dec <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b087      	sub	sp, #28
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004df4:	2300      	movs	r3, #0
 8004df6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004e00:	2300      	movs	r3, #0
 8004e02:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d13f      	bne.n	8004e8a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004e0a:	4b24      	ldr	r3, [pc, #144]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e12:	60fb      	str	r3, [r7, #12]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d006      	beq.n	8004e28 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e20:	d12f      	bne.n	8004e82 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004e22:	4b1f      	ldr	r3, [pc, #124]	@ (8004ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004e24:	617b      	str	r3, [r7, #20]
          break;
 8004e26:	e02f      	b.n	8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004e28:	4b1c      	ldr	r3, [pc, #112]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e34:	d108      	bne.n	8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004e36:	4b19      	ldr	r3, [pc, #100]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e3e:	4a19      	ldr	r2, [pc, #100]	@ (8004ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e44:	613b      	str	r3, [r7, #16]
 8004e46:	e007      	b.n	8004e58 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004e48:	4b14      	ldr	r3, [pc, #80]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e50:	4a15      	ldr	r2, [pc, #84]	@ (8004ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e56:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004e58:	4b10      	ldr	r3, [pc, #64]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e5e:	099b      	lsrs	r3, r3, #6
 8004e60:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	fb02 f303 	mul.w	r3, r2, r3
 8004e6a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e72:	0f1b      	lsrs	r3, r3, #28
 8004e74:	f003 0307 	and.w	r3, r3, #7
 8004e78:	68ba      	ldr	r2, [r7, #8]
 8004e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e7e:	617b      	str	r3, [r7, #20]
          break;
 8004e80:	e002      	b.n	8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004e82:	2300      	movs	r3, #0
 8004e84:	617b      	str	r3, [r7, #20]
          break;
 8004e86:	bf00      	nop
        }
      }
      break;
 8004e88:	e000      	b.n	8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
  default:
    {
       break;
 8004e8a:	bf00      	nop
    }
  }
  return frequency;
 8004e8c:	697b      	ldr	r3, [r7, #20]
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	371c      	adds	r7, #28
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr
 8004e9a:	bf00      	nop
 8004e9c:	40023800 	.word	0x40023800
 8004ea0:	00bb8000 	.word	0x00bb8000
 8004ea4:	007a1200 	.word	0x007a1200
 8004ea8:	00f42400 	.word	0x00f42400

08004eac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d101      	bne.n	8004ebe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e07b      	b.n	8004fb6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d108      	bne.n	8004ed8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ece:	d009      	beq.n	8004ee4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	61da      	str	r2, [r3, #28]
 8004ed6:	e005      	b.n	8004ee4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d106      	bne.n	8004f04 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f7fb fea6 	bl	8000c50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2202      	movs	r2, #2
 8004f08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f1a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f2c:	431a      	orrs	r2, r3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	68db      	ldr	r3, [r3, #12]
 8004f32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f36:	431a      	orrs	r2, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	691b      	ldr	r3, [r3, #16]
 8004f3c:	f003 0302 	and.w	r3, r3, #2
 8004f40:	431a      	orrs	r2, r3
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	695b      	ldr	r3, [r3, #20]
 8004f46:	f003 0301 	and.w	r3, r3, #1
 8004f4a:	431a      	orrs	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	699b      	ldr	r3, [r3, #24]
 8004f50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f54:	431a      	orrs	r2, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	69db      	ldr	r3, [r3, #28]
 8004f5a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f5e:	431a      	orrs	r2, r3
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6a1b      	ldr	r3, [r3, #32]
 8004f64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f68:	ea42 0103 	orr.w	r1, r2, r3
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f70:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	430a      	orrs	r2, r1
 8004f7a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	699b      	ldr	r3, [r3, #24]
 8004f80:	0c1b      	lsrs	r3, r3, #16
 8004f82:	f003 0104 	and.w	r1, r3, #4
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8a:	f003 0210 	and.w	r2, r3, #16
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	430a      	orrs	r2, r1
 8004f94:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	69da      	ldr	r2, [r3, #28]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fa4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004fb4:	2300      	movs	r3, #0
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3708      	adds	r7, #8
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}

08004fbe <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fbe:	b580      	push	{r7, lr}
 8004fc0:	b082      	sub	sp, #8
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d101      	bne.n	8004fd0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e042      	b.n	8005056 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d106      	bne.n	8004fea <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f7fb fe7b 	bl	8000ce0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2224      	movs	r2, #36	@ 0x24
 8004fee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	68da      	ldr	r2, [r3, #12]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005000:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f000 f972 	bl	80052ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	691a      	ldr	r2, [r3, #16]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005016:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	695a      	ldr	r2, [r3, #20]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005026:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	68da      	ldr	r2, [r3, #12]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005036:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2220      	movs	r2, #32
 8005042:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2220      	movs	r2, #32
 800504a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005054:	2300      	movs	r3, #0
}
 8005056:	4618      	mov	r0, r3
 8005058:	3708      	adds	r7, #8
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}

0800505e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800505e:	b580      	push	{r7, lr}
 8005060:	b08a      	sub	sp, #40	@ 0x28
 8005062:	af02      	add	r7, sp, #8
 8005064:	60f8      	str	r0, [r7, #12]
 8005066:	60b9      	str	r1, [r7, #8]
 8005068:	603b      	str	r3, [r7, #0]
 800506a:	4613      	mov	r3, r2
 800506c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800506e:	2300      	movs	r3, #0
 8005070:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005078:	b2db      	uxtb	r3, r3
 800507a:	2b20      	cmp	r3, #32
 800507c:	d175      	bne.n	800516a <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d002      	beq.n	800508a <HAL_UART_Transmit+0x2c>
 8005084:	88fb      	ldrh	r3, [r7, #6]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d101      	bne.n	800508e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e06e      	b.n	800516c <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2200      	movs	r2, #0
 8005092:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2221      	movs	r2, #33	@ 0x21
 8005098:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800509c:	f001 fdf2 	bl	8006c84 <HAL_GetTick>
 80050a0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	88fa      	ldrh	r2, [r7, #6]
 80050a6:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	88fa      	ldrh	r2, [r7, #6]
 80050ac:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050b6:	d108      	bne.n	80050ca <HAL_UART_Transmit+0x6c>
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d104      	bne.n	80050ca <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80050c0:	2300      	movs	r3, #0
 80050c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	61bb      	str	r3, [r7, #24]
 80050c8:	e003      	b.n	80050d2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050ce:	2300      	movs	r3, #0
 80050d0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050d2:	e02e      	b.n	8005132 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	9300      	str	r3, [sp, #0]
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	2200      	movs	r2, #0
 80050dc:	2180      	movs	r1, #128	@ 0x80
 80050de:	68f8      	ldr	r0, [r7, #12]
 80050e0:	f000 f848 	bl	8005174 <UART_WaitOnFlagUntilTimeout>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d005      	beq.n	80050f6 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2220      	movs	r2, #32
 80050ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e03a      	b.n	800516c <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80050f6:	69fb      	ldr	r3, [r7, #28]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d10b      	bne.n	8005114 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	881b      	ldrh	r3, [r3, #0]
 8005100:	461a      	mov	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800510a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800510c:	69bb      	ldr	r3, [r7, #24]
 800510e:	3302      	adds	r3, #2
 8005110:	61bb      	str	r3, [r7, #24]
 8005112:	e007      	b.n	8005124 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	781a      	ldrb	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	3301      	adds	r3, #1
 8005122:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005128:	b29b      	uxth	r3, r3
 800512a:	3b01      	subs	r3, #1
 800512c:	b29a      	uxth	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005136:	b29b      	uxth	r3, r3
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1cb      	bne.n	80050d4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	9300      	str	r3, [sp, #0]
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	2200      	movs	r2, #0
 8005144:	2140      	movs	r1, #64	@ 0x40
 8005146:	68f8      	ldr	r0, [r7, #12]
 8005148:	f000 f814 	bl	8005174 <UART_WaitOnFlagUntilTimeout>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d005      	beq.n	800515e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2220      	movs	r2, #32
 8005156:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e006      	b.n	800516c <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2220      	movs	r2, #32
 8005162:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005166:	2300      	movs	r3, #0
 8005168:	e000      	b.n	800516c <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800516a:	2302      	movs	r3, #2
  }
}
 800516c:	4618      	mov	r0, r3
 800516e:	3720      	adds	r7, #32
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b086      	sub	sp, #24
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	603b      	str	r3, [r7, #0]
 8005180:	4613      	mov	r3, r2
 8005182:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005184:	e03b      	b.n	80051fe <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005186:	6a3b      	ldr	r3, [r7, #32]
 8005188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800518c:	d037      	beq.n	80051fe <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800518e:	f001 fd79 	bl	8006c84 <HAL_GetTick>
 8005192:	4602      	mov	r2, r0
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	1ad3      	subs	r3, r2, r3
 8005198:	6a3a      	ldr	r2, [r7, #32]
 800519a:	429a      	cmp	r2, r3
 800519c:	d302      	bcc.n	80051a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800519e:	6a3b      	ldr	r3, [r7, #32]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d101      	bne.n	80051a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e03a      	b.n	800521e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	f003 0304 	and.w	r3, r3, #4
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d023      	beq.n	80051fe <UART_WaitOnFlagUntilTimeout+0x8a>
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	2b80      	cmp	r3, #128	@ 0x80
 80051ba:	d020      	beq.n	80051fe <UART_WaitOnFlagUntilTimeout+0x8a>
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	2b40      	cmp	r3, #64	@ 0x40
 80051c0:	d01d      	beq.n	80051fe <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0308 	and.w	r3, r3, #8
 80051cc:	2b08      	cmp	r3, #8
 80051ce:	d116      	bne.n	80051fe <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80051d0:	2300      	movs	r3, #0
 80051d2:	617b      	str	r3, [r7, #20]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	617b      	str	r3, [r7, #20]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	617b      	str	r3, [r7, #20]
 80051e4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051e6:	68f8      	ldr	r0, [r7, #12]
 80051e8:	f000 f81d 	bl	8005226 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2208      	movs	r2, #8
 80051f0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	e00f      	b.n	800521e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	4013      	ands	r3, r2
 8005208:	68ba      	ldr	r2, [r7, #8]
 800520a:	429a      	cmp	r2, r3
 800520c:	bf0c      	ite	eq
 800520e:	2301      	moveq	r3, #1
 8005210:	2300      	movne	r3, #0
 8005212:	b2db      	uxtb	r3, r3
 8005214:	461a      	mov	r2, r3
 8005216:	79fb      	ldrb	r3, [r7, #7]
 8005218:	429a      	cmp	r2, r3
 800521a:	d0b4      	beq.n	8005186 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800521c:	2300      	movs	r3, #0
}
 800521e:	4618      	mov	r0, r3
 8005220:	3718      	adds	r7, #24
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}

08005226 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005226:	b480      	push	{r7}
 8005228:	b095      	sub	sp, #84	@ 0x54
 800522a:	af00      	add	r7, sp, #0
 800522c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	330c      	adds	r3, #12
 8005234:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005238:	e853 3f00 	ldrex	r3, [r3]
 800523c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800523e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005240:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005244:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	330c      	adds	r3, #12
 800524c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800524e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005250:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005252:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005254:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005256:	e841 2300 	strex	r3, r2, [r1]
 800525a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800525c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800525e:	2b00      	cmp	r3, #0
 8005260:	d1e5      	bne.n	800522e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	3314      	adds	r3, #20
 8005268:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800526a:	6a3b      	ldr	r3, [r7, #32]
 800526c:	e853 3f00 	ldrex	r3, [r3]
 8005270:	61fb      	str	r3, [r7, #28]
   return(result);
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	f023 0301 	bic.w	r3, r3, #1
 8005278:	64bb      	str	r3, [r7, #72]	@ 0x48
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	3314      	adds	r3, #20
 8005280:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005282:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005284:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005286:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005288:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800528a:	e841 2300 	strex	r3, r2, [r1]
 800528e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1e5      	bne.n	8005262 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800529a:	2b01      	cmp	r3, #1
 800529c:	d119      	bne.n	80052d2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	330c      	adds	r3, #12
 80052a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	e853 3f00 	ldrex	r3, [r3]
 80052ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	f023 0310 	bic.w	r3, r3, #16
 80052b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	330c      	adds	r3, #12
 80052bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052be:	61ba      	str	r2, [r7, #24]
 80052c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c2:	6979      	ldr	r1, [r7, #20]
 80052c4:	69ba      	ldr	r2, [r7, #24]
 80052c6:	e841 2300 	strex	r3, r2, [r1]
 80052ca:	613b      	str	r3, [r7, #16]
   return(result);
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1e5      	bne.n	800529e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2220      	movs	r2, #32
 80052d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80052e0:	bf00      	nop
 80052e2:	3754      	adds	r7, #84	@ 0x54
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052f0:	b0c0      	sub	sp, #256	@ 0x100
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	691b      	ldr	r3, [r3, #16]
 8005300:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005308:	68d9      	ldr	r1, [r3, #12]
 800530a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	ea40 0301 	orr.w	r3, r0, r1
 8005314:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800531a:	689a      	ldr	r2, [r3, #8]
 800531c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005320:	691b      	ldr	r3, [r3, #16]
 8005322:	431a      	orrs	r2, r3
 8005324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005328:	695b      	ldr	r3, [r3, #20]
 800532a:	431a      	orrs	r2, r3
 800532c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005330:	69db      	ldr	r3, [r3, #28]
 8005332:	4313      	orrs	r3, r2
 8005334:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005344:	f021 010c 	bic.w	r1, r1, #12
 8005348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005352:	430b      	orrs	r3, r1
 8005354:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	695b      	ldr	r3, [r3, #20]
 800535e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005362:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005366:	6999      	ldr	r1, [r3, #24]
 8005368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	ea40 0301 	orr.w	r3, r0, r1
 8005372:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	4b8f      	ldr	r3, [pc, #572]	@ (80055b8 <UART_SetConfig+0x2cc>)
 800537c:	429a      	cmp	r2, r3
 800537e:	d005      	beq.n	800538c <UART_SetConfig+0xa0>
 8005380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	4b8d      	ldr	r3, [pc, #564]	@ (80055bc <UART_SetConfig+0x2d0>)
 8005388:	429a      	cmp	r2, r3
 800538a:	d104      	bne.n	8005396 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800538c:	f7ff fc38 	bl	8004c00 <HAL_RCC_GetPCLK2Freq>
 8005390:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005394:	e003      	b.n	800539e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005396:	f7ff fc1f 	bl	8004bd8 <HAL_RCC_GetPCLK1Freq>
 800539a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800539e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053a2:	69db      	ldr	r3, [r3, #28]
 80053a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053a8:	f040 810c 	bne.w	80055c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80053ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053b0:	2200      	movs	r2, #0
 80053b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80053b6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80053ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80053be:	4622      	mov	r2, r4
 80053c0:	462b      	mov	r3, r5
 80053c2:	1891      	adds	r1, r2, r2
 80053c4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80053c6:	415b      	adcs	r3, r3
 80053c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80053ce:	4621      	mov	r1, r4
 80053d0:	eb12 0801 	adds.w	r8, r2, r1
 80053d4:	4629      	mov	r1, r5
 80053d6:	eb43 0901 	adc.w	r9, r3, r1
 80053da:	f04f 0200 	mov.w	r2, #0
 80053de:	f04f 0300 	mov.w	r3, #0
 80053e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80053e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80053ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80053ee:	4690      	mov	r8, r2
 80053f0:	4699      	mov	r9, r3
 80053f2:	4623      	mov	r3, r4
 80053f4:	eb18 0303 	adds.w	r3, r8, r3
 80053f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80053fc:	462b      	mov	r3, r5
 80053fe:	eb49 0303 	adc.w	r3, r9, r3
 8005402:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005412:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005416:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800541a:	460b      	mov	r3, r1
 800541c:	18db      	adds	r3, r3, r3
 800541e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005420:	4613      	mov	r3, r2
 8005422:	eb42 0303 	adc.w	r3, r2, r3
 8005426:	657b      	str	r3, [r7, #84]	@ 0x54
 8005428:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800542c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005430:	f7fa feca 	bl	80001c8 <__aeabi_uldivmod>
 8005434:	4602      	mov	r2, r0
 8005436:	460b      	mov	r3, r1
 8005438:	4b61      	ldr	r3, [pc, #388]	@ (80055c0 <UART_SetConfig+0x2d4>)
 800543a:	fba3 2302 	umull	r2, r3, r3, r2
 800543e:	095b      	lsrs	r3, r3, #5
 8005440:	011c      	lsls	r4, r3, #4
 8005442:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005446:	2200      	movs	r2, #0
 8005448:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800544c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005450:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005454:	4642      	mov	r2, r8
 8005456:	464b      	mov	r3, r9
 8005458:	1891      	adds	r1, r2, r2
 800545a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800545c:	415b      	adcs	r3, r3
 800545e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005460:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005464:	4641      	mov	r1, r8
 8005466:	eb12 0a01 	adds.w	sl, r2, r1
 800546a:	4649      	mov	r1, r9
 800546c:	eb43 0b01 	adc.w	fp, r3, r1
 8005470:	f04f 0200 	mov.w	r2, #0
 8005474:	f04f 0300 	mov.w	r3, #0
 8005478:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800547c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005480:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005484:	4692      	mov	sl, r2
 8005486:	469b      	mov	fp, r3
 8005488:	4643      	mov	r3, r8
 800548a:	eb1a 0303 	adds.w	r3, sl, r3
 800548e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005492:	464b      	mov	r3, r9
 8005494:	eb4b 0303 	adc.w	r3, fp, r3
 8005498:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800549c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80054a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80054ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80054b0:	460b      	mov	r3, r1
 80054b2:	18db      	adds	r3, r3, r3
 80054b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80054b6:	4613      	mov	r3, r2
 80054b8:	eb42 0303 	adc.w	r3, r2, r3
 80054bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80054be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80054c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80054c6:	f7fa fe7f 	bl	80001c8 <__aeabi_uldivmod>
 80054ca:	4602      	mov	r2, r0
 80054cc:	460b      	mov	r3, r1
 80054ce:	4611      	mov	r1, r2
 80054d0:	4b3b      	ldr	r3, [pc, #236]	@ (80055c0 <UART_SetConfig+0x2d4>)
 80054d2:	fba3 2301 	umull	r2, r3, r3, r1
 80054d6:	095b      	lsrs	r3, r3, #5
 80054d8:	2264      	movs	r2, #100	@ 0x64
 80054da:	fb02 f303 	mul.w	r3, r2, r3
 80054de:	1acb      	subs	r3, r1, r3
 80054e0:	00db      	lsls	r3, r3, #3
 80054e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80054e6:	4b36      	ldr	r3, [pc, #216]	@ (80055c0 <UART_SetConfig+0x2d4>)
 80054e8:	fba3 2302 	umull	r2, r3, r3, r2
 80054ec:	095b      	lsrs	r3, r3, #5
 80054ee:	005b      	lsls	r3, r3, #1
 80054f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80054f4:	441c      	add	r4, r3
 80054f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054fa:	2200      	movs	r2, #0
 80054fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005500:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005504:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005508:	4642      	mov	r2, r8
 800550a:	464b      	mov	r3, r9
 800550c:	1891      	adds	r1, r2, r2
 800550e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005510:	415b      	adcs	r3, r3
 8005512:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005514:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005518:	4641      	mov	r1, r8
 800551a:	1851      	adds	r1, r2, r1
 800551c:	6339      	str	r1, [r7, #48]	@ 0x30
 800551e:	4649      	mov	r1, r9
 8005520:	414b      	adcs	r3, r1
 8005522:	637b      	str	r3, [r7, #52]	@ 0x34
 8005524:	f04f 0200 	mov.w	r2, #0
 8005528:	f04f 0300 	mov.w	r3, #0
 800552c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005530:	4659      	mov	r1, fp
 8005532:	00cb      	lsls	r3, r1, #3
 8005534:	4651      	mov	r1, sl
 8005536:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800553a:	4651      	mov	r1, sl
 800553c:	00ca      	lsls	r2, r1, #3
 800553e:	4610      	mov	r0, r2
 8005540:	4619      	mov	r1, r3
 8005542:	4603      	mov	r3, r0
 8005544:	4642      	mov	r2, r8
 8005546:	189b      	adds	r3, r3, r2
 8005548:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800554c:	464b      	mov	r3, r9
 800554e:	460a      	mov	r2, r1
 8005550:	eb42 0303 	adc.w	r3, r2, r3
 8005554:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005564:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005568:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800556c:	460b      	mov	r3, r1
 800556e:	18db      	adds	r3, r3, r3
 8005570:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005572:	4613      	mov	r3, r2
 8005574:	eb42 0303 	adc.w	r3, r2, r3
 8005578:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800557a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800557e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005582:	f7fa fe21 	bl	80001c8 <__aeabi_uldivmod>
 8005586:	4602      	mov	r2, r0
 8005588:	460b      	mov	r3, r1
 800558a:	4b0d      	ldr	r3, [pc, #52]	@ (80055c0 <UART_SetConfig+0x2d4>)
 800558c:	fba3 1302 	umull	r1, r3, r3, r2
 8005590:	095b      	lsrs	r3, r3, #5
 8005592:	2164      	movs	r1, #100	@ 0x64
 8005594:	fb01 f303 	mul.w	r3, r1, r3
 8005598:	1ad3      	subs	r3, r2, r3
 800559a:	00db      	lsls	r3, r3, #3
 800559c:	3332      	adds	r3, #50	@ 0x32
 800559e:	4a08      	ldr	r2, [pc, #32]	@ (80055c0 <UART_SetConfig+0x2d4>)
 80055a0:	fba2 2303 	umull	r2, r3, r2, r3
 80055a4:	095b      	lsrs	r3, r3, #5
 80055a6:	f003 0207 	and.w	r2, r3, #7
 80055aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4422      	add	r2, r4
 80055b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80055b4:	e106      	b.n	80057c4 <UART_SetConfig+0x4d8>
 80055b6:	bf00      	nop
 80055b8:	40011000 	.word	0x40011000
 80055bc:	40011400 	.word	0x40011400
 80055c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80055c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055c8:	2200      	movs	r2, #0
 80055ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80055ce:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80055d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80055d6:	4642      	mov	r2, r8
 80055d8:	464b      	mov	r3, r9
 80055da:	1891      	adds	r1, r2, r2
 80055dc:	6239      	str	r1, [r7, #32]
 80055de:	415b      	adcs	r3, r3
 80055e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80055e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80055e6:	4641      	mov	r1, r8
 80055e8:	1854      	adds	r4, r2, r1
 80055ea:	4649      	mov	r1, r9
 80055ec:	eb43 0501 	adc.w	r5, r3, r1
 80055f0:	f04f 0200 	mov.w	r2, #0
 80055f4:	f04f 0300 	mov.w	r3, #0
 80055f8:	00eb      	lsls	r3, r5, #3
 80055fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80055fe:	00e2      	lsls	r2, r4, #3
 8005600:	4614      	mov	r4, r2
 8005602:	461d      	mov	r5, r3
 8005604:	4643      	mov	r3, r8
 8005606:	18e3      	adds	r3, r4, r3
 8005608:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800560c:	464b      	mov	r3, r9
 800560e:	eb45 0303 	adc.w	r3, r5, r3
 8005612:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005622:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005626:	f04f 0200 	mov.w	r2, #0
 800562a:	f04f 0300 	mov.w	r3, #0
 800562e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005632:	4629      	mov	r1, r5
 8005634:	008b      	lsls	r3, r1, #2
 8005636:	4621      	mov	r1, r4
 8005638:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800563c:	4621      	mov	r1, r4
 800563e:	008a      	lsls	r2, r1, #2
 8005640:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005644:	f7fa fdc0 	bl	80001c8 <__aeabi_uldivmod>
 8005648:	4602      	mov	r2, r0
 800564a:	460b      	mov	r3, r1
 800564c:	4b60      	ldr	r3, [pc, #384]	@ (80057d0 <UART_SetConfig+0x4e4>)
 800564e:	fba3 2302 	umull	r2, r3, r3, r2
 8005652:	095b      	lsrs	r3, r3, #5
 8005654:	011c      	lsls	r4, r3, #4
 8005656:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800565a:	2200      	movs	r2, #0
 800565c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005660:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005664:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005668:	4642      	mov	r2, r8
 800566a:	464b      	mov	r3, r9
 800566c:	1891      	adds	r1, r2, r2
 800566e:	61b9      	str	r1, [r7, #24]
 8005670:	415b      	adcs	r3, r3
 8005672:	61fb      	str	r3, [r7, #28]
 8005674:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005678:	4641      	mov	r1, r8
 800567a:	1851      	adds	r1, r2, r1
 800567c:	6139      	str	r1, [r7, #16]
 800567e:	4649      	mov	r1, r9
 8005680:	414b      	adcs	r3, r1
 8005682:	617b      	str	r3, [r7, #20]
 8005684:	f04f 0200 	mov.w	r2, #0
 8005688:	f04f 0300 	mov.w	r3, #0
 800568c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005690:	4659      	mov	r1, fp
 8005692:	00cb      	lsls	r3, r1, #3
 8005694:	4651      	mov	r1, sl
 8005696:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800569a:	4651      	mov	r1, sl
 800569c:	00ca      	lsls	r2, r1, #3
 800569e:	4610      	mov	r0, r2
 80056a0:	4619      	mov	r1, r3
 80056a2:	4603      	mov	r3, r0
 80056a4:	4642      	mov	r2, r8
 80056a6:	189b      	adds	r3, r3, r2
 80056a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80056ac:	464b      	mov	r3, r9
 80056ae:	460a      	mov	r2, r1
 80056b0:	eb42 0303 	adc.w	r3, r2, r3
 80056b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80056b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80056c2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80056c4:	f04f 0200 	mov.w	r2, #0
 80056c8:	f04f 0300 	mov.w	r3, #0
 80056cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80056d0:	4649      	mov	r1, r9
 80056d2:	008b      	lsls	r3, r1, #2
 80056d4:	4641      	mov	r1, r8
 80056d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056da:	4641      	mov	r1, r8
 80056dc:	008a      	lsls	r2, r1, #2
 80056de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80056e2:	f7fa fd71 	bl	80001c8 <__aeabi_uldivmod>
 80056e6:	4602      	mov	r2, r0
 80056e8:	460b      	mov	r3, r1
 80056ea:	4611      	mov	r1, r2
 80056ec:	4b38      	ldr	r3, [pc, #224]	@ (80057d0 <UART_SetConfig+0x4e4>)
 80056ee:	fba3 2301 	umull	r2, r3, r3, r1
 80056f2:	095b      	lsrs	r3, r3, #5
 80056f4:	2264      	movs	r2, #100	@ 0x64
 80056f6:	fb02 f303 	mul.w	r3, r2, r3
 80056fa:	1acb      	subs	r3, r1, r3
 80056fc:	011b      	lsls	r3, r3, #4
 80056fe:	3332      	adds	r3, #50	@ 0x32
 8005700:	4a33      	ldr	r2, [pc, #204]	@ (80057d0 <UART_SetConfig+0x4e4>)
 8005702:	fba2 2303 	umull	r2, r3, r2, r3
 8005706:	095b      	lsrs	r3, r3, #5
 8005708:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800570c:	441c      	add	r4, r3
 800570e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005712:	2200      	movs	r2, #0
 8005714:	673b      	str	r3, [r7, #112]	@ 0x70
 8005716:	677a      	str	r2, [r7, #116]	@ 0x74
 8005718:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800571c:	4642      	mov	r2, r8
 800571e:	464b      	mov	r3, r9
 8005720:	1891      	adds	r1, r2, r2
 8005722:	60b9      	str	r1, [r7, #8]
 8005724:	415b      	adcs	r3, r3
 8005726:	60fb      	str	r3, [r7, #12]
 8005728:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800572c:	4641      	mov	r1, r8
 800572e:	1851      	adds	r1, r2, r1
 8005730:	6039      	str	r1, [r7, #0]
 8005732:	4649      	mov	r1, r9
 8005734:	414b      	adcs	r3, r1
 8005736:	607b      	str	r3, [r7, #4]
 8005738:	f04f 0200 	mov.w	r2, #0
 800573c:	f04f 0300 	mov.w	r3, #0
 8005740:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005744:	4659      	mov	r1, fp
 8005746:	00cb      	lsls	r3, r1, #3
 8005748:	4651      	mov	r1, sl
 800574a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800574e:	4651      	mov	r1, sl
 8005750:	00ca      	lsls	r2, r1, #3
 8005752:	4610      	mov	r0, r2
 8005754:	4619      	mov	r1, r3
 8005756:	4603      	mov	r3, r0
 8005758:	4642      	mov	r2, r8
 800575a:	189b      	adds	r3, r3, r2
 800575c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800575e:	464b      	mov	r3, r9
 8005760:	460a      	mov	r2, r1
 8005762:	eb42 0303 	adc.w	r3, r2, r3
 8005766:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	663b      	str	r3, [r7, #96]	@ 0x60
 8005772:	667a      	str	r2, [r7, #100]	@ 0x64
 8005774:	f04f 0200 	mov.w	r2, #0
 8005778:	f04f 0300 	mov.w	r3, #0
 800577c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005780:	4649      	mov	r1, r9
 8005782:	008b      	lsls	r3, r1, #2
 8005784:	4641      	mov	r1, r8
 8005786:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800578a:	4641      	mov	r1, r8
 800578c:	008a      	lsls	r2, r1, #2
 800578e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005792:	f7fa fd19 	bl	80001c8 <__aeabi_uldivmod>
 8005796:	4602      	mov	r2, r0
 8005798:	460b      	mov	r3, r1
 800579a:	4b0d      	ldr	r3, [pc, #52]	@ (80057d0 <UART_SetConfig+0x4e4>)
 800579c:	fba3 1302 	umull	r1, r3, r3, r2
 80057a0:	095b      	lsrs	r3, r3, #5
 80057a2:	2164      	movs	r1, #100	@ 0x64
 80057a4:	fb01 f303 	mul.w	r3, r1, r3
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	011b      	lsls	r3, r3, #4
 80057ac:	3332      	adds	r3, #50	@ 0x32
 80057ae:	4a08      	ldr	r2, [pc, #32]	@ (80057d0 <UART_SetConfig+0x4e4>)
 80057b0:	fba2 2303 	umull	r2, r3, r2, r3
 80057b4:	095b      	lsrs	r3, r3, #5
 80057b6:	f003 020f 	and.w	r2, r3, #15
 80057ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4422      	add	r2, r4
 80057c2:	609a      	str	r2, [r3, #8]
}
 80057c4:	bf00      	nop
 80057c6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80057ca:	46bd      	mov	sp, r7
 80057cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057d0:	51eb851f 	.word	0x51eb851f

080057d4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80057d4:	b084      	sub	sp, #16
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b084      	sub	sp, #16
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
 80057de:	f107 001c 	add.w	r0, r7, #28
 80057e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80057e6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d123      	bne.n	8005836 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057f2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005802:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005806:	687a      	ldr	r2, [r7, #4]
 8005808:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005816:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800581a:	2b01      	cmp	r3, #1
 800581c:	d105      	bne.n	800582a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 f9dc 	bl	8005be8 <USB_CoreReset>
 8005830:	4603      	mov	r3, r0
 8005832:	73fb      	strb	r3, [r7, #15]
 8005834:	e01b      	b.n	800586e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 f9d0 	bl	8005be8 <USB_CoreReset>
 8005848:	4603      	mov	r3, r0
 800584a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800584c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005850:	2b00      	cmp	r3, #0
 8005852:	d106      	bne.n	8005862 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005858:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005860:	e005      	b.n	800586e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005866:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800586e:	7fbb      	ldrb	r3, [r7, #30]
 8005870:	2b01      	cmp	r3, #1
 8005872:	d10b      	bne.n	800588c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f043 0206 	orr.w	r2, r3, #6
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f043 0220 	orr.w	r2, r3, #32
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800588c:	7bfb      	ldrb	r3, [r7, #15]
}
 800588e:	4618      	mov	r0, r3
 8005890:	3710      	adds	r7, #16
 8005892:	46bd      	mov	sp, r7
 8005894:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005898:	b004      	add	sp, #16
 800589a:	4770      	bx	lr

0800589c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800589c:	b480      	push	{r7}
 800589e:	b083      	sub	sp, #12
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	f043 0201 	orr.w	r2, r3, #1
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80058b0:	2300      	movs	r3, #0
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	370c      	adds	r7, #12
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr

080058be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80058be:	b480      	push	{r7}
 80058c0:	b083      	sub	sp, #12
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	f023 0201 	bic.w	r2, r3, #1
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80058d2:	2300      	movs	r3, #0
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b084      	sub	sp, #16
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	460b      	mov	r3, r1
 80058ea:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80058ec:	2300      	movs	r3, #0
 80058ee:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80058fc:	78fb      	ldrb	r3, [r7, #3]
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d115      	bne.n	800592e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	68db      	ldr	r3, [r3, #12]
 8005906:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800590e:	200a      	movs	r0, #10
 8005910:	f001 f98e 	bl	8006c30 <HAL_Delay>
      ms += 10U;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	330a      	adds	r3, #10
 8005918:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f956 	bl	8005bcc <USB_GetMode>
 8005920:	4603      	mov	r3, r0
 8005922:	2b01      	cmp	r3, #1
 8005924:	d01e      	beq.n	8005964 <USB_SetCurrentMode+0x84>
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2bc7      	cmp	r3, #199	@ 0xc7
 800592a:	d9f0      	bls.n	800590e <USB_SetCurrentMode+0x2e>
 800592c:	e01a      	b.n	8005964 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800592e:	78fb      	ldrb	r3, [r7, #3]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d115      	bne.n	8005960 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005940:	200a      	movs	r0, #10
 8005942:	f001 f975 	bl	8006c30 <HAL_Delay>
      ms += 10U;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	330a      	adds	r3, #10
 800594a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	f000 f93d 	bl	8005bcc <USB_GetMode>
 8005952:	4603      	mov	r3, r0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d005      	beq.n	8005964 <USB_SetCurrentMode+0x84>
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2bc7      	cmp	r3, #199	@ 0xc7
 800595c:	d9f0      	bls.n	8005940 <USB_SetCurrentMode+0x60>
 800595e:	e001      	b.n	8005964 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	e005      	b.n	8005970 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2bc8      	cmp	r3, #200	@ 0xc8
 8005968:	d101      	bne.n	800596e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e000      	b.n	8005970 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800596e:	2300      	movs	r3, #0
}
 8005970:	4618      	mov	r0, r3
 8005972:	3710      	adds	r7, #16
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005978:	b480      	push	{r7}
 800597a:	b085      	sub	sp, #20
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005982:	2300      	movs	r3, #0
 8005984:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	3301      	adds	r3, #1
 800598a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005992:	d901      	bls.n	8005998 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005994:	2303      	movs	r3, #3
 8005996:	e01b      	b.n	80059d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	691b      	ldr	r3, [r3, #16]
 800599c:	2b00      	cmp	r3, #0
 800599e:	daf2      	bge.n	8005986 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80059a0:	2300      	movs	r3, #0
 80059a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	019b      	lsls	r3, r3, #6
 80059a8:	f043 0220 	orr.w	r2, r3, #32
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	3301      	adds	r3, #1
 80059b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059bc:	d901      	bls.n	80059c2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e006      	b.n	80059d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	691b      	ldr	r3, [r3, #16]
 80059c6:	f003 0320 	and.w	r3, r3, #32
 80059ca:	2b20      	cmp	r3, #32
 80059cc:	d0f0      	beq.n	80059b0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80059ce:	2300      	movs	r3, #0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3714      	adds	r7, #20
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80059dc:	b480      	push	{r7}
 80059de:	b085      	sub	sp, #20
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80059e4:	2300      	movs	r3, #0
 80059e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	3301      	adds	r3, #1
 80059ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059f4:	d901      	bls.n	80059fa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80059f6:	2303      	movs	r3, #3
 80059f8:	e018      	b.n	8005a2c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	daf2      	bge.n	80059e8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005a02:	2300      	movs	r3, #0
 8005a04:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2210      	movs	r2, #16
 8005a0a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	3301      	adds	r3, #1
 8005a10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a18:	d901      	bls.n	8005a1e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e006      	b.n	8005a2c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	f003 0310 	and.w	r3, r3, #16
 8005a26:	2b10      	cmp	r3, #16
 8005a28:	d0f0      	beq.n	8005a0c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3714      	adds	r7, #20
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr

08005a38 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b089      	sub	sp, #36	@ 0x24
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	60f8      	str	r0, [r7, #12]
 8005a40:	60b9      	str	r1, [r7, #8]
 8005a42:	4611      	mov	r1, r2
 8005a44:	461a      	mov	r2, r3
 8005a46:	460b      	mov	r3, r1
 8005a48:	71fb      	strb	r3, [r7, #7]
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005a56:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d123      	bne.n	8005aa6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005a5e:	88bb      	ldrh	r3, [r7, #4]
 8005a60:	3303      	adds	r3, #3
 8005a62:	089b      	lsrs	r3, r3, #2
 8005a64:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005a66:	2300      	movs	r3, #0
 8005a68:	61bb      	str	r3, [r7, #24]
 8005a6a:	e018      	b.n	8005a9e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005a6c:	79fb      	ldrb	r3, [r7, #7]
 8005a6e:	031a      	lsls	r2, r3, #12
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	4413      	add	r3, r2
 8005a74:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005a78:	461a      	mov	r2, r3
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	3301      	adds	r3, #1
 8005a84:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005a86:	69fb      	ldr	r3, [r7, #28]
 8005a88:	3301      	adds	r3, #1
 8005a8a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	3301      	adds	r3, #1
 8005a90:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	3301      	adds	r3, #1
 8005a96:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	3301      	adds	r3, #1
 8005a9c:	61bb      	str	r3, [r7, #24]
 8005a9e:	69ba      	ldr	r2, [r7, #24]
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	d3e2      	bcc.n	8005a6c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3724      	adds	r7, #36	@ 0x24
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr

08005ab4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b08b      	sub	sp, #44	@ 0x2c
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	4613      	mov	r3, r2
 8005ac0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005aca:	88fb      	ldrh	r3, [r7, #6]
 8005acc:	089b      	lsrs	r3, r3, #2
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005ad2:	88fb      	ldrh	r3, [r7, #6]
 8005ad4:	f003 0303 	and.w	r3, r3, #3
 8005ad8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005ada:	2300      	movs	r3, #0
 8005adc:	623b      	str	r3, [r7, #32]
 8005ade:	e014      	b.n	8005b0a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005ae0:	69bb      	ldr	r3, [r7, #24]
 8005ae2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aea:	601a      	str	r2, [r3, #0]
    pDest++;
 8005aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aee:	3301      	adds	r3, #1
 8005af0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af4:	3301      	adds	r3, #1
 8005af6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afa:	3301      	adds	r3, #1
 8005afc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b00:	3301      	adds	r3, #1
 8005b02:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005b04:	6a3b      	ldr	r3, [r7, #32]
 8005b06:	3301      	adds	r3, #1
 8005b08:	623b      	str	r3, [r7, #32]
 8005b0a:	6a3a      	ldr	r2, [r7, #32]
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d3e6      	bcc.n	8005ae0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005b12:	8bfb      	ldrh	r3, [r7, #30]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d01e      	beq.n	8005b56 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005b1c:	69bb      	ldr	r3, [r7, #24]
 8005b1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005b22:	461a      	mov	r2, r3
 8005b24:	f107 0310 	add.w	r3, r7, #16
 8005b28:	6812      	ldr	r2, [r2, #0]
 8005b2a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005b2c:	693a      	ldr	r2, [r7, #16]
 8005b2e:	6a3b      	ldr	r3, [r7, #32]
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	00db      	lsls	r3, r3, #3
 8005b34:	fa22 f303 	lsr.w	r3, r2, r3
 8005b38:	b2da      	uxtb	r2, r3
 8005b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b3c:	701a      	strb	r2, [r3, #0]
      i++;
 8005b3e:	6a3b      	ldr	r3, [r7, #32]
 8005b40:	3301      	adds	r3, #1
 8005b42:	623b      	str	r3, [r7, #32]
      pDest++;
 8005b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b46:	3301      	adds	r3, #1
 8005b48:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005b4a:	8bfb      	ldrh	r3, [r7, #30]
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005b50:	8bfb      	ldrh	r3, [r7, #30]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d1ea      	bne.n	8005b2c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	372c      	adds	r7, #44	@ 0x2c
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b085      	sub	sp, #20
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	695b      	ldr	r3, [r3, #20]
 8005b70:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	699b      	ldr	r3, [r3, #24]
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	4013      	ands	r3, r2
 8005b7a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3714      	adds	r7, #20
 8005b82:	46bd      	mov	sp, r7
 8005b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b88:	4770      	bx	lr

08005b8a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8005b8a:	b480      	push	{r7}
 8005b8c:	b085      	sub	sp, #20
 8005b8e:	af00      	add	r7, sp, #0
 8005b90:	6078      	str	r0, [r7, #4]
 8005b92:	460b      	mov	r3, r1
 8005b94:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8005b9a:	78fb      	ldrb	r3, [r7, #3]
 8005b9c:	015a      	lsls	r2, r3, #5
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	4413      	add	r3, r2
 8005ba2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8005baa:	78fb      	ldrb	r3, [r7, #3]
 8005bac:	015a      	lsls	r2, r3, #5
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	4413      	add	r3, r2
 8005bb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	68ba      	ldr	r2, [r7, #8]
 8005bba:	4013      	ands	r3, r2
 8005bbc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005bbe:	68bb      	ldr	r3, [r7, #8]
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3714      	adds	r7, #20
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr

08005bcc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	695b      	ldr	r3, [r3, #20]
 8005bd8:	f003 0301 	and.w	r3, r3, #1
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	370c      	adds	r7, #12
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b085      	sub	sp, #20
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	3301      	adds	r3, #1
 8005bf8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005c00:	d901      	bls.n	8005c06 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005c02:	2303      	movs	r3, #3
 8005c04:	e01b      	b.n	8005c3e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	691b      	ldr	r3, [r3, #16]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	daf2      	bge.n	8005bf4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	691b      	ldr	r3, [r3, #16]
 8005c16:	f043 0201 	orr.w	r2, r3, #1
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	3301      	adds	r3, #1
 8005c22:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005c2a:	d901      	bls.n	8005c30 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005c2c:	2303      	movs	r3, #3
 8005c2e:	e006      	b.n	8005c3e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	691b      	ldr	r3, [r3, #16]
 8005c34:	f003 0301 	and.w	r3, r3, #1
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d0f0      	beq.n	8005c1e <USB_CoreReset+0x36>

  return HAL_OK;
 8005c3c:	2300      	movs	r3, #0
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3714      	adds	r7, #20
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr
	...

08005c4c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005c4c:	b084      	sub	sp, #16
 8005c4e:	b580      	push	{r7, lr}
 8005c50:	b086      	sub	sp, #24
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
 8005c56:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005c5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	2300      	movs	r3, #0
 8005c70:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c76:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c82:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c8e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d119      	bne.n	8005cd6 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005ca2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d10a      	bne.n	8005cc0 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005cb8:	f043 0304 	orr.w	r3, r3, #4
 8005cbc:	6013      	str	r3, [r2, #0]
 8005cbe:	e014      	b.n	8005cea <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68fa      	ldr	r2, [r7, #12]
 8005cca:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005cce:	f023 0304 	bic.w	r3, r3, #4
 8005cd2:	6013      	str	r3, [r2, #0]
 8005cd4:	e009      	b.n	8005cea <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005ce4:	f023 0304 	bic.w	r3, r3, #4
 8005ce8:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005cea:	2110      	movs	r1, #16
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f7ff fe43 	bl	8005978 <USB_FlushTxFifo>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d001      	beq.n	8005cfc <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f7ff fe6d 	bl	80059dc <USB_FlushRxFifo>
 8005d02:	4603      	mov	r3, r0
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d001      	beq.n	8005d0c <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	613b      	str	r3, [r7, #16]
 8005d10:	e015      	b.n	8005d3e <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	015a      	lsls	r2, r3, #5
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	4413      	add	r3, r2
 8005d1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d1e:	461a      	mov	r2, r3
 8005d20:	f04f 33ff 	mov.w	r3, #4294967295
 8005d24:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	015a      	lsls	r2, r3, #5
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	4413      	add	r3, r2
 8005d2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d32:	461a      	mov	r2, r3
 8005d34:	2300      	movs	r3, #0
 8005d36:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	613b      	str	r3, [r7, #16]
 8005d3e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005d42:	461a      	mov	r2, r3
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d3e3      	bcc.n	8005d12 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f04f 32ff 	mov.w	r2, #4294967295
 8005d56:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a18      	ldr	r2, [pc, #96]	@ (8005dbc <USB_HostInit+0x170>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d10b      	bne.n	8005d78 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d66:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	4a15      	ldr	r2, [pc, #84]	@ (8005dc0 <USB_HostInit+0x174>)
 8005d6c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4a14      	ldr	r2, [pc, #80]	@ (8005dc4 <USB_HostInit+0x178>)
 8005d72:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8005d76:	e009      	b.n	8005d8c <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2280      	movs	r2, #128	@ 0x80
 8005d7c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	4a11      	ldr	r2, [pc, #68]	@ (8005dc8 <USB_HostInit+0x17c>)
 8005d82:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	4a11      	ldr	r2, [pc, #68]	@ (8005dcc <USB_HostInit+0x180>)
 8005d88:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005d8c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d105      	bne.n	8005da0 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	699b      	ldr	r3, [r3, #24]
 8005d98:	f043 0210 	orr.w	r2, r3, #16
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	699a      	ldr	r2, [r3, #24]
 8005da4:	4b0a      	ldr	r3, [pc, #40]	@ (8005dd0 <USB_HostInit+0x184>)
 8005da6:	4313      	orrs	r3, r2
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005dac:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3718      	adds	r7, #24
 8005db2:	46bd      	mov	sp, r7
 8005db4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005db8:	b004      	add	sp, #16
 8005dba:	4770      	bx	lr
 8005dbc:	40040000 	.word	0x40040000
 8005dc0:	01000200 	.word	0x01000200
 8005dc4:	00e00300 	.word	0x00e00300
 8005dc8:	00600080 	.word	0x00600080
 8005dcc:	004000e0 	.word	0x004000e0
 8005dd0:	a3200008 	.word	0xa3200008

08005dd4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b085      	sub	sp, #20
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	460b      	mov	r3, r1
 8005dde:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005df2:	f023 0303 	bic.w	r3, r3, #3
 8005df6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	78fb      	ldrb	r3, [r7, #3]
 8005e02:	f003 0303 	and.w	r3, r3, #3
 8005e06:	68f9      	ldr	r1, [r7, #12]
 8005e08:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005e10:	78fb      	ldrb	r3, [r7, #3]
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d107      	bne.n	8005e26 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005e22:	6053      	str	r3, [r2, #4]
 8005e24:	e00c      	b.n	8005e40 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005e26:	78fb      	ldrb	r3, [r7, #3]
 8005e28:	2b02      	cmp	r3, #2
 8005e2a:	d107      	bne.n	8005e3c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e32:	461a      	mov	r2, r3
 8005e34:	f241 7370 	movw	r3, #6000	@ 0x1770
 8005e38:	6053      	str	r3, [r2, #4]
 8005e3a:	e001      	b.n	8005e40 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e000      	b.n	8005e42 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3714      	adds	r7, #20
 8005e46:	46bd      	mov	sp, r7
 8005e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4c:	4770      	bx	lr

08005e4e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8005e4e:	b580      	push	{r7, lr}
 8005e50:	b084      	sub	sp, #16
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005e6e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005e78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e7c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005e7e:	2064      	movs	r0, #100	@ 0x64
 8005e80:	f000 fed6 	bl	8006c30 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	68fa      	ldr	r2, [r7, #12]
 8005e88:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005e8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e90:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005e92:	200a      	movs	r0, #10
 8005e94:	f000 fecc 	bl	8006c30 <HAL_Delay>

  return HAL_OK;
 8005e98:	2300      	movs	r3, #0
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3710      	adds	r7, #16
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}

08005ea2 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005ea2:	b480      	push	{r7}
 8005ea4:	b085      	sub	sp, #20
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	6078      	str	r0, [r7, #4]
 8005eaa:	460b      	mov	r3, r1
 8005eac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005ec6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d109      	bne.n	8005ee6 <USB_DriveVbus+0x44>
 8005ed2:	78fb      	ldrb	r3, [r7, #3]
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d106      	bne.n	8005ee6 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005ee0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005ee4:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005eec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ef0:	d109      	bne.n	8005f06 <USB_DriveVbus+0x64>
 8005ef2:	78fb      	ldrb	r3, [r7, #3]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d106      	bne.n	8005f06 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	68fa      	ldr	r2, [r7, #12]
 8005efc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005f00:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f04:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005f06:	2300      	movs	r3, #0
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3714      	adds	r7, #20
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005f20:	2300      	movs	r3, #0
 8005f22:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	0c5b      	lsrs	r3, r3, #17
 8005f32:	f003 0303 	and.w	r3, r3, #3
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3714      	adds	r7, #20
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr

08005f42 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8005f42:	b480      	push	{r7}
 8005f44:	b085      	sub	sp, #20
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	b29b      	uxth	r3, r3
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3714      	adds	r7, #20
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b088      	sub	sp, #32
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	4608      	mov	r0, r1
 8005f6e:	4611      	mov	r1, r2
 8005f70:	461a      	mov	r2, r3
 8005f72:	4603      	mov	r3, r0
 8005f74:	70fb      	strb	r3, [r7, #3]
 8005f76:	460b      	mov	r3, r1
 8005f78:	70bb      	strb	r3, [r7, #2]
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8005f86:	78fb      	ldrb	r3, [r7, #3]
 8005f88:	015a      	lsls	r2, r3, #5
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	4413      	add	r3, r2
 8005f8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f92:	461a      	mov	r2, r3
 8005f94:	f04f 33ff 	mov.w	r3, #4294967295
 8005f98:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005f9a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005f9e:	2b03      	cmp	r3, #3
 8005fa0:	d87c      	bhi.n	800609c <USB_HC_Init+0x138>
 8005fa2:	a201      	add	r2, pc, #4	@ (adr r2, 8005fa8 <USB_HC_Init+0x44>)
 8005fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa8:	08005fb9 	.word	0x08005fb9
 8005fac:	0800605f 	.word	0x0800605f
 8005fb0:	08005fb9 	.word	0x08005fb9
 8005fb4:	08006021 	.word	0x08006021
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005fb8:	78fb      	ldrb	r3, [r7, #3]
 8005fba:	015a      	lsls	r2, r3, #5
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	4413      	add	r3, r2
 8005fc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	f240 439d 	movw	r3, #1181	@ 0x49d
 8005fca:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005fcc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	da10      	bge.n	8005ff6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005fd4:	78fb      	ldrb	r3, [r7, #3]
 8005fd6:	015a      	lsls	r2, r3, #5
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	4413      	add	r3, r2
 8005fdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fe0:	68db      	ldr	r3, [r3, #12]
 8005fe2:	78fa      	ldrb	r2, [r7, #3]
 8005fe4:	0151      	lsls	r1, r2, #5
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	440a      	add	r2, r1
 8005fea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005fee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ff2:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8005ff4:	e055      	b.n	80060a2 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a6f      	ldr	r2, [pc, #444]	@ (80061b8 <USB_HC_Init+0x254>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d151      	bne.n	80060a2 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8005ffe:	78fb      	ldrb	r3, [r7, #3]
 8006000:	015a      	lsls	r2, r3, #5
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	4413      	add	r3, r2
 8006006:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	78fa      	ldrb	r2, [r7, #3]
 800600e:	0151      	lsls	r1, r2, #5
 8006010:	693a      	ldr	r2, [r7, #16]
 8006012:	440a      	add	r2, r1
 8006014:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006018:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800601c:	60d3      	str	r3, [r2, #12]
      break;
 800601e:	e040      	b.n	80060a2 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006020:	78fb      	ldrb	r3, [r7, #3]
 8006022:	015a      	lsls	r2, r3, #5
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	4413      	add	r3, r2
 8006028:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800602c:	461a      	mov	r2, r3
 800602e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8006032:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006034:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006038:	2b00      	cmp	r3, #0
 800603a:	da34      	bge.n	80060a6 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800603c:	78fb      	ldrb	r3, [r7, #3]
 800603e:	015a      	lsls	r2, r3, #5
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	4413      	add	r3, r2
 8006044:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006048:	68db      	ldr	r3, [r3, #12]
 800604a:	78fa      	ldrb	r2, [r7, #3]
 800604c:	0151      	lsls	r1, r2, #5
 800604e:	693a      	ldr	r2, [r7, #16]
 8006050:	440a      	add	r2, r1
 8006052:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006056:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800605a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800605c:	e023      	b.n	80060a6 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800605e:	78fb      	ldrb	r3, [r7, #3]
 8006060:	015a      	lsls	r2, r3, #5
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	4413      	add	r3, r2
 8006066:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800606a:	461a      	mov	r2, r3
 800606c:	f240 2325 	movw	r3, #549	@ 0x225
 8006070:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006072:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006076:	2b00      	cmp	r3, #0
 8006078:	da17      	bge.n	80060aa <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800607a:	78fb      	ldrb	r3, [r7, #3]
 800607c:	015a      	lsls	r2, r3, #5
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	4413      	add	r3, r2
 8006082:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	78fa      	ldrb	r2, [r7, #3]
 800608a:	0151      	lsls	r1, r2, #5
 800608c:	693a      	ldr	r2, [r7, #16]
 800608e:	440a      	add	r2, r1
 8006090:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006094:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8006098:	60d3      	str	r3, [r2, #12]
      }
      break;
 800609a:	e006      	b.n	80060aa <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	77fb      	strb	r3, [r7, #31]
      break;
 80060a0:	e004      	b.n	80060ac <USB_HC_Init+0x148>
      break;
 80060a2:	bf00      	nop
 80060a4:	e002      	b.n	80060ac <USB_HC_Init+0x148>
      break;
 80060a6:	bf00      	nop
 80060a8:	e000      	b.n	80060ac <USB_HC_Init+0x148>
      break;
 80060aa:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80060ac:	78fb      	ldrb	r3, [r7, #3]
 80060ae:	015a      	lsls	r2, r3, #5
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	4413      	add	r3, r2
 80060b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060b8:	461a      	mov	r2, r3
 80060ba:	2300      	movs	r3, #0
 80060bc:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80060be:	78fb      	ldrb	r3, [r7, #3]
 80060c0:	015a      	lsls	r2, r3, #5
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	4413      	add	r3, r2
 80060c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	78fa      	ldrb	r2, [r7, #3]
 80060ce:	0151      	lsls	r1, r2, #5
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	440a      	add	r2, r1
 80060d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80060d8:	f043 0302 	orr.w	r3, r3, #2
 80060dc:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80060e4:	699a      	ldr	r2, [r3, #24]
 80060e6:	78fb      	ldrb	r3, [r7, #3]
 80060e8:	f003 030f 	and.w	r3, r3, #15
 80060ec:	2101      	movs	r1, #1
 80060ee:	fa01 f303 	lsl.w	r3, r1, r3
 80060f2:	6939      	ldr	r1, [r7, #16]
 80060f4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80060f8:	4313      	orrs	r3, r2
 80060fa:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	699b      	ldr	r3, [r3, #24]
 8006100:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006108:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800610c:	2b00      	cmp	r3, #0
 800610e:	da03      	bge.n	8006118 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8006110:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006114:	61bb      	str	r3, [r7, #24]
 8006116:	e001      	b.n	800611c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8006118:	2300      	movs	r3, #0
 800611a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f7ff fef9 	bl	8005f14 <USB_GetHostSpeed>
 8006122:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006124:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006128:	2b02      	cmp	r3, #2
 800612a:	d106      	bne.n	800613a <USB_HC_Init+0x1d6>
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2b02      	cmp	r3, #2
 8006130:	d003      	beq.n	800613a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8006132:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006136:	617b      	str	r3, [r7, #20]
 8006138:	e001      	b.n	800613e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800613a:	2300      	movs	r3, #0
 800613c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800613e:	787b      	ldrb	r3, [r7, #1]
 8006140:	059b      	lsls	r3, r3, #22
 8006142:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006146:	78bb      	ldrb	r3, [r7, #2]
 8006148:	02db      	lsls	r3, r3, #11
 800614a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800614e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006150:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006154:	049b      	lsls	r3, r3, #18
 8006156:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800615a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800615c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800615e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006162:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006164:	69bb      	ldr	r3, [r7, #24]
 8006166:	431a      	orrs	r2, r3
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800616c:	78fa      	ldrb	r2, [r7, #3]
 800616e:	0151      	lsls	r1, r2, #5
 8006170:	693a      	ldr	r2, [r7, #16]
 8006172:	440a      	add	r2, r1
 8006174:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006178:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800617c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800617e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006182:	2b03      	cmp	r3, #3
 8006184:	d003      	beq.n	800618e <USB_HC_Init+0x22a>
 8006186:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800618a:	2b01      	cmp	r3, #1
 800618c:	d10f      	bne.n	80061ae <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800618e:	78fb      	ldrb	r3, [r7, #3]
 8006190:	015a      	lsls	r2, r3, #5
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	4413      	add	r3, r2
 8006196:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	78fa      	ldrb	r2, [r7, #3]
 800619e:	0151      	lsls	r1, r2, #5
 80061a0:	693a      	ldr	r2, [r7, #16]
 80061a2:	440a      	add	r2, r1
 80061a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80061a8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80061ac:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80061ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	3720      	adds	r7, #32
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}
 80061b8:	40040000 	.word	0x40040000

080061bc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b08c      	sub	sp, #48	@ 0x30
 80061c0:	af02      	add	r7, sp, #8
 80061c2:	60f8      	str	r0, [r7, #12]
 80061c4:	60b9      	str	r1, [r7, #8]
 80061c6:	4613      	mov	r3, r2
 80061c8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	785b      	ldrb	r3, [r3, #1]
 80061d2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80061d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80061d8:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	4a5d      	ldr	r2, [pc, #372]	@ (8006354 <USB_HC_StartXfer+0x198>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d12f      	bne.n	8006242 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 80061e2:	79fb      	ldrb	r3, [r7, #7]
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d11c      	bne.n	8006222 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	7c9b      	ldrb	r3, [r3, #18]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d003      	beq.n	80061f8 <USB_HC_StartXfer+0x3c>
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	7c9b      	ldrb	r3, [r3, #18]
 80061f4:	2b02      	cmp	r3, #2
 80061f6:	d124      	bne.n	8006242 <USB_HC_StartXfer+0x86>
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	799b      	ldrb	r3, [r3, #6]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d120      	bne.n	8006242 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006200:	69fb      	ldr	r3, [r7, #28]
 8006202:	015a      	lsls	r2, r3, #5
 8006204:	6a3b      	ldr	r3, [r7, #32]
 8006206:	4413      	add	r3, r2
 8006208:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	69fa      	ldr	r2, [r7, #28]
 8006210:	0151      	lsls	r1, r2, #5
 8006212:	6a3a      	ldr	r2, [r7, #32]
 8006214:	440a      	add	r2, r1
 8006216:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800621a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800621e:	60d3      	str	r3, [r2, #12]
 8006220:	e00f      	b.n	8006242 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	791b      	ldrb	r3, [r3, #4]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d10b      	bne.n	8006242 <USB_HC_StartXfer+0x86>
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	795b      	ldrb	r3, [r3, #5]
 800622e:	2b01      	cmp	r3, #1
 8006230:	d107      	bne.n	8006242 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	785b      	ldrb	r3, [r3, #1]
 8006236:	4619      	mov	r1, r3
 8006238:	68f8      	ldr	r0, [r7, #12]
 800623a:	f000 fb6b 	bl	8006914 <USB_DoPing>
        return HAL_OK;
 800623e:	2300      	movs	r3, #0
 8006240:	e232      	b.n	80066a8 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	799b      	ldrb	r3, [r3, #6]
 8006246:	2b01      	cmp	r3, #1
 8006248:	d158      	bne.n	80062fc <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800624a:	2301      	movs	r3, #1
 800624c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	78db      	ldrb	r3, [r3, #3]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d007      	beq.n	8006266 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006256:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006258:	68ba      	ldr	r2, [r7, #8]
 800625a:	8a92      	ldrh	r2, [r2, #20]
 800625c:	fb03 f202 	mul.w	r2, r3, r2
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	61da      	str	r2, [r3, #28]
 8006264:	e07c      	b.n	8006360 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	7c9b      	ldrb	r3, [r3, #18]
 800626a:	2b01      	cmp	r3, #1
 800626c:	d130      	bne.n	80062d0 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	6a1b      	ldr	r3, [r3, #32]
 8006272:	2bbc      	cmp	r3, #188	@ 0xbc
 8006274:	d918      	bls.n	80062a8 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	8a9b      	ldrh	r3, [r3, #20]
 800627a:	461a      	mov	r2, r3
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	69da      	ldr	r2, [r3, #28]
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	68db      	ldr	r3, [r3, #12]
 800628c:	2b01      	cmp	r3, #1
 800628e:	d003      	beq.n	8006298 <USB_HC_StartXfer+0xdc>
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	2b02      	cmp	r3, #2
 8006296:	d103      	bne.n	80062a0 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	2202      	movs	r2, #2
 800629c:	60da      	str	r2, [r3, #12]
 800629e:	e05f      	b.n	8006360 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	2201      	movs	r2, #1
 80062a4:	60da      	str	r2, [r3, #12]
 80062a6:	e05b      	b.n	8006360 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	6a1a      	ldr	r2, [r3, #32]
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	68db      	ldr	r3, [r3, #12]
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d007      	beq.n	80062c8 <USB_HC_StartXfer+0x10c>
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	2b02      	cmp	r3, #2
 80062be:	d003      	beq.n	80062c8 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	2204      	movs	r2, #4
 80062c4:	60da      	str	r2, [r3, #12]
 80062c6:	e04b      	b.n	8006360 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	2203      	movs	r2, #3
 80062cc:	60da      	str	r2, [r3, #12]
 80062ce:	e047      	b.n	8006360 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80062d0:	79fb      	ldrb	r3, [r7, #7]
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d10d      	bne.n	80062f2 <USB_HC_StartXfer+0x136>
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	6a1b      	ldr	r3, [r3, #32]
 80062da:	68ba      	ldr	r2, [r7, #8]
 80062dc:	8a92      	ldrh	r2, [r2, #20]
 80062de:	4293      	cmp	r3, r2
 80062e0:	d907      	bls.n	80062f2 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80062e2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80062e4:	68ba      	ldr	r2, [r7, #8]
 80062e6:	8a92      	ldrh	r2, [r2, #20]
 80062e8:	fb03 f202 	mul.w	r2, r3, r2
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	61da      	str	r2, [r3, #28]
 80062f0:	e036      	b.n	8006360 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	6a1a      	ldr	r2, [r3, #32]
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	61da      	str	r2, [r3, #28]
 80062fa:	e031      	b.n	8006360 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	6a1b      	ldr	r3, [r3, #32]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d018      	beq.n	8006336 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	6a1b      	ldr	r3, [r3, #32]
 8006308:	68ba      	ldr	r2, [r7, #8]
 800630a:	8a92      	ldrh	r2, [r2, #20]
 800630c:	4413      	add	r3, r2
 800630e:	3b01      	subs	r3, #1
 8006310:	68ba      	ldr	r2, [r7, #8]
 8006312:	8a92      	ldrh	r2, [r2, #20]
 8006314:	fbb3 f3f2 	udiv	r3, r3, r2
 8006318:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800631a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800631c:	8b7b      	ldrh	r3, [r7, #26]
 800631e:	429a      	cmp	r2, r3
 8006320:	d90b      	bls.n	800633a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8006322:	8b7b      	ldrh	r3, [r7, #26]
 8006324:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006326:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006328:	68ba      	ldr	r2, [r7, #8]
 800632a:	8a92      	ldrh	r2, [r2, #20]
 800632c:	fb03 f202 	mul.w	r2, r3, r2
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	61da      	str	r2, [r3, #28]
 8006334:	e001      	b.n	800633a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8006336:	2301      	movs	r3, #1
 8006338:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	78db      	ldrb	r3, [r3, #3]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d00a      	beq.n	8006358 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006342:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006344:	68ba      	ldr	r2, [r7, #8]
 8006346:	8a92      	ldrh	r2, [r2, #20]
 8006348:	fb03 f202 	mul.w	r2, r3, r2
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	61da      	str	r2, [r3, #28]
 8006350:	e006      	b.n	8006360 <USB_HC_StartXfer+0x1a4>
 8006352:	bf00      	nop
 8006354:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	6a1a      	ldr	r2, [r3, #32]
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	69db      	ldr	r3, [r3, #28]
 8006364:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006368:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800636a:	04d9      	lsls	r1, r3, #19
 800636c:	4ba3      	ldr	r3, [pc, #652]	@ (80065fc <USB_HC_StartXfer+0x440>)
 800636e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006370:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	7d9b      	ldrb	r3, [r3, #22]
 8006376:	075b      	lsls	r3, r3, #29
 8006378:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800637c:	69f9      	ldr	r1, [r7, #28]
 800637e:	0148      	lsls	r0, r1, #5
 8006380:	6a39      	ldr	r1, [r7, #32]
 8006382:	4401      	add	r1, r0
 8006384:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006388:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800638a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800638c:	79fb      	ldrb	r3, [r7, #7]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d009      	beq.n	80063a6 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	6999      	ldr	r1, [r3, #24]
 8006396:	69fb      	ldr	r3, [r7, #28]
 8006398:	015a      	lsls	r2, r3, #5
 800639a:	6a3b      	ldr	r3, [r7, #32]
 800639c:	4413      	add	r3, r2
 800639e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063a2:	460a      	mov	r2, r1
 80063a4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80063a6:	6a3b      	ldr	r3, [r7, #32]
 80063a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	f003 0301 	and.w	r3, r3, #1
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	bf0c      	ite	eq
 80063b6:	2301      	moveq	r3, #1
 80063b8:	2300      	movne	r3, #0
 80063ba:	b2db      	uxtb	r3, r3
 80063bc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	015a      	lsls	r2, r3, #5
 80063c2:	6a3b      	ldr	r3, [r7, #32]
 80063c4:	4413      	add	r3, r2
 80063c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	69fa      	ldr	r2, [r7, #28]
 80063ce:	0151      	lsls	r1, r2, #5
 80063d0:	6a3a      	ldr	r2, [r7, #32]
 80063d2:	440a      	add	r2, r1
 80063d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80063d8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80063dc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80063de:	69fb      	ldr	r3, [r7, #28]
 80063e0:	015a      	lsls	r2, r3, #5
 80063e2:	6a3b      	ldr	r3, [r7, #32]
 80063e4:	4413      	add	r3, r2
 80063e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	7e7b      	ldrb	r3, [r7, #25]
 80063ee:	075b      	lsls	r3, r3, #29
 80063f0:	69f9      	ldr	r1, [r7, #28]
 80063f2:	0148      	lsls	r0, r1, #5
 80063f4:	6a39      	ldr	r1, [r7, #32]
 80063f6:	4401      	add	r1, r0
 80063f8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80063fc:	4313      	orrs	r3, r2
 80063fe:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	799b      	ldrb	r3, [r3, #6]
 8006404:	2b01      	cmp	r3, #1
 8006406:	f040 80c3 	bne.w	8006590 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	7c5b      	ldrb	r3, [r3, #17]
 800640e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006410:	68ba      	ldr	r2, [r7, #8]
 8006412:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006414:	4313      	orrs	r3, r2
 8006416:	69fa      	ldr	r2, [r7, #28]
 8006418:	0151      	lsls	r1, r2, #5
 800641a:	6a3a      	ldr	r2, [r7, #32]
 800641c:	440a      	add	r2, r1
 800641e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006422:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006426:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	015a      	lsls	r2, r3, #5
 800642c:	6a3b      	ldr	r3, [r7, #32]
 800642e:	4413      	add	r3, r2
 8006430:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	69fa      	ldr	r2, [r7, #28]
 8006438:	0151      	lsls	r1, r2, #5
 800643a:	6a3a      	ldr	r2, [r7, #32]
 800643c:	440a      	add	r2, r1
 800643e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006442:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006446:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	79db      	ldrb	r3, [r3, #7]
 800644c:	2b01      	cmp	r3, #1
 800644e:	d123      	bne.n	8006498 <USB_HC_StartXfer+0x2dc>
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	78db      	ldrb	r3, [r3, #3]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d11f      	bne.n	8006498 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006458:	69fb      	ldr	r3, [r7, #28]
 800645a:	015a      	lsls	r2, r3, #5
 800645c:	6a3b      	ldr	r3, [r7, #32]
 800645e:	4413      	add	r3, r2
 8006460:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	69fa      	ldr	r2, [r7, #28]
 8006468:	0151      	lsls	r1, r2, #5
 800646a:	6a3a      	ldr	r2, [r7, #32]
 800646c:	440a      	add	r2, r1
 800646e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006472:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006476:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	015a      	lsls	r2, r3, #5
 800647c:	6a3b      	ldr	r3, [r7, #32]
 800647e:	4413      	add	r3, r2
 8006480:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006484:	68db      	ldr	r3, [r3, #12]
 8006486:	69fa      	ldr	r2, [r7, #28]
 8006488:	0151      	lsls	r1, r2, #5
 800648a:	6a3a      	ldr	r2, [r7, #32]
 800648c:	440a      	add	r2, r1
 800648e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006492:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006496:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	7c9b      	ldrb	r3, [r3, #18]
 800649c:	2b01      	cmp	r3, #1
 800649e:	d003      	beq.n	80064a8 <USB_HC_StartXfer+0x2ec>
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	7c9b      	ldrb	r3, [r3, #18]
 80064a4:	2b03      	cmp	r3, #3
 80064a6:	d117      	bne.n	80064d8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	d113      	bne.n	80064d8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	78db      	ldrb	r3, [r3, #3]
 80064b4:	2b01      	cmp	r3, #1
 80064b6:	d10f      	bne.n	80064d8 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80064b8:	69fb      	ldr	r3, [r7, #28]
 80064ba:	015a      	lsls	r2, r3, #5
 80064bc:	6a3b      	ldr	r3, [r7, #32]
 80064be:	4413      	add	r3, r2
 80064c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	69fa      	ldr	r2, [r7, #28]
 80064c8:	0151      	lsls	r1, r2, #5
 80064ca:	6a3a      	ldr	r2, [r7, #32]
 80064cc:	440a      	add	r2, r1
 80064ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80064d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064d6:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	7c9b      	ldrb	r3, [r3, #18]
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d162      	bne.n	80065a6 <USB_HC_StartXfer+0x3ea>
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	78db      	ldrb	r3, [r3, #3]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d15e      	bne.n	80065a6 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	3b01      	subs	r3, #1
 80064ee:	2b03      	cmp	r3, #3
 80064f0:	d858      	bhi.n	80065a4 <USB_HC_StartXfer+0x3e8>
 80064f2:	a201      	add	r2, pc, #4	@ (adr r2, 80064f8 <USB_HC_StartXfer+0x33c>)
 80064f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064f8:	08006509 	.word	0x08006509
 80064fc:	0800652b 	.word	0x0800652b
 8006500:	0800654d 	.word	0x0800654d
 8006504:	0800656f 	.word	0x0800656f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006508:	69fb      	ldr	r3, [r7, #28]
 800650a:	015a      	lsls	r2, r3, #5
 800650c:	6a3b      	ldr	r3, [r7, #32]
 800650e:	4413      	add	r3, r2
 8006510:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	69fa      	ldr	r2, [r7, #28]
 8006518:	0151      	lsls	r1, r2, #5
 800651a:	6a3a      	ldr	r2, [r7, #32]
 800651c:	440a      	add	r2, r1
 800651e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006522:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006526:	6053      	str	r3, [r2, #4]
          break;
 8006528:	e03d      	b.n	80065a6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800652a:	69fb      	ldr	r3, [r7, #28]
 800652c:	015a      	lsls	r2, r3, #5
 800652e:	6a3b      	ldr	r3, [r7, #32]
 8006530:	4413      	add	r3, r2
 8006532:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	69fa      	ldr	r2, [r7, #28]
 800653a:	0151      	lsls	r1, r2, #5
 800653c:	6a3a      	ldr	r2, [r7, #32]
 800653e:	440a      	add	r2, r1
 8006540:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006544:	f043 030e 	orr.w	r3, r3, #14
 8006548:	6053      	str	r3, [r2, #4]
          break;
 800654a:	e02c      	b.n	80065a6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800654c:	69fb      	ldr	r3, [r7, #28]
 800654e:	015a      	lsls	r2, r3, #5
 8006550:	6a3b      	ldr	r3, [r7, #32]
 8006552:	4413      	add	r3, r2
 8006554:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	69fa      	ldr	r2, [r7, #28]
 800655c:	0151      	lsls	r1, r2, #5
 800655e:	6a3a      	ldr	r2, [r7, #32]
 8006560:	440a      	add	r2, r1
 8006562:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006566:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800656a:	6053      	str	r3, [r2, #4]
          break;
 800656c:	e01b      	b.n	80065a6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800656e:	69fb      	ldr	r3, [r7, #28]
 8006570:	015a      	lsls	r2, r3, #5
 8006572:	6a3b      	ldr	r3, [r7, #32]
 8006574:	4413      	add	r3, r2
 8006576:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	69fa      	ldr	r2, [r7, #28]
 800657e:	0151      	lsls	r1, r2, #5
 8006580:	6a3a      	ldr	r2, [r7, #32]
 8006582:	440a      	add	r2, r1
 8006584:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006588:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800658c:	6053      	str	r3, [r2, #4]
          break;
 800658e:	e00a      	b.n	80065a6 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006590:	69fb      	ldr	r3, [r7, #28]
 8006592:	015a      	lsls	r2, r3, #5
 8006594:	6a3b      	ldr	r3, [r7, #32]
 8006596:	4413      	add	r3, r2
 8006598:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800659c:	461a      	mov	r2, r3
 800659e:	2300      	movs	r3, #0
 80065a0:	6053      	str	r3, [r2, #4]
 80065a2:	e000      	b.n	80065a6 <USB_HC_StartXfer+0x3ea>
          break;
 80065a4:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80065a6:	69fb      	ldr	r3, [r7, #28]
 80065a8:	015a      	lsls	r2, r3, #5
 80065aa:	6a3b      	ldr	r3, [r7, #32]
 80065ac:	4413      	add	r3, r2
 80065ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80065bc:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	78db      	ldrb	r3, [r3, #3]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d004      	beq.n	80065d0 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065cc:	613b      	str	r3, [r7, #16]
 80065ce:	e003      	b.n	80065d8 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80065d6:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80065de:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80065e0:	69fb      	ldr	r3, [r7, #28]
 80065e2:	015a      	lsls	r2, r3, #5
 80065e4:	6a3b      	ldr	r3, [r7, #32]
 80065e6:	4413      	add	r3, r2
 80065e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065ec:	461a      	mov	r2, r3
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80065f2:	79fb      	ldrb	r3, [r7, #7]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d003      	beq.n	8006600 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 80065f8:	2300      	movs	r3, #0
 80065fa:	e055      	b.n	80066a8 <USB_HC_StartXfer+0x4ec>
 80065fc:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	78db      	ldrb	r3, [r3, #3]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d14e      	bne.n	80066a6 <USB_HC_StartXfer+0x4ea>
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	6a1b      	ldr	r3, [r3, #32]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d04a      	beq.n	80066a6 <USB_HC_StartXfer+0x4ea>
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	79db      	ldrb	r3, [r3, #7]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d146      	bne.n	80066a6 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	7c9b      	ldrb	r3, [r3, #18]
 800661c:	2b03      	cmp	r3, #3
 800661e:	d831      	bhi.n	8006684 <USB_HC_StartXfer+0x4c8>
 8006620:	a201      	add	r2, pc, #4	@ (adr r2, 8006628 <USB_HC_StartXfer+0x46c>)
 8006622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006626:	bf00      	nop
 8006628:	08006639 	.word	0x08006639
 800662c:	0800665d 	.word	0x0800665d
 8006630:	08006639 	.word	0x08006639
 8006634:	0800665d 	.word	0x0800665d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	6a1b      	ldr	r3, [r3, #32]
 800663c:	3303      	adds	r3, #3
 800663e:	089b      	lsrs	r3, r3, #2
 8006640:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006642:	8afa      	ldrh	r2, [r7, #22]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006648:	b29b      	uxth	r3, r3
 800664a:	429a      	cmp	r2, r3
 800664c:	d91c      	bls.n	8006688 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	699b      	ldr	r3, [r3, #24]
 8006652:	f043 0220 	orr.w	r2, r3, #32
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	619a      	str	r2, [r3, #24]
        }
        break;
 800665a:	e015      	b.n	8006688 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	6a1b      	ldr	r3, [r3, #32]
 8006660:	3303      	adds	r3, #3
 8006662:	089b      	lsrs	r3, r3, #2
 8006664:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006666:	8afa      	ldrh	r2, [r7, #22]
 8006668:	6a3b      	ldr	r3, [r7, #32]
 800666a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800666e:	691b      	ldr	r3, [r3, #16]
 8006670:	b29b      	uxth	r3, r3
 8006672:	429a      	cmp	r2, r3
 8006674:	d90a      	bls.n	800668c <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	699b      	ldr	r3, [r3, #24]
 800667a:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	619a      	str	r2, [r3, #24]
        }
        break;
 8006682:	e003      	b.n	800668c <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8006684:	bf00      	nop
 8006686:	e002      	b.n	800668e <USB_HC_StartXfer+0x4d2>
        break;
 8006688:	bf00      	nop
 800668a:	e000      	b.n	800668e <USB_HC_StartXfer+0x4d2>
        break;
 800668c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	6999      	ldr	r1, [r3, #24]
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	785a      	ldrb	r2, [r3, #1]
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	b29b      	uxth	r3, r3
 800669c:	2000      	movs	r0, #0
 800669e:	9000      	str	r0, [sp, #0]
 80066a0:	68f8      	ldr	r0, [r7, #12]
 80066a2:	f7ff f9c9 	bl	8005a38 <USB_WritePacket>
  }

  return HAL_OK;
 80066a6:	2300      	movs	r3, #0
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3728      	adds	r7, #40	@ 0x28
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}

080066b0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b085      	sub	sp, #20
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80066c2:	695b      	ldr	r3, [r3, #20]
 80066c4:	b29b      	uxth	r3, r3
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3714      	adds	r7, #20
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr

080066d2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80066d2:	b480      	push	{r7}
 80066d4:	b089      	sub	sp, #36	@ 0x24
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	6078      	str	r0, [r7, #4]
 80066da:	460b      	mov	r3, r1
 80066dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80066e2:	78fb      	ldrb	r3, [r7, #3]
 80066e4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80066e6:	2300      	movs	r3, #0
 80066e8:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80066ea:	69bb      	ldr	r3, [r7, #24]
 80066ec:	015a      	lsls	r2, r3, #5
 80066ee:	69fb      	ldr	r3, [r7, #28]
 80066f0:	4413      	add	r3, r2
 80066f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	0c9b      	lsrs	r3, r3, #18
 80066fa:	f003 0303 	and.w	r3, r3, #3
 80066fe:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006700:	69bb      	ldr	r3, [r7, #24]
 8006702:	015a      	lsls	r2, r3, #5
 8006704:	69fb      	ldr	r3, [r7, #28]
 8006706:	4413      	add	r3, r2
 8006708:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	0fdb      	lsrs	r3, r3, #31
 8006710:	f003 0301 	and.w	r3, r3, #1
 8006714:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	015a      	lsls	r2, r3, #5
 800671a:	69fb      	ldr	r3, [r7, #28]
 800671c:	4413      	add	r3, r2
 800671e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	0fdb      	lsrs	r3, r3, #31
 8006726:	f003 0301 	and.w	r3, r3, #1
 800672a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	f003 0320 	and.w	r3, r3, #32
 8006734:	2b20      	cmp	r3, #32
 8006736:	d10d      	bne.n	8006754 <USB_HC_Halt+0x82>
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d10a      	bne.n	8006754 <USB_HC_Halt+0x82>
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d005      	beq.n	8006750 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	2b01      	cmp	r3, #1
 8006748:	d002      	beq.n	8006750 <USB_HC_Halt+0x7e>
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	2b03      	cmp	r3, #3
 800674e:	d101      	bne.n	8006754 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006750:	2300      	movs	r3, #0
 8006752:	e0d8      	b.n	8006906 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d002      	beq.n	8006760 <USB_HC_Halt+0x8e>
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	2b02      	cmp	r3, #2
 800675e:	d173      	bne.n	8006848 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	015a      	lsls	r2, r3, #5
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	4413      	add	r3, r2
 8006768:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	69ba      	ldr	r2, [r7, #24]
 8006770:	0151      	lsls	r1, r2, #5
 8006772:	69fa      	ldr	r2, [r7, #28]
 8006774:	440a      	add	r2, r1
 8006776:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800677a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800677e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	f003 0320 	and.w	r3, r3, #32
 8006788:	2b00      	cmp	r3, #0
 800678a:	d14a      	bne.n	8006822 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006790:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006794:	2b00      	cmp	r3, #0
 8006796:	d133      	bne.n	8006800 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006798:	69bb      	ldr	r3, [r7, #24]
 800679a:	015a      	lsls	r2, r3, #5
 800679c:	69fb      	ldr	r3, [r7, #28]
 800679e:	4413      	add	r3, r2
 80067a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	69ba      	ldr	r2, [r7, #24]
 80067a8:	0151      	lsls	r1, r2, #5
 80067aa:	69fa      	ldr	r2, [r7, #28]
 80067ac:	440a      	add	r2, r1
 80067ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80067b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80067b6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	015a      	lsls	r2, r3, #5
 80067bc:	69fb      	ldr	r3, [r7, #28]
 80067be:	4413      	add	r3, r2
 80067c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	69ba      	ldr	r2, [r7, #24]
 80067c8:	0151      	lsls	r1, r2, #5
 80067ca:	69fa      	ldr	r2, [r7, #28]
 80067cc:	440a      	add	r2, r1
 80067ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80067d2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80067d6:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	3301      	adds	r3, #1
 80067dc:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80067e4:	d82e      	bhi.n	8006844 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	015a      	lsls	r2, r3, #5
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	4413      	add	r3, r2
 80067ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80067f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80067fc:	d0ec      	beq.n	80067d8 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80067fe:	e081      	b.n	8006904 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006800:	69bb      	ldr	r3, [r7, #24]
 8006802:	015a      	lsls	r2, r3, #5
 8006804:	69fb      	ldr	r3, [r7, #28]
 8006806:	4413      	add	r3, r2
 8006808:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	69ba      	ldr	r2, [r7, #24]
 8006810:	0151      	lsls	r1, r2, #5
 8006812:	69fa      	ldr	r2, [r7, #28]
 8006814:	440a      	add	r2, r1
 8006816:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800681a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800681e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006820:	e070      	b.n	8006904 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	015a      	lsls	r2, r3, #5
 8006826:	69fb      	ldr	r3, [r7, #28]
 8006828:	4413      	add	r3, r2
 800682a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	69ba      	ldr	r2, [r7, #24]
 8006832:	0151      	lsls	r1, r2, #5
 8006834:	69fa      	ldr	r2, [r7, #28]
 8006836:	440a      	add	r2, r1
 8006838:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800683c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006840:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006842:	e05f      	b.n	8006904 <USB_HC_Halt+0x232>
            break;
 8006844:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006846:	e05d      	b.n	8006904 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	015a      	lsls	r2, r3, #5
 800684c:	69fb      	ldr	r3, [r7, #28]
 800684e:	4413      	add	r3, r2
 8006850:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	69ba      	ldr	r2, [r7, #24]
 8006858:	0151      	lsls	r1, r2, #5
 800685a:	69fa      	ldr	r2, [r7, #28]
 800685c:	440a      	add	r2, r1
 800685e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006862:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006866:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800686e:	691b      	ldr	r3, [r3, #16]
 8006870:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006874:	2b00      	cmp	r3, #0
 8006876:	d133      	bne.n	80068e0 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	015a      	lsls	r2, r3, #5
 800687c:	69fb      	ldr	r3, [r7, #28]
 800687e:	4413      	add	r3, r2
 8006880:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	69ba      	ldr	r2, [r7, #24]
 8006888:	0151      	lsls	r1, r2, #5
 800688a:	69fa      	ldr	r2, [r7, #28]
 800688c:	440a      	add	r2, r1
 800688e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006892:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006896:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006898:	69bb      	ldr	r3, [r7, #24]
 800689a:	015a      	lsls	r2, r3, #5
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	4413      	add	r3, r2
 80068a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	69ba      	ldr	r2, [r7, #24]
 80068a8:	0151      	lsls	r1, r2, #5
 80068aa:	69fa      	ldr	r2, [r7, #28]
 80068ac:	440a      	add	r2, r1
 80068ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80068b6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	3301      	adds	r3, #1
 80068bc:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80068c4:	d81d      	bhi.n	8006902 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	015a      	lsls	r2, r3, #5
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	4413      	add	r3, r2
 80068ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068dc:	d0ec      	beq.n	80068b8 <USB_HC_Halt+0x1e6>
 80068de:	e011      	b.n	8006904 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80068e0:	69bb      	ldr	r3, [r7, #24]
 80068e2:	015a      	lsls	r2, r3, #5
 80068e4:	69fb      	ldr	r3, [r7, #28]
 80068e6:	4413      	add	r3, r2
 80068e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	69ba      	ldr	r2, [r7, #24]
 80068f0:	0151      	lsls	r1, r2, #5
 80068f2:	69fa      	ldr	r2, [r7, #28]
 80068f4:	440a      	add	r2, r1
 80068f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80068fe:	6013      	str	r3, [r2, #0]
 8006900:	e000      	b.n	8006904 <USB_HC_Halt+0x232>
          break;
 8006902:	bf00      	nop
    }
  }

  return HAL_OK;
 8006904:	2300      	movs	r3, #0
}
 8006906:	4618      	mov	r0, r3
 8006908:	3724      	adds	r7, #36	@ 0x24
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr
	...

08006914 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006914:	b480      	push	{r7}
 8006916:	b087      	sub	sp, #28
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
 800691c:	460b      	mov	r3, r1
 800691e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8006924:	78fb      	ldrb	r3, [r7, #3]
 8006926:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006928:	2301      	movs	r3, #1
 800692a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	04da      	lsls	r2, r3, #19
 8006930:	4b15      	ldr	r3, [pc, #84]	@ (8006988 <USB_DoPing+0x74>)
 8006932:	4013      	ands	r3, r2
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	0151      	lsls	r1, r2, #5
 8006938:	697a      	ldr	r2, [r7, #20]
 800693a:	440a      	add	r2, r1
 800693c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006940:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006944:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	015a      	lsls	r2, r3, #5
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	4413      	add	r3, r2
 800694e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800695c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006964:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	015a      	lsls	r2, r3, #5
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	4413      	add	r3, r2
 800696e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006972:	461a      	mov	r2, r3
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006978:	2300      	movs	r3, #0
}
 800697a:	4618      	mov	r0, r3
 800697c:	371c      	adds	r7, #28
 800697e:	46bd      	mov	sp, r7
 8006980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006984:	4770      	bx	lr
 8006986:	bf00      	nop
 8006988:	1ff80000 	.word	0x1ff80000

0800698c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b088      	sub	sp, #32
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8006994:	2300      	movs	r3, #0
 8006996:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800699c:	2300      	movs	r3, #0
 800699e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	f7fe ff8c 	bl	80058be <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80069a6:	2110      	movs	r1, #16
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f7fe ffe5 	bl	8005978 <USB_FlushTxFifo>
 80069ae:	4603      	mov	r3, r0
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d001      	beq.n	80069b8 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f7ff f80f 	bl	80059dc <USB_FlushRxFifo>
 80069be:	4603      	mov	r3, r0
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d001      	beq.n	80069c8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80069c8:	2300      	movs	r3, #0
 80069ca:	61bb      	str	r3, [r7, #24]
 80069cc:	e01f      	b.n	8006a0e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	015a      	lsls	r2, r3, #5
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	4413      	add	r3, r2
 80069d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80069e4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80069ec:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80069f4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80069f6:	69bb      	ldr	r3, [r7, #24]
 80069f8:	015a      	lsls	r2, r3, #5
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	4413      	add	r3, r2
 80069fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a02:	461a      	mov	r2, r3
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006a08:	69bb      	ldr	r3, [r7, #24]
 8006a0a:	3301      	adds	r3, #1
 8006a0c:	61bb      	str	r3, [r7, #24]
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	2b0f      	cmp	r3, #15
 8006a12:	d9dc      	bls.n	80069ce <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006a14:	2300      	movs	r3, #0
 8006a16:	61bb      	str	r3, [r7, #24]
 8006a18:	e034      	b.n	8006a84 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8006a1a:	69bb      	ldr	r3, [r7, #24]
 8006a1c:	015a      	lsls	r2, r3, #5
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	4413      	add	r3, r2
 8006a22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006a30:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006a38:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006a40:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006a42:	69bb      	ldr	r3, [r7, #24]
 8006a44:	015a      	lsls	r2, r3, #5
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	4413      	add	r3, r2
 8006a4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a4e:	461a      	mov	r2, r3
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	3301      	adds	r3, #1
 8006a58:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006a60:	d80c      	bhi.n	8006a7c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006a62:	69bb      	ldr	r3, [r7, #24]
 8006a64:	015a      	lsls	r2, r3, #5
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	4413      	add	r3, r2
 8006a6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a78:	d0ec      	beq.n	8006a54 <USB_StopHost+0xc8>
 8006a7a:	e000      	b.n	8006a7e <USB_StopHost+0xf2>
        break;
 8006a7c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006a7e:	69bb      	ldr	r3, [r7, #24]
 8006a80:	3301      	adds	r3, #1
 8006a82:	61bb      	str	r3, [r7, #24]
 8006a84:	69bb      	ldr	r3, [r7, #24]
 8006a86:	2b0f      	cmp	r3, #15
 8006a88:	d9c7      	bls.n	8006a1a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006a90:	461a      	mov	r2, r3
 8006a92:	f04f 33ff 	mov.w	r3, #4294967295
 8006a96:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f04f 32ff 	mov.w	r2, #4294967295
 8006a9e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f7fe fefb 	bl	800589c <USB_EnableGlobalInt>

  return ret;
 8006aa6:	7ffb      	ldrb	r3, [r7, #31]
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3720      	adds	r7, #32
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <TM_DELAY_Init>:
} TM_DELAY_Timers_t;

/* Custom timers structure */
static TM_DELAY_Timers_t CustomTimers = {0};

uint32_t TM_DELAY_Init(void) {
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
#if !defined(STM32F0xx)
	uint32_t c;
	
    /* Enable TRC */
    CoreDebug->DEMCR &= ~0x01000000;
 8006ab6:	4b15      	ldr	r3, [pc, #84]	@ (8006b0c <TM_DELAY_Init+0x5c>)
 8006ab8:	68db      	ldr	r3, [r3, #12]
 8006aba:	4a14      	ldr	r2, [pc, #80]	@ (8006b0c <TM_DELAY_Init+0x5c>)
 8006abc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ac0:	60d3      	str	r3, [r2, #12]
    CoreDebug->DEMCR |=  0x01000000;
 8006ac2:	4b12      	ldr	r3, [pc, #72]	@ (8006b0c <TM_DELAY_Init+0x5c>)
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	4a11      	ldr	r2, [pc, #68]	@ (8006b0c <TM_DELAY_Init+0x5c>)
 8006ac8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006acc:	60d3      	str	r3, [r2, #12]
	
    /* Enable counter */
    DWT->CTRL &= ~0x00000001;
 8006ace:	4b10      	ldr	r3, [pc, #64]	@ (8006b10 <TM_DELAY_Init+0x60>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a0f      	ldr	r2, [pc, #60]	@ (8006b10 <TM_DELAY_Init+0x60>)
 8006ad4:	f023 0301 	bic.w	r3, r3, #1
 8006ad8:	6013      	str	r3, [r2, #0]
    DWT->CTRL |=  0x00000001;
 8006ada:	4b0d      	ldr	r3, [pc, #52]	@ (8006b10 <TM_DELAY_Init+0x60>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a0c      	ldr	r2, [pc, #48]	@ (8006b10 <TM_DELAY_Init+0x60>)
 8006ae0:	f043 0301 	orr.w	r3, r3, #1
 8006ae4:	6013      	str	r3, [r2, #0]
	
    /* Reset counter */
    DWT->CYCCNT = 0;
 8006ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8006b10 <TM_DELAY_Init+0x60>)
 8006ae8:	2200      	movs	r2, #0
 8006aea:	605a      	str	r2, [r3, #4]
	
	/* Check if DWT has started */
	c = DWT->CYCCNT;
 8006aec:	4b08      	ldr	r3, [pc, #32]	@ (8006b10 <TM_DELAY_Init+0x60>)
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	607b      	str	r3, [r7, #4]
	
	/* 2 dummys */
	__ASM volatile ("NOP");
 8006af2:	bf00      	nop
	__ASM volatile ("NOP");
 8006af4:	bf00      	nop
	
	/* Return difference, if result is zero, DWT has not started */
	return (DWT->CYCCNT - c);
 8006af6:	4b06      	ldr	r3, [pc, #24]	@ (8006b10 <TM_DELAY_Init+0x60>)
 8006af8:	685a      	ldr	r2, [r3, #4]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	1ad3      	subs	r3, r2, r3
#else
	/* Return OK */
	return 1;
#endif
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	370c      	adds	r7, #12
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop
 8006b0c:	e000edf0 	.word	0xe000edf0
 8006b10:	e0001000 	.word	0xe0001000

08006b14 <TM_DELAY_1msHandler>:
	/* Return pointer */
	return Timer;
}

/* 1ms function called when systick makes interrupt */
__weak void TM_DELAY_1msHandler(void) {
 8006b14:	b480      	push	{r7}
 8006b16:	af00      	add	r7, sp, #0
	/* NOTE: This function Should not be modified, when the callback is needed,
           the TM_DELAY_1msHandler could be implemented in the user file
	*/
}
 8006b18:	bf00      	nop
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr
	...

08006b24 <HAL_IncTick>:
/***************************************************/
/*       Custom HAL function implementations       */
/***************************************************/

/* Called from Systick handler */
void HAL_IncTick(void) {
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b082      	sub	sp, #8
 8006b28:	af00      	add	r7, sp, #0
	uint8_t i;
	
	/* Increase system time */
	TM_Time++;
 8006b2a:	4b3e      	ldr	r3, [pc, #248]	@ (8006c24 <HAL_IncTick+0x100>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	3301      	adds	r3, #1
 8006b30:	4a3c      	ldr	r2, [pc, #240]	@ (8006c24 <HAL_IncTick+0x100>)
 8006b32:	6013      	str	r3, [r2, #0]
	
	/* Decrease other system time */
	if (TM_Time2) {
 8006b34:	4b3c      	ldr	r3, [pc, #240]	@ (8006c28 <HAL_IncTick+0x104>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d004      	beq.n	8006b46 <HAL_IncTick+0x22>
		TM_Time2--;
 8006b3c:	4b3a      	ldr	r3, [pc, #232]	@ (8006c28 <HAL_IncTick+0x104>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	3b01      	subs	r3, #1
 8006b42:	4a39      	ldr	r2, [pc, #228]	@ (8006c28 <HAL_IncTick+0x104>)
 8006b44:	6013      	str	r3, [r2, #0]
	}
	
	/* Check for timers */
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
 8006b46:	2300      	movs	r3, #0
 8006b48:	71fb      	strb	r3, [r7, #7]
 8006b4a:	e05f      	b.n	8006c0c <HAL_IncTick+0xe8>
		/* Check if timer is enabled */
		if (
			CustomTimers.Timers[i] &&             /*!< Pointer exists */
 8006b4c:	79fb      	ldrb	r3, [r7, #7]
 8006b4e:	4a37      	ldr	r2, [pc, #220]	@ (8006c2c <HAL_IncTick+0x108>)
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	4413      	add	r3, r2
 8006b54:	685b      	ldr	r3, [r3, #4]
		if (
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d055      	beq.n	8006c06 <HAL_IncTick+0xe2>
			CustomTimers.Timers[i]->Flags.F.CNTEN /*!< Timer is enabled */
 8006b5a:	79fb      	ldrb	r3, [r7, #7]
 8006b5c:	4a33      	ldr	r2, [pc, #204]	@ (8006c2c <HAL_IncTick+0x108>)
 8006b5e:	009b      	lsls	r3, r3, #2
 8006b60:	4413      	add	r3, r2
 8006b62:	685b      	ldr	r3, [r3, #4]
			CustomTimers.Timers[i] &&             /*!< Pointer exists */
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	f003 0302 	and.w	r3, r3, #2
 8006b6a:	b2db      	uxtb	r3, r3
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d04a      	beq.n	8006c06 <HAL_IncTick+0xe2>
		) {
			/* Decrease counter if needed */
			if (CustomTimers.Timers[i]->CNT) {
 8006b70:	79fb      	ldrb	r3, [r7, #7]
 8006b72:	4a2e      	ldr	r2, [pc, #184]	@ (8006c2c <HAL_IncTick+0x108>)
 8006b74:	009b      	lsls	r3, r3, #2
 8006b76:	4413      	add	r3, r2
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d007      	beq.n	8006b90 <HAL_IncTick+0x6c>
				CustomTimers.Timers[i]->CNT--;
 8006b80:	79fb      	ldrb	r3, [r7, #7]
 8006b82:	4a2a      	ldr	r2, [pc, #168]	@ (8006c2c <HAL_IncTick+0x108>)
 8006b84:	009b      	lsls	r3, r3, #2
 8006b86:	4413      	add	r3, r2
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	689a      	ldr	r2, [r3, #8]
 8006b8c:	3a01      	subs	r2, #1
 8006b8e:	609a      	str	r2, [r3, #8]
			}

			/* Check if count is zero */
			if (CustomTimers.Timers[i]->CNT == 0) {
 8006b90:	79fb      	ldrb	r3, [r7, #7]
 8006b92:	4a26      	ldr	r2, [pc, #152]	@ (8006c2c <HAL_IncTick+0x108>)
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	4413      	add	r3, r2
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d132      	bne.n	8006c06 <HAL_IncTick+0xe2>
				/* Call user callback function */
				CustomTimers.Timers[i]->Callback(CustomTimers.Timers[i], CustomTimers.Timers[i]->UserParameters);
 8006ba0:	79fb      	ldrb	r3, [r7, #7]
 8006ba2:	4a22      	ldr	r2, [pc, #136]	@ (8006c2c <HAL_IncTick+0x108>)
 8006ba4:	009b      	lsls	r3, r3, #2
 8006ba6:	4413      	add	r3, r2
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	68da      	ldr	r2, [r3, #12]
 8006bac:	79fb      	ldrb	r3, [r7, #7]
 8006bae:	491f      	ldr	r1, [pc, #124]	@ (8006c2c <HAL_IncTick+0x108>)
 8006bb0:	009b      	lsls	r3, r3, #2
 8006bb2:	440b      	add	r3, r1
 8006bb4:	6858      	ldr	r0, [r3, #4]
 8006bb6:	79fb      	ldrb	r3, [r7, #7]
 8006bb8:	491c      	ldr	r1, [pc, #112]	@ (8006c2c <HAL_IncTick+0x108>)
 8006bba:	009b      	lsls	r3, r3, #2
 8006bbc:	440b      	add	r3, r1
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	691b      	ldr	r3, [r3, #16]
 8006bc2:	4619      	mov	r1, r3
 8006bc4:	4790      	blx	r2

				/* Set new counter value */
				CustomTimers.Timers[i]->CNT = CustomTimers.Timers[i]->ARR;
 8006bc6:	79fb      	ldrb	r3, [r7, #7]
 8006bc8:	4a18      	ldr	r2, [pc, #96]	@ (8006c2c <HAL_IncTick+0x108>)
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	4413      	add	r3, r2
 8006bce:	685a      	ldr	r2, [r3, #4]
 8006bd0:	79fb      	ldrb	r3, [r7, #7]
 8006bd2:	4916      	ldr	r1, [pc, #88]	@ (8006c2c <HAL_IncTick+0x108>)
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	440b      	add	r3, r1
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	6852      	ldr	r2, [r2, #4]
 8006bdc:	609a      	str	r2, [r3, #8]

				/* Disable timer if auto reload feature is not used */
				if (!CustomTimers.Timers[i]->Flags.F.AREN) {
 8006bde:	79fb      	ldrb	r3, [r7, #7]
 8006be0:	4a12      	ldr	r2, [pc, #72]	@ (8006c2c <HAL_IncTick+0x108>)
 8006be2:	009b      	lsls	r3, r3, #2
 8006be4:	4413      	add	r3, r2
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	f003 0301 	and.w	r3, r3, #1
 8006bee:	b2db      	uxtb	r3, r3
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d108      	bne.n	8006c06 <HAL_IncTick+0xe2>
					/* Disable counter */
					CustomTimers.Timers[i]->Flags.F.CNTEN = 0;
 8006bf4:	79fb      	ldrb	r3, [r7, #7]
 8006bf6:	4a0d      	ldr	r2, [pc, #52]	@ (8006c2c <HAL_IncTick+0x108>)
 8006bf8:	009b      	lsls	r3, r3, #2
 8006bfa:	4413      	add	r3, r2
 8006bfc:	685a      	ldr	r2, [r3, #4]
 8006bfe:	7813      	ldrb	r3, [r2, #0]
 8006c00:	f36f 0341 	bfc	r3, #1, #1
 8006c04:	7013      	strb	r3, [r2, #0]
	for (i = 0; i < CustomTimers.Count; i++) {
 8006c06:	79fb      	ldrb	r3, [r7, #7]
 8006c08:	3301      	adds	r3, #1
 8006c0a:	71fb      	strb	r3, [r7, #7]
 8006c0c:	4b07      	ldr	r3, [pc, #28]	@ (8006c2c <HAL_IncTick+0x108>)
 8006c0e:	781b      	ldrb	r3, [r3, #0]
 8006c10:	79fa      	ldrb	r2, [r7, #7]
 8006c12:	429a      	cmp	r2, r3
 8006c14:	d39a      	bcc.n	8006b4c <HAL_IncTick+0x28>
			}
		}
	}
	
	/* Call 1ms interrupt handler function */
	TM_DELAY_1msHandler();
 8006c16:	f7ff ff7d 	bl	8006b14 <TM_DELAY_1msHandler>
}
 8006c1a:	bf00      	nop
 8006c1c:	3708      	adds	r7, #8
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	bf00      	nop
 8006c24:	200001e4 	.word	0x200001e4
 8006c28:	200001e0 	.word	0x200001e0
 8006c2c:	200001e8 	.word	0x200001e8

08006c30 <HAL_Delay>:

void HAL_Delay(uint32_t Delay) {
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b084      	sub	sp, #16
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c38:	f3ef 8305 	mrs	r3, IPSR
 8006c3c:	60bb      	str	r3, [r7, #8]
  return(result);
 8006c3e:	68bb      	ldr	r3, [r7, #8]
	/* Delay for amount of milliseconds */
	/* Check if we are called from ISR */
	if (__get_IPSR() == 0) {
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d115      	bne.n	8006c70 <HAL_Delay+0x40>
		/* Called from thread mode */
		uint32_t tickstart = HAL_GetTick();
 8006c44:	f000 f81e 	bl	8006c84 <HAL_GetTick>
 8006c48:	60f8      	str	r0, [r7, #12]
		
		/* Count interrupts */
		while ((HAL_GetTick() - tickstart) < Delay) {
 8006c4a:	bf00      	nop
 8006c4c:	f000 f81a 	bl	8006c84 <HAL_GetTick>
 8006c50:	4602      	mov	r2, r0
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	1ad3      	subs	r3, r2, r3
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d8f7      	bhi.n	8006c4c <HAL_Delay+0x1c>
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
				Delay--;
			}
		}
	}
}
 8006c5c:	e00b      	b.n	8006c76 <HAL_Delay+0x46>
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
 8006c5e:	4b08      	ldr	r3, [pc, #32]	@ (8006c80 <HAL_Delay+0x50>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d002      	beq.n	8006c70 <HAL_Delay+0x40>
				Delay--;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	607b      	str	r3, [r7, #4]
		while (Delay) {
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d1f3      	bne.n	8006c5e <HAL_Delay+0x2e>
}
 8006c76:	bf00      	nop
 8006c78:	3710      	adds	r7, #16
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	e000e010 	.word	0xe000e010

08006c84 <HAL_GetTick>:

uint32_t HAL_GetTick(void) {
 8006c84:	b480      	push	{r7}
 8006c86:	af00      	add	r7, sp, #0
	/* Return current time in milliseconds */
	return TM_Time;
 8006c88:	4b03      	ldr	r3, [pc, #12]	@ (8006c98 <HAL_GetTick+0x14>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c94:	4770      	bx	lr
 8006c96:	bf00      	nop
 8006c98:	200001e4 	.word	0x200001e4

08006c9c <TM_DISCO_LedInit>:
	}
};

#endif

void TM_DISCO_LedInit(void) {
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b082      	sub	sp, #8
 8006ca0:	af02      	add	r7, sp, #8
		/* Set pin as output */
		TM_GPIO_Init(DISCO_Leds[i].Port, DISCO_Leds[i].Pin, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High);
	}
#else
	/* Set pins as output */
	TM_GPIO_Init(DISCO_LED_PORT, LED_ALL, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High);
 8006ca2:	2303      	movs	r3, #3
 8006ca4:	9301      	str	r3, [sp, #4]
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	9300      	str	r3, [sp, #0]
 8006caa:	2300      	movs	r3, #0
 8006cac:	2201      	movs	r2, #1
 8006cae:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8006cb2:	4805      	ldr	r0, [pc, #20]	@ (8006cc8 <TM_DISCO_LedInit+0x2c>)
 8006cb4:	f000 f80a 	bl	8006ccc <TM_GPIO_Init>
#endif
	
	/* Turn leds off */
	TM_DISCO_LedOff(LED_ALL);
 8006cb8:	4b03      	ldr	r3, [pc, #12]	@ (8006cc8 <TM_DISCO_LedInit+0x2c>)
 8006cba:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 8006cbe:	619a      	str	r2, [r3, #24]
}
 8006cc0:	bf00      	nop
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	40020c00 	.word	0x40020c00

08006ccc <TM_GPIO_Init>:
/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_DisableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed);

void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {	
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b084      	sub	sp, #16
 8006cd0:	af02      	add	r7, sp, #8
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	4608      	mov	r0, r1
 8006cd6:	4611      	mov	r1, r2
 8006cd8:	461a      	mov	r2, r3
 8006cda:	4603      	mov	r3, r0
 8006cdc:	807b      	strh	r3, [r7, #2]
 8006cde:	460b      	mov	r3, r1
 8006ce0:	707b      	strb	r3, [r7, #1]
 8006ce2:	4613      	mov	r3, r2
 8006ce4:	703b      	strb	r3, [r7, #0]
	/* Check input */
	if (GPIO_Pin == 0x00) {
 8006ce6:	887b      	ldrh	r3, [r7, #2]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d00e      	beq.n	8006d0a <TM_GPIO_Init+0x3e>
		return;
	}
	
	/* Enable clock for GPIO */
	TM_GPIO_INT_EnableClock(GPIOx);
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f000 f875 	bl	8006ddc <TM_GPIO_INT_EnableClock>
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 8006cf2:	7838      	ldrb	r0, [r7, #0]
 8006cf4:	787a      	ldrb	r2, [r7, #1]
 8006cf6:	8879      	ldrh	r1, [r7, #2]
 8006cf8:	7d3b      	ldrb	r3, [r7, #20]
 8006cfa:	9301      	str	r3, [sp, #4]
 8006cfc:	7c3b      	ldrb	r3, [r7, #16]
 8006cfe:	9300      	str	r3, [sp, #0]
 8006d00:	4603      	mov	r3, r0
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f000 f882 	bl	8006e0c <TM_GPIO_INT_Init>
 8006d08:	e000      	b.n	8006d0c <TM_GPIO_Init+0x40>
		return;
 8006d0a:	bf00      	nop
}
 8006d0c:	3708      	adds	r7, #8
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}

08006d12 <TM_GPIO_InitAlternate>:

void TM_GPIO_InitAlternate(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed, uint8_t Alternate) {
 8006d12:	b580      	push	{r7, lr}
 8006d14:	b086      	sub	sp, #24
 8006d16:	af02      	add	r7, sp, #8
 8006d18:	6078      	str	r0, [r7, #4]
 8006d1a:	4608      	mov	r0, r1
 8006d1c:	4611      	mov	r1, r2
 8006d1e:	461a      	mov	r2, r3
 8006d20:	4603      	mov	r3, r0
 8006d22:	807b      	strh	r3, [r7, #2]
 8006d24:	460b      	mov	r3, r1
 8006d26:	707b      	strb	r3, [r7, #1]
 8006d28:	4613      	mov	r3, r2
 8006d2a:	703b      	strb	r3, [r7, #0]
	uint32_t pinpos;

	/* Check input */
	if (GPIO_Pin == 0x00) {
 8006d2c:	887b      	ldrh	r3, [r7, #2]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d03f      	beq.n	8006db2 <TM_GPIO_InitAlternate+0xa0>
		return;
	}
	
	/* Enable GPIOx clock */
	TM_GPIO_INT_EnableClock(GPIOx);
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 f852 	bl	8006ddc <TM_GPIO_INT_EnableClock>
	
	/* Set alternate functions for all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8006d38:	2300      	movs	r3, #0
 8006d3a:	60fb      	str	r3, [r7, #12]
 8006d3c:	e02a      	b.n	8006d94 <TM_GPIO_InitAlternate+0x82>
		/* Check pin */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 8006d3e:	887a      	ldrh	r2, [r7, #2]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	fa42 f303 	asr.w	r3, r2, r3
 8006d46:	f003 0301 	and.w	r3, r3, #1
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d01e      	beq.n	8006d8c <TM_GPIO_InitAlternate+0x7a>
			continue;
		}
		
		/* Set alternate function */
		GPIOx->AFR[pinpos >> 0x03] = (GPIOx->AFR[pinpos >> 0x03] & ~(0x0F << (4 * (pinpos & 0x07)))) | (Alternate << (4 * (pinpos & 0x07)));
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	08da      	lsrs	r2, r3, #3
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	3208      	adds	r2, #8
 8006d56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d5a:	68fa      	ldr	r2, [r7, #12]
 8006d5c:	f002 0207 	and.w	r2, r2, #7
 8006d60:	0092      	lsls	r2, r2, #2
 8006d62:	210f      	movs	r1, #15
 8006d64:	fa01 f202 	lsl.w	r2, r1, r2
 8006d68:	43d2      	mvns	r2, r2
 8006d6a:	4013      	ands	r3, r2
 8006d6c:	7f39      	ldrb	r1, [r7, #28]
 8006d6e:	68fa      	ldr	r2, [r7, #12]
 8006d70:	f002 0207 	and.w	r2, r2, #7
 8006d74:	0092      	lsls	r2, r2, #2
 8006d76:	fa01 f202 	lsl.w	r2, r1, r2
 8006d7a:	4611      	mov	r1, r2
 8006d7c:	68fa      	ldr	r2, [r7, #12]
 8006d7e:	08d2      	lsrs	r2, r2, #3
 8006d80:	4319      	orrs	r1, r3
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	3208      	adds	r2, #8
 8006d86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006d8a:	e000      	b.n	8006d8e <TM_GPIO_InitAlternate+0x7c>
			continue;
 8006d8c:	bf00      	nop
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	3301      	adds	r3, #1
 8006d92:	60fb      	str	r3, [r7, #12]
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2b0f      	cmp	r3, #15
 8006d98:	d9d1      	bls.n	8006d3e <TM_GPIO_InitAlternate+0x2c>
	}
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, TM_GPIO_Mode_AF, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 8006d9a:	787a      	ldrb	r2, [r7, #1]
 8006d9c:	8879      	ldrh	r1, [r7, #2]
 8006d9e:	7e3b      	ldrb	r3, [r7, #24]
 8006da0:	9301      	str	r3, [sp, #4]
 8006da2:	783b      	ldrb	r3, [r7, #0]
 8006da4:	9300      	str	r3, [sp, #0]
 8006da6:	4613      	mov	r3, r2
 8006da8:	2202      	movs	r2, #2
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 f82e 	bl	8006e0c <TM_GPIO_INT_Init>
 8006db0:	e000      	b.n	8006db4 <TM_GPIO_InitAlternate+0xa2>
		return;
 8006db2:	bf00      	nop
}
 8006db4:	3710      	adds	r7, #16
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}

08006dba <TM_GPIO_GetPortSource>:
	
	/* Return source */
	return pinsource;
}

uint16_t TM_GPIO_GetPortSource(GPIO_TypeDef* GPIOx) {
 8006dba:	b480      	push	{r7}
 8006dbc:	b083      	sub	sp, #12
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	6078      	str	r0, [r7, #4]
	/* Get port source number */
	/* Offset from GPIOA                       Difference between 2 GPIO addresses */
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f103 433f 	add.w	r3, r3, #3204448256	@ 0xbf000000
 8006dc8:	f503 037e 	add.w	r3, r3, #16646144	@ 0xfe0000
 8006dcc:	0a9b      	lsrs	r3, r3, #10
 8006dce:	b29b      	uxth	r3, r3
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	370c      	adds	r7, #12
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr

08006ddc <TM_GPIO_INT_EnableClock>:

/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx) {
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b082      	sub	sp, #8
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
	/* Set bit according to the 1 << portsourcenumber */
#if defined(STM32F0xx)
	RCC->AHBENR |= (1 << (TM_GPIO_GetPortSource(GPIOx) + 17));
#else
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f7ff ffe8 	bl	8006dba <TM_GPIO_GetPortSource>
 8006dea:	4603      	mov	r3, r0
 8006dec:	461a      	mov	r2, r3
 8006dee:	2301      	movs	r3, #1
 8006df0:	fa03 f202 	lsl.w	r2, r3, r2
 8006df4:	4b04      	ldr	r3, [pc, #16]	@ (8006e08 <TM_GPIO_INT_EnableClock+0x2c>)
 8006df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006df8:	4611      	mov	r1, r2
 8006dfa:	4a03      	ldr	r2, [pc, #12]	@ (8006e08 <TM_GPIO_INT_EnableClock+0x2c>)
 8006dfc:	430b      	orrs	r3, r1
 8006dfe:	6313      	str	r3, [r2, #48]	@ 0x30
#endif
}
 8006e00:	bf00      	nop
 8006e02:	3708      	adds	r7, #8
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}
 8006e08:	40023800 	.word	0x40023800

08006e0c <TM_GPIO_INT_Init>:
#else
	RCC->AHB1ENR &= ~(1 << TM_GPIO_GetPortSource(GPIOx));
#endif
}

void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	4608      	mov	r0, r1
 8006e16:	4611      	mov	r1, r2
 8006e18:	461a      	mov	r2, r3
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	807b      	strh	r3, [r7, #2]
 8006e1e:	460b      	mov	r3, r1
 8006e20:	707b      	strb	r3, [r7, #1]
 8006e22:	4613      	mov	r3, r2
 8006e24:	703b      	strb	r3, [r7, #0]
	uint8_t pinpos;
	uint8_t ptr = TM_GPIO_GetPortSource(GPIOx);
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f7ff ffc7 	bl	8006dba <TM_GPIO_GetPortSource>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	73bb      	strb	r3, [r7, #14]
		GPIO_Speed = TM_GPIO_Speed_High;
	}
#endif
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8006e30:	2300      	movs	r3, #0
 8006e32:	73fb      	strb	r3, [r7, #15]
 8006e34:	e067      	b.n	8006f06 <TM_GPIO_INT_Init+0xfa>
		/* Check if pin available */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 8006e36:	887a      	ldrh	r2, [r7, #2]
 8006e38:	7bfb      	ldrb	r3, [r7, #15]
 8006e3a:	fa42 f303 	asr.w	r3, r2, r3
 8006e3e:	f003 0301 	and.w	r3, r3, #1
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d05b      	beq.n	8006efe <TM_GPIO_INT_Init+0xf2>
			continue;
		}
		
		/* Pin is used */
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8006e46:	7bbb      	ldrb	r3, [r7, #14]
 8006e48:	4a33      	ldr	r2, [pc, #204]	@ (8006f18 <TM_GPIO_INT_Init+0x10c>)
 8006e4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e4e:	b21a      	sxth	r2, r3
 8006e50:	7bfb      	ldrb	r3, [r7, #15]
 8006e52:	2101      	movs	r1, #1
 8006e54:	fa01 f303 	lsl.w	r3, r1, r3
 8006e58:	b21b      	sxth	r3, r3
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	b21a      	sxth	r2, r3
 8006e5e:	7bbb      	ldrb	r3, [r7, #14]
 8006e60:	b291      	uxth	r1, r2
 8006e62:	4a2d      	ldr	r2, [pc, #180]	@ (8006f18 <TM_GPIO_INT_Init+0x10c>)
 8006e64:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		
		/* Set GPIO PUPD register */
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	7bfa      	ldrb	r2, [r7, #15]
 8006e6e:	0052      	lsls	r2, r2, #1
 8006e70:	2103      	movs	r1, #3
 8006e72:	fa01 f202 	lsl.w	r2, r1, r2
 8006e76:	43d2      	mvns	r2, r2
 8006e78:	4013      	ands	r3, r2
 8006e7a:	7e39      	ldrb	r1, [r7, #24]
 8006e7c:	7bfa      	ldrb	r2, [r7, #15]
 8006e7e:	0052      	lsls	r2, r2, #1
 8006e80:	fa01 f202 	lsl.w	r2, r1, r2
 8006e84:	431a      	orrs	r2, r3
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	60da      	str	r2, [r3, #12]
		
		/* Set GPIO MODE register */
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	7bfb      	ldrb	r3, [r7, #15]
 8006e90:	005b      	lsls	r3, r3, #1
 8006e92:	2103      	movs	r1, #3
 8006e94:	fa01 f303 	lsl.w	r3, r1, r3
 8006e98:	43db      	mvns	r3, r3
 8006e9a:	4013      	ands	r3, r2
 8006e9c:	7879      	ldrb	r1, [r7, #1]
 8006e9e:	7bfa      	ldrb	r2, [r7, #15]
 8006ea0:	0052      	lsls	r2, r2, #1
 8006ea2:	fa01 f202 	lsl.w	r2, r1, r2
 8006ea6:	431a      	orrs	r2, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	601a      	str	r2, [r3, #0]
		
		/* Set only if output or alternate functions */
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 8006eac:	787b      	ldrb	r3, [r7, #1]
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d002      	beq.n	8006eb8 <TM_GPIO_INT_Init+0xac>
 8006eb2:	787b      	ldrb	r3, [r7, #1]
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	d123      	bne.n	8006f00 <TM_GPIO_INT_Init+0xf4>
			/* Set GPIO OTYPE register */
			GPIOx->OTYPER = (GPIOx->OTYPER & ~(uint16_t)(0x01 << pinpos)) | ((uint16_t)(GPIO_OType << pinpos));
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	7bfa      	ldrb	r2, [r7, #15]
 8006ebe:	2101      	movs	r1, #1
 8006ec0:	fa01 f202 	lsl.w	r2, r1, r2
 8006ec4:	b292      	uxth	r2, r2
 8006ec6:	43d2      	mvns	r2, r2
 8006ec8:	4013      	ands	r3, r2
 8006eca:	7839      	ldrb	r1, [r7, #0]
 8006ecc:	7bfa      	ldrb	r2, [r7, #15]
 8006ece:	fa01 f202 	lsl.w	r2, r1, r2
 8006ed2:	b292      	uxth	r2, r2
 8006ed4:	431a      	orrs	r2, r3
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	605a      	str	r2, [r3, #4]
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	689a      	ldr	r2, [r3, #8]
 8006ede:	7bfb      	ldrb	r3, [r7, #15]
 8006ee0:	005b      	lsls	r3, r3, #1
 8006ee2:	2103      	movs	r1, #3
 8006ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ee8:	43db      	mvns	r3, r3
 8006eea:	4013      	ands	r3, r2
 8006eec:	7f39      	ldrb	r1, [r7, #28]
 8006eee:	7bfa      	ldrb	r2, [r7, #15]
 8006ef0:	0052      	lsls	r2, r2, #1
 8006ef2:	fa01 f202 	lsl.w	r2, r1, r2
 8006ef6:	431a      	orrs	r2, r3
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	609a      	str	r2, [r3, #8]
 8006efc:	e000      	b.n	8006f00 <TM_GPIO_INT_Init+0xf4>
			continue;
 8006efe:	bf00      	nop
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8006f00:	7bfb      	ldrb	r3, [r7, #15]
 8006f02:	3301      	adds	r3, #1
 8006f04:	73fb      	strb	r3, [r7, #15]
 8006f06:	7bfb      	ldrb	r3, [r7, #15]
 8006f08:	2b0f      	cmp	r3, #15
 8006f0a:	d994      	bls.n	8006e36 <TM_GPIO_INT_Init+0x2a>
		}
	}
}
 8006f0c:	bf00      	nop
 8006f0e:	bf00      	nop
 8006f10:	3710      	adds	r7, #16
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	20000200 	.word	0x20000200

08006f1c <TM_SPI_Send>:
 * @brief  Sends single byte over SPI
 * @param  *SPIx: Pointer to SPIx peripheral you will use, where x is between 1 to 6
 * @param  data: 8-bit data size to send over SPI
 * @retval Received byte from slave device
 */
static __INLINE uint8_t TM_SPI_Send(SPI_TypeDef* SPIx, uint8_t data) {
 8006f1c:	b480      	push	{r7}
 8006f1e:	b083      	sub	sp, #12
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	460b      	mov	r3, r1
 8006f26:	70fb      	strb	r3, [r7, #3]
	/* Check if SPI is enabled */
	SPI_CHECK_ENABLED_RESP(SPIx, 0);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d101      	bne.n	8006f38 <TM_SPI_Send+0x1c>
 8006f34:	2300      	movs	r3, #0
 8006f36:	e01f      	b.n	8006f78 <TM_SPI_Send+0x5c>
	
	/* Wait for previous transmissions to complete if DMA TX enabled for SPI */
	SPI_WAIT_TX(SPIx);
 8006f38:	bf00      	nop
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	f003 0302 	and.w	r3, r3, #2
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d0f9      	beq.n	8006f3a <TM_SPI_Send+0x1e>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d1f3      	bne.n	8006f3a <TM_SPI_Send+0x1e>
	
	/* Fill output buffer with data */
	SPIx->DR = data;
 8006f52:	78fa      	ldrb	r2, [r7, #3]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	60da      	str	r2, [r3, #12]
	
	/* Wait for transmission to complete */
	SPI_WAIT_RX(SPIx);
 8006f58:	bf00      	nop
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	f003 0301 	and.w	r3, r3, #1
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d0f9      	beq.n	8006f5a <TM_SPI_Send+0x3e>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d1f3      	bne.n	8006f5a <TM_SPI_Send+0x3e>
	
	/* Return data from buffer */
	return SPIx->DR;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	b2db      	uxtb	r3, r3
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	370c      	adds	r7, #12
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <TM_LIS302DL_LIS3DSH_Detect>:

TM_LIS302DL_LIS3DSH_Device_t TM_LIS302DL_LIS3DSH_INT_Device = TM_LIS302DL_LIS3DSH_Device_Error;
float TM_LIS3DSH_INT_Sensitivity;

/* Public */
TM_LIS302DL_LIS3DSH_Device_t TM_LIS302DL_LIS3DSH_Detect(void) {
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b082      	sub	sp, #8
 8006f88:	af00      	add	r7, sp, #0
	uint8_t id;
	/* Delay on power up */
	TM_LIS302DL_LIS3DSH_INT_Delay();
 8006f8a:	f000 fae3 	bl	8007554 <TM_LIS302DL_LIS3DSH_INT_Delay>
	/* Init SPI */
	TM_LIS302DL_LIS3DSH_INT_InitPins();
 8006f8e:	f000 f86b 	bl	8007068 <TM_LIS302DL_LIS3DSH_INT_InitPins>
	/* Get ID */
	TM_LIS302DL_LIS3DSH_INT_ReadSPI(&id, LIS302DL_LIS3DSH_REG_WHO_I_AM, 1);
 8006f92:	1dfb      	adds	r3, r7, #7
 8006f94:	2201      	movs	r2, #1
 8006f96:	210f      	movs	r1, #15
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f000 f8bb 	bl	8007114 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	/* Check device */
	if (id == LIS302DL_ID) {
 8006f9e:	79fb      	ldrb	r3, [r7, #7]
 8006fa0:	2b3b      	cmp	r3, #59	@ 0x3b
 8006fa2:	d104      	bne.n	8006fae <TM_LIS302DL_LIS3DSH_Detect+0x2a>
		/* Set device */
		TM_LIS302DL_LIS3DSH_INT_Device = TM_LIS302DL_LIS3DSH_Device_LIS302DL;
 8006fa4:	4b08      	ldr	r3, [pc, #32]	@ (8006fc8 <TM_LIS302DL_LIS3DSH_Detect+0x44>)
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	701a      	strb	r2, [r3, #0]
		/* Return device */
		return TM_LIS302DL_LIS3DSH_Device_LIS302DL;
 8006faa:	2301      	movs	r3, #1
 8006fac:	e008      	b.n	8006fc0 <TM_LIS302DL_LIS3DSH_Detect+0x3c>
	} else if (id == LIS3DSH_ID) {
 8006fae:	79fb      	ldrb	r3, [r7, #7]
 8006fb0:	2b3f      	cmp	r3, #63	@ 0x3f
 8006fb2:	d104      	bne.n	8006fbe <TM_LIS302DL_LIS3DSH_Detect+0x3a>
		/* Set device */
		TM_LIS302DL_LIS3DSH_INT_Device = TM_LIS302DL_LIS3DSH_Device_LIS3DSH;
 8006fb4:	4b04      	ldr	r3, [pc, #16]	@ (8006fc8 <TM_LIS302DL_LIS3DSH_Detect+0x44>)
 8006fb6:	2202      	movs	r2, #2
 8006fb8:	701a      	strb	r2, [r3, #0]
		/* Return device */;
		return TM_LIS302DL_LIS3DSH_Device_LIS3DSH;
 8006fba:	2302      	movs	r3, #2
 8006fbc:	e000      	b.n	8006fc0 <TM_LIS302DL_LIS3DSH_Detect+0x3c>
	}
	
	/* Return Error */
	return TM_LIS302DL_LIS3DSH_Device_Error;
 8006fbe:	2300      	movs	r3, #0
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3708      	adds	r7, #8
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}
 8006fc8:	2000021a 	.word	0x2000021a

08006fcc <TM_LIS302DL_LIS3DSH_Init>:

TM_LIS302DL_LIS3DSH_Device_t TM_LIS302DL_LIS3DSH_Init(TM_LIS302DL_LIS3DSH_Sensitivity_t Sensitivity, TM_LIS302DL_LIS3DSH_Filter_t Filter) {
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b082      	sub	sp, #8
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	460a      	mov	r2, r1
 8006fd6:	71fb      	strb	r3, [r7, #7]
 8006fd8:	4613      	mov	r3, r2
 8006fda:	71bb      	strb	r3, [r7, #6]
	/* Init pinout and SPI */
	TM_LIS302DL_LIS3DSH_INT_InitPins();
 8006fdc:	f000 f844 	bl	8007068 <TM_LIS302DL_LIS3DSH_INT_InitPins>
	/* Some delay */
	TM_LIS302DL_LIS3DSH_INT_Delay();
 8006fe0:	f000 fab8 	bl	8007554 <TM_LIS302DL_LIS3DSH_INT_Delay>
	/* Detect proper device and init it */
	if (TM_LIS302DL_LIS3DSH_Detect() == TM_LIS302DL_LIS3DSH_Device_LIS302DL) {
 8006fe4:	f7ff ffce 	bl	8006f84 <TM_LIS302DL_LIS3DSH_Detect>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d107      	bne.n	8006ffe <TM_LIS302DL_LIS3DSH_Init+0x32>
		/* Init sequence for LIS302DL */
		TM_LIS302DL_LIS3DSH_INT_InitLIS302DL(Sensitivity, Filter);
 8006fee:	79ba      	ldrb	r2, [r7, #6]
 8006ff0:	79fb      	ldrb	r3, [r7, #7]
 8006ff2:	4611      	mov	r1, r2
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	f000 f93f 	bl	8007278 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL>
		/* Return device */
		return TM_LIS302DL_LIS3DSH_Device_LIS302DL;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e010      	b.n	8007020 <TM_LIS302DL_LIS3DSH_Init+0x54>
	} else if (TM_LIS302DL_LIS3DSH_Detect() == TM_LIS302DL_LIS3DSH_Device_LIS3DSH) {
 8006ffe:	f7ff ffc1 	bl	8006f84 <TM_LIS302DL_LIS3DSH_Detect>
 8007002:	4603      	mov	r3, r0
 8007004:	2b02      	cmp	r3, #2
 8007006:	d107      	bne.n	8007018 <TM_LIS302DL_LIS3DSH_Init+0x4c>
		/* Init sequence for LIS3DSH */
		TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH(Sensitivity, Filter);
 8007008:	79ba      	ldrb	r2, [r7, #6]
 800700a:	79fb      	ldrb	r3, [r7, #7]
 800700c:	4611      	mov	r1, r2
 800700e:	4618      	mov	r0, r3
 8007010:	f000 f8ae 	bl	8007170 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH>
		/* Return device */
		return TM_LIS302DL_LIS3DSH_Device_LIS3DSH;
 8007014:	2302      	movs	r3, #2
 8007016:	e003      	b.n	8007020 <TM_LIS302DL_LIS3DSH_Init+0x54>
	}
	
	/* Error detection */
	TM_LIS302DL_LIS3DSH_INT_Device = TM_LIS302DL_LIS3DSH_Device_Error;
 8007018:	4b03      	ldr	r3, [pc, #12]	@ (8007028 <TM_LIS302DL_LIS3DSH_Init+0x5c>)
 800701a:	2200      	movs	r2, #0
 800701c:	701a      	strb	r2, [r3, #0]
	/* Return Error */
	return TM_LIS302DL_LIS3DSH_Device_Error;
 800701e:	2300      	movs	r3, #0
}
 8007020:	4618      	mov	r0, r3
 8007022:	3708      	adds	r7, #8
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	2000021a 	.word	0x2000021a

0800702c <TM_LIS302DL_LIS3DSH_ReadAxes>:

TM_LIS302DL_LIS3DSH_Device_t TM_LIS302DL_LIS3DSH_ReadAxes(TM_LIS302DL_LIS3DSH_t* Axes_Data) {
 800702c:	b580      	push	{r7, lr}
 800702e:	b082      	sub	sp, #8
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
	if (TM_LIS302DL_LIS3DSH_INT_Device == TM_LIS302DL_LIS3DSH_Device_LIS302DL) {
 8007034:	4b0b      	ldr	r3, [pc, #44]	@ (8007064 <TM_LIS302DL_LIS3DSH_ReadAxes+0x38>)
 8007036:	781b      	ldrb	r3, [r3, #0]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d104      	bne.n	8007046 <TM_LIS302DL_LIS3DSH_ReadAxes+0x1a>
		/* Init sequence for LIS302DL */
		TM_LIS302DL_INT_ReadAxes(Axes_Data);
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f000 fa23 	bl	8007488 <TM_LIS302DL_INT_ReadAxes>
		/* Return device */
		return TM_LIS302DL_LIS3DSH_Device_LIS302DL;
 8007042:	2301      	movs	r3, #1
 8007044:	e009      	b.n	800705a <TM_LIS302DL_LIS3DSH_ReadAxes+0x2e>
	} else if (TM_LIS302DL_LIS3DSH_INT_Device == TM_LIS302DL_LIS3DSH_Device_LIS3DSH) {
 8007046:	4b07      	ldr	r3, [pc, #28]	@ (8007064 <TM_LIS302DL_LIS3DSH_ReadAxes+0x38>)
 8007048:	781b      	ldrb	r3, [r3, #0]
 800704a:	2b02      	cmp	r3, #2
 800704c:	d104      	bne.n	8007058 <TM_LIS302DL_LIS3DSH_ReadAxes+0x2c>
		/* Init sequence for LIS3DSH */
		TM_LIS3DSH_INT_ReadAxes(Axes_Data);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 f990 	bl	8007374 <TM_LIS3DSH_INT_ReadAxes>
		/* Return device */
		return TM_LIS302DL_LIS3DSH_Device_LIS3DSH;
 8007054:	2302      	movs	r3, #2
 8007056:	e000      	b.n	800705a <TM_LIS302DL_LIS3DSH_ReadAxes+0x2e>
	}
	/* Return Error */
	return TM_LIS302DL_LIS3DSH_Device_Error;
 8007058:	2300      	movs	r3, #0
}
 800705a:	4618      	mov	r0, r3
 800705c:	3708      	adds	r7, #8
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}
 8007062:	bf00      	nop
 8007064:	2000021a 	.word	0x2000021a

08007068 <TM_LIS302DL_LIS3DSH_INT_InitPins>:

/* Private */
void TM_LIS302DL_LIS3DSH_INT_InitPins(void) {
 8007068:	b580      	push	{r7, lr}
 800706a:	b082      	sub	sp, #8
 800706c:	af02      	add	r7, sp, #8
	static uint8_t initialized = 0;
	if (initialized) {
 800706e:	4b0e      	ldr	r3, [pc, #56]	@ (80070a8 <TM_LIS302DL_LIS3DSH_INT_InitPins+0x40>)
 8007070:	781b      	ldrb	r3, [r3, #0]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d114      	bne.n	80070a0 <TM_LIS302DL_LIS3DSH_INT_InitPins+0x38>
		return;
	}
	
	/* Initialize SPI */
	TM_SPI_Init(LIS302DL_LIS3DSH_SPI, LIS302DL_LIS3DSH_SPI_PINSPACK);
 8007076:	2100      	movs	r1, #0
 8007078:	480c      	ldr	r0, [pc, #48]	@ (80070ac <TM_LIS302DL_LIS3DSH_INT_InitPins+0x44>)
 800707a:	f000 fa7f 	bl	800757c <TM_SPI_Init>
	
	/* Enable clock for CS port */
	/* Configure CS pin */
	/* GPIO Init */
	TM_GPIO_Init(LIS302DL_LIS3DSH_CS_PORT, LIS302DL_LIS3DSH_CS_PIN
 800707e:	2301      	movs	r3, #1
 8007080:	9301      	str	r3, [sp, #4]
 8007082:	2301      	movs	r3, #1
 8007084:	9300      	str	r3, [sp, #0]
 8007086:	2300      	movs	r3, #0
 8007088:	2201      	movs	r2, #1
 800708a:	2108      	movs	r1, #8
 800708c:	4808      	ldr	r0, [pc, #32]	@ (80070b0 <TM_LIS302DL_LIS3DSH_INT_InitPins+0x48>)
 800708e:	f7ff fe1d 	bl	8006ccc <TM_GPIO_Init>
							, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium
							);
	
	/* CS HIGH */
	LIS302DL_LIS3DSH_CS_HIGH;
 8007092:	4b07      	ldr	r3, [pc, #28]	@ (80070b0 <TM_LIS302DL_LIS3DSH_INT_InitPins+0x48>)
 8007094:	2208      	movs	r2, #8
 8007096:	619a      	str	r2, [r3, #24]
	
	initialized = 1;
 8007098:	4b03      	ldr	r3, [pc, #12]	@ (80070a8 <TM_LIS302DL_LIS3DSH_INT_InitPins+0x40>)
 800709a:	2201      	movs	r2, #1
 800709c:	701a      	strb	r2, [r3, #0]
 800709e:	e000      	b.n	80070a2 <TM_LIS302DL_LIS3DSH_INT_InitPins+0x3a>
		return;
 80070a0:	bf00      	nop
}
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}
 80070a6:	bf00      	nop
 80070a8:	20000220 	.word	0x20000220
 80070ac:	40013000 	.word	0x40013000
 80070b0:	40021000 	.word	0x40021000

080070b4 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>:

void TM_LIS302DL_LIS3DSH_INT_WriteSPI(uint8_t* data, uint8_t addr, uint8_t count) {
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b082      	sub	sp, #8
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
 80070bc:	460b      	mov	r3, r1
 80070be:	70fb      	strb	r3, [r7, #3]
 80070c0:	4613      	mov	r3, r2
 80070c2:	70bb      	strb	r3, [r7, #2]
	/* Start SPI transmission */
	LIS302DL_LIS3DSH_CS_LOW;
 80070c4:	4b10      	ldr	r3, [pc, #64]	@ (8007108 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x54>)
 80070c6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80070ca:	619a      	str	r2, [r3, #24]
	
	if (count > 1 && TM_LIS302DL_LIS3DSH_INT_Device == TM_LIS302DL_LIS3DSH_Device_LIS302DL) {
 80070cc:	78bb      	ldrb	r3, [r7, #2]
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d907      	bls.n	80070e2 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x2e>
 80070d2:	4b0e      	ldr	r3, [pc, #56]	@ (800710c <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x58>)
 80070d4:	781b      	ldrb	r3, [r3, #0]
 80070d6:	2b01      	cmp	r3, #1
 80070d8:	d103      	bne.n	80070e2 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x2e>
		/* Add autoincrement bit */
		/* Only LIS302DL device */
		addr |= 0x40;
 80070da:	78fb      	ldrb	r3, [r7, #3]
 80070dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070e0:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Send address */
	TM_SPI_Send(LIS302DL_LIS3DSH_SPI, addr);
 80070e2:	78fb      	ldrb	r3, [r7, #3]
 80070e4:	4619      	mov	r1, r3
 80070e6:	480a      	ldr	r0, [pc, #40]	@ (8007110 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x5c>)
 80070e8:	f7ff ff18 	bl	8006f1c <TM_SPI_Send>
	/* Send data */
	TM_SPI_WriteMulti(LIS302DL_LIS3DSH_SPI, data, count);
 80070ec:	78bb      	ldrb	r3, [r7, #2]
 80070ee:	461a      	mov	r2, r3
 80070f0:	6879      	ldr	r1, [r7, #4]
 80070f2:	4807      	ldr	r0, [pc, #28]	@ (8007110 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x5c>)
 80070f4:	f000 fa80 	bl	80075f8 <TM_SPI_WriteMulti>
	
	/* Stop SPI transmission */
	LIS302DL_LIS3DSH_CS_HIGH;
 80070f8:	4b03      	ldr	r3, [pc, #12]	@ (8007108 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x54>)
 80070fa:	2208      	movs	r2, #8
 80070fc:	619a      	str	r2, [r3, #24]
}
 80070fe:	bf00      	nop
 8007100:	3708      	adds	r7, #8
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
 8007106:	bf00      	nop
 8007108:	40021000 	.word	0x40021000
 800710c:	2000021a 	.word	0x2000021a
 8007110:	40013000 	.word	0x40013000

08007114 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>:

void TM_LIS302DL_LIS3DSH_INT_ReadSPI(uint8_t* data, uint8_t addr, uint8_t count) {
 8007114:	b580      	push	{r7, lr}
 8007116:	b082      	sub	sp, #8
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	460b      	mov	r3, r1
 800711e:	70fb      	strb	r3, [r7, #3]
 8007120:	4613      	mov	r3, r2
 8007122:	70bb      	strb	r3, [r7, #2]
	/* Start SPI transmission */
	LIS302DL_LIS3DSH_CS_LOW;
 8007124:	4b10      	ldr	r3, [pc, #64]	@ (8007168 <TM_LIS302DL_LIS3DSH_INT_ReadSPI+0x54>)
 8007126:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800712a:	619a      	str	r2, [r3, #24]
	
	/* Add read bit */
	addr |= 0x80;
 800712c:	78fb      	ldrb	r3, [r7, #3]
 800712e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007132:	70fb      	strb	r3, [r7, #3]
	
	if (count > 1) {
 8007134:	78bb      	ldrb	r3, [r7, #2]
 8007136:	2b01      	cmp	r3, #1
 8007138:	d903      	bls.n	8007142 <TM_LIS302DL_LIS3DSH_INT_ReadSPI+0x2e>
		/* Add autoincrement bit */
		addr |= 0x40;
 800713a:	78fb      	ldrb	r3, [r7, #3]
 800713c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007140:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Send address */
	TM_SPI_Send(LIS302DL_LIS3DSH_SPI, addr);
 8007142:	78fb      	ldrb	r3, [r7, #3]
 8007144:	4619      	mov	r1, r3
 8007146:	4809      	ldr	r0, [pc, #36]	@ (800716c <TM_LIS302DL_LIS3DSH_INT_ReadSPI+0x58>)
 8007148:	f7ff fee8 	bl	8006f1c <TM_SPI_Send>
	/* Receive data */
	TM_SPI_ReadMulti(LIS302DL_LIS3DSH_SPI, data, 0x00, count);
 800714c:	78bb      	ldrb	r3, [r7, #2]
 800714e:	2200      	movs	r2, #0
 8007150:	6879      	ldr	r1, [r7, #4]
 8007152:	4806      	ldr	r0, [pc, #24]	@ (800716c <TM_LIS302DL_LIS3DSH_INT_ReadSPI+0x58>)
 8007154:	f000 fa8b 	bl	800766e <TM_SPI_ReadMulti>
	
	/* Stop SPI transmission */
	LIS302DL_LIS3DSH_CS_HIGH;
 8007158:	4b03      	ldr	r3, [pc, #12]	@ (8007168 <TM_LIS302DL_LIS3DSH_INT_ReadSPI+0x54>)
 800715a:	2208      	movs	r2, #8
 800715c:	619a      	str	r2, [r3, #24]
}
 800715e:	bf00      	nop
 8007160:	3708      	adds	r7, #8
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}
 8007166:	bf00      	nop
 8007168:	40021000 	.word	0x40021000
 800716c:	40013000 	.word	0x40013000

08007170 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH>:

void TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH(TM_LIS302DL_LIS3DSH_Sensitivity_t Sensitivity, TM_LIS302DL_LIS3DSH_Filter_t Filter) {
 8007170:	b580      	push	{r7, lr}
 8007172:	b084      	sub	sp, #16
 8007174:	af00      	add	r7, sp, #0
 8007176:	4603      	mov	r3, r0
 8007178:	460a      	mov	r2, r1
 800717a:	71fb      	strb	r3, [r7, #7]
 800717c:	4613      	mov	r3, r2
 800717e:	71bb      	strb	r3, [r7, #6]
	uint8_t tmpreg;
	uint16_t temp;

	/* Set data */
	temp = (uint16_t) (LIS3DSH_DATARATE_100 | LIS3DSH_XYZ_ENABLE);
 8007180:	2367      	movs	r3, #103	@ 0x67
 8007182:	81fb      	strh	r3, [r7, #14]
	temp |= (uint16_t) (LIS3DSH_SERIALINTERFACE_4WIRE | LIS3DSH_SELFTEST_NORMAL);
	
	/* Set sensitivity */
	if (Sensitivity == TM_LIS3DSH_Sensitivity_2G) {
 8007184:	79fb      	ldrb	r3, [r7, #7]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d103      	bne.n	8007192 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x22>
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_2);
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 800718a:	4b35      	ldr	r3, [pc, #212]	@ (8007260 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf0>)
 800718c:	4a35      	ldr	r2, [pc, #212]	@ (8007264 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf4>)
 800718e:	601a      	str	r2, [r3, #0]
 8007190:	e02a      	b.n	80071e8 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x78>
	} else if (Sensitivity == TM_LIS3DSH_Sensitivity_4G) {
 8007192:	79fb      	ldrb	r3, [r7, #7]
 8007194:	2b01      	cmp	r3, #1
 8007196:	d107      	bne.n	80071a8 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x38>
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_4);
 8007198:	89fb      	ldrh	r3, [r7, #14]
 800719a:	f043 0308 	orr.w	r3, r3, #8
 800719e:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_12G;
 80071a0:	4b2f      	ldr	r3, [pc, #188]	@ (8007260 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf0>)
 80071a2:	4a31      	ldr	r2, [pc, #196]	@ (8007268 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf8>)
 80071a4:	601a      	str	r2, [r3, #0]
 80071a6:	e01f      	b.n	80071e8 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x78>
	} else if (Sensitivity == TM_LIS3DSH_Sensitivity_6G) {
 80071a8:	79fb      	ldrb	r3, [r7, #7]
 80071aa:	2b02      	cmp	r3, #2
 80071ac:	d107      	bne.n	80071be <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x4e>
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_6);
 80071ae:	89fb      	ldrh	r3, [r7, #14]
 80071b0:	f043 0310 	orr.w	r3, r3, #16
 80071b4:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_18G;
 80071b6:	4b2a      	ldr	r3, [pc, #168]	@ (8007260 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf0>)
 80071b8:	4a2c      	ldr	r2, [pc, #176]	@ (800726c <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xfc>)
 80071ba:	601a      	str	r2, [r3, #0]
 80071bc:	e014      	b.n	80071e8 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x78>
	} else if (Sensitivity == TM_LIS3DSH_Sensitivity_8G) {
 80071be:	79fb      	ldrb	r3, [r7, #7]
 80071c0:	2b03      	cmp	r3, #3
 80071c2:	d107      	bne.n	80071d4 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x64>
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_8);
 80071c4:	89fb      	ldrh	r3, [r7, #14]
 80071c6:	f043 0318 	orr.w	r3, r3, #24
 80071ca:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_24G;
 80071cc:	4b24      	ldr	r3, [pc, #144]	@ (8007260 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf0>)
 80071ce:	4a28      	ldr	r2, [pc, #160]	@ (8007270 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x100>)
 80071d0:	601a      	str	r2, [r3, #0]
 80071d2:	e009      	b.n	80071e8 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x78>
	} else if (Sensitivity == TM_LIS3DSH_Sensitivity_16G) {
 80071d4:	79fb      	ldrb	r3, [r7, #7]
 80071d6:	2b04      	cmp	r3, #4
 80071d8:	d13b      	bne.n	8007252 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xe2>
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_16);
 80071da:	89fb      	ldrh	r3, [r7, #14]
 80071dc:	f043 0320 	orr.w	r3, r3, #32
 80071e0:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_73G;
 80071e2:	4b1f      	ldr	r3, [pc, #124]	@ (8007260 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf0>)
 80071e4:	4a23      	ldr	r2, [pc, #140]	@ (8007274 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x104>)
 80071e6:	601a      	str	r2, [r3, #0]
	} else {
		return;
	}
	
	/* Set filter */
	if (Filter == TM_LIS3DSH_Filter_800Hz) {
 80071e8:	79bb      	ldrb	r3, [r7, #6]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d01a      	beq.n	8007224 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xb4>
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_800 << 8);
	} else if (Filter == TM_LIS3DSH_Filter_400Hz) {
 80071ee:	79bb      	ldrb	r3, [r7, #6]
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	d104      	bne.n	80071fe <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x8e>
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_400 << 8);
 80071f4:	89fb      	ldrh	r3, [r7, #14]
 80071f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80071fa:	81fb      	strh	r3, [r7, #14]
 80071fc:	e012      	b.n	8007224 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xb4>
	} else if (Filter == TM_LIS3DSH_Filter_200Hz) {
 80071fe:	79bb      	ldrb	r3, [r7, #6]
 8007200:	2b02      	cmp	r3, #2
 8007202:	d106      	bne.n	8007212 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xa2>
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_200 << 8);
 8007204:	89fb      	ldrh	r3, [r7, #14]
 8007206:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800720a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800720e:	81fb      	strh	r3, [r7, #14]
 8007210:	e008      	b.n	8007224 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xb4>
	} else if (Filter == TM_LIS3DSH_Filter_50Hz) {
 8007212:	79bb      	ldrb	r3, [r7, #6]
 8007214:	2b03      	cmp	r3, #3
 8007216:	d11e      	bne.n	8007256 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xe6>
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_50 << 8);
 8007218:	89fb      	ldrh	r3, [r7, #14]
 800721a:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 800721e:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 8007222:	81fb      	strh	r3, [r7, #14]
	} else {
		return;
	}
	
	/* Configure MEMS: power mode(ODR) and axes enable */
	tmpreg = (uint8_t) (temp);
 8007224:	89fb      	ldrh	r3, [r7, #14]
 8007226:	b2db      	uxtb	r3, r3
 8007228:	737b      	strb	r3, [r7, #13]

	/* Write value to MEMS CTRL_REG4 register */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI(&tmpreg, LIS3DSH_CTRL_REG4_ADDR, 1);
 800722a:	f107 030d 	add.w	r3, r7, #13
 800722e:	2201      	movs	r2, #1
 8007230:	2120      	movs	r1, #32
 8007232:	4618      	mov	r0, r3
 8007234:	f7ff ff3e 	bl	80070b4 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>

	/* Configure MEMS: full scale and self test */
	tmpreg = (uint8_t) (temp >> 8);
 8007238:	89fb      	ldrh	r3, [r7, #14]
 800723a:	0a1b      	lsrs	r3, r3, #8
 800723c:	b29b      	uxth	r3, r3
 800723e:	b2db      	uxtb	r3, r3
 8007240:	737b      	strb	r3, [r7, #13]

	/* Write value to MEMS CTRL_REG5 register */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI(&tmpreg, LIS3DSH_CTRL_REG5_ADDR, 1);
 8007242:	f107 030d 	add.w	r3, r7, #13
 8007246:	2201      	movs	r2, #1
 8007248:	2124      	movs	r1, #36	@ 0x24
 800724a:	4618      	mov	r0, r3
 800724c:	f7ff ff32 	bl	80070b4 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>
 8007250:	e002      	b.n	8007258 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xe8>
		return;
 8007252:	bf00      	nop
 8007254:	e000      	b.n	8007258 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xe8>
		return;
 8007256:	bf00      	nop
}
 8007258:	3710      	adds	r7, #16
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}
 800725e:	bf00      	nop
 8007260:	2000021c 	.word	0x2000021c
 8007264:	3d75c28f 	.word	0x3d75c28f
 8007268:	3df5c28f 	.word	0x3df5c28f
 800726c:	3e3851ec 	.word	0x3e3851ec
 8007270:	3e75c28f 	.word	0x3e75c28f
 8007274:	3f3ae148 	.word	0x3f3ae148

08007278 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL>:

void TM_LIS302DL_LIS3DSH_INT_InitLIS302DL(TM_LIS302DL_LIS3DSH_Sensitivity_t Sensitivity, TM_LIS302DL_LIS3DSH_Filter_t Filter) {
 8007278:	b580      	push	{r7, lr}
 800727a:	b084      	sub	sp, #16
 800727c:	af00      	add	r7, sp, #0
 800727e:	4603      	mov	r3, r0
 8007280:	460a      	mov	r2, r1
 8007282:	71fb      	strb	r3, [r7, #7]
 8007284:	4613      	mov	r3, r2
 8007286:	71bb      	strb	r3, [r7, #6]
	uint16_t ctrl;
	
	/* Reboot */
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8007288:	f107 030e 	add.w	r3, r7, #14
 800728c:	2201      	movs	r2, #1
 800728e:	2121      	movs	r1, #33	@ 0x21
 8007290:	4618      	mov	r0, r3
 8007292:	f7ff ff3f 	bl	8007114 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	ctrl |= LIS302DL_BOOT_REBOOTMEMORY;
 8007296:	89fb      	ldrh	r3, [r7, #14]
 8007298:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800729c:	b29b      	uxth	r3, r3
 800729e:	81fb      	strh	r3, [r7, #14]
	TM_LIS302DL_LIS3DSH_INT_WriteSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 80072a0:	f107 030e 	add.w	r3, r7, #14
 80072a4:	2201      	movs	r2, #1
 80072a6:	2121      	movs	r1, #33	@ 0x21
 80072a8:	4618      	mov	r0, r3
 80072aa:	f7ff ff03 	bl	80070b4 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>
	
	/* Init settings */
	ctrl = (uint16_t) (LIS302DL_DATARATE_100 | LIS302DL_LOWPOWERMODE_ACTIVE | LIS302DL_SELFTEST_NORMAL | LIS302DL_XYZ_ENABLE);
 80072ae:	2347      	movs	r3, #71	@ 0x47
 80072b0:	81fb      	strh	r3, [r7, #14]
	if (Sensitivity == TM_LIS302DL_Sensitivity_2_3G) {
 80072b2:	79fb      	ldrb	r3, [r7, #7]
 80072b4:	2b05      	cmp	r3, #5
 80072b6:	d105      	bne.n	80072c4 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0x4c>
		ctrl |= (uint16_t) LIS302DL_FULLSCALE_2_3;
 80072b8:	89fb      	ldrh	r3, [r7, #14]
 80072ba:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS302DL_SENSITIVITY_2_3G;
 80072bc:	4b2a      	ldr	r3, [pc, #168]	@ (8007368 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xf0>)
 80072be:	4a2b      	ldr	r2, [pc, #172]	@ (800736c <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xf4>)
 80072c0:	601a      	str	r2, [r3, #0]
 80072c2:	e00a      	b.n	80072da <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0x62>
	} else if (Sensitivity == TM_LIS302DL_Sensitivity_9_2G) {
 80072c4:	79fb      	ldrb	r3, [r7, #7]
 80072c6:	2b06      	cmp	r3, #6
 80072c8:	d147      	bne.n	800735a <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xe2>
		ctrl |= (uint16_t) LIS302DL_FULLSCALE_9_2;
 80072ca:	89fb      	ldrh	r3, [r7, #14]
 80072cc:	f043 0320 	orr.w	r3, r3, #32
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS302DL_SENSITIVITY_9_2G;
 80072d4:	4b24      	ldr	r3, [pc, #144]	@ (8007368 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xf0>)
 80072d6:	4a26      	ldr	r2, [pc, #152]	@ (8007370 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xf8>)
 80072d8:	601a      	str	r2, [r3, #0]
	} else {
		return;
	}
	/* Write settings */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG1_ADDR, 1);
 80072da:	f107 030e 	add.w	r3, r7, #14
 80072de:	2201      	movs	r2, #1
 80072e0:	2120      	movs	r1, #32
 80072e2:	4618      	mov	r0, r3
 80072e4:	f7ff fee6 	bl	80070b4 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>
	
	/* Read filter */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 80072e8:	f107 030e 	add.w	r3, r7, #14
 80072ec:	2201      	movs	r2, #1
 80072ee:	2121      	movs	r1, #33	@ 0x21
 80072f0:	4618      	mov	r0, r3
 80072f2:	f7ff fedf 	bl	80070b4 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>
	ctrl &= (uint8_t) ~(LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER | LIS302DL_HIGHPASSFILTER_LEVEL_3 | LIS302DL_HIGHPASSFILTERINTERRUPT_1_2);
 80072f6:	89fb      	ldrh	r3, [r7, #14]
 80072f8:	f003 03d0 	and.w	r3, r3, #208	@ 0xd0
 80072fc:	b29b      	uxth	r3, r3
 80072fe:	81fb      	strh	r3, [r7, #14]
	/* Set filter */
    ctrl |= (uint8_t) (LIS302DL_HIGHPASSFILTERINTERRUPT_1_2 | LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER);
 8007300:	89fb      	ldrh	r3, [r7, #14]
 8007302:	f043 032c 	orr.w	r3, r3, #44	@ 0x2c
 8007306:	b29b      	uxth	r3, r3
 8007308:	81fb      	strh	r3, [r7, #14]
	/* Set filter value */
	if (Filter == TM_LIS302DL_Filter_2Hz) {
 800730a:	79bb      	ldrb	r3, [r7, #6]
 800730c:	2b04      	cmp	r3, #4
 800730e:	d102      	bne.n	8007316 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0x9e>
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_0;
 8007310:	89fb      	ldrh	r3, [r7, #14]
 8007312:	81fb      	strh	r3, [r7, #14]
 8007314:	e019      	b.n	800734a <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xd2>
	} else if (Filter == TM_LIS302DL_Filter_1Hz) {
 8007316:	79bb      	ldrb	r3, [r7, #6]
 8007318:	2b05      	cmp	r3, #5
 800731a:	d105      	bne.n	8007328 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xb0>
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_1;
 800731c:	89fb      	ldrh	r3, [r7, #14]
 800731e:	f043 0301 	orr.w	r3, r3, #1
 8007322:	b29b      	uxth	r3, r3
 8007324:	81fb      	strh	r3, [r7, #14]
 8007326:	e010      	b.n	800734a <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xd2>
	} else if (Filter == TM_LIS302DL_Filter_500mHz) {
 8007328:	79bb      	ldrb	r3, [r7, #6]
 800732a:	2b06      	cmp	r3, #6
 800732c:	d105      	bne.n	800733a <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xc2>
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_2;
 800732e:	89fb      	ldrh	r3, [r7, #14]
 8007330:	f043 0302 	orr.w	r3, r3, #2
 8007334:	b29b      	uxth	r3, r3
 8007336:	81fb      	strh	r3, [r7, #14]
 8007338:	e007      	b.n	800734a <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xd2>
	} else if (Filter == TM_LIS302DL_Filter_250mHz) {
 800733a:	79bb      	ldrb	r3, [r7, #6]
 800733c:	2b07      	cmp	r3, #7
 800733e:	d10e      	bne.n	800735e <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xe6>
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_3;
 8007340:	89fb      	ldrh	r3, [r7, #14]
 8007342:	f043 0303 	orr.w	r3, r3, #3
 8007346:	b29b      	uxth	r3, r3
 8007348:	81fb      	strh	r3, [r7, #14]
	} else {
		return;
	}
	/* Write settings */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 800734a:	f107 030e 	add.w	r3, r7, #14
 800734e:	2201      	movs	r2, #1
 8007350:	2121      	movs	r1, #33	@ 0x21
 8007352:	4618      	mov	r0, r3
 8007354:	f7ff feae 	bl	80070b4 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>
 8007358:	e002      	b.n	8007360 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xe8>
		return;
 800735a:	bf00      	nop
 800735c:	e000      	b.n	8007360 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xe8>
		return;
 800735e:	bf00      	nop
}
 8007360:	3710      	adds	r7, #16
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}
 8007366:	bf00      	nop
 8007368:	2000021c 	.word	0x2000021c
 800736c:	41900000 	.word	0x41900000
 8007370:	42900000 	.word	0x42900000

08007374 <TM_LIS3DSH_INT_ReadAxes>:

void TM_LIS3DSH_INT_ReadAxes(TM_LIS302DL_LIS3DSH_t *Axes_Data) {
 8007374:	b580      	push	{r7, lr}
 8007376:	b084      	sub	sp, #16
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
	int8_t buffer[6];

	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[0], LIS3DSH_OUT_X_L_ADDR, 1);
 800737c:	f107 0308 	add.w	r3, r7, #8
 8007380:	2201      	movs	r2, #1
 8007382:	2128      	movs	r1, #40	@ 0x28
 8007384:	4618      	mov	r0, r3
 8007386:	f7ff fec5 	bl	8007114 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[1], LIS3DSH_OUT_X_H_ADDR, 1);
 800738a:	f107 0308 	add.w	r3, r7, #8
 800738e:	3301      	adds	r3, #1
 8007390:	2201      	movs	r2, #1
 8007392:	2129      	movs	r1, #41	@ 0x29
 8007394:	4618      	mov	r0, r3
 8007396:	f7ff febd 	bl	8007114 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[2], LIS3DSH_OUT_Y_L_ADDR, 1);
 800739a:	f107 0308 	add.w	r3, r7, #8
 800739e:	3302      	adds	r3, #2
 80073a0:	2201      	movs	r2, #1
 80073a2:	212a      	movs	r1, #42	@ 0x2a
 80073a4:	4618      	mov	r0, r3
 80073a6:	f7ff feb5 	bl	8007114 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[3], LIS3DSH_OUT_Y_H_ADDR, 1);
 80073aa:	f107 0308 	add.w	r3, r7, #8
 80073ae:	3303      	adds	r3, #3
 80073b0:	2201      	movs	r2, #1
 80073b2:	212b      	movs	r1, #43	@ 0x2b
 80073b4:	4618      	mov	r0, r3
 80073b6:	f7ff fead 	bl	8007114 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[4], LIS3DSH_OUT_Z_L_ADDR, 1);
 80073ba:	f107 0308 	add.w	r3, r7, #8
 80073be:	3304      	adds	r3, #4
 80073c0:	2201      	movs	r2, #1
 80073c2:	212c      	movs	r1, #44	@ 0x2c
 80073c4:	4618      	mov	r0, r3
 80073c6:	f7ff fea5 	bl	8007114 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[5], LIS3DSH_OUT_Z_H_ADDR, 1);
 80073ca:	f107 0308 	add.w	r3, r7, #8
 80073ce:	3305      	adds	r3, #5
 80073d0:	2201      	movs	r2, #1
 80073d2:	212d      	movs	r1, #45	@ 0x2d
 80073d4:	4618      	mov	r0, r3
 80073d6:	f7ff fe9d 	bl	8007114 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	
	/* Set axes */
	Axes_Data->X = (int16_t)((buffer[1] << 8) + buffer[0]) * TM_LIS3DSH_INT_Sensitivity;
 80073da:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80073de:	b29b      	uxth	r3, r3
 80073e0:	021b      	lsls	r3, r3, #8
 80073e2:	b29a      	uxth	r2, r3
 80073e4:	f997 3008 	ldrsb.w	r3, [r7, #8]
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	4413      	add	r3, r2
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	b21b      	sxth	r3, r3
 80073f0:	ee07 3a90 	vmov	s15, r3
 80073f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80073f8:	4b22      	ldr	r3, [pc, #136]	@ (8007484 <TM_LIS3DSH_INT_ReadAxes+0x110>)
 80073fa:	edd3 7a00 	vldr	s15, [r3]
 80073fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007402:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007406:	ee17 3a90 	vmov	r3, s15
 800740a:	b21a      	sxth	r2, r3
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	801a      	strh	r2, [r3, #0]
	Axes_Data->Y = (int16_t)((buffer[3] << 8) + buffer[2]) * TM_LIS3DSH_INT_Sensitivity;
 8007410:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8007414:	b29b      	uxth	r3, r3
 8007416:	021b      	lsls	r3, r3, #8
 8007418:	b29a      	uxth	r2, r3
 800741a:	f997 300a 	ldrsb.w	r3, [r7, #10]
 800741e:	b29b      	uxth	r3, r3
 8007420:	4413      	add	r3, r2
 8007422:	b29b      	uxth	r3, r3
 8007424:	b21b      	sxth	r3, r3
 8007426:	ee07 3a90 	vmov	s15, r3
 800742a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800742e:	4b15      	ldr	r3, [pc, #84]	@ (8007484 <TM_LIS3DSH_INT_ReadAxes+0x110>)
 8007430:	edd3 7a00 	vldr	s15, [r3]
 8007434:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007438:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800743c:	ee17 3a90 	vmov	r3, s15
 8007440:	b21a      	sxth	r2, r3
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	805a      	strh	r2, [r3, #2]
	Axes_Data->Z = (int16_t)((buffer[5] << 8) + buffer[4]) * TM_LIS3DSH_INT_Sensitivity;
 8007446:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800744a:	b29b      	uxth	r3, r3
 800744c:	021b      	lsls	r3, r3, #8
 800744e:	b29a      	uxth	r2, r3
 8007450:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8007454:	b29b      	uxth	r3, r3
 8007456:	4413      	add	r3, r2
 8007458:	b29b      	uxth	r3, r3
 800745a:	b21b      	sxth	r3, r3
 800745c:	ee07 3a90 	vmov	s15, r3
 8007460:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007464:	4b07      	ldr	r3, [pc, #28]	@ (8007484 <TM_LIS3DSH_INT_ReadAxes+0x110>)
 8007466:	edd3 7a00 	vldr	s15, [r3]
 800746a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800746e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007472:	ee17 3a90 	vmov	r3, s15
 8007476:	b21a      	sxth	r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	809a      	strh	r2, [r3, #4]
}
 800747c:	bf00      	nop
 800747e:	3710      	adds	r7, #16
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}
 8007484:	2000021c 	.word	0x2000021c

08007488 <TM_LIS302DL_INT_ReadAxes>:

void TM_LIS302DL_INT_ReadAxes(TM_LIS302DL_LIS3DSH_t* Axes_Data) {
 8007488:	b580      	push	{r7, lr}
 800748a:	b084      	sub	sp, #16
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
	int8_t buffer[3];
	int16_t SwitchXY;

	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[0], LIS302DL_OUT_X_ADDR, 1);
 8007490:	f107 0308 	add.w	r3, r7, #8
 8007494:	2201      	movs	r2, #1
 8007496:	2129      	movs	r1, #41	@ 0x29
 8007498:	4618      	mov	r0, r3
 800749a:	f7ff fe3b 	bl	8007114 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[1], LIS302DL_OUT_Y_ADDR, 1);
 800749e:	f107 0308 	add.w	r3, r7, #8
 80074a2:	3301      	adds	r3, #1
 80074a4:	2201      	movs	r2, #1
 80074a6:	212b      	movs	r1, #43	@ 0x2b
 80074a8:	4618      	mov	r0, r3
 80074aa:	f7ff fe33 	bl	8007114 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[2], LIS302DL_OUT_Z_ADDR, 1);
 80074ae:	f107 0308 	add.w	r3, r7, #8
 80074b2:	3302      	adds	r3, #2
 80074b4:	2201      	movs	r2, #1
 80074b6:	212d      	movs	r1, #45	@ 0x2d
 80074b8:	4618      	mov	r0, r3
 80074ba:	f7ff fe2b 	bl	8007114 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	
	/* Set axes */
	Axes_Data->X = (int16_t) (buffer[0]) * TM_LIS3DSH_INT_Sensitivity;
 80074be:	f997 3008 	ldrsb.w	r3, [r7, #8]
 80074c2:	ee07 3a90 	vmov	s15, r3
 80074c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80074ca:	4b21      	ldr	r3, [pc, #132]	@ (8007550 <TM_LIS302DL_INT_ReadAxes+0xc8>)
 80074cc:	edd3 7a00 	vldr	s15, [r3]
 80074d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80074d8:	ee17 3a90 	vmov	r3, s15
 80074dc:	b21a      	sxth	r2, r3
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	801a      	strh	r2, [r3, #0]
	Axes_Data->Y = (int16_t) (buffer[1]) * TM_LIS3DSH_INT_Sensitivity;
 80074e2:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80074e6:	ee07 3a90 	vmov	s15, r3
 80074ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80074ee:	4b18      	ldr	r3, [pc, #96]	@ (8007550 <TM_LIS302DL_INT_ReadAxes+0xc8>)
 80074f0:	edd3 7a00 	vldr	s15, [r3]
 80074f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80074fc:	ee17 3a90 	vmov	r3, s15
 8007500:	b21a      	sxth	r2, r3
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	805a      	strh	r2, [r3, #2]
	Axes_Data->Z = (int16_t) (buffer[2]) * TM_LIS3DSH_INT_Sensitivity;	
 8007506:	f997 300a 	ldrsb.w	r3, [r7, #10]
 800750a:	ee07 3a90 	vmov	s15, r3
 800750e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007512:	4b0f      	ldr	r3, [pc, #60]	@ (8007550 <TM_LIS302DL_INT_ReadAxes+0xc8>)
 8007514:	edd3 7a00 	vldr	s15, [r3]
 8007518:	ee67 7a27 	vmul.f32	s15, s14, s15
 800751c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007520:	ee17 3a90 	vmov	r3, s15
 8007524:	b21a      	sxth	r2, r3
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	809a      	strh	r2, [r3, #4]
	/* Switch axes */
	SwitchXY  = Axes_Data->X;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	881b      	ldrh	r3, [r3, #0]
 800752e:	81fb      	strh	r3, [r7, #14]
	Axes_Data->X = Axes_Data->Y;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	801a      	strh	r2, [r3, #0]
	Axes_Data->X = -SwitchXY;
 800753a:	89fb      	ldrh	r3, [r7, #14]
 800753c:	425b      	negs	r3, r3
 800753e:	b29b      	uxth	r3, r3
 8007540:	b21a      	sxth	r2, r3
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	801a      	strh	r2, [r3, #0]
}
 8007546:	bf00      	nop
 8007548:	3710      	adds	r7, #16
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
 800754e:	bf00      	nop
 8007550:	2000021c 	.word	0x2000021c

08007554 <TM_LIS302DL_LIS3DSH_INT_Delay>:

void TM_LIS302DL_LIS3DSH_INT_Delay(void) {
 8007554:	b480      	push	{r7}
 8007556:	b083      	sub	sp, #12
 8007558:	af00      	add	r7, sp, #0
	uint32_t delay = 1000000;
 800755a:	4b07      	ldr	r3, [pc, #28]	@ (8007578 <TM_LIS302DL_LIS3DSH_INT_Delay+0x24>)
 800755c:	607b      	str	r3, [r7, #4]
	while (delay--);
 800755e:	bf00      	nop
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	1e5a      	subs	r2, r3, #1
 8007564:	607a      	str	r2, [r7, #4]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d1fa      	bne.n	8007560 <TM_LIS302DL_LIS3DSH_INT_Delay+0xc>
}
 800756a:	bf00      	nop
 800756c:	bf00      	nop
 800756e:	370c      	adds	r7, #12
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr
 8007578:	000f4240 	.word	0x000f4240

0800757c <TM_SPI_Init>:
void TM_SPI3_INT_InitPins(TM_SPI_PinsPack_t pinspack);
void TM_SPI4_INT_InitPins(TM_SPI_PinsPack_t pinspack);
void TM_SPI5_INT_InitPins(TM_SPI_PinsPack_t pinspack);
void TM_SPI6_INT_InitPins(TM_SPI_PinsPack_t pinspack);

void TM_SPI_Init(SPI_TypeDef* SPIx, TM_SPI_PinsPack_t pinspack) {
 800757c:	b580      	push	{r7, lr}
 800757e:	b084      	sub	sp, #16
 8007580:	af02      	add	r7, sp, #8
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	460b      	mov	r3, r1
 8007586:	70fb      	strb	r3, [r7, #3]
	/* Init with default settings */
#ifdef SPI1
	if (SPIx == SPI1) {
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	4a18      	ldr	r2, [pc, #96]	@ (80075ec <TM_SPI_Init+0x70>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d10a      	bne.n	80075a6 <TM_SPI_Init+0x2a>
		TM_SPIx_Init(SPI1, pinspack, TM_SPI1_MODE, TM_SPI1_PRESCALER, TM_SPI1_MASTERSLAVE, TM_SPI1_FIRSTBIT);
 8007590:	78f9      	ldrb	r1, [r7, #3]
 8007592:	2300      	movs	r3, #0
 8007594:	9301      	str	r3, [sp, #4]
 8007596:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800759a:	9300      	str	r3, [sp, #0]
 800759c:	2320      	movs	r3, #32
 800759e:	2200      	movs	r2, #0
 80075a0:	4812      	ldr	r0, [pc, #72]	@ (80075ec <TM_SPI_Init+0x70>)
 80075a2:	f000 f8b1 	bl	8007708 <TM_SPIx_Init>
	}
#endif
#ifdef SPI2
	if (SPIx == SPI2) {
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	4a11      	ldr	r2, [pc, #68]	@ (80075f0 <TM_SPI_Init+0x74>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d10a      	bne.n	80075c4 <TM_SPI_Init+0x48>
		TM_SPIx_Init(SPI2, pinspack, TM_SPI2_MODE, TM_SPI2_PRESCALER, TM_SPI2_MASTERSLAVE, TM_SPI2_FIRSTBIT);
 80075ae:	78f9      	ldrb	r1, [r7, #3]
 80075b0:	2300      	movs	r3, #0
 80075b2:	9301      	str	r3, [sp, #4]
 80075b4:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80075b8:	9300      	str	r3, [sp, #0]
 80075ba:	2320      	movs	r3, #32
 80075bc:	2200      	movs	r2, #0
 80075be:	480c      	ldr	r0, [pc, #48]	@ (80075f0 <TM_SPI_Init+0x74>)
 80075c0:	f000 f8a2 	bl	8007708 <TM_SPIx_Init>
	}
#endif
#ifdef SPI3
	if (SPIx == SPI3) {
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	4a0b      	ldr	r2, [pc, #44]	@ (80075f4 <TM_SPI_Init+0x78>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d10a      	bne.n	80075e2 <TM_SPI_Init+0x66>
		TM_SPIx_Init(SPI3, pinspack, TM_SPI3_MODE, TM_SPI3_PRESCALER, TM_SPI3_MASTERSLAVE, TM_SPI3_FIRSTBIT);
 80075cc:	78f9      	ldrb	r1, [r7, #3]
 80075ce:	2300      	movs	r3, #0
 80075d0:	9301      	str	r3, [sp, #4]
 80075d2:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80075d6:	9300      	str	r3, [sp, #0]
 80075d8:	2320      	movs	r3, #32
 80075da:	2200      	movs	r2, #0
 80075dc:	4805      	ldr	r0, [pc, #20]	@ (80075f4 <TM_SPI_Init+0x78>)
 80075de:	f000 f893 	bl	8007708 <TM_SPIx_Init>
#ifdef SPI6
	if (SPIx == SPI6) {
		TM_SPIx_Init(SPI6, pinspack, TM_SPI6_MODE, TM_SPI6_PRESCALER, TM_SPI6_MASTERSLAVE, TM_SPI6_FIRSTBIT);
	}
#endif
}
 80075e2:	bf00      	nop
 80075e4:	3708      	adds	r7, #8
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}
 80075ea:	bf00      	nop
 80075ec:	40013000 	.word	0x40013000
 80075f0:	40003800 	.word	0x40003800
 80075f4:	40003c00 	.word	0x40003c00

080075f8 <TM_SPI_WriteMulti>:
		/* Read data register */
		*dataIn++ = *(__IO uint8_t *)&SPIx->DR;
	}
}

void TM_SPI_WriteMulti(SPI_TypeDef* SPIx, uint8_t* dataOut, uint32_t count) {
 80075f8:	b480      	push	{r7}
 80075fa:	b085      	sub	sp, #20
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	60f8      	str	r0, [r7, #12]
 8007600:	60b9      	str	r1, [r7, #8]
 8007602:	607a      	str	r2, [r7, #4]
	/* Check if SPI is enabled */
	SPI_CHECK_ENABLED(SPIx);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800760c:	2b00      	cmp	r3, #0
 800760e:	d029      	beq.n	8007664 <TM_SPI_WriteMulti+0x6c>
	
	while (count--) {
 8007610:	e023      	b.n	800765a <TM_SPI_WriteMulti+0x62>
		/* Wait busy */
		SPI_WAIT_TX(SPIx);
 8007612:	bf00      	nop
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	689b      	ldr	r3, [r3, #8]
 8007618:	f003 0302 	and.w	r3, r3, #2
 800761c:	2b00      	cmp	r3, #0
 800761e:	d0f9      	beq.n	8007614 <TM_SPI_WriteMulti+0x1c>
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	689b      	ldr	r3, [r3, #8]
 8007624:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007628:	2b00      	cmp	r3, #0
 800762a:	d1f3      	bne.n	8007614 <TM_SPI_WriteMulti+0x1c>
		
		/* Fill output buffer with data */
		*(__IO uint8_t *)&SPIx->DR = *dataOut++;
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	1c5a      	adds	r2, r3, #1
 8007630:	60ba      	str	r2, [r7, #8]
 8007632:	68fa      	ldr	r2, [r7, #12]
 8007634:	320c      	adds	r2, #12
 8007636:	781b      	ldrb	r3, [r3, #0]
 8007638:	7013      	strb	r3, [r2, #0]
		
		/* Wait for SPI to end everything */
		SPI_WAIT_RX(SPIx);
 800763a:	bf00      	nop
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	f003 0301 	and.w	r3, r3, #1
 8007644:	2b00      	cmp	r3, #0
 8007646:	d0f9      	beq.n	800763c <TM_SPI_WriteMulti+0x44>
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007650:	2b00      	cmp	r3, #0
 8007652:	d1f3      	bne.n	800763c <TM_SPI_WriteMulti+0x44>
		
		/* Read data register */
		(void)*(__IO uint16_t *)&SPIx->DR;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	330c      	adds	r3, #12
 8007658:	881b      	ldrh	r3, [r3, #0]
	while (count--) {
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	1e5a      	subs	r2, r3, #1
 800765e:	607a      	str	r2, [r7, #4]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d1d6      	bne.n	8007612 <TM_SPI_WriteMulti+0x1a>
	}
}
 8007664:	3714      	adds	r7, #20
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr

0800766e <TM_SPI_ReadMulti>:

void TM_SPI_ReadMulti(SPI_TypeDef* SPIx, uint8_t* dataIn, uint8_t dummy, uint32_t count) {
 800766e:	b480      	push	{r7}
 8007670:	b085      	sub	sp, #20
 8007672:	af00      	add	r7, sp, #0
 8007674:	60f8      	str	r0, [r7, #12]
 8007676:	60b9      	str	r1, [r7, #8]
 8007678:	603b      	str	r3, [r7, #0]
 800767a:	4613      	mov	r3, r2
 800767c:	71fb      	strb	r3, [r7, #7]
	/* Check if SPI is enabled */
	SPI_CHECK_ENABLED(SPIx);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007686:	2b00      	cmp	r3, #0
 8007688:	d02c      	beq.n	80076e4 <TM_SPI_ReadMulti+0x76>
	
	while (count--) {
 800768a:	e026      	b.n	80076da <TM_SPI_ReadMulti+0x6c>
		/* Wait busy */
		SPI_WAIT_TX(SPIx);
 800768c:	bf00      	nop
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	f003 0302 	and.w	r3, r3, #2
 8007696:	2b00      	cmp	r3, #0
 8007698:	d0f9      	beq.n	800768e <TM_SPI_ReadMulti+0x20>
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	689b      	ldr	r3, [r3, #8]
 800769e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d1f3      	bne.n	800768e <TM_SPI_ReadMulti+0x20>
		
		/* Fill output buffer with data */
		*(__IO uint8_t *)&SPIx->DR = dummy;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	330c      	adds	r3, #12
 80076aa:	79fa      	ldrb	r2, [r7, #7]
 80076ac:	701a      	strb	r2, [r3, #0]
		
		/* Wait for SPI to end everything */
		SPI_WAIT_RX(SPIx);
 80076ae:	bf00      	nop
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	689b      	ldr	r3, [r3, #8]
 80076b4:	f003 0301 	and.w	r3, r3, #1
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d0f9      	beq.n	80076b0 <TM_SPI_ReadMulti+0x42>
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d1f3      	bne.n	80076b0 <TM_SPI_ReadMulti+0x42>
		
		/* Save data to buffer */
		*dataIn++ = *(__IO uint8_t *)&SPIx->DR;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	f103 020c 	add.w	r2, r3, #12
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	1c59      	adds	r1, r3, #1
 80076d2:	60b9      	str	r1, [r7, #8]
 80076d4:	7812      	ldrb	r2, [r2, #0]
 80076d6:	b2d2      	uxtb	r2, r2
 80076d8:	701a      	strb	r2, [r3, #0]
	while (count--) {
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	1e5a      	subs	r2, r3, #1
 80076de:	603a      	str	r2, [r7, #0]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d1d3      	bne.n	800768c <TM_SPI_ReadMulti+0x1e>
	}
}
 80076e4:	3714      	adds	r7, #20
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr

080076ee <TM_SPI_InitCustomPinsCallback>:
		/* Save data to buffer */
		*dataIn++ = SPIx->DR;
	}
}

__weak void TM_SPI_InitCustomPinsCallback(SPI_TypeDef* SPIx, uint16_t AlternateFunction) { 
 80076ee:	b480      	push	{r7}
 80076f0:	b083      	sub	sp, #12
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]
 80076f6:	460b      	mov	r3, r1
 80076f8:	807b      	strh	r3, [r7, #2]
	/* NOTE: This function Should not be modified, when the callback is needed,
           the TM_SPI_InitCustomPinsCallback could be implemented in the user file
   */
}
 80076fa:	bf00      	nop
 80076fc:	370c      	adds	r7, #12
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr
	...

08007708 <TM_SPIx_Init>:

/* Private functions */
static void TM_SPIx_Init(SPI_TypeDef* SPIx, TM_SPI_PinsPack_t pinspack, TM_SPI_Mode_t SPI_Mode, uint16_t SPI_BaudRatePrescaler, uint16_t SPI_MasterSlave, uint16_t SPI_FirstBit) {
 8007708:	b580      	push	{r7, lr}
 800770a:	b09c      	sub	sp, #112	@ 0x70
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	4608      	mov	r0, r1
 8007712:	4611      	mov	r1, r2
 8007714:	461a      	mov	r2, r3
 8007716:	4603      	mov	r3, r0
 8007718:	70fb      	strb	r3, [r7, #3]
 800771a:	460b      	mov	r3, r1
 800771c:	70bb      	strb	r3, [r7, #2]
 800771e:	4613      	mov	r3, r2
 8007720:	803b      	strh	r3, [r7, #0]
	SPI_HandleTypeDef SPIHandle;
	
	/* Save instance */
	SPIHandle.Instance = SPIx;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	61bb      	str	r3, [r7, #24]
	
#ifdef SPI1	
	if (SPIx == SPI1) {
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a46      	ldr	r2, [pc, #280]	@ (8007844 <TM_SPIx_Init+0x13c>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d113      	bne.n	8007756 <TM_SPIx_Init+0x4e>
		/* Enable SPI clock */
		__HAL_RCC_SPI1_CLK_ENABLE();
 800772e:	2300      	movs	r3, #0
 8007730:	617b      	str	r3, [r7, #20]
 8007732:	4b45      	ldr	r3, [pc, #276]	@ (8007848 <TM_SPIx_Init+0x140>)
 8007734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007736:	4a44      	ldr	r2, [pc, #272]	@ (8007848 <TM_SPIx_Init+0x140>)
 8007738:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800773c:	6453      	str	r3, [r2, #68]	@ 0x44
 800773e:	4b42      	ldr	r3, [pc, #264]	@ (8007848 <TM_SPIx_Init+0x140>)
 8007740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007742:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007746:	617b      	str	r3, [r7, #20]
 8007748:	697b      	ldr	r3, [r7, #20]
		
		/* Init pins */
		TM_SPI1_INT_InitPins(pinspack);
 800774a:	78fb      	ldrb	r3, [r7, #3]
 800774c:	4618      	mov	r0, r3
 800774e:	f000 f881 	bl	8007854 <TM_SPI1_INT_InitPins>
		
		/* Set options */
		SPIHandle.Init.DataSize = TM_SPI1_DATASIZE;
 8007752:	2300      	movs	r3, #0
 8007754:	627b      	str	r3, [r7, #36]	@ 0x24
	}
#endif
#ifdef SPI2
	if (SPIx == SPI2) {
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	4a3c      	ldr	r2, [pc, #240]	@ (800784c <TM_SPIx_Init+0x144>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d113      	bne.n	8007786 <TM_SPIx_Init+0x7e>
		/* Enable SPI clock */
		__HAL_RCC_SPI2_CLK_ENABLE();
 800775e:	2300      	movs	r3, #0
 8007760:	613b      	str	r3, [r7, #16]
 8007762:	4b39      	ldr	r3, [pc, #228]	@ (8007848 <TM_SPIx_Init+0x140>)
 8007764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007766:	4a38      	ldr	r2, [pc, #224]	@ (8007848 <TM_SPIx_Init+0x140>)
 8007768:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800776c:	6413      	str	r3, [r2, #64]	@ 0x40
 800776e:	4b36      	ldr	r3, [pc, #216]	@ (8007848 <TM_SPIx_Init+0x140>)
 8007770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007772:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007776:	613b      	str	r3, [r7, #16]
 8007778:	693b      	ldr	r3, [r7, #16]
		
		/* Init pins */
		TM_SPI2_INT_InitPins(pinspack);
 800777a:	78fb      	ldrb	r3, [r7, #3]
 800777c:	4618      	mov	r0, r3
 800777e:	f000 f899 	bl	80078b4 <TM_SPI2_INT_InitPins>
		
		/* Set options */
		SPIHandle.Init.DataSize = TM_SPI2_DATASIZE;
 8007782:	2300      	movs	r3, #0
 8007784:	627b      	str	r3, [r7, #36]	@ 0x24
	}
#endif
#ifdef SPI3
	if (SPIx == SPI3) {
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	4a31      	ldr	r2, [pc, #196]	@ (8007850 <TM_SPIx_Init+0x148>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d113      	bne.n	80077b6 <TM_SPIx_Init+0xae>
		/* Enable SPI clock */
		__HAL_RCC_SPI3_CLK_ENABLE();
 800778e:	2300      	movs	r3, #0
 8007790:	60fb      	str	r3, [r7, #12]
 8007792:	4b2d      	ldr	r3, [pc, #180]	@ (8007848 <TM_SPIx_Init+0x140>)
 8007794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007796:	4a2c      	ldr	r2, [pc, #176]	@ (8007848 <TM_SPIx_Init+0x140>)
 8007798:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800779c:	6413      	str	r3, [r2, #64]	@ 0x40
 800779e:	4b2a      	ldr	r3, [pc, #168]	@ (8007848 <TM_SPIx_Init+0x140>)
 80077a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80077a6:	60fb      	str	r3, [r7, #12]
 80077a8:	68fb      	ldr	r3, [r7, #12]
		
		/* Init pins */
		TM_SPI3_INT_InitPins(pinspack);
 80077aa:	78fb      	ldrb	r3, [r7, #3]
 80077ac:	4618      	mov	r0, r3
 80077ae:	f000 f8e5 	bl	800797c <TM_SPI3_INT_InitPins>
		
		/* Set options */
		SPIHandle.Init.DataSize = TM_SPI3_DATASIZE;
 80077b2:	2300      	movs	r3, #0
 80077b4:	627b      	str	r3, [r7, #36]	@ 0x24
		SPIHandle.Init.DataSize = TM_SPI6_DATASIZE;
	}
#endif

	/* Fill SPI settings */
	SPIHandle.Init.BaudRatePrescaler = SPI_BaudRatePrescaler;
 80077b6:	883b      	ldrh	r3, [r7, #0]
 80077b8:	637b      	str	r3, [r7, #52]	@ 0x34
	SPIHandle.Init.FirstBit = SPI_FirstBit;
 80077ba:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 80077be:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPIHandle.Init.Mode = SPI_MasterSlave;
 80077c0:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 80077c4:	61fb      	str	r3, [r7, #28]
	
	SPIHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80077c6:	2300      	movs	r3, #0
 80077c8:	643b      	str	r3, [r7, #64]	@ 0x40
	SPIHandle.Init.CRCPolynomial = 7;
 80077ca:	2307      	movs	r3, #7
 80077cc:	647b      	str	r3, [r7, #68]	@ 0x44
	SPIHandle.Init.TIMode = SPI_TIMODE_DISABLE;
 80077ce:	2300      	movs	r3, #0
 80077d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	SPIHandle.Init.NSS = SPI_NSS_SOFT;
 80077d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80077d6:	633b      	str	r3, [r7, #48]	@ 0x30
	SPIHandle.Init.Direction = SPI_DIRECTION_2LINES;
 80077d8:	2300      	movs	r3, #0
 80077da:	623b      	str	r3, [r7, #32]
    SPIHandle.Init.DataSize = SPI_DATASIZE_8BIT;
    SPIHandle.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
#endif
	
	/* SPI mode */
	if (SPI_Mode == TM_SPI_Mode_0) {
 80077dc:	78bb      	ldrb	r3, [r7, #2]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d104      	bne.n	80077ec <TM_SPIx_Init+0xe4>
		SPIHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 80077e2:	2300      	movs	r3, #0
 80077e4:	62bb      	str	r3, [r7, #40]	@ 0x28
		SPIHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 80077e6:	2300      	movs	r3, #0
 80077e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077ea:	e016      	b.n	800781a <TM_SPIx_Init+0x112>
	} else if (SPI_Mode == TM_SPI_Mode_1) {
 80077ec:	78bb      	ldrb	r3, [r7, #2]
 80077ee:	2b01      	cmp	r3, #1
 80077f0:	d104      	bne.n	80077fc <TM_SPIx_Init+0xf4>
		SPIHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 80077f2:	2300      	movs	r3, #0
 80077f4:	62bb      	str	r3, [r7, #40]	@ 0x28
		SPIHandle.Init.CLKPhase = SPI_PHASE_2EDGE;
 80077f6:	2301      	movs	r3, #1
 80077f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077fa:	e00e      	b.n	800781a <TM_SPIx_Init+0x112>
	} else if (SPI_Mode == TM_SPI_Mode_2) {
 80077fc:	78bb      	ldrb	r3, [r7, #2]
 80077fe:	2b02      	cmp	r3, #2
 8007800:	d104      	bne.n	800780c <TM_SPIx_Init+0x104>
		SPIHandle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8007802:	2302      	movs	r3, #2
 8007804:	62bb      	str	r3, [r7, #40]	@ 0x28
		SPIHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007806:	2300      	movs	r3, #0
 8007808:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800780a:	e006      	b.n	800781a <TM_SPIx_Init+0x112>
	} else if (SPI_Mode == TM_SPI_Mode_3) {
 800780c:	78bb      	ldrb	r3, [r7, #2]
 800780e:	2b03      	cmp	r3, #3
 8007810:	d103      	bne.n	800781a <TM_SPIx_Init+0x112>
		SPIHandle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8007812:	2302      	movs	r3, #2
 8007814:	62bb      	str	r3, [r7, #40]	@ 0x28
		SPIHandle.Init.CLKPhase = SPI_PHASE_2EDGE;
 8007816:	2301      	movs	r3, #1
 8007818:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}
	
	/* Disable first */
	__HAL_SPI_DISABLE(&SPIHandle);
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	681a      	ldr	r2, [r3, #0]
 800781e:	69bb      	ldr	r3, [r7, #24]
 8007820:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007824:	601a      	str	r2, [r3, #0]
	
	/* Init SPI */
	HAL_SPI_Init(&SPIHandle);
 8007826:	f107 0318 	add.w	r3, r7, #24
 800782a:	4618      	mov	r0, r3
 800782c:	f7fd fb3e 	bl	8004eac <HAL_SPI_Init>
	
	/* Enable SPI */
	__HAL_SPI_ENABLE(&SPIHandle);
 8007830:	69bb      	ldr	r3, [r7, #24]
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800783a:	601a      	str	r2, [r3, #0]
}
 800783c:	bf00      	nop
 800783e:	3770      	adds	r7, #112	@ 0x70
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}
 8007844:	40013000 	.word	0x40013000
 8007848:	40023800 	.word	0x40023800
 800784c:	40003800 	.word	0x40003800
 8007850:	40003c00 	.word	0x40003c00

08007854 <TM_SPI1_INT_InitPins>:

/* Private functions */
#ifdef SPI1
void TM_SPI1_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 8007854:	b580      	push	{r7, lr}
 8007856:	b084      	sub	sp, #16
 8007858:	af02      	add	r7, sp, #8
 800785a:	4603      	mov	r3, r0
 800785c:	71fb      	strb	r3, [r7, #7]
	/* Init SPI pins */
#if defined(GPIOA)
	if (pinspack == TM_SPI_PinsPack_1) {
 800785e:	79fb      	ldrb	r3, [r7, #7]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d109      	bne.n	8007878 <TM_SPI1_INT_InitPins+0x24>
		TM_GPIO_InitAlternate(GPIOA, GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI1);
 8007864:	2305      	movs	r3, #5
 8007866:	9301      	str	r3, [sp, #4]
 8007868:	2303      	movs	r3, #3
 800786a:	9300      	str	r3, [sp, #0]
 800786c:	2300      	movs	r3, #0
 800786e:	2200      	movs	r2, #0
 8007870:	21e0      	movs	r1, #224	@ 0xe0
 8007872:	480d      	ldr	r0, [pc, #52]	@ (80078a8 <TM_SPI1_INT_InitPins+0x54>)
 8007874:	f7ff fa4d 	bl	8006d12 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOB)
	if (pinspack == TM_SPI_PinsPack_2) {
 8007878:	79fb      	ldrb	r3, [r7, #7]
 800787a:	2b01      	cmp	r3, #1
 800787c:	d109      	bne.n	8007892 <TM_SPI1_INT_InitPins+0x3e>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI1);
 800787e:	2305      	movs	r3, #5
 8007880:	9301      	str	r3, [sp, #4]
 8007882:	2303      	movs	r3, #3
 8007884:	9300      	str	r3, [sp, #0]
 8007886:	2300      	movs	r3, #0
 8007888:	2200      	movs	r2, #0
 800788a:	2138      	movs	r1, #56	@ 0x38
 800788c:	4807      	ldr	r0, [pc, #28]	@ (80078ac <TM_SPI1_INT_InitPins+0x58>)
 800788e:	f7ff fa40 	bl	8006d12 <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 8007892:	79fb      	ldrb	r3, [r7, #7]
 8007894:	2b04      	cmp	r3, #4
 8007896:	d103      	bne.n	80078a0 <TM_SPI1_INT_InitPins+0x4c>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI1, GPIO_AFx_SPI1);
 8007898:	2105      	movs	r1, #5
 800789a:	4805      	ldr	r0, [pc, #20]	@ (80078b0 <TM_SPI1_INT_InitPins+0x5c>)
 800789c:	f7ff ff27 	bl	80076ee <TM_SPI_InitCustomPinsCallback>
	}
}
 80078a0:	bf00      	nop
 80078a2:	3708      	adds	r7, #8
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd80      	pop	{r7, pc}
 80078a8:	40020000 	.word	0x40020000
 80078ac:	40020400 	.word	0x40020400
 80078b0:	40013000 	.word	0x40013000

080078b4 <TM_SPI2_INT_InitPins>:
#endif

#ifdef SPI2
void TM_SPI2_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b084      	sub	sp, #16
 80078b8:	af02      	add	r7, sp, #8
 80078ba:	4603      	mov	r3, r0
 80078bc:	71fb      	strb	r3, [r7, #7]
	/* Init SPI pins */
#if defined(GPIOB) && defined(GPIOC)
	if (pinspack == TM_SPI_PinsPack_1) {
 80078be:	79fb      	ldrb	r3, [r7, #7]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d114      	bne.n	80078ee <TM_SPI2_INT_InitPins+0x3a>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_10, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI2);
 80078c4:	2305      	movs	r3, #5
 80078c6:	9301      	str	r3, [sp, #4]
 80078c8:	2303      	movs	r3, #3
 80078ca:	9300      	str	r3, [sp, #0]
 80078cc:	2300      	movs	r3, #0
 80078ce:	2200      	movs	r2, #0
 80078d0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80078d4:	4825      	ldr	r0, [pc, #148]	@ (800796c <TM_SPI2_INT_InitPins+0xb8>)
 80078d6:	f7ff fa1c 	bl	8006d12 <TM_GPIO_InitAlternate>
		TM_GPIO_InitAlternate(GPIOC, GPIO_PIN_2 | GPIO_PIN_3, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI2);
 80078da:	2305      	movs	r3, #5
 80078dc:	9301      	str	r3, [sp, #4]
 80078de:	2303      	movs	r3, #3
 80078e0:	9300      	str	r3, [sp, #0]
 80078e2:	2300      	movs	r3, #0
 80078e4:	2200      	movs	r2, #0
 80078e6:	210c      	movs	r1, #12
 80078e8:	4821      	ldr	r0, [pc, #132]	@ (8007970 <TM_SPI2_INT_InitPins+0xbc>)
 80078ea:	f7ff fa12 	bl	8006d12 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOB)
	if (pinspack == TM_SPI_PinsPack_2) {
 80078ee:	79fb      	ldrb	r3, [r7, #7]
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d10a      	bne.n	800790a <TM_SPI2_INT_InitPins+0x56>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI2);
 80078f4:	2305      	movs	r3, #5
 80078f6:	9301      	str	r3, [sp, #4]
 80078f8:	2303      	movs	r3, #3
 80078fa:	9300      	str	r3, [sp, #0]
 80078fc:	2300      	movs	r3, #0
 80078fe:	2200      	movs	r2, #0
 8007900:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8007904:	4819      	ldr	r0, [pc, #100]	@ (800796c <TM_SPI2_INT_InitPins+0xb8>)
 8007906:	f7ff fa04 	bl	8006d12 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOI)
	if (pinspack == TM_SPI_PinsPack_3) {
 800790a:	79fb      	ldrb	r3, [r7, #7]
 800790c:	2b02      	cmp	r3, #2
 800790e:	d109      	bne.n	8007924 <TM_SPI2_INT_InitPins+0x70>
		TM_GPIO_InitAlternate(GPIOI, GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_3, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI2);
 8007910:	2305      	movs	r3, #5
 8007912:	9301      	str	r3, [sp, #4]
 8007914:	2303      	movs	r3, #3
 8007916:	9300      	str	r3, [sp, #0]
 8007918:	2300      	movs	r3, #0
 800791a:	2200      	movs	r2, #0
 800791c:	210d      	movs	r1, #13
 800791e:	4815      	ldr	r0, [pc, #84]	@ (8007974 <TM_SPI2_INT_InitPins+0xc0>)
 8007920:	f7ff f9f7 	bl	8006d12 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOB) && defined(GPIOI)
	if (pinspack == TM_SPI_PinsPack_4) {
 8007924:	79fb      	ldrb	r3, [r7, #7]
 8007926:	2b03      	cmp	r3, #3
 8007928:	d114      	bne.n	8007954 <TM_SPI2_INT_InitPins+0xa0>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_14 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI2);
 800792a:	2305      	movs	r3, #5
 800792c:	9301      	str	r3, [sp, #4]
 800792e:	2303      	movs	r3, #3
 8007930:	9300      	str	r3, [sp, #0]
 8007932:	2300      	movs	r3, #0
 8007934:	2200      	movs	r2, #0
 8007936:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 800793a:	480c      	ldr	r0, [pc, #48]	@ (800796c <TM_SPI2_INT_InitPins+0xb8>)
 800793c:	f7ff f9e9 	bl	8006d12 <TM_GPIO_InitAlternate>
		TM_GPIO_InitAlternate(GPIOI, GPIO_PIN_1, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI2);
 8007940:	2305      	movs	r3, #5
 8007942:	9301      	str	r3, [sp, #4]
 8007944:	2303      	movs	r3, #3
 8007946:	9300      	str	r3, [sp, #0]
 8007948:	2300      	movs	r3, #0
 800794a:	2200      	movs	r2, #0
 800794c:	2102      	movs	r1, #2
 800794e:	4809      	ldr	r0, [pc, #36]	@ (8007974 <TM_SPI2_INT_InitPins+0xc0>)
 8007950:	f7ff f9df 	bl	8006d12 <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 8007954:	79fb      	ldrb	r3, [r7, #7]
 8007956:	2b04      	cmp	r3, #4
 8007958:	d103      	bne.n	8007962 <TM_SPI2_INT_InitPins+0xae>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI2, GPIO_AFx_SPI2);
 800795a:	2105      	movs	r1, #5
 800795c:	4806      	ldr	r0, [pc, #24]	@ (8007978 <TM_SPI2_INT_InitPins+0xc4>)
 800795e:	f7ff fec6 	bl	80076ee <TM_SPI_InitCustomPinsCallback>
	}
}
 8007962:	bf00      	nop
 8007964:	3708      	adds	r7, #8
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}
 800796a:	bf00      	nop
 800796c:	40020400 	.word	0x40020400
 8007970:	40020800 	.word	0x40020800
 8007974:	40022000 	.word	0x40022000
 8007978:	40003800 	.word	0x40003800

0800797c <TM_SPI3_INT_InitPins>:
#endif

#ifdef SPI3
void TM_SPI3_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 800797c:	b580      	push	{r7, lr}
 800797e:	b084      	sub	sp, #16
 8007980:	af02      	add	r7, sp, #8
 8007982:	4603      	mov	r3, r0
 8007984:	71fb      	strb	r3, [r7, #7]
	/* Enable SPI pins */
#if defined(GPIOB)
	if (pinspack == TM_SPI_PinsPack_1) {
 8007986:	79fb      	ldrb	r3, [r7, #7]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d109      	bne.n	80079a0 <TM_SPI3_INT_InitPins+0x24>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI3);
 800798c:	2306      	movs	r3, #6
 800798e:	9301      	str	r3, [sp, #4]
 8007990:	2303      	movs	r3, #3
 8007992:	9300      	str	r3, [sp, #0]
 8007994:	2300      	movs	r3, #0
 8007996:	2200      	movs	r2, #0
 8007998:	2138      	movs	r1, #56	@ 0x38
 800799a:	480e      	ldr	r0, [pc, #56]	@ (80079d4 <TM_SPI3_INT_InitPins+0x58>)
 800799c:	f7ff f9b9 	bl	8006d12 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOC)
	if (pinspack == TM_SPI_PinsPack_2) {
 80079a0:	79fb      	ldrb	r3, [r7, #7]
 80079a2:	2b01      	cmp	r3, #1
 80079a4:	d10a      	bne.n	80079bc <TM_SPI3_INT_InitPins+0x40>
		TM_GPIO_InitAlternate(GPIOC, GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AFx_SPI3);
 80079a6:	2306      	movs	r3, #6
 80079a8:	9301      	str	r3, [sp, #4]
 80079aa:	2303      	movs	r3, #3
 80079ac:	9300      	str	r3, [sp, #0]
 80079ae:	2300      	movs	r3, #0
 80079b0:	2200      	movs	r2, #0
 80079b2:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 80079b6:	4808      	ldr	r0, [pc, #32]	@ (80079d8 <TM_SPI3_INT_InitPins+0x5c>)
 80079b8:	f7ff f9ab 	bl	8006d12 <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 80079bc:	79fb      	ldrb	r3, [r7, #7]
 80079be:	2b04      	cmp	r3, #4
 80079c0:	d103      	bne.n	80079ca <TM_SPI3_INT_InitPins+0x4e>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI3, GPIO_AFx_SPI3);
 80079c2:	2106      	movs	r1, #6
 80079c4:	4805      	ldr	r0, [pc, #20]	@ (80079dc <TM_SPI3_INT_InitPins+0x60>)
 80079c6:	f7ff fe92 	bl	80076ee <TM_SPI_InitCustomPinsCallback>
	}
}
 80079ca:	bf00      	nop
 80079cc:	3708      	adds	r7, #8
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
 80079d2:	bf00      	nop
 80079d4:	40020400 	.word	0x40020400
 80079d8:	40020800 	.word	0x40020800
 80079dc:	40003c00 	.word	0x40003c00

080079e0 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80079e0:	b590      	push	{r4, r7, lr}
 80079e2:	b089      	sub	sp, #36	@ 0x24
 80079e4:	af04      	add	r7, sp, #16
 80079e6:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80079e8:	2301      	movs	r3, #1
 80079ea:	2202      	movs	r2, #2
 80079ec:	2102      	movs	r1, #2
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f000 fc85 	bl	80082fe <USBH_FindInterface>
 80079f4:	4603      	mov	r3, r0
 80079f6:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80079f8:	7bfb      	ldrb	r3, [r7, #15]
 80079fa:	2bff      	cmp	r3, #255	@ 0xff
 80079fc:	d002      	beq.n	8007a04 <USBH_CDC_InterfaceInit+0x24>
 80079fe:	7bfb      	ldrb	r3, [r7, #15]
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d901      	bls.n	8007a08 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007a04:	2302      	movs	r3, #2
 8007a06:	e13d      	b.n	8007c84 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007a08:	7bfb      	ldrb	r3, [r7, #15]
 8007a0a:	4619      	mov	r1, r3
 8007a0c:	6878      	ldr	r0, [r7, #4]
 8007a0e:	f000 fc5a 	bl	80082c6 <USBH_SelectInterface>
 8007a12:	4603      	mov	r3, r0
 8007a14:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007a16:	7bbb      	ldrb	r3, [r7, #14]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d001      	beq.n	8007a20 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007a1c:	2302      	movs	r3, #2
 8007a1e:	e131      	b.n	8007c84 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8007a26:	2050      	movs	r0, #80	@ 0x50
 8007a28:	f002 fb64 	bl	800a0f4 <malloc>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a36:	69db      	ldr	r3, [r3, #28]
 8007a38:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d101      	bne.n	8007a44 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007a40:	2302      	movs	r3, #2
 8007a42:	e11f      	b.n	8007c84 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007a44:	2250      	movs	r2, #80	@ 0x50
 8007a46:	2100      	movs	r1, #0
 8007a48:	68b8      	ldr	r0, [r7, #8]
 8007a4a:	f002 fc11 	bl	800a270 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007a4e:	7bfb      	ldrb	r3, [r7, #15]
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	211a      	movs	r1, #26
 8007a54:	fb01 f303 	mul.w	r3, r1, r3
 8007a58:	4413      	add	r3, r2
 8007a5a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007a5e:	781b      	ldrb	r3, [r3, #0]
 8007a60:	b25b      	sxtb	r3, r3
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	da15      	bge.n	8007a92 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007a66:	7bfb      	ldrb	r3, [r7, #15]
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	211a      	movs	r1, #26
 8007a6c:	fb01 f303 	mul.w	r3, r1, r3
 8007a70:	4413      	add	r3, r2
 8007a72:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007a76:	781a      	ldrb	r2, [r3, #0]
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007a7c:	7bfb      	ldrb	r3, [r7, #15]
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	211a      	movs	r1, #26
 8007a82:	fb01 f303 	mul.w	r3, r1, r3
 8007a86:	4413      	add	r3, r2
 8007a88:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007a8c:	881a      	ldrh	r2, [r3, #0]
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	785b      	ldrb	r3, [r3, #1]
 8007a96:	4619      	mov	r1, r3
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f001 ffbe 	bl	8009a1a <USBH_AllocPipe>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	461a      	mov	r2, r3
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	7819      	ldrb	r1, [r3, #0]
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	7858      	ldrb	r0, [r3, #1]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007aba:	68ba      	ldr	r2, [r7, #8]
 8007abc:	8952      	ldrh	r2, [r2, #10]
 8007abe:	9202      	str	r2, [sp, #8]
 8007ac0:	2203      	movs	r2, #3
 8007ac2:	9201      	str	r2, [sp, #4]
 8007ac4:	9300      	str	r3, [sp, #0]
 8007ac6:	4623      	mov	r3, r4
 8007ac8:	4602      	mov	r2, r0
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f001 ff76 	bl	80099bc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	781b      	ldrb	r3, [r3, #0]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	4619      	mov	r1, r3
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f002 fa85 	bl	8009fe8 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007ade:	2300      	movs	r3, #0
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	210a      	movs	r1, #10
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f000 fc0a 	bl	80082fe <USBH_FindInterface>
 8007aea:	4603      	mov	r3, r0
 8007aec:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007aee:	7bfb      	ldrb	r3, [r7, #15]
 8007af0:	2bff      	cmp	r3, #255	@ 0xff
 8007af2:	d002      	beq.n	8007afa <USBH_CDC_InterfaceInit+0x11a>
 8007af4:	7bfb      	ldrb	r3, [r7, #15]
 8007af6:	2b01      	cmp	r3, #1
 8007af8:	d901      	bls.n	8007afe <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007afa:	2302      	movs	r3, #2
 8007afc:	e0c2      	b.n	8007c84 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007afe:	7bfb      	ldrb	r3, [r7, #15]
 8007b00:	687a      	ldr	r2, [r7, #4]
 8007b02:	211a      	movs	r1, #26
 8007b04:	fb01 f303 	mul.w	r3, r1, r3
 8007b08:	4413      	add	r3, r2
 8007b0a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007b0e:	781b      	ldrb	r3, [r3, #0]
 8007b10:	b25b      	sxtb	r3, r3
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	da16      	bge.n	8007b44 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007b16:	7bfb      	ldrb	r3, [r7, #15]
 8007b18:	687a      	ldr	r2, [r7, #4]
 8007b1a:	211a      	movs	r1, #26
 8007b1c:	fb01 f303 	mul.w	r3, r1, r3
 8007b20:	4413      	add	r3, r2
 8007b22:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007b26:	781a      	ldrb	r2, [r3, #0]
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007b2c:	7bfb      	ldrb	r3, [r7, #15]
 8007b2e:	687a      	ldr	r2, [r7, #4]
 8007b30:	211a      	movs	r1, #26
 8007b32:	fb01 f303 	mul.w	r3, r1, r3
 8007b36:	4413      	add	r3, r2
 8007b38:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007b3c:	881a      	ldrh	r2, [r3, #0]
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	835a      	strh	r2, [r3, #26]
 8007b42:	e015      	b.n	8007b70 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007b44:	7bfb      	ldrb	r3, [r7, #15]
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	211a      	movs	r1, #26
 8007b4a:	fb01 f303 	mul.w	r3, r1, r3
 8007b4e:	4413      	add	r3, r2
 8007b50:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007b54:	781a      	ldrb	r2, [r3, #0]
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007b5a:	7bfb      	ldrb	r3, [r7, #15]
 8007b5c:	687a      	ldr	r2, [r7, #4]
 8007b5e:	211a      	movs	r1, #26
 8007b60:	fb01 f303 	mul.w	r3, r1, r3
 8007b64:	4413      	add	r3, r2
 8007b66:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007b6a:	881a      	ldrh	r2, [r3, #0]
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007b70:	7bfb      	ldrb	r3, [r7, #15]
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	211a      	movs	r1, #26
 8007b76:	fb01 f303 	mul.w	r3, r1, r3
 8007b7a:	4413      	add	r3, r2
 8007b7c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007b80:	781b      	ldrb	r3, [r3, #0]
 8007b82:	b25b      	sxtb	r3, r3
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	da16      	bge.n	8007bb6 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007b88:	7bfb      	ldrb	r3, [r7, #15]
 8007b8a:	687a      	ldr	r2, [r7, #4]
 8007b8c:	211a      	movs	r1, #26
 8007b8e:	fb01 f303 	mul.w	r3, r1, r3
 8007b92:	4413      	add	r3, r2
 8007b94:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007b98:	781a      	ldrb	r2, [r3, #0]
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007b9e:	7bfb      	ldrb	r3, [r7, #15]
 8007ba0:	687a      	ldr	r2, [r7, #4]
 8007ba2:	211a      	movs	r1, #26
 8007ba4:	fb01 f303 	mul.w	r3, r1, r3
 8007ba8:	4413      	add	r3, r2
 8007baa:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007bae:	881a      	ldrh	r2, [r3, #0]
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	835a      	strh	r2, [r3, #26]
 8007bb4:	e015      	b.n	8007be2 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007bb6:	7bfb      	ldrb	r3, [r7, #15]
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	211a      	movs	r1, #26
 8007bbc:	fb01 f303 	mul.w	r3, r1, r3
 8007bc0:	4413      	add	r3, r2
 8007bc2:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007bc6:	781a      	ldrb	r2, [r3, #0]
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007bcc:	7bfb      	ldrb	r3, [r7, #15]
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	211a      	movs	r1, #26
 8007bd2:	fb01 f303 	mul.w	r3, r1, r3
 8007bd6:	4413      	add	r3, r2
 8007bd8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007bdc:	881a      	ldrh	r2, [r3, #0]
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	7b9b      	ldrb	r3, [r3, #14]
 8007be6:	4619      	mov	r1, r3
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f001 ff16 	bl	8009a1a <USBH_AllocPipe>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	461a      	mov	r2, r3
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	7bdb      	ldrb	r3, [r3, #15]
 8007bfa:	4619      	mov	r1, r3
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	f001 ff0c 	bl	8009a1a <USBH_AllocPipe>
 8007c02:	4603      	mov	r3, r0
 8007c04:	461a      	mov	r2, r3
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	7b59      	ldrb	r1, [r3, #13]
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	7b98      	ldrb	r0, [r3, #14]
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007c1e:	68ba      	ldr	r2, [r7, #8]
 8007c20:	8b12      	ldrh	r2, [r2, #24]
 8007c22:	9202      	str	r2, [sp, #8]
 8007c24:	2202      	movs	r2, #2
 8007c26:	9201      	str	r2, [sp, #4]
 8007c28:	9300      	str	r3, [sp, #0]
 8007c2a:	4623      	mov	r3, r4
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f001 fec4 	bl	80099bc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	7b19      	ldrb	r1, [r3, #12]
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	7bd8      	ldrb	r0, [r3, #15]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007c48:	68ba      	ldr	r2, [r7, #8]
 8007c4a:	8b52      	ldrh	r2, [r2, #26]
 8007c4c:	9202      	str	r2, [sp, #8]
 8007c4e:	2202      	movs	r2, #2
 8007c50:	9201      	str	r2, [sp, #4]
 8007c52:	9300      	str	r3, [sp, #0]
 8007c54:	4623      	mov	r3, r4
 8007c56:	4602      	mov	r2, r0
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	f001 feaf 	bl	80099bc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	2200      	movs	r2, #0
 8007c62:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	7b5b      	ldrb	r3, [r3, #13]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	4619      	mov	r1, r3
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f002 f9ba 	bl	8009fe8 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	7b1b      	ldrb	r3, [r3, #12]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	4619      	mov	r1, r3
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f002 f9b3 	bl	8009fe8 <USBH_LL_SetToggle>

  return USBH_OK;
 8007c82:	2300      	movs	r3, #0
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3714      	adds	r7, #20
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd90      	pop	{r4, r7, pc}

08007c8c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b084      	sub	sp, #16
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007c9a:	69db      	ldr	r3, [r3, #28]
 8007c9c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d00e      	beq.n	8007cc4 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	781b      	ldrb	r3, [r3, #0]
 8007caa:	4619      	mov	r1, r3
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f001 fea4 	bl	80099fa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	781b      	ldrb	r3, [r3, #0]
 8007cb6:	4619      	mov	r1, r3
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f001 fecf 	bl	8009a5c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	7b1b      	ldrb	r3, [r3, #12]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d00e      	beq.n	8007cea <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	7b1b      	ldrb	r3, [r3, #12]
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f001 fe91 	bl	80099fa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	7b1b      	ldrb	r3, [r3, #12]
 8007cdc:	4619      	mov	r1, r3
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f001 febc 	bl	8009a5c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	7b5b      	ldrb	r3, [r3, #13]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d00e      	beq.n	8007d10 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	7b5b      	ldrb	r3, [r3, #13]
 8007cf6:	4619      	mov	r1, r3
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f001 fe7e 	bl	80099fa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	7b5b      	ldrb	r3, [r3, #13]
 8007d02:	4619      	mov	r1, r3
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	f001 fea9 	bl	8009a5c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d16:	69db      	ldr	r3, [r3, #28]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d00b      	beq.n	8007d34 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d22:	69db      	ldr	r3, [r3, #28]
 8007d24:	4618      	mov	r0, r3
 8007d26:	f002 f9ed 	bl	800a104 <free>
    phost->pActiveClass->pData = 0U;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d30:	2200      	movs	r2, #0
 8007d32:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3710      	adds	r7, #16
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}

08007d3e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8007d3e:	b580      	push	{r7, lr}
 8007d40:	b084      	sub	sp, #16
 8007d42:	af00      	add	r7, sp, #0
 8007d44:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d4c:	69db      	ldr	r3, [r3, #28]
 8007d4e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	3340      	adds	r3, #64	@ 0x40
 8007d54:	4619      	mov	r1, r3
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f000 f8b1 	bl	8007ebe <GetLineCoding>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8007d60:	7afb      	ldrb	r3, [r7, #11]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d105      	bne.n	8007d72 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007d6c:	2102      	movs	r1, #2
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8007d72:	7afb      	ldrb	r3, [r7, #11]
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	3710      	adds	r7, #16
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}

08007d7c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b084      	sub	sp, #16
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007d84:	2301      	movs	r3, #1
 8007d86:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d92:	69db      	ldr	r3, [r3, #28]
 8007d94:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8007d9c:	2b04      	cmp	r3, #4
 8007d9e:	d877      	bhi.n	8007e90 <USBH_CDC_Process+0x114>
 8007da0:	a201      	add	r2, pc, #4	@ (adr r2, 8007da8 <USBH_CDC_Process+0x2c>)
 8007da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da6:	bf00      	nop
 8007da8:	08007dbd 	.word	0x08007dbd
 8007dac:	08007dc3 	.word	0x08007dc3
 8007db0:	08007df3 	.word	0x08007df3
 8007db4:	08007e67 	.word	0x08007e67
 8007db8:	08007e75 	.word	0x08007e75
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	73fb      	strb	r3, [r7, #15]
      break;
 8007dc0:	e06d      	b.n	8007e9e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	f000 f897 	bl	8007efc <SetLineCoding>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007dd2:	7bbb      	ldrb	r3, [r7, #14]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d104      	bne.n	8007de2 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	2202      	movs	r2, #2
 8007ddc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007de0:	e058      	b.n	8007e94 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8007de2:	7bbb      	ldrb	r3, [r7, #14]
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d055      	beq.n	8007e94 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	2204      	movs	r2, #4
 8007dec:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007df0:	e050      	b.n	8007e94 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	3340      	adds	r3, #64	@ 0x40
 8007df6:	4619      	mov	r1, r3
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f000 f860 	bl	8007ebe <GetLineCoding>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007e02:	7bbb      	ldrb	r3, [r7, #14]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d126      	bne.n	8007e56 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e1a:	791b      	ldrb	r3, [r3, #4]
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d13b      	bne.n	8007e98 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e2a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d133      	bne.n	8007e98 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e3a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	d12b      	bne.n	8007e98 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e48:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d124      	bne.n	8007e98 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 f958 	bl	8008104 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007e54:	e020      	b.n	8007e98 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8007e56:	7bbb      	ldrb	r3, [r7, #14]
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	d01d      	beq.n	8007e98 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	2204      	movs	r2, #4
 8007e60:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007e64:	e018      	b.n	8007e98 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f000 f867 	bl	8007f3a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f000 f8da 	bl	8008026 <CDC_ProcessReception>
      break;
 8007e72:	e014      	b.n	8007e9e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8007e74:	2100      	movs	r1, #0
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f001 f81a 	bl	8008eb0 <USBH_ClrFeature>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007e80:	7bbb      	ldrb	r3, [r7, #14]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d10a      	bne.n	8007e9c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8007e8e:	e005      	b.n	8007e9c <USBH_CDC_Process+0x120>

    default:
      break;
 8007e90:	bf00      	nop
 8007e92:	e004      	b.n	8007e9e <USBH_CDC_Process+0x122>
      break;
 8007e94:	bf00      	nop
 8007e96:	e002      	b.n	8007e9e <USBH_CDC_Process+0x122>
      break;
 8007e98:	bf00      	nop
 8007e9a:	e000      	b.n	8007e9e <USBH_CDC_Process+0x122>
      break;
 8007e9c:	bf00      	nop

  }

  return status;
 8007e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	3710      	adds	r7, #16
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}

08007ea8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b083      	sub	sp, #12
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007eb0:	2300      	movs	r3, #0
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	370c      	adds	r7, #12
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebc:	4770      	bx	lr

08007ebe <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8007ebe:	b580      	push	{r7, lr}
 8007ec0:	b082      	sub	sp, #8
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	6078      	str	r0, [r7, #4]
 8007ec6:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	22a1      	movs	r2, #161	@ 0xa1
 8007ecc:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2221      	movs	r2, #33	@ 0x21
 8007ed2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2200      	movs	r2, #0
 8007ede:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2207      	movs	r2, #7
 8007ee4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	2207      	movs	r2, #7
 8007eea:	4619      	mov	r1, r3
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f001 fb14 	bl	800951a <USBH_CtlReq>
 8007ef2:	4603      	mov	r3, r0
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3708      	adds	r7, #8
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}

08007efc <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b082      	sub	sp, #8
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
 8007f04:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2221      	movs	r2, #33	@ 0x21
 8007f0a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2220      	movs	r2, #32
 8007f10:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2200      	movs	r2, #0
 8007f16:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2207      	movs	r2, #7
 8007f22:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	2207      	movs	r2, #7
 8007f28:	4619      	mov	r1, r3
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f001 faf5 	bl	800951a <USBH_CtlReq>
 8007f30:	4603      	mov	r3, r0
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3708      	adds	r7, #8
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}

08007f3a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8007f3a:	b580      	push	{r7, lr}
 8007f3c:	b086      	sub	sp, #24
 8007f3e:	af02      	add	r7, sp, #8
 8007f40:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007f48:	69db      	ldr	r3, [r3, #28]
 8007f4a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8007f56:	2b01      	cmp	r3, #1
 8007f58:	d002      	beq.n	8007f60 <CDC_ProcessTransmission+0x26>
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	d023      	beq.n	8007fa6 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8007f5e:	e05e      	b.n	800801e <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f64:	68fa      	ldr	r2, [r7, #12]
 8007f66:	8b12      	ldrh	r2, [r2, #24]
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d90b      	bls.n	8007f84 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	69d9      	ldr	r1, [r3, #28]
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	8b1a      	ldrh	r2, [r3, #24]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	7b5b      	ldrb	r3, [r3, #13]
 8007f78:	2001      	movs	r0, #1
 8007f7a:	9000      	str	r0, [sp, #0]
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f001 fcda 	bl	8009936 <USBH_BulkSendData>
 8007f82:	e00b      	b.n	8007f9c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8007f8c:	b29a      	uxth	r2, r3
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	7b5b      	ldrb	r3, [r3, #13]
 8007f92:	2001      	movs	r0, #1
 8007f94:	9000      	str	r0, [sp, #0]
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f001 fccd 	bl	8009936 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2202      	movs	r2, #2
 8007fa0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007fa4:	e03b      	b.n	800801e <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	7b5b      	ldrb	r3, [r3, #13]
 8007faa:	4619      	mov	r1, r3
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f001 fff1 	bl	8009f94 <USBH_LL_GetURBState>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8007fb6:	7afb      	ldrb	r3, [r7, #11]
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d128      	bne.n	800800e <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fc0:	68fa      	ldr	r2, [r7, #12]
 8007fc2:	8b12      	ldrh	r2, [r2, #24]
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d90e      	bls.n	8007fe6 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fcc:	68fa      	ldr	r2, [r7, #12]
 8007fce:	8b12      	ldrh	r2, [r2, #24]
 8007fd0:	1a9a      	subs	r2, r3, r2
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	69db      	ldr	r3, [r3, #28]
 8007fda:	68fa      	ldr	r2, [r7, #12]
 8007fdc:	8b12      	ldrh	r2, [r2, #24]
 8007fde:	441a      	add	r2, r3
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	61da      	str	r2, [r3, #28]
 8007fe4:	e002      	b.n	8007fec <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d004      	beq.n	8007ffe <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007ffc:	e00e      	b.n	800801c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	2200      	movs	r2, #0
 8008002:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f000 f868 	bl	80080dc <USBH_CDC_TransmitCallback>
      break;
 800800c:	e006      	b.n	800801c <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800800e:	7afb      	ldrb	r3, [r7, #11]
 8008010:	2b02      	cmp	r3, #2
 8008012:	d103      	bne.n	800801c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2201      	movs	r2, #1
 8008018:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800801c:	bf00      	nop
  }
}
 800801e:	bf00      	nop
 8008020:	3710      	adds	r7, #16
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}

08008026 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008026:	b580      	push	{r7, lr}
 8008028:	b086      	sub	sp, #24
 800802a:	af00      	add	r7, sp, #0
 800802c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008034:	69db      	ldr	r3, [r3, #28]
 8008036:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008038:	2300      	movs	r3, #0
 800803a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008042:	2b03      	cmp	r3, #3
 8008044:	d002      	beq.n	800804c <CDC_ProcessReception+0x26>
 8008046:	2b04      	cmp	r3, #4
 8008048:	d00e      	beq.n	8008068 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800804a:	e043      	b.n	80080d4 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	6a19      	ldr	r1, [r3, #32]
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	8b5a      	ldrh	r2, [r3, #26]
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	7b1b      	ldrb	r3, [r3, #12]
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	f001 fc91 	bl	8009980 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	2204      	movs	r2, #4
 8008062:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008066:	e035      	b.n	80080d4 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008068:	697b      	ldr	r3, [r7, #20]
 800806a:	7b1b      	ldrb	r3, [r3, #12]
 800806c:	4619      	mov	r1, r3
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f001 ff90 	bl	8009f94 <USBH_LL_GetURBState>
 8008074:	4603      	mov	r3, r0
 8008076:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008078:	7cfb      	ldrb	r3, [r7, #19]
 800807a:	2b01      	cmp	r3, #1
 800807c:	d129      	bne.n	80080d2 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	7b1b      	ldrb	r3, [r3, #12]
 8008082:	4619      	mov	r1, r3
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f001 fef3 	bl	8009e70 <USBH_LL_GetLastXferSize>
 800808a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008090:	68fa      	ldr	r2, [r7, #12]
 8008092:	429a      	cmp	r2, r3
 8008094:	d016      	beq.n	80080c4 <CDC_ProcessReception+0x9e>
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	8b5b      	ldrh	r3, [r3, #26]
 800809a:	461a      	mov	r2, r3
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	4293      	cmp	r3, r2
 80080a0:	d910      	bls.n	80080c4 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80080a2:	697b      	ldr	r3, [r7, #20]
 80080a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	1ad2      	subs	r2, r2, r3
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	6a1a      	ldr	r2, [r3, #32]
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	441a      	add	r2, r3
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	2203      	movs	r2, #3
 80080be:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80080c2:	e006      	b.n	80080d2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	2200      	movs	r2, #0
 80080c8:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 f80f 	bl	80080f0 <USBH_CDC_ReceiveCallback>
      break;
 80080d2:	bf00      	nop
  }
}
 80080d4:	bf00      	nop
 80080d6:	3718      	adds	r7, #24
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}

080080dc <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80080dc:	b480      	push	{r7}
 80080de:	b083      	sub	sp, #12
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80080e4:	bf00      	nop
 80080e6:	370c      	adds	r7, #12
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr

080080f0 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b083      	sub	sp, #12
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80080f8:	bf00      	nop
 80080fa:	370c      	adds	r7, #12
 80080fc:	46bd      	mov	sp, r7
 80080fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008102:	4770      	bx	lr

08008104 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008104:	b480      	push	{r7}
 8008106:	b083      	sub	sp, #12
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800810c:	bf00      	nop
 800810e:	370c      	adds	r7, #12
 8008110:	46bd      	mov	sp, r7
 8008112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008116:	4770      	bx	lr

08008118 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
 800811e:	60f8      	str	r0, [r7, #12]
 8008120:	60b9      	str	r1, [r7, #8]
 8008122:	4613      	mov	r3, r2
 8008124:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d101      	bne.n	8008130 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800812c:	2302      	movs	r3, #2
 800812e:	e029      	b.n	8008184 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	79fa      	ldrb	r2, [r7, #7]
 8008134:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2200      	movs	r2, #0
 800813c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2200      	movs	r2, #0
 8008144:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008148:	68f8      	ldr	r0, [r7, #12]
 800814a:	f000 f81f 	bl	800818c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2200      	movs	r2, #0
 8008152:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2200      	movs	r2, #0
 800815a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2200      	movs	r2, #0
 8008162:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2200      	movs	r2, #0
 800816a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d003      	beq.n	800817c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	68ba      	ldr	r2, [r7, #8]
 8008178:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800817c:	68f8      	ldr	r0, [r7, #12]
 800817e:	f001 fdc3 	bl	8009d08 <USBH_LL_Init>

  return USBH_OK;
 8008182:	2300      	movs	r3, #0
}
 8008184:	4618      	mov	r0, r3
 8008186:	3710      	adds	r7, #16
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}

0800818c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b084      	sub	sp, #16
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8008194:	2300      	movs	r3, #0
 8008196:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008198:	2300      	movs	r3, #0
 800819a:	60fb      	str	r3, [r7, #12]
 800819c:	e009      	b.n	80081b2 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800819e:	687a      	ldr	r2, [r7, #4]
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	33e0      	adds	r3, #224	@ 0xe0
 80081a4:	009b      	lsls	r3, r3, #2
 80081a6:	4413      	add	r3, r2
 80081a8:	2200      	movs	r2, #0
 80081aa:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	3301      	adds	r3, #1
 80081b0:	60fb      	str	r3, [r7, #12]
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2b0f      	cmp	r3, #15
 80081b6:	d9f2      	bls.n	800819e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80081b8:	2300      	movs	r3, #0
 80081ba:	60fb      	str	r3, [r7, #12]
 80081bc:	e009      	b.n	80081d2 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	4413      	add	r3, r2
 80081c4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80081c8:	2200      	movs	r2, #0
 80081ca:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	3301      	adds	r3, #1
 80081d0:	60fb      	str	r3, [r7, #12]
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081d8:	d3f1      	bcc.n	80081be <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2200      	movs	r2, #0
 80081de:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2201      	movs	r2, #1
 80081ea:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2200      	movs	r2, #0
 80081f0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2240      	movs	r2, #64	@ 0x40
 80081fe:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2200      	movs	r2, #0
 8008204:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2200      	movs	r2, #0
 800820a:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2201      	movs	r2, #1
 8008212:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2200      	movs	r2, #0
 8008222:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	331c      	adds	r3, #28
 800822a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800822e:	2100      	movs	r1, #0
 8008230:	4618      	mov	r0, r3
 8008232:	f002 f81d 	bl	800a270 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800823c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008240:	2100      	movs	r1, #0
 8008242:	4618      	mov	r0, r3
 8008244:	f002 f814 	bl	800a270 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800824e:	2212      	movs	r2, #18
 8008250:	2100      	movs	r1, #0
 8008252:	4618      	mov	r0, r3
 8008254:	f002 f80c 	bl	800a270 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800825e:	223e      	movs	r2, #62	@ 0x3e
 8008260:	2100      	movs	r1, #0
 8008262:	4618      	mov	r0, r3
 8008264:	f002 f804 	bl	800a270 <memset>

  return USBH_OK;
 8008268:	2300      	movs	r3, #0
}
 800826a:	4618      	mov	r0, r3
 800826c:	3710      	adds	r7, #16
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}

08008272 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008272:	b480      	push	{r7}
 8008274:	b085      	sub	sp, #20
 8008276:	af00      	add	r7, sp, #0
 8008278:	6078      	str	r0, [r7, #4]
 800827a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800827c:	2300      	movs	r3, #0
 800827e:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d016      	beq.n	80082b4 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800828c:	2b00      	cmp	r3, #0
 800828e:	d10e      	bne.n	80082ae <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008296:	1c59      	adds	r1, r3, #1
 8008298:	687a      	ldr	r2, [r7, #4]
 800829a:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	33de      	adds	r3, #222	@ 0xde
 80082a2:	6839      	ldr	r1, [r7, #0]
 80082a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80082a8:	2300      	movs	r3, #0
 80082aa:	73fb      	strb	r3, [r7, #15]
 80082ac:	e004      	b.n	80082b8 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80082ae:	2302      	movs	r3, #2
 80082b0:	73fb      	strb	r3, [r7, #15]
 80082b2:	e001      	b.n	80082b8 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80082b4:	2302      	movs	r3, #2
 80082b6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80082b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3714      	adds	r7, #20
 80082be:	46bd      	mov	sp, r7
 80082c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c4:	4770      	bx	lr

080082c6 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80082c6:	b480      	push	{r7}
 80082c8:	b085      	sub	sp, #20
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	6078      	str	r0, [r7, #4]
 80082ce:	460b      	mov	r3, r1
 80082d0:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80082d2:	2300      	movs	r3, #0
 80082d4:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80082dc:	78fa      	ldrb	r2, [r7, #3]
 80082de:	429a      	cmp	r2, r3
 80082e0:	d204      	bcs.n	80082ec <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	78fa      	ldrb	r2, [r7, #3]
 80082e6:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80082ea:	e001      	b.n	80082f0 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80082ec:	2302      	movs	r3, #2
 80082ee:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80082f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	3714      	adds	r7, #20
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr

080082fe <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80082fe:	b480      	push	{r7}
 8008300:	b087      	sub	sp, #28
 8008302:	af00      	add	r7, sp, #0
 8008304:	6078      	str	r0, [r7, #4]
 8008306:	4608      	mov	r0, r1
 8008308:	4611      	mov	r1, r2
 800830a:	461a      	mov	r2, r3
 800830c:	4603      	mov	r3, r0
 800830e:	70fb      	strb	r3, [r7, #3]
 8008310:	460b      	mov	r3, r1
 8008312:	70bb      	strb	r3, [r7, #2]
 8008314:	4613      	mov	r3, r2
 8008316:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008318:	2300      	movs	r3, #0
 800831a:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800831c:	2300      	movs	r3, #0
 800831e:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008326:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008328:	e025      	b.n	8008376 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800832a:	7dfb      	ldrb	r3, [r7, #23]
 800832c:	221a      	movs	r2, #26
 800832e:	fb02 f303 	mul.w	r3, r2, r3
 8008332:	3308      	adds	r3, #8
 8008334:	68fa      	ldr	r2, [r7, #12]
 8008336:	4413      	add	r3, r2
 8008338:	3302      	adds	r3, #2
 800833a:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	795b      	ldrb	r3, [r3, #5]
 8008340:	78fa      	ldrb	r2, [r7, #3]
 8008342:	429a      	cmp	r2, r3
 8008344:	d002      	beq.n	800834c <USBH_FindInterface+0x4e>
 8008346:	78fb      	ldrb	r3, [r7, #3]
 8008348:	2bff      	cmp	r3, #255	@ 0xff
 800834a:	d111      	bne.n	8008370 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008350:	78ba      	ldrb	r2, [r7, #2]
 8008352:	429a      	cmp	r2, r3
 8008354:	d002      	beq.n	800835c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008356:	78bb      	ldrb	r3, [r7, #2]
 8008358:	2bff      	cmp	r3, #255	@ 0xff
 800835a:	d109      	bne.n	8008370 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008360:	787a      	ldrb	r2, [r7, #1]
 8008362:	429a      	cmp	r2, r3
 8008364:	d002      	beq.n	800836c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008366:	787b      	ldrb	r3, [r7, #1]
 8008368:	2bff      	cmp	r3, #255	@ 0xff
 800836a:	d101      	bne.n	8008370 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800836c:	7dfb      	ldrb	r3, [r7, #23]
 800836e:	e006      	b.n	800837e <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008370:	7dfb      	ldrb	r3, [r7, #23]
 8008372:	3301      	adds	r3, #1
 8008374:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008376:	7dfb      	ldrb	r3, [r7, #23]
 8008378:	2b01      	cmp	r3, #1
 800837a:	d9d6      	bls.n	800832a <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800837c:	23ff      	movs	r3, #255	@ 0xff
}
 800837e:	4618      	mov	r0, r3
 8008380:	371c      	adds	r7, #28
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr

0800838a <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800838a:	b580      	push	{r7, lr}
 800838c:	b082      	sub	sp, #8
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f001 fcf4 	bl	8009d80 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008398:	2101      	movs	r1, #1
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f001 fe0d 	bl	8009fba <USBH_LL_DriverVBUS>

  return USBH_OK;
 80083a0:	2300      	movs	r3, #0
}
 80083a2:	4618      	mov	r0, r3
 80083a4:	3708      	adds	r7, #8
 80083a6:	46bd      	mov	sp, r7
 80083a8:	bd80      	pop	{r7, pc}
	...

080083ac <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b088      	sub	sp, #32
 80083b0:	af04      	add	r7, sp, #16
 80083b2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80083b4:	2302      	movs	r3, #2
 80083b6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80083b8:	2300      	movs	r3, #0
 80083ba:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80083c2:	b2db      	uxtb	r3, r3
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d102      	bne.n	80083ce <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2203      	movs	r2, #3
 80083cc:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	781b      	ldrb	r3, [r3, #0]
 80083d2:	b2db      	uxtb	r3, r3
 80083d4:	2b0b      	cmp	r3, #11
 80083d6:	f200 81bb 	bhi.w	8008750 <USBH_Process+0x3a4>
 80083da:	a201      	add	r2, pc, #4	@ (adr r2, 80083e0 <USBH_Process+0x34>)
 80083dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083e0:	08008411 	.word	0x08008411
 80083e4:	08008443 	.word	0x08008443
 80083e8:	080084ab 	.word	0x080084ab
 80083ec:	080086eb 	.word	0x080086eb
 80083f0:	08008751 	.word	0x08008751
 80083f4:	0800854b 	.word	0x0800854b
 80083f8:	08008691 	.word	0x08008691
 80083fc:	08008581 	.word	0x08008581
 8008400:	080085a1 	.word	0x080085a1
 8008404:	080085bf 	.word	0x080085bf
 8008408:	08008603 	.word	0x08008603
 800840c:	080086d3 	.word	0x080086d3
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8008416:	b2db      	uxtb	r3, r3
 8008418:	2b00      	cmp	r3, #0
 800841a:	f000 819b 	beq.w	8008754 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2201      	movs	r2, #1
 8008422:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008424:	20c8      	movs	r0, #200	@ 0xc8
 8008426:	f001 fe12 	bl	800a04e <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f001 fd05 	bl	8009e3a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2200      	movs	r2, #0
 8008434:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2200      	movs	r2, #0
 800843c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008440:	e188      	b.n	8008754 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008448:	2b01      	cmp	r3, #1
 800844a:	d107      	bne.n	800845c <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2200      	movs	r2, #0
 8008450:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2202      	movs	r2, #2
 8008458:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800845a:	e18a      	b.n	8008772 <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008462:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008466:	d914      	bls.n	8008492 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800846e:	3301      	adds	r3, #1
 8008470:	b2da      	uxtb	r2, r3
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800847e:	2b03      	cmp	r3, #3
 8008480:	d903      	bls.n	800848a <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	220d      	movs	r2, #13
 8008486:	701a      	strb	r2, [r3, #0]
      break;
 8008488:	e173      	b.n	8008772 <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2200      	movs	r2, #0
 800848e:	701a      	strb	r2, [r3, #0]
      break;
 8008490:	e16f      	b.n	8008772 <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008498:	f103 020a 	add.w	r2, r3, #10
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80084a2:	200a      	movs	r0, #10
 80084a4:	f001 fdd3 	bl	800a04e <USBH_Delay>
      break;
 80084a8:	e163      	b.n	8008772 <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d005      	beq.n	80084c0 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80084ba:	2104      	movs	r1, #4
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80084c0:	2064      	movs	r0, #100	@ 0x64
 80084c2:	f001 fdc4 	bl	800a04e <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f001 fc90 	bl	8009dec <USBH_LL_GetSpeed>
 80084cc:	4603      	mov	r3, r0
 80084ce:	461a      	mov	r2, r3
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2205      	movs	r2, #5
 80084da:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80084dc:	2100      	movs	r1, #0
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f001 fa9b 	bl	8009a1a <USBH_AllocPipe>
 80084e4:	4603      	mov	r3, r0
 80084e6:	461a      	mov	r2, r3
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80084ec:	2180      	movs	r1, #128	@ 0x80
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f001 fa93 	bl	8009a1a <USBH_AllocPipe>
 80084f4:	4603      	mov	r3, r0
 80084f6:	461a      	mov	r2, r3
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	7919      	ldrb	r1, [r3, #4]
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800850c:	687a      	ldr	r2, [r7, #4]
 800850e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008510:	9202      	str	r2, [sp, #8]
 8008512:	2200      	movs	r2, #0
 8008514:	9201      	str	r2, [sp, #4]
 8008516:	9300      	str	r3, [sp, #0]
 8008518:	4603      	mov	r3, r0
 800851a:	2280      	movs	r2, #128	@ 0x80
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f001 fa4d 	bl	80099bc <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	7959      	ldrb	r1, [r3, #5]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008536:	9202      	str	r2, [sp, #8]
 8008538:	2200      	movs	r2, #0
 800853a:	9201      	str	r2, [sp, #4]
 800853c:	9300      	str	r3, [sp, #0]
 800853e:	4603      	mov	r3, r0
 8008540:	2200      	movs	r2, #0
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f001 fa3a 	bl	80099bc <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008548:	e113      	b.n	8008772 <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f000 f916 	bl	800877c <USBH_HandleEnum>
 8008550:	4603      	mov	r3, r0
 8008552:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008554:	7bbb      	ldrb	r3, [r7, #14]
 8008556:	b2db      	uxtb	r3, r3
 8008558:	2b00      	cmp	r3, #0
 800855a:	f040 80fd 	bne.w	8008758 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2200      	movs	r2, #0
 8008562:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800856c:	2b01      	cmp	r3, #1
 800856e:	d103      	bne.n	8008578 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2208      	movs	r2, #8
 8008574:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008576:	e0ef      	b.n	8008758 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2207      	movs	r2, #7
 800857c:	701a      	strb	r2, [r3, #0]
      break;
 800857e:	e0eb      	b.n	8008758 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008586:	2b00      	cmp	r3, #0
 8008588:	f000 80e8 	beq.w	800875c <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008592:	2101      	movs	r1, #1
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2208      	movs	r2, #8
 800859c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800859e:	e0dd      	b.n	800875c <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80085a6:	4619      	mov	r1, r3
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f000 fc3a 	bl	8008e22 <USBH_SetCfg>
 80085ae:	4603      	mov	r3, r0
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	f040 80d5 	bne.w	8008760 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2209      	movs	r2, #9
 80085ba:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80085bc:	e0d0      	b.n	8008760 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80085c4:	f003 0320 	and.w	r3, r3, #32
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d016      	beq.n	80085fa <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80085cc:	2101      	movs	r1, #1
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f000 fc4a 	bl	8008e68 <USBH_SetFeature>
 80085d4:	4603      	mov	r3, r0
 80085d6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80085d8:	7bbb      	ldrb	r3, [r7, #14]
 80085da:	b2db      	uxtb	r3, r3
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d103      	bne.n	80085e8 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	220a      	movs	r2, #10
 80085e4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80085e6:	e0bd      	b.n	8008764 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 80085e8:	7bbb      	ldrb	r3, [r7, #14]
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	2b03      	cmp	r3, #3
 80085ee:	f040 80b9 	bne.w	8008764 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	220a      	movs	r2, #10
 80085f6:	701a      	strb	r2, [r3, #0]
      break;
 80085f8:	e0b4      	b.n	8008764 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	220a      	movs	r2, #10
 80085fe:	701a      	strb	r2, [r3, #0]
      break;
 8008600:	e0b0      	b.n	8008764 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008608:	2b00      	cmp	r3, #0
 800860a:	f000 80ad 	beq.w	8008768 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2200      	movs	r2, #0
 8008612:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008616:	2300      	movs	r3, #0
 8008618:	73fb      	strb	r3, [r7, #15]
 800861a:	e016      	b.n	800864a <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800861c:	7bfa      	ldrb	r2, [r7, #15]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	32de      	adds	r2, #222	@ 0xde
 8008622:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008626:	791a      	ldrb	r2, [r3, #4]
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800862e:	429a      	cmp	r2, r3
 8008630:	d108      	bne.n	8008644 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008632:	7bfa      	ldrb	r2, [r7, #15]
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	32de      	adds	r2, #222	@ 0xde
 8008638:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008642:	e005      	b.n	8008650 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008644:	7bfb      	ldrb	r3, [r7, #15]
 8008646:	3301      	adds	r3, #1
 8008648:	73fb      	strb	r3, [r7, #15]
 800864a:	7bfb      	ldrb	r3, [r7, #15]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d0e5      	beq.n	800861c <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008656:	2b00      	cmp	r3, #0
 8008658:	d016      	beq.n	8008688 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008660:	689b      	ldr	r3, [r3, #8]
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	4798      	blx	r3
 8008666:	4603      	mov	r3, r0
 8008668:	2b00      	cmp	r3, #0
 800866a:	d109      	bne.n	8008680 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2206      	movs	r2, #6
 8008670:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008678:	2103      	movs	r1, #3
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800867e:	e073      	b.n	8008768 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	220d      	movs	r2, #13
 8008684:	701a      	strb	r2, [r3, #0]
      break;
 8008686:	e06f      	b.n	8008768 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	220d      	movs	r2, #13
 800868c:	701a      	strb	r2, [r3, #0]
      break;
 800868e:	e06b      	b.n	8008768 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008696:	2b00      	cmp	r3, #0
 8008698:	d017      	beq.n	80086ca <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80086a0:	691b      	ldr	r3, [r3, #16]
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	4798      	blx	r3
 80086a6:	4603      	mov	r3, r0
 80086a8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80086aa:	7bbb      	ldrb	r3, [r7, #14]
 80086ac:	b2db      	uxtb	r3, r3
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d103      	bne.n	80086ba <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	220b      	movs	r2, #11
 80086b6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80086b8:	e058      	b.n	800876c <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 80086ba:	7bbb      	ldrb	r3, [r7, #14]
 80086bc:	b2db      	uxtb	r3, r3
 80086be:	2b02      	cmp	r3, #2
 80086c0:	d154      	bne.n	800876c <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	220d      	movs	r2, #13
 80086c6:	701a      	strb	r2, [r3, #0]
      break;
 80086c8:	e050      	b.n	800876c <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	220d      	movs	r2, #13
 80086ce:	701a      	strb	r2, [r3, #0]
      break;
 80086d0:	e04c      	b.n	800876c <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d049      	beq.n	8008770 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80086e2:	695b      	ldr	r3, [r3, #20]
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	4798      	blx	r3
      }
      break;
 80086e8:	e042      	b.n	8008770 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2200      	movs	r2, #0
 80086ee:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f7ff fd4a 	bl	800818c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d009      	beq.n	8008716 <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008708:	68db      	ldr	r3, [r3, #12]
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2200      	movs	r2, #0
 8008712:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800871c:	2b00      	cmp	r3, #0
 800871e:	d005      	beq.n	800872c <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008726:	2105      	movs	r1, #5
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8008732:	b2db      	uxtb	r3, r3
 8008734:	2b01      	cmp	r3, #1
 8008736:	d107      	bne.n	8008748 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2200      	movs	r2, #0
 800873c:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f7ff fe22 	bl	800838a <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008746:	e014      	b.n	8008772 <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f001 fb19 	bl	8009d80 <USBH_LL_Start>
      break;
 800874e:	e010      	b.n	8008772 <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8008750:	bf00      	nop
 8008752:	e00e      	b.n	8008772 <USBH_Process+0x3c6>
      break;
 8008754:	bf00      	nop
 8008756:	e00c      	b.n	8008772 <USBH_Process+0x3c6>
      break;
 8008758:	bf00      	nop
 800875a:	e00a      	b.n	8008772 <USBH_Process+0x3c6>
    break;
 800875c:	bf00      	nop
 800875e:	e008      	b.n	8008772 <USBH_Process+0x3c6>
      break;
 8008760:	bf00      	nop
 8008762:	e006      	b.n	8008772 <USBH_Process+0x3c6>
      break;
 8008764:	bf00      	nop
 8008766:	e004      	b.n	8008772 <USBH_Process+0x3c6>
      break;
 8008768:	bf00      	nop
 800876a:	e002      	b.n	8008772 <USBH_Process+0x3c6>
      break;
 800876c:	bf00      	nop
 800876e:	e000      	b.n	8008772 <USBH_Process+0x3c6>
      break;
 8008770:	bf00      	nop
  }
  return USBH_OK;
 8008772:	2300      	movs	r3, #0
}
 8008774:	4618      	mov	r0, r3
 8008776:	3710      	adds	r7, #16
 8008778:	46bd      	mov	sp, r7
 800877a:	bd80      	pop	{r7, pc}

0800877c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b088      	sub	sp, #32
 8008780:	af04      	add	r7, sp, #16
 8008782:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008784:	2301      	movs	r3, #1
 8008786:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008788:	2301      	movs	r3, #1
 800878a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	785b      	ldrb	r3, [r3, #1]
 8008790:	2b07      	cmp	r3, #7
 8008792:	f200 81bd 	bhi.w	8008b10 <USBH_HandleEnum+0x394>
 8008796:	a201      	add	r2, pc, #4	@ (adr r2, 800879c <USBH_HandleEnum+0x20>)
 8008798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800879c:	080087bd 	.word	0x080087bd
 80087a0:	08008877 	.word	0x08008877
 80087a4:	080088e1 	.word	0x080088e1
 80087a8:	0800896b 	.word	0x0800896b
 80087ac:	080089d5 	.word	0x080089d5
 80087b0:	08008a45 	.word	0x08008a45
 80087b4:	08008a8b 	.word	0x08008a8b
 80087b8:	08008ad1 	.word	0x08008ad1
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80087bc:	2108      	movs	r1, #8
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f000 fa4c 	bl	8008c5c <USBH_Get_DevDesc>
 80087c4:	4603      	mov	r3, r0
 80087c6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80087c8:	7bbb      	ldrb	r3, [r7, #14]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d12e      	bne.n	800882c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2201      	movs	r2, #1
 80087dc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	7919      	ldrb	r1, [r3, #4]
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80087ee:	687a      	ldr	r2, [r7, #4]
 80087f0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80087f2:	9202      	str	r2, [sp, #8]
 80087f4:	2200      	movs	r2, #0
 80087f6:	9201      	str	r2, [sp, #4]
 80087f8:	9300      	str	r3, [sp, #0]
 80087fa:	4603      	mov	r3, r0
 80087fc:	2280      	movs	r2, #128	@ 0x80
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f001 f8dc 	bl	80099bc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	7959      	ldrb	r1, [r3, #5]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008814:	687a      	ldr	r2, [r7, #4]
 8008816:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008818:	9202      	str	r2, [sp, #8]
 800881a:	2200      	movs	r2, #0
 800881c:	9201      	str	r2, [sp, #4]
 800881e:	9300      	str	r3, [sp, #0]
 8008820:	4603      	mov	r3, r0
 8008822:	2200      	movs	r2, #0
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f001 f8c9 	bl	80099bc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800882a:	e173      	b.n	8008b14 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800882c:	7bbb      	ldrb	r3, [r7, #14]
 800882e:	2b03      	cmp	r3, #3
 8008830:	f040 8170 	bne.w	8008b14 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800883a:	3301      	adds	r3, #1
 800883c:	b2da      	uxtb	r2, r3
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800884a:	2b03      	cmp	r3, #3
 800884c:	d903      	bls.n	8008856 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	220d      	movs	r2, #13
 8008852:	701a      	strb	r2, [r3, #0]
      break;
 8008854:	e15e      	b.n	8008b14 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	795b      	ldrb	r3, [r3, #5]
 800885a:	4619      	mov	r1, r3
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f001 f8fd 	bl	8009a5c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	791b      	ldrb	r3, [r3, #4]
 8008866:	4619      	mov	r1, r3
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f001 f8f7 	bl	8009a5c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2200      	movs	r2, #0
 8008872:	701a      	strb	r2, [r3, #0]
      break;
 8008874:	e14e      	b.n	8008b14 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008876:	2112      	movs	r1, #18
 8008878:	6878      	ldr	r0, [r7, #4]
 800887a:	f000 f9ef 	bl	8008c5c <USBH_Get_DevDesc>
 800887e:	4603      	mov	r3, r0
 8008880:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008882:	7bbb      	ldrb	r3, [r7, #14]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d103      	bne.n	8008890 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2202      	movs	r2, #2
 800888c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800888e:	e143      	b.n	8008b18 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008890:	7bbb      	ldrb	r3, [r7, #14]
 8008892:	2b03      	cmp	r3, #3
 8008894:	f040 8140 	bne.w	8008b18 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800889e:	3301      	adds	r3, #1
 80088a0:	b2da      	uxtb	r2, r3
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80088ae:	2b03      	cmp	r3, #3
 80088b0:	d903      	bls.n	80088ba <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	220d      	movs	r2, #13
 80088b6:	701a      	strb	r2, [r3, #0]
      break;
 80088b8:	e12e      	b.n	8008b18 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	795b      	ldrb	r3, [r3, #5]
 80088be:	4619      	mov	r1, r3
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f001 f8cb 	bl	8009a5c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	791b      	ldrb	r3, [r3, #4]
 80088ca:	4619      	mov	r1, r3
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f001 f8c5 	bl	8009a5c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2200      	movs	r2, #0
 80088d6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	701a      	strb	r2, [r3, #0]
      break;
 80088de:	e11b      	b.n	8008b18 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80088e0:	2101      	movs	r1, #1
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f000 fa79 	bl	8008dda <USBH_SetAddress>
 80088e8:	4603      	mov	r3, r0
 80088ea:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80088ec:	7bbb      	ldrb	r3, [r7, #14]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d130      	bne.n	8008954 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80088f2:	2002      	movs	r0, #2
 80088f4:	f001 fbab 	bl	800a04e <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2201      	movs	r2, #1
 80088fc:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2203      	movs	r2, #3
 8008904:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	7919      	ldrb	r1, [r3, #4]
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008916:	687a      	ldr	r2, [r7, #4]
 8008918:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800891a:	9202      	str	r2, [sp, #8]
 800891c:	2200      	movs	r2, #0
 800891e:	9201      	str	r2, [sp, #4]
 8008920:	9300      	str	r3, [sp, #0]
 8008922:	4603      	mov	r3, r0
 8008924:	2280      	movs	r2, #128	@ 0x80
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f001 f848 	bl	80099bc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	7959      	ldrb	r1, [r3, #5]
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800893c:	687a      	ldr	r2, [r7, #4]
 800893e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008940:	9202      	str	r2, [sp, #8]
 8008942:	2200      	movs	r2, #0
 8008944:	9201      	str	r2, [sp, #4]
 8008946:	9300      	str	r3, [sp, #0]
 8008948:	4603      	mov	r3, r0
 800894a:	2200      	movs	r2, #0
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f001 f835 	bl	80099bc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008952:	e0e3      	b.n	8008b1c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008954:	7bbb      	ldrb	r3, [r7, #14]
 8008956:	2b03      	cmp	r3, #3
 8008958:	f040 80e0 	bne.w	8008b1c <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	220d      	movs	r2, #13
 8008960:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2200      	movs	r2, #0
 8008966:	705a      	strb	r2, [r3, #1]
      break;
 8008968:	e0d8      	b.n	8008b1c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800896a:	2109      	movs	r1, #9
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f000 f9a1 	bl	8008cb4 <USBH_Get_CfgDesc>
 8008972:	4603      	mov	r3, r0
 8008974:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008976:	7bbb      	ldrb	r3, [r7, #14]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d103      	bne.n	8008984 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2204      	movs	r2, #4
 8008980:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008982:	e0cd      	b.n	8008b20 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008984:	7bbb      	ldrb	r3, [r7, #14]
 8008986:	2b03      	cmp	r3, #3
 8008988:	f040 80ca 	bne.w	8008b20 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008992:	3301      	adds	r3, #1
 8008994:	b2da      	uxtb	r2, r3
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80089a2:	2b03      	cmp	r3, #3
 80089a4:	d903      	bls.n	80089ae <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	220d      	movs	r2, #13
 80089aa:	701a      	strb	r2, [r3, #0]
      break;
 80089ac:	e0b8      	b.n	8008b20 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	795b      	ldrb	r3, [r3, #5]
 80089b2:	4619      	mov	r1, r3
 80089b4:	6878      	ldr	r0, [r7, #4]
 80089b6:	f001 f851 	bl	8009a5c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	791b      	ldrb	r3, [r3, #4]
 80089be:	4619      	mov	r1, r3
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f001 f84b 	bl	8009a5c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2200      	movs	r2, #0
 80089ca:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2200      	movs	r2, #0
 80089d0:	701a      	strb	r2, [r3, #0]
      break;
 80089d2:	e0a5      	b.n	8008b20 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80089da:	4619      	mov	r1, r3
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f000 f969 	bl	8008cb4 <USBH_Get_CfgDesc>
 80089e2:	4603      	mov	r3, r0
 80089e4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80089e6:	7bbb      	ldrb	r3, [r7, #14]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d103      	bne.n	80089f4 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2205      	movs	r2, #5
 80089f0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80089f2:	e097      	b.n	8008b24 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80089f4:	7bbb      	ldrb	r3, [r7, #14]
 80089f6:	2b03      	cmp	r3, #3
 80089f8:	f040 8094 	bne.w	8008b24 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008a02:	3301      	adds	r3, #1
 8008a04:	b2da      	uxtb	r2, r3
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008a12:	2b03      	cmp	r3, #3
 8008a14:	d903      	bls.n	8008a1e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	220d      	movs	r2, #13
 8008a1a:	701a      	strb	r2, [r3, #0]
      break;
 8008a1c:	e082      	b.n	8008b24 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	795b      	ldrb	r3, [r3, #5]
 8008a22:	4619      	mov	r1, r3
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f001 f819 	bl	8009a5c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	791b      	ldrb	r3, [r3, #4]
 8008a2e:	4619      	mov	r1, r3
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f001 f813 	bl	8009a5c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	701a      	strb	r2, [r3, #0]
      break;
 8008a42:	e06f      	b.n	8008b24 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d019      	beq.n	8008a82 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008a5a:	23ff      	movs	r3, #255	@ 0xff
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f000 f953 	bl	8008d08 <USBH_Get_StringDesc>
 8008a62:	4603      	mov	r3, r0
 8008a64:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008a66:	7bbb      	ldrb	r3, [r7, #14]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d103      	bne.n	8008a74 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2206      	movs	r2, #6
 8008a70:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008a72:	e059      	b.n	8008b28 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008a74:	7bbb      	ldrb	r3, [r7, #14]
 8008a76:	2b03      	cmp	r3, #3
 8008a78:	d156      	bne.n	8008b28 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2206      	movs	r2, #6
 8008a7e:	705a      	strb	r2, [r3, #1]
      break;
 8008a80:	e052      	b.n	8008b28 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2206      	movs	r2, #6
 8008a86:	705a      	strb	r2, [r3, #1]
      break;
 8008a88:	e04e      	b.n	8008b28 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d019      	beq.n	8008ac8 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008aa0:	23ff      	movs	r3, #255	@ 0xff
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f000 f930 	bl	8008d08 <USBH_Get_StringDesc>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008aac:	7bbb      	ldrb	r3, [r7, #14]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d103      	bne.n	8008aba <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2207      	movs	r2, #7
 8008ab6:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008ab8:	e038      	b.n	8008b2c <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008aba:	7bbb      	ldrb	r3, [r7, #14]
 8008abc:	2b03      	cmp	r3, #3
 8008abe:	d135      	bne.n	8008b2c <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2207      	movs	r2, #7
 8008ac4:	705a      	strb	r2, [r3, #1]
      break;
 8008ac6:	e031      	b.n	8008b2c <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2207      	movs	r2, #7
 8008acc:	705a      	strb	r2, [r3, #1]
      break;
 8008ace:	e02d      	b.n	8008b2c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d017      	beq.n	8008b0a <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008ae6:	23ff      	movs	r3, #255	@ 0xff
 8008ae8:	6878      	ldr	r0, [r7, #4]
 8008aea:	f000 f90d 	bl	8008d08 <USBH_Get_StringDesc>
 8008aee:	4603      	mov	r3, r0
 8008af0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008af2:	7bbb      	ldrb	r3, [r7, #14]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d102      	bne.n	8008afe <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008af8:	2300      	movs	r3, #0
 8008afa:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008afc:	e018      	b.n	8008b30 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008afe:	7bbb      	ldrb	r3, [r7, #14]
 8008b00:	2b03      	cmp	r3, #3
 8008b02:	d115      	bne.n	8008b30 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8008b04:	2300      	movs	r3, #0
 8008b06:	73fb      	strb	r3, [r7, #15]
      break;
 8008b08:	e012      	b.n	8008b30 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	73fb      	strb	r3, [r7, #15]
      break;
 8008b0e:	e00f      	b.n	8008b30 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8008b10:	bf00      	nop
 8008b12:	e00e      	b.n	8008b32 <USBH_HandleEnum+0x3b6>
      break;
 8008b14:	bf00      	nop
 8008b16:	e00c      	b.n	8008b32 <USBH_HandleEnum+0x3b6>
      break;
 8008b18:	bf00      	nop
 8008b1a:	e00a      	b.n	8008b32 <USBH_HandleEnum+0x3b6>
      break;
 8008b1c:	bf00      	nop
 8008b1e:	e008      	b.n	8008b32 <USBH_HandleEnum+0x3b6>
      break;
 8008b20:	bf00      	nop
 8008b22:	e006      	b.n	8008b32 <USBH_HandleEnum+0x3b6>
      break;
 8008b24:	bf00      	nop
 8008b26:	e004      	b.n	8008b32 <USBH_HandleEnum+0x3b6>
      break;
 8008b28:	bf00      	nop
 8008b2a:	e002      	b.n	8008b32 <USBH_HandleEnum+0x3b6>
      break;
 8008b2c:	bf00      	nop
 8008b2e:	e000      	b.n	8008b32 <USBH_HandleEnum+0x3b6>
      break;
 8008b30:	bf00      	nop
  }
  return Status;
 8008b32:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	3710      	adds	r7, #16
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bd80      	pop	{r7, pc}

08008b3c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b083      	sub	sp, #12
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
 8008b44:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	683a      	ldr	r2, [r7, #0]
 8008b4a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8008b4e:	bf00      	nop
 8008b50:	370c      	adds	r7, #12
 8008b52:	46bd      	mov	sp, r7
 8008b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b58:	4770      	bx	lr

08008b5a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008b5a:	b580      	push	{r7, lr}
 8008b5c:	b082      	sub	sp, #8
 8008b5e:	af00      	add	r7, sp, #0
 8008b60:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008b68:	1c5a      	adds	r2, r3, #1
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f000 f804 	bl	8008b7e <USBH_HandleSof>
}
 8008b76:	bf00      	nop
 8008b78:	3708      	adds	r7, #8
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008b7e:	b580      	push	{r7, lr}
 8008b80:	b082      	sub	sp, #8
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	781b      	ldrb	r3, [r3, #0]
 8008b8a:	b2db      	uxtb	r3, r3
 8008b8c:	2b0b      	cmp	r3, #11
 8008b8e:	d10a      	bne.n	8008ba6 <USBH_HandleSof+0x28>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d005      	beq.n	8008ba6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ba0:	699b      	ldr	r3, [r3, #24]
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	4798      	blx	r3
  }
}
 8008ba6:	bf00      	nop
 8008ba8:	3708      	adds	r7, #8
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}

08008bae <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008bae:	b480      	push	{r7}
 8008bb0:	b083      	sub	sp, #12
 8008bb2:	af00      	add	r7, sp, #0
 8008bb4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2201      	movs	r2, #1
 8008bba:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8008bbe:	bf00      	nop
}
 8008bc0:	370c      	adds	r7, #12
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc8:	4770      	bx	lr

08008bca <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008bca:	b480      	push	{r7}
 8008bcc:	b083      	sub	sp, #12
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8008bda:	bf00      	nop
}
 8008bdc:	370c      	adds	r7, #12
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr

08008be6 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008be6:	b480      	push	{r7}
 8008be8:	b083      	sub	sp, #12
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2201      	movs	r2, #1
 8008bf2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2200      	movs	r2, #0
 8008c02:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008c06:	2300      	movs	r3, #0
}
 8008c08:	4618      	mov	r0, r3
 8008c0a:	370c      	adds	r7, #12
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c12:	4770      	bx	lr

08008c14 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b082      	sub	sp, #8
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2200      	movs	r2, #0
 8008c28:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f001 f8be 	bl	8009db6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	791b      	ldrb	r3, [r3, #4]
 8008c3e:	4619      	mov	r1, r3
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f000 ff0b 	bl	8009a5c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	795b      	ldrb	r3, [r3, #5]
 8008c4a:	4619      	mov	r1, r3
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f000 ff05 	bl	8009a5c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008c52:	2300      	movs	r3, #0
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	3708      	adds	r7, #8
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	bd80      	pop	{r7, pc}

08008c5c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b086      	sub	sp, #24
 8008c60:	af02      	add	r7, sp, #8
 8008c62:	6078      	str	r0, [r7, #4]
 8008c64:	460b      	mov	r3, r1
 8008c66:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8008c68:	887b      	ldrh	r3, [r7, #2]
 8008c6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c6e:	d901      	bls.n	8008c74 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008c70:	2303      	movs	r3, #3
 8008c72:	e01b      	b.n	8008cac <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008c7a:	887b      	ldrh	r3, [r7, #2]
 8008c7c:	9300      	str	r3, [sp, #0]
 8008c7e:	4613      	mov	r3, r2
 8008c80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008c84:	2100      	movs	r1, #0
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f000 f872 	bl	8008d70 <USBH_GetDescriptor>
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008c90:	7bfb      	ldrb	r3, [r7, #15]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d109      	bne.n	8008caa <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008c9c:	887a      	ldrh	r2, [r7, #2]
 8008c9e:	4619      	mov	r1, r3
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	f000 f929 	bl	8008ef8 <USBH_ParseDevDesc>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cac:	4618      	mov	r0, r3
 8008cae:	3710      	adds	r7, #16
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}

08008cb4 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b086      	sub	sp, #24
 8008cb8:	af02      	add	r7, sp, #8
 8008cba:	6078      	str	r0, [r7, #4]
 8008cbc:	460b      	mov	r3, r1
 8008cbe:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	331c      	adds	r3, #28
 8008cc4:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008cc6:	887b      	ldrh	r3, [r7, #2]
 8008cc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ccc:	d901      	bls.n	8008cd2 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008cce:	2303      	movs	r3, #3
 8008cd0:	e016      	b.n	8008d00 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008cd2:	887b      	ldrh	r3, [r7, #2]
 8008cd4:	9300      	str	r3, [sp, #0]
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008cdc:	2100      	movs	r1, #0
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f000 f846 	bl	8008d70 <USBH_GetDescriptor>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008ce8:	7bfb      	ldrb	r3, [r7, #15]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d107      	bne.n	8008cfe <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8008cee:	887b      	ldrh	r3, [r7, #2]
 8008cf0:	461a      	mov	r2, r3
 8008cf2:	68b9      	ldr	r1, [r7, #8]
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f000 f9af 	bl	8009058 <USBH_ParseCfgDesc>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	3710      	adds	r7, #16
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}

08008d08 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b088      	sub	sp, #32
 8008d0c:	af02      	add	r7, sp, #8
 8008d0e:	60f8      	str	r0, [r7, #12]
 8008d10:	607a      	str	r2, [r7, #4]
 8008d12:	461a      	mov	r2, r3
 8008d14:	460b      	mov	r3, r1
 8008d16:	72fb      	strb	r3, [r7, #11]
 8008d18:	4613      	mov	r3, r2
 8008d1a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8008d1c:	893b      	ldrh	r3, [r7, #8]
 8008d1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d22:	d802      	bhi.n	8008d2a <USBH_Get_StringDesc+0x22>
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d101      	bne.n	8008d2e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008d2a:	2303      	movs	r3, #3
 8008d2c:	e01c      	b.n	8008d68 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8008d2e:	7afb      	ldrb	r3, [r7, #11]
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8008d36:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008d3e:	893b      	ldrh	r3, [r7, #8]
 8008d40:	9300      	str	r3, [sp, #0]
 8008d42:	460b      	mov	r3, r1
 8008d44:	2100      	movs	r1, #0
 8008d46:	68f8      	ldr	r0, [r7, #12]
 8008d48:	f000 f812 	bl	8008d70 <USBH_GetDescriptor>
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8008d50:	7dfb      	ldrb	r3, [r7, #23]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d107      	bne.n	8008d66 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008d5c:	893a      	ldrh	r2, [r7, #8]
 8008d5e:	6879      	ldr	r1, [r7, #4]
 8008d60:	4618      	mov	r0, r3
 8008d62:	f000 fb8d 	bl	8009480 <USBH_ParseStringDesc>
  }

  return status;
 8008d66:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	3718      	adds	r7, #24
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}

08008d70 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b084      	sub	sp, #16
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	60f8      	str	r0, [r7, #12]
 8008d78:	607b      	str	r3, [r7, #4]
 8008d7a:	460b      	mov	r3, r1
 8008d7c:	72fb      	strb	r3, [r7, #11]
 8008d7e:	4613      	mov	r3, r2
 8008d80:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	789b      	ldrb	r3, [r3, #2]
 8008d86:	2b01      	cmp	r3, #1
 8008d88:	d11c      	bne.n	8008dc4 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008d8a:	7afb      	ldrb	r3, [r7, #11]
 8008d8c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008d90:	b2da      	uxtb	r2, r3
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	2206      	movs	r2, #6
 8008d9a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	893a      	ldrh	r2, [r7, #8]
 8008da0:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8008da2:	893b      	ldrh	r3, [r7, #8]
 8008da4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008da8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008dac:	d104      	bne.n	8008db8 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f240 4209 	movw	r2, #1033	@ 0x409
 8008db4:	829a      	strh	r2, [r3, #20]
 8008db6:	e002      	b.n	8008dbe <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	8b3a      	ldrh	r2, [r7, #24]
 8008dc2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008dc4:	8b3b      	ldrh	r3, [r7, #24]
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	6879      	ldr	r1, [r7, #4]
 8008dca:	68f8      	ldr	r0, [r7, #12]
 8008dcc:	f000 fba5 	bl	800951a <USBH_CtlReq>
 8008dd0:	4603      	mov	r3, r0
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	3710      	adds	r7, #16
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}

08008dda <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8008dda:	b580      	push	{r7, lr}
 8008ddc:	b082      	sub	sp, #8
 8008dde:	af00      	add	r7, sp, #0
 8008de0:	6078      	str	r0, [r7, #4]
 8008de2:	460b      	mov	r3, r1
 8008de4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	789b      	ldrb	r3, [r3, #2]
 8008dea:	2b01      	cmp	r3, #1
 8008dec:	d10f      	bne.n	8008e0e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2200      	movs	r2, #0
 8008df2:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2205      	movs	r2, #5
 8008df8:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008dfa:	78fb      	ldrb	r3, [r7, #3]
 8008dfc:	b29a      	uxth	r2, r3
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2200      	movs	r2, #0
 8008e06:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008e0e:	2200      	movs	r2, #0
 8008e10:	2100      	movs	r1, #0
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f000 fb81 	bl	800951a <USBH_CtlReq>
 8008e18:	4603      	mov	r3, r0
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	3708      	adds	r7, #8
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}

08008e22 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8008e22:	b580      	push	{r7, lr}
 8008e24:	b082      	sub	sp, #8
 8008e26:	af00      	add	r7, sp, #0
 8008e28:	6078      	str	r0, [r7, #4]
 8008e2a:	460b      	mov	r3, r1
 8008e2c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	789b      	ldrb	r3, [r3, #2]
 8008e32:	2b01      	cmp	r3, #1
 8008e34:	d10e      	bne.n	8008e54 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2200      	movs	r2, #0
 8008e3a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2209      	movs	r2, #9
 8008e40:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	887a      	ldrh	r2, [r7, #2]
 8008e46:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2200      	movs	r2, #0
 8008e52:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008e54:	2200      	movs	r2, #0
 8008e56:	2100      	movs	r1, #0
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f000 fb5e 	bl	800951a <USBH_CtlReq>
 8008e5e:	4603      	mov	r3, r0
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3708      	adds	r7, #8
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}

08008e68 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b082      	sub	sp, #8
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	460b      	mov	r3, r1
 8008e72:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	789b      	ldrb	r3, [r3, #2]
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	d10f      	bne.n	8008e9c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2203      	movs	r2, #3
 8008e86:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8008e88:	78fb      	ldrb	r3, [r7, #3]
 8008e8a:	b29a      	uxth	r2, r3
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2200      	movs	r2, #0
 8008e94:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	2100      	movs	r1, #0
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	f000 fb3a 	bl	800951a <USBH_CtlReq>
 8008ea6:	4603      	mov	r3, r0
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	3708      	adds	r7, #8
 8008eac:	46bd      	mov	sp, r7
 8008eae:	bd80      	pop	{r7, pc}

08008eb0 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b082      	sub	sp, #8
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
 8008eb8:	460b      	mov	r3, r1
 8008eba:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	789b      	ldrb	r3, [r3, #2]
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d10f      	bne.n	8008ee4 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2202      	movs	r2, #2
 8008ec8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2201      	movs	r2, #1
 8008ece:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008ed6:	78fb      	ldrb	r3, [r7, #3]
 8008ed8:	b29a      	uxth	r2, r3
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	2100      	movs	r1, #0
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f000 fb16 	bl	800951a <USBH_CtlReq>
 8008eee:	4603      	mov	r3, r0
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3708      	adds	r7, #8
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}

08008ef8 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b087      	sub	sp, #28
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	60f8      	str	r0, [r7, #12]
 8008f00:	60b9      	str	r1, [r7, #8]
 8008f02:	4613      	mov	r3, r2
 8008f04:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008f0c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d101      	bne.n	8008f1c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8008f18:	2302      	movs	r3, #2
 8008f1a:	e094      	b.n	8009046 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	781a      	ldrb	r2, [r3, #0]
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	785a      	ldrb	r2, [r3, #1]
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	3302      	adds	r3, #2
 8008f30:	781b      	ldrb	r3, [r3, #0]
 8008f32:	461a      	mov	r2, r3
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	3303      	adds	r3, #3
 8008f38:	781b      	ldrb	r3, [r3, #0]
 8008f3a:	021b      	lsls	r3, r3, #8
 8008f3c:	b29b      	uxth	r3, r3
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	b29a      	uxth	r2, r3
 8008f42:	693b      	ldr	r3, [r7, #16]
 8008f44:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	791a      	ldrb	r2, [r3, #4]
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	795a      	ldrb	r2, [r3, #5]
 8008f52:	693b      	ldr	r3, [r7, #16]
 8008f54:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	799a      	ldrb	r2, [r3, #6]
 8008f5a:	693b      	ldr	r3, [r7, #16]
 8008f5c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	79da      	ldrb	r2, [r3, #7]
 8008f62:	693b      	ldr	r3, [r7, #16]
 8008f64:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d004      	beq.n	8008f7a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008f76:	2b01      	cmp	r3, #1
 8008f78:	d11b      	bne.n	8008fb2 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	79db      	ldrb	r3, [r3, #7]
 8008f7e:	2b20      	cmp	r3, #32
 8008f80:	dc0f      	bgt.n	8008fa2 <USBH_ParseDevDesc+0xaa>
 8008f82:	2b08      	cmp	r3, #8
 8008f84:	db0f      	blt.n	8008fa6 <USBH_ParseDevDesc+0xae>
 8008f86:	3b08      	subs	r3, #8
 8008f88:	4a32      	ldr	r2, [pc, #200]	@ (8009054 <USBH_ParseDevDesc+0x15c>)
 8008f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8008f8e:	f003 0301 	and.w	r3, r3, #1
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	bf14      	ite	ne
 8008f96:	2301      	movne	r3, #1
 8008f98:	2300      	moveq	r3, #0
 8008f9a:	b2db      	uxtb	r3, r3
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d106      	bne.n	8008fae <USBH_ParseDevDesc+0xb6>
 8008fa0:	e001      	b.n	8008fa6 <USBH_ParseDevDesc+0xae>
 8008fa2:	2b40      	cmp	r3, #64	@ 0x40
 8008fa4:	d003      	beq.n	8008fae <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	2208      	movs	r2, #8
 8008faa:	71da      	strb	r2, [r3, #7]
        break;
 8008fac:	e000      	b.n	8008fb0 <USBH_ParseDevDesc+0xb8>
        break;
 8008fae:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8008fb0:	e00e      	b.n	8008fd0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008fb8:	2b02      	cmp	r3, #2
 8008fba:	d107      	bne.n	8008fcc <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	79db      	ldrb	r3, [r3, #7]
 8008fc0:	2b08      	cmp	r3, #8
 8008fc2:	d005      	beq.n	8008fd0 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	2208      	movs	r2, #8
 8008fc8:	71da      	strb	r2, [r3, #7]
 8008fca:	e001      	b.n	8008fd0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008fcc:	2303      	movs	r3, #3
 8008fce:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8008fd0:	88fb      	ldrh	r3, [r7, #6]
 8008fd2:	2b08      	cmp	r3, #8
 8008fd4:	d936      	bls.n	8009044 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8008fd6:	68bb      	ldr	r3, [r7, #8]
 8008fd8:	3308      	adds	r3, #8
 8008fda:	781b      	ldrb	r3, [r3, #0]
 8008fdc:	461a      	mov	r2, r3
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	3309      	adds	r3, #9
 8008fe2:	781b      	ldrb	r3, [r3, #0]
 8008fe4:	021b      	lsls	r3, r3, #8
 8008fe6:	b29b      	uxth	r3, r3
 8008fe8:	4313      	orrs	r3, r2
 8008fea:	b29a      	uxth	r2, r3
 8008fec:	693b      	ldr	r3, [r7, #16]
 8008fee:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	330a      	adds	r3, #10
 8008ff4:	781b      	ldrb	r3, [r3, #0]
 8008ff6:	461a      	mov	r2, r3
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	330b      	adds	r3, #11
 8008ffc:	781b      	ldrb	r3, [r3, #0]
 8008ffe:	021b      	lsls	r3, r3, #8
 8009000:	b29b      	uxth	r3, r3
 8009002:	4313      	orrs	r3, r2
 8009004:	b29a      	uxth	r2, r3
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	330c      	adds	r3, #12
 800900e:	781b      	ldrb	r3, [r3, #0]
 8009010:	461a      	mov	r2, r3
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	330d      	adds	r3, #13
 8009016:	781b      	ldrb	r3, [r3, #0]
 8009018:	021b      	lsls	r3, r3, #8
 800901a:	b29b      	uxth	r3, r3
 800901c:	4313      	orrs	r3, r2
 800901e:	b29a      	uxth	r2, r3
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	7b9a      	ldrb	r2, [r3, #14]
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	7bda      	ldrb	r2, [r3, #15]
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	7c1a      	ldrb	r2, [r3, #16]
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	7c5a      	ldrb	r2, [r3, #17]
 8009040:	693b      	ldr	r3, [r7, #16]
 8009042:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009044:	7dfb      	ldrb	r3, [r7, #23]
}
 8009046:	4618      	mov	r0, r3
 8009048:	371c      	adds	r7, #28
 800904a:	46bd      	mov	sp, r7
 800904c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009050:	4770      	bx	lr
 8009052:	bf00      	nop
 8009054:	01000101 	.word	0x01000101

08009058 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b08c      	sub	sp, #48	@ 0x30
 800905c:	af00      	add	r7, sp, #0
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	4613      	mov	r3, r2
 8009064:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800906c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800906e:	2300      	movs	r3, #0
 8009070:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009074:	2300      	movs	r3, #0
 8009076:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800907a:	2300      	movs	r3, #0
 800907c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d101      	bne.n	800908a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8009086:	2302      	movs	r3, #2
 8009088:	e0da      	b.n	8009240 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	781a      	ldrb	r2, [r3, #0]
 8009092:	6a3b      	ldr	r3, [r7, #32]
 8009094:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8009096:	68bb      	ldr	r3, [r7, #8]
 8009098:	785a      	ldrb	r2, [r3, #1]
 800909a:	6a3b      	ldr	r3, [r7, #32]
 800909c:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	3302      	adds	r3, #2
 80090a2:	781b      	ldrb	r3, [r3, #0]
 80090a4:	461a      	mov	r2, r3
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	3303      	adds	r3, #3
 80090aa:	781b      	ldrb	r3, [r3, #0]
 80090ac:	021b      	lsls	r3, r3, #8
 80090ae:	b29b      	uxth	r3, r3
 80090b0:	4313      	orrs	r3, r2
 80090b2:	b29b      	uxth	r3, r3
 80090b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090b8:	bf28      	it	cs
 80090ba:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80090be:	b29a      	uxth	r2, r3
 80090c0:	6a3b      	ldr	r3, [r7, #32]
 80090c2:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	791a      	ldrb	r2, [r3, #4]
 80090c8:	6a3b      	ldr	r3, [r7, #32]
 80090ca:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	795a      	ldrb	r2, [r3, #5]
 80090d0:	6a3b      	ldr	r3, [r7, #32]
 80090d2:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	799a      	ldrb	r2, [r3, #6]
 80090d8:	6a3b      	ldr	r3, [r7, #32]
 80090da:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	79da      	ldrb	r2, [r3, #7]
 80090e0:	6a3b      	ldr	r3, [r7, #32]
 80090e2:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	7a1a      	ldrb	r2, [r3, #8]
 80090e8:	6a3b      	ldr	r3, [r7, #32]
 80090ea:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80090ec:	6a3b      	ldr	r3, [r7, #32]
 80090ee:	781b      	ldrb	r3, [r3, #0]
 80090f0:	2b09      	cmp	r3, #9
 80090f2:	d002      	beq.n	80090fa <USBH_ParseCfgDesc+0xa2>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80090f4:	6a3b      	ldr	r3, [r7, #32]
 80090f6:	2209      	movs	r2, #9
 80090f8:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80090fa:	88fb      	ldrh	r3, [r7, #6]
 80090fc:	2b09      	cmp	r3, #9
 80090fe:	f240 809d 	bls.w	800923c <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 8009102:	2309      	movs	r3, #9
 8009104:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009106:	2300      	movs	r3, #0
 8009108:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800910a:	e081      	b.n	8009210 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800910c:	f107 0316 	add.w	r3, r7, #22
 8009110:	4619      	mov	r1, r3
 8009112:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009114:	f000 f9e7 	bl	80094e6 <USBH_GetNextDesc>
 8009118:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800911a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800911c:	785b      	ldrb	r3, [r3, #1]
 800911e:	2b04      	cmp	r3, #4
 8009120:	d176      	bne.n	8009210 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009124:	781b      	ldrb	r3, [r3, #0]
 8009126:	2b09      	cmp	r3, #9
 8009128:	d002      	beq.n	8009130 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800912a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800912c:	2209      	movs	r2, #9
 800912e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009130:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009134:	221a      	movs	r2, #26
 8009136:	fb02 f303 	mul.w	r3, r2, r3
 800913a:	3308      	adds	r3, #8
 800913c:	6a3a      	ldr	r2, [r7, #32]
 800913e:	4413      	add	r3, r2
 8009140:	3302      	adds	r3, #2
 8009142:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009144:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009146:	69f8      	ldr	r0, [r7, #28]
 8009148:	f000 f87e 	bl	8009248 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800914c:	2300      	movs	r3, #0
 800914e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009152:	2300      	movs	r3, #0
 8009154:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009156:	e043      	b.n	80091e0 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009158:	f107 0316 	add.w	r3, r7, #22
 800915c:	4619      	mov	r1, r3
 800915e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009160:	f000 f9c1 	bl	80094e6 <USBH_GetNextDesc>
 8009164:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009168:	785b      	ldrb	r3, [r3, #1]
 800916a:	2b05      	cmp	r3, #5
 800916c:	d138      	bne.n	80091e0 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800916e:	69fb      	ldr	r3, [r7, #28]
 8009170:	795b      	ldrb	r3, [r3, #5]
 8009172:	2b01      	cmp	r3, #1
 8009174:	d113      	bne.n	800919e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009176:	69fb      	ldr	r3, [r7, #28]
 8009178:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800917a:	2b02      	cmp	r3, #2
 800917c:	d003      	beq.n	8009186 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800917e:	69fb      	ldr	r3, [r7, #28]
 8009180:	799b      	ldrb	r3, [r3, #6]
 8009182:	2b03      	cmp	r3, #3
 8009184:	d10b      	bne.n	800919e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009186:	69fb      	ldr	r3, [r7, #28]
 8009188:	79db      	ldrb	r3, [r3, #7]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d10b      	bne.n	80091a6 <USBH_ParseCfgDesc+0x14e>
 800918e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009190:	781b      	ldrb	r3, [r3, #0]
 8009192:	2b09      	cmp	r3, #9
 8009194:	d007      	beq.n	80091a6 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009198:	2209      	movs	r2, #9
 800919a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800919c:	e003      	b.n	80091a6 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800919e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091a0:	2207      	movs	r2, #7
 80091a2:	701a      	strb	r2, [r3, #0]
 80091a4:	e000      	b.n	80091a8 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80091a6:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80091a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80091ac:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80091b0:	3201      	adds	r2, #1
 80091b2:	00d2      	lsls	r2, r2, #3
 80091b4:	211a      	movs	r1, #26
 80091b6:	fb01 f303 	mul.w	r3, r1, r3
 80091ba:	4413      	add	r3, r2
 80091bc:	3308      	adds	r3, #8
 80091be:	6a3a      	ldr	r2, [r7, #32]
 80091c0:	4413      	add	r3, r2
 80091c2:	3304      	adds	r3, #4
 80091c4:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80091c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80091c8:	69b9      	ldr	r1, [r7, #24]
 80091ca:	68f8      	ldr	r0, [r7, #12]
 80091cc:	f000 f870 	bl	80092b0 <USBH_ParseEPDesc>
 80091d0:	4603      	mov	r3, r0
 80091d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80091d6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80091da:	3301      	adds	r3, #1
 80091dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80091e0:	69fb      	ldr	r3, [r7, #28]
 80091e2:	791b      	ldrb	r3, [r3, #4]
 80091e4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80091e8:	429a      	cmp	r2, r3
 80091ea:	d204      	bcs.n	80091f6 <USBH_ParseCfgDesc+0x19e>
 80091ec:	6a3b      	ldr	r3, [r7, #32]
 80091ee:	885a      	ldrh	r2, [r3, #2]
 80091f0:	8afb      	ldrh	r3, [r7, #22]
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d8b0      	bhi.n	8009158 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80091f6:	69fb      	ldr	r3, [r7, #28]
 80091f8:	791b      	ldrb	r3, [r3, #4]
 80091fa:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80091fe:	429a      	cmp	r2, r3
 8009200:	d201      	bcs.n	8009206 <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8009202:	2303      	movs	r3, #3
 8009204:	e01c      	b.n	8009240 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8009206:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800920a:	3301      	adds	r3, #1
 800920c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009210:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009214:	2b01      	cmp	r3, #1
 8009216:	d805      	bhi.n	8009224 <USBH_ParseCfgDesc+0x1cc>
 8009218:	6a3b      	ldr	r3, [r7, #32]
 800921a:	885a      	ldrh	r2, [r3, #2]
 800921c:	8afb      	ldrh	r3, [r7, #22]
 800921e:	429a      	cmp	r2, r3
 8009220:	f63f af74 	bhi.w	800910c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009224:	6a3b      	ldr	r3, [r7, #32]
 8009226:	791b      	ldrb	r3, [r3, #4]
 8009228:	2b02      	cmp	r3, #2
 800922a:	bf28      	it	cs
 800922c:	2302      	movcs	r3, #2
 800922e:	b2db      	uxtb	r3, r3
 8009230:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009234:	429a      	cmp	r2, r3
 8009236:	d201      	bcs.n	800923c <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8009238:	2303      	movs	r3, #3
 800923a:	e001      	b.n	8009240 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 800923c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009240:	4618      	mov	r0, r3
 8009242:	3730      	adds	r7, #48	@ 0x30
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}

08009248 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009248:	b480      	push	{r7}
 800924a:	b083      	sub	sp, #12
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	781a      	ldrb	r2, [r3, #0]
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	785a      	ldrb	r2, [r3, #1]
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	789a      	ldrb	r2, [r3, #2]
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	78da      	ldrb	r2, [r3, #3]
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	3304      	adds	r3, #4
 8009276:	781b      	ldrb	r3, [r3, #0]
 8009278:	2b02      	cmp	r3, #2
 800927a:	bf28      	it	cs
 800927c:	2302      	movcs	r3, #2
 800927e:	b2da      	uxtb	r2, r3
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	795a      	ldrb	r2, [r3, #5]
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	799a      	ldrb	r2, [r3, #6]
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	79da      	ldrb	r2, [r3, #7]
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	7a1a      	ldrb	r2, [r3, #8]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	721a      	strb	r2, [r3, #8]
}
 80092a4:	bf00      	nop
 80092a6:	370c      	adds	r7, #12
 80092a8:	46bd      	mov	sp, r7
 80092aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ae:	4770      	bx	lr

080092b0 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b087      	sub	sp, #28
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	60b9      	str	r1, [r7, #8]
 80092ba:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80092bc:	2300      	movs	r3, #0
 80092be:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	781a      	ldrb	r2, [r3, #0]
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	785a      	ldrb	r2, [r3, #1]
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	789a      	ldrb	r2, [r3, #2]
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	78da      	ldrb	r2, [r3, #3]
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	3304      	adds	r3, #4
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	461a      	mov	r2, r3
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	3305      	adds	r3, #5
 80092ec:	781b      	ldrb	r3, [r3, #0]
 80092ee:	021b      	lsls	r3, r3, #8
 80092f0:	b29b      	uxth	r3, r3
 80092f2:	4313      	orrs	r3, r2
 80092f4:	b29a      	uxth	r2, r3
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	799a      	ldrb	r2, [r3, #6]
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	889b      	ldrh	r3, [r3, #4]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d009      	beq.n	800931e <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800930e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009312:	d804      	bhi.n	800931e <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009314:	68bb      	ldr	r3, [r7, #8]
 8009316:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800931c:	d901      	bls.n	8009322 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800931e:	2303      	movs	r3, #3
 8009320:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009328:	2b00      	cmp	r3, #0
 800932a:	d136      	bne.n	800939a <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	78db      	ldrb	r3, [r3, #3]
 8009330:	f003 0303 	and.w	r3, r3, #3
 8009334:	2b02      	cmp	r3, #2
 8009336:	d108      	bne.n	800934a <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	889b      	ldrh	r3, [r3, #4]
 800933c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009340:	f240 8097 	bls.w	8009472 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009344:	2303      	movs	r3, #3
 8009346:	75fb      	strb	r3, [r7, #23]
 8009348:	e093      	b.n	8009472 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	78db      	ldrb	r3, [r3, #3]
 800934e:	f003 0303 	and.w	r3, r3, #3
 8009352:	2b00      	cmp	r3, #0
 8009354:	d107      	bne.n	8009366 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	889b      	ldrh	r3, [r3, #4]
 800935a:	2b40      	cmp	r3, #64	@ 0x40
 800935c:	f240 8089 	bls.w	8009472 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009360:	2303      	movs	r3, #3
 8009362:	75fb      	strb	r3, [r7, #23]
 8009364:	e085      	b.n	8009472 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	78db      	ldrb	r3, [r3, #3]
 800936a:	f003 0303 	and.w	r3, r3, #3
 800936e:	2b01      	cmp	r3, #1
 8009370:	d005      	beq.n	800937e <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	78db      	ldrb	r3, [r3, #3]
 8009376:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800937a:	2b03      	cmp	r3, #3
 800937c:	d10a      	bne.n	8009394 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	799b      	ldrb	r3, [r3, #6]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d003      	beq.n	800938e <USBH_ParseEPDesc+0xde>
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	799b      	ldrb	r3, [r3, #6]
 800938a:	2b10      	cmp	r3, #16
 800938c:	d970      	bls.n	8009470 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800938e:	2303      	movs	r3, #3
 8009390:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009392:	e06d      	b.n	8009470 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009394:	2303      	movs	r3, #3
 8009396:	75fb      	strb	r3, [r7, #23]
 8009398:	e06b      	b.n	8009472 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80093a0:	2b01      	cmp	r3, #1
 80093a2:	d13c      	bne.n	800941e <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	78db      	ldrb	r3, [r3, #3]
 80093a8:	f003 0303 	and.w	r3, r3, #3
 80093ac:	2b02      	cmp	r3, #2
 80093ae:	d005      	beq.n	80093bc <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	78db      	ldrb	r3, [r3, #3]
 80093b4:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d106      	bne.n	80093ca <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	889b      	ldrh	r3, [r3, #4]
 80093c0:	2b40      	cmp	r3, #64	@ 0x40
 80093c2:	d956      	bls.n	8009472 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80093c4:	2303      	movs	r3, #3
 80093c6:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80093c8:	e053      	b.n	8009472 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	78db      	ldrb	r3, [r3, #3]
 80093ce:	f003 0303 	and.w	r3, r3, #3
 80093d2:	2b01      	cmp	r3, #1
 80093d4:	d10e      	bne.n	80093f4 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	799b      	ldrb	r3, [r3, #6]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d007      	beq.n	80093ee <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 80093e2:	2b10      	cmp	r3, #16
 80093e4:	d803      	bhi.n	80093ee <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 80093ea:	2b40      	cmp	r3, #64	@ 0x40
 80093ec:	d941      	bls.n	8009472 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80093ee:	2303      	movs	r3, #3
 80093f0:	75fb      	strb	r3, [r7, #23]
 80093f2:	e03e      	b.n	8009472 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	78db      	ldrb	r3, [r3, #3]
 80093f8:	f003 0303 	and.w	r3, r3, #3
 80093fc:	2b03      	cmp	r3, #3
 80093fe:	d10b      	bne.n	8009418 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	799b      	ldrb	r3, [r3, #6]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d004      	beq.n	8009412 <USBH_ParseEPDesc+0x162>
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	889b      	ldrh	r3, [r3, #4]
 800940c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009410:	d32f      	bcc.n	8009472 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009412:	2303      	movs	r3, #3
 8009414:	75fb      	strb	r3, [r7, #23]
 8009416:	e02c      	b.n	8009472 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009418:	2303      	movs	r3, #3
 800941a:	75fb      	strb	r3, [r7, #23]
 800941c:	e029      	b.n	8009472 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009424:	2b02      	cmp	r3, #2
 8009426:	d120      	bne.n	800946a <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	78db      	ldrb	r3, [r3, #3]
 800942c:	f003 0303 	and.w	r3, r3, #3
 8009430:	2b00      	cmp	r3, #0
 8009432:	d106      	bne.n	8009442 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	889b      	ldrh	r3, [r3, #4]
 8009438:	2b08      	cmp	r3, #8
 800943a:	d01a      	beq.n	8009472 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800943c:	2303      	movs	r3, #3
 800943e:	75fb      	strb	r3, [r7, #23]
 8009440:	e017      	b.n	8009472 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	78db      	ldrb	r3, [r3, #3]
 8009446:	f003 0303 	and.w	r3, r3, #3
 800944a:	2b03      	cmp	r3, #3
 800944c:	d10a      	bne.n	8009464 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800944e:	68bb      	ldr	r3, [r7, #8]
 8009450:	799b      	ldrb	r3, [r3, #6]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d003      	beq.n	800945e <USBH_ParseEPDesc+0x1ae>
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	889b      	ldrh	r3, [r3, #4]
 800945a:	2b08      	cmp	r3, #8
 800945c:	d909      	bls.n	8009472 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800945e:	2303      	movs	r3, #3
 8009460:	75fb      	strb	r3, [r7, #23]
 8009462:	e006      	b.n	8009472 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009464:	2303      	movs	r3, #3
 8009466:	75fb      	strb	r3, [r7, #23]
 8009468:	e003      	b.n	8009472 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800946a:	2303      	movs	r3, #3
 800946c:	75fb      	strb	r3, [r7, #23]
 800946e:	e000      	b.n	8009472 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009470:	bf00      	nop
  }

  return status;
 8009472:	7dfb      	ldrb	r3, [r7, #23]
}
 8009474:	4618      	mov	r0, r3
 8009476:	371c      	adds	r7, #28
 8009478:	46bd      	mov	sp, r7
 800947a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947e:	4770      	bx	lr

08009480 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009480:	b480      	push	{r7}
 8009482:	b087      	sub	sp, #28
 8009484:	af00      	add	r7, sp, #0
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	60b9      	str	r1, [r7, #8]
 800948a:	4613      	mov	r3, r2
 800948c:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	3301      	adds	r3, #1
 8009492:	781b      	ldrb	r3, [r3, #0]
 8009494:	2b03      	cmp	r3, #3
 8009496:	d120      	bne.n	80094da <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	781b      	ldrb	r3, [r3, #0]
 800949c:	1e9a      	subs	r2, r3, #2
 800949e:	88fb      	ldrh	r3, [r7, #6]
 80094a0:	4293      	cmp	r3, r2
 80094a2:	bf28      	it	cs
 80094a4:	4613      	movcs	r3, r2
 80094a6:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	3302      	adds	r3, #2
 80094ac:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80094ae:	2300      	movs	r3, #0
 80094b0:	82fb      	strh	r3, [r7, #22]
 80094b2:	e00b      	b.n	80094cc <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80094b4:	8afb      	ldrh	r3, [r7, #22]
 80094b6:	68fa      	ldr	r2, [r7, #12]
 80094b8:	4413      	add	r3, r2
 80094ba:	781a      	ldrb	r2, [r3, #0]
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	701a      	strb	r2, [r3, #0]
      pdest++;
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	3301      	adds	r3, #1
 80094c4:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80094c6:	8afb      	ldrh	r3, [r7, #22]
 80094c8:	3302      	adds	r3, #2
 80094ca:	82fb      	strh	r3, [r7, #22]
 80094cc:	8afa      	ldrh	r2, [r7, #22]
 80094ce:	8abb      	ldrh	r3, [r7, #20]
 80094d0:	429a      	cmp	r2, r3
 80094d2:	d3ef      	bcc.n	80094b4 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	2200      	movs	r2, #0
 80094d8:	701a      	strb	r2, [r3, #0]
  }
}
 80094da:	bf00      	nop
 80094dc:	371c      	adds	r7, #28
 80094de:	46bd      	mov	sp, r7
 80094e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e4:	4770      	bx	lr

080094e6 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80094e6:	b480      	push	{r7}
 80094e8:	b085      	sub	sp, #20
 80094ea:	af00      	add	r7, sp, #0
 80094ec:	6078      	str	r0, [r7, #4]
 80094ee:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	881b      	ldrh	r3, [r3, #0]
 80094f4:	687a      	ldr	r2, [r7, #4]
 80094f6:	7812      	ldrb	r2, [r2, #0]
 80094f8:	4413      	add	r3, r2
 80094fa:	b29a      	uxth	r2, r3
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	781b      	ldrb	r3, [r3, #0]
 8009504:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	4413      	add	r3, r2
 800950a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800950c:	68fb      	ldr	r3, [r7, #12]
}
 800950e:	4618      	mov	r0, r3
 8009510:	3714      	adds	r7, #20
 8009512:	46bd      	mov	sp, r7
 8009514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009518:	4770      	bx	lr

0800951a <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800951a:	b580      	push	{r7, lr}
 800951c:	b086      	sub	sp, #24
 800951e:	af00      	add	r7, sp, #0
 8009520:	60f8      	str	r0, [r7, #12]
 8009522:	60b9      	str	r1, [r7, #8]
 8009524:	4613      	mov	r3, r2
 8009526:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009528:	2301      	movs	r3, #1
 800952a:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	789b      	ldrb	r3, [r3, #2]
 8009530:	2b01      	cmp	r3, #1
 8009532:	d002      	beq.n	800953a <USBH_CtlReq+0x20>
 8009534:	2b02      	cmp	r3, #2
 8009536:	d00f      	beq.n	8009558 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8009538:	e027      	b.n	800958a <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	68ba      	ldr	r2, [r7, #8]
 800953e:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	88fa      	ldrh	r2, [r7, #6]
 8009544:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	2201      	movs	r2, #1
 800954a:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	2202      	movs	r2, #2
 8009550:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009552:	2301      	movs	r3, #1
 8009554:	75fb      	strb	r3, [r7, #23]
      break;
 8009556:	e018      	b.n	800958a <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009558:	68f8      	ldr	r0, [r7, #12]
 800955a:	f000 f81b 	bl	8009594 <USBH_HandleControl>
 800955e:	4603      	mov	r3, r0
 8009560:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009562:	7dfb      	ldrb	r3, [r7, #23]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d002      	beq.n	800956e <USBH_CtlReq+0x54>
 8009568:	7dfb      	ldrb	r3, [r7, #23]
 800956a:	2b03      	cmp	r3, #3
 800956c:	d106      	bne.n	800957c <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2201      	movs	r2, #1
 8009572:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	2200      	movs	r2, #0
 8009578:	761a      	strb	r2, [r3, #24]
      break;
 800957a:	e005      	b.n	8009588 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800957c:	7dfb      	ldrb	r3, [r7, #23]
 800957e:	2b02      	cmp	r3, #2
 8009580:	d102      	bne.n	8009588 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	2201      	movs	r2, #1
 8009586:	709a      	strb	r2, [r3, #2]
      break;
 8009588:	bf00      	nop
  }
  return status;
 800958a:	7dfb      	ldrb	r3, [r7, #23]
}
 800958c:	4618      	mov	r0, r3
 800958e:	3718      	adds	r7, #24
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}

08009594 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b086      	sub	sp, #24
 8009598:	af02      	add	r7, sp, #8
 800959a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800959c:	2301      	movs	r3, #1
 800959e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80095a0:	2300      	movs	r3, #0
 80095a2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	7e1b      	ldrb	r3, [r3, #24]
 80095a8:	3b01      	subs	r3, #1
 80095aa:	2b0a      	cmp	r3, #10
 80095ac:	f200 8156 	bhi.w	800985c <USBH_HandleControl+0x2c8>
 80095b0:	a201      	add	r2, pc, #4	@ (adr r2, 80095b8 <USBH_HandleControl+0x24>)
 80095b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095b6:	bf00      	nop
 80095b8:	080095e5 	.word	0x080095e5
 80095bc:	080095ff 	.word	0x080095ff
 80095c0:	08009669 	.word	0x08009669
 80095c4:	0800968f 	.word	0x0800968f
 80095c8:	080096c7 	.word	0x080096c7
 80095cc:	080096f1 	.word	0x080096f1
 80095d0:	08009743 	.word	0x08009743
 80095d4:	08009765 	.word	0x08009765
 80095d8:	080097a1 	.word	0x080097a1
 80095dc:	080097c7 	.word	0x080097c7
 80095e0:	08009805 	.word	0x08009805
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f103 0110 	add.w	r1, r3, #16
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	795b      	ldrb	r3, [r3, #5]
 80095ee:	461a      	mov	r2, r3
 80095f0:	6878      	ldr	r0, [r7, #4]
 80095f2:	f000 f943 	bl	800987c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	2202      	movs	r2, #2
 80095fa:	761a      	strb	r2, [r3, #24]
      break;
 80095fc:	e139      	b.n	8009872 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	795b      	ldrb	r3, [r3, #5]
 8009602:	4619      	mov	r1, r3
 8009604:	6878      	ldr	r0, [r7, #4]
 8009606:	f000 fcc5 	bl	8009f94 <USBH_LL_GetURBState>
 800960a:	4603      	mov	r3, r0
 800960c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800960e:	7bbb      	ldrb	r3, [r7, #14]
 8009610:	2b01      	cmp	r3, #1
 8009612:	d11e      	bne.n	8009652 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	7c1b      	ldrb	r3, [r3, #16]
 8009618:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800961c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	8adb      	ldrh	r3, [r3, #22]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d00a      	beq.n	800963c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8009626:	7b7b      	ldrb	r3, [r7, #13]
 8009628:	2b80      	cmp	r3, #128	@ 0x80
 800962a:	d103      	bne.n	8009634 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2203      	movs	r2, #3
 8009630:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009632:	e115      	b.n	8009860 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2205      	movs	r2, #5
 8009638:	761a      	strb	r2, [r3, #24]
      break;
 800963a:	e111      	b.n	8009860 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800963c:	7b7b      	ldrb	r3, [r7, #13]
 800963e:	2b80      	cmp	r3, #128	@ 0x80
 8009640:	d103      	bne.n	800964a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2209      	movs	r2, #9
 8009646:	761a      	strb	r2, [r3, #24]
      break;
 8009648:	e10a      	b.n	8009860 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2207      	movs	r2, #7
 800964e:	761a      	strb	r2, [r3, #24]
      break;
 8009650:	e106      	b.n	8009860 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009652:	7bbb      	ldrb	r3, [r7, #14]
 8009654:	2b04      	cmp	r3, #4
 8009656:	d003      	beq.n	8009660 <USBH_HandleControl+0xcc>
 8009658:	7bbb      	ldrb	r3, [r7, #14]
 800965a:	2b02      	cmp	r3, #2
 800965c:	f040 8100 	bne.w	8009860 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	220b      	movs	r2, #11
 8009664:	761a      	strb	r2, [r3, #24]
      break;
 8009666:	e0fb      	b.n	8009860 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800966e:	b29a      	uxth	r2, r3
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	6899      	ldr	r1, [r3, #8]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	899a      	ldrh	r2, [r3, #12]
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	791b      	ldrb	r3, [r3, #4]
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f000 f93a 	bl	80098fa <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2204      	movs	r2, #4
 800968a:	761a      	strb	r2, [r3, #24]
      break;
 800968c:	e0f1      	b.n	8009872 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	791b      	ldrb	r3, [r3, #4]
 8009692:	4619      	mov	r1, r3
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f000 fc7d 	bl	8009f94 <USBH_LL_GetURBState>
 800969a:	4603      	mov	r3, r0
 800969c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800969e:	7bbb      	ldrb	r3, [r7, #14]
 80096a0:	2b01      	cmp	r3, #1
 80096a2:	d102      	bne.n	80096aa <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2209      	movs	r2, #9
 80096a8:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 80096aa:	7bbb      	ldrb	r3, [r7, #14]
 80096ac:	2b05      	cmp	r3, #5
 80096ae:	d102      	bne.n	80096b6 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80096b0:	2303      	movs	r3, #3
 80096b2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80096b4:	e0d6      	b.n	8009864 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 80096b6:	7bbb      	ldrb	r3, [r7, #14]
 80096b8:	2b04      	cmp	r3, #4
 80096ba:	f040 80d3 	bne.w	8009864 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	220b      	movs	r2, #11
 80096c2:	761a      	strb	r2, [r3, #24]
      break;
 80096c4:	e0ce      	b.n	8009864 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6899      	ldr	r1, [r3, #8]
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	899a      	ldrh	r2, [r3, #12]
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	795b      	ldrb	r3, [r3, #5]
 80096d2:	2001      	movs	r0, #1
 80096d4:	9000      	str	r0, [sp, #0]
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f000 f8ea 	bl	80098b0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80096e2:	b29a      	uxth	r2, r3
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2206      	movs	r2, #6
 80096ec:	761a      	strb	r2, [r3, #24]
      break;
 80096ee:	e0c0      	b.n	8009872 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	795b      	ldrb	r3, [r3, #5]
 80096f4:	4619      	mov	r1, r3
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f000 fc4c 	bl	8009f94 <USBH_LL_GetURBState>
 80096fc:	4603      	mov	r3, r0
 80096fe:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009700:	7bbb      	ldrb	r3, [r7, #14]
 8009702:	2b01      	cmp	r3, #1
 8009704:	d103      	bne.n	800970e <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2207      	movs	r2, #7
 800970a:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800970c:	e0ac      	b.n	8009868 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800970e:	7bbb      	ldrb	r3, [r7, #14]
 8009710:	2b05      	cmp	r3, #5
 8009712:	d105      	bne.n	8009720 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	220c      	movs	r2, #12
 8009718:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800971a:	2303      	movs	r3, #3
 800971c:	73fb      	strb	r3, [r7, #15]
      break;
 800971e:	e0a3      	b.n	8009868 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009720:	7bbb      	ldrb	r3, [r7, #14]
 8009722:	2b02      	cmp	r3, #2
 8009724:	d103      	bne.n	800972e <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2205      	movs	r2, #5
 800972a:	761a      	strb	r2, [r3, #24]
      break;
 800972c:	e09c      	b.n	8009868 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800972e:	7bbb      	ldrb	r3, [r7, #14]
 8009730:	2b04      	cmp	r3, #4
 8009732:	f040 8099 	bne.w	8009868 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	220b      	movs	r2, #11
 800973a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800973c:	2302      	movs	r3, #2
 800973e:	73fb      	strb	r3, [r7, #15]
      break;
 8009740:	e092      	b.n	8009868 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	791b      	ldrb	r3, [r3, #4]
 8009746:	2200      	movs	r2, #0
 8009748:	2100      	movs	r1, #0
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	f000 f8d5 	bl	80098fa <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009756:	b29a      	uxth	r2, r3
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2208      	movs	r2, #8
 8009760:	761a      	strb	r2, [r3, #24]

      break;
 8009762:	e086      	b.n	8009872 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	791b      	ldrb	r3, [r3, #4]
 8009768:	4619      	mov	r1, r3
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f000 fc12 	bl	8009f94 <USBH_LL_GetURBState>
 8009770:	4603      	mov	r3, r0
 8009772:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009774:	7bbb      	ldrb	r3, [r7, #14]
 8009776:	2b01      	cmp	r3, #1
 8009778:	d105      	bne.n	8009786 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	220d      	movs	r2, #13
 800977e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009780:	2300      	movs	r3, #0
 8009782:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009784:	e072      	b.n	800986c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8009786:	7bbb      	ldrb	r3, [r7, #14]
 8009788:	2b04      	cmp	r3, #4
 800978a:	d103      	bne.n	8009794 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	220b      	movs	r2, #11
 8009790:	761a      	strb	r2, [r3, #24]
      break;
 8009792:	e06b      	b.n	800986c <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8009794:	7bbb      	ldrb	r3, [r7, #14]
 8009796:	2b05      	cmp	r3, #5
 8009798:	d168      	bne.n	800986c <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800979a:	2303      	movs	r3, #3
 800979c:	73fb      	strb	r3, [r7, #15]
      break;
 800979e:	e065      	b.n	800986c <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	795b      	ldrb	r3, [r3, #5]
 80097a4:	2201      	movs	r2, #1
 80097a6:	9200      	str	r2, [sp, #0]
 80097a8:	2200      	movs	r2, #0
 80097aa:	2100      	movs	r1, #0
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 f87f 	bl	80098b0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80097b8:	b29a      	uxth	r2, r3
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	220a      	movs	r2, #10
 80097c2:	761a      	strb	r2, [r3, #24]
      break;
 80097c4:	e055      	b.n	8009872 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	795b      	ldrb	r3, [r3, #5]
 80097ca:	4619      	mov	r1, r3
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f000 fbe1 	bl	8009f94 <USBH_LL_GetURBState>
 80097d2:	4603      	mov	r3, r0
 80097d4:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80097d6:	7bbb      	ldrb	r3, [r7, #14]
 80097d8:	2b01      	cmp	r3, #1
 80097da:	d105      	bne.n	80097e8 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 80097dc:	2300      	movs	r3, #0
 80097de:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	220d      	movs	r2, #13
 80097e4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80097e6:	e043      	b.n	8009870 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 80097e8:	7bbb      	ldrb	r3, [r7, #14]
 80097ea:	2b02      	cmp	r3, #2
 80097ec:	d103      	bne.n	80097f6 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2209      	movs	r2, #9
 80097f2:	761a      	strb	r2, [r3, #24]
      break;
 80097f4:	e03c      	b.n	8009870 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 80097f6:	7bbb      	ldrb	r3, [r7, #14]
 80097f8:	2b04      	cmp	r3, #4
 80097fa:	d139      	bne.n	8009870 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	220b      	movs	r2, #11
 8009800:	761a      	strb	r2, [r3, #24]
      break;
 8009802:	e035      	b.n	8009870 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	7e5b      	ldrb	r3, [r3, #25]
 8009808:	3301      	adds	r3, #1
 800980a:	b2da      	uxtb	r2, r3
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	765a      	strb	r2, [r3, #25]
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	7e5b      	ldrb	r3, [r3, #25]
 8009814:	2b02      	cmp	r3, #2
 8009816:	d806      	bhi.n	8009826 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2201      	movs	r2, #1
 800981c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2201      	movs	r2, #1
 8009822:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009824:	e025      	b.n	8009872 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800982c:	2106      	movs	r1, #6
 800982e:	6878      	ldr	r0, [r7, #4]
 8009830:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2200      	movs	r2, #0
 8009836:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	795b      	ldrb	r3, [r3, #5]
 800983c:	4619      	mov	r1, r3
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 f90c 	bl	8009a5c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	791b      	ldrb	r3, [r3, #4]
 8009848:	4619      	mov	r1, r3
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	f000 f906 	bl	8009a5c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2200      	movs	r2, #0
 8009854:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009856:	2302      	movs	r3, #2
 8009858:	73fb      	strb	r3, [r7, #15]
      break;
 800985a:	e00a      	b.n	8009872 <USBH_HandleControl+0x2de>

    default:
      break;
 800985c:	bf00      	nop
 800985e:	e008      	b.n	8009872 <USBH_HandleControl+0x2de>
      break;
 8009860:	bf00      	nop
 8009862:	e006      	b.n	8009872 <USBH_HandleControl+0x2de>
      break;
 8009864:	bf00      	nop
 8009866:	e004      	b.n	8009872 <USBH_HandleControl+0x2de>
      break;
 8009868:	bf00      	nop
 800986a:	e002      	b.n	8009872 <USBH_HandleControl+0x2de>
      break;
 800986c:	bf00      	nop
 800986e:	e000      	b.n	8009872 <USBH_HandleControl+0x2de>
      break;
 8009870:	bf00      	nop
  }

  return status;
 8009872:	7bfb      	ldrb	r3, [r7, #15]
}
 8009874:	4618      	mov	r0, r3
 8009876:	3710      	adds	r7, #16
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}

0800987c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b088      	sub	sp, #32
 8009880:	af04      	add	r7, sp, #16
 8009882:	60f8      	str	r0, [r7, #12]
 8009884:	60b9      	str	r1, [r7, #8]
 8009886:	4613      	mov	r3, r2
 8009888:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800988a:	79f9      	ldrb	r1, [r7, #7]
 800988c:	2300      	movs	r3, #0
 800988e:	9303      	str	r3, [sp, #12]
 8009890:	2308      	movs	r3, #8
 8009892:	9302      	str	r3, [sp, #8]
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	9301      	str	r3, [sp, #4]
 8009898:	2300      	movs	r3, #0
 800989a:	9300      	str	r3, [sp, #0]
 800989c:	2300      	movs	r3, #0
 800989e:	2200      	movs	r2, #0
 80098a0:	68f8      	ldr	r0, [r7, #12]
 80098a2:	f000 fb46 	bl	8009f32 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80098a6:	2300      	movs	r3, #0
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	3710      	adds	r7, #16
 80098ac:	46bd      	mov	sp, r7
 80098ae:	bd80      	pop	{r7, pc}

080098b0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b088      	sub	sp, #32
 80098b4:	af04      	add	r7, sp, #16
 80098b6:	60f8      	str	r0, [r7, #12]
 80098b8:	60b9      	str	r1, [r7, #8]
 80098ba:	4611      	mov	r1, r2
 80098bc:	461a      	mov	r2, r3
 80098be:	460b      	mov	r3, r1
 80098c0:	80fb      	strh	r3, [r7, #6]
 80098c2:	4613      	mov	r3, r2
 80098c4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d001      	beq.n	80098d4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80098d0:	2300      	movs	r3, #0
 80098d2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80098d4:	7979      	ldrb	r1, [r7, #5]
 80098d6:	7e3b      	ldrb	r3, [r7, #24]
 80098d8:	9303      	str	r3, [sp, #12]
 80098da:	88fb      	ldrh	r3, [r7, #6]
 80098dc:	9302      	str	r3, [sp, #8]
 80098de:	68bb      	ldr	r3, [r7, #8]
 80098e0:	9301      	str	r3, [sp, #4]
 80098e2:	2301      	movs	r3, #1
 80098e4:	9300      	str	r3, [sp, #0]
 80098e6:	2300      	movs	r3, #0
 80098e8:	2200      	movs	r2, #0
 80098ea:	68f8      	ldr	r0, [r7, #12]
 80098ec:	f000 fb21 	bl	8009f32 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80098f0:	2300      	movs	r3, #0
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3710      	adds	r7, #16
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bd80      	pop	{r7, pc}

080098fa <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80098fa:	b580      	push	{r7, lr}
 80098fc:	b088      	sub	sp, #32
 80098fe:	af04      	add	r7, sp, #16
 8009900:	60f8      	str	r0, [r7, #12]
 8009902:	60b9      	str	r1, [r7, #8]
 8009904:	4611      	mov	r1, r2
 8009906:	461a      	mov	r2, r3
 8009908:	460b      	mov	r3, r1
 800990a:	80fb      	strh	r3, [r7, #6]
 800990c:	4613      	mov	r3, r2
 800990e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009910:	7979      	ldrb	r1, [r7, #5]
 8009912:	2300      	movs	r3, #0
 8009914:	9303      	str	r3, [sp, #12]
 8009916:	88fb      	ldrh	r3, [r7, #6]
 8009918:	9302      	str	r3, [sp, #8]
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	9301      	str	r3, [sp, #4]
 800991e:	2301      	movs	r3, #1
 8009920:	9300      	str	r3, [sp, #0]
 8009922:	2300      	movs	r3, #0
 8009924:	2201      	movs	r2, #1
 8009926:	68f8      	ldr	r0, [r7, #12]
 8009928:	f000 fb03 	bl	8009f32 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800992c:	2300      	movs	r3, #0

}
 800992e:	4618      	mov	r0, r3
 8009930:	3710      	adds	r7, #16
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}

08009936 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009936:	b580      	push	{r7, lr}
 8009938:	b088      	sub	sp, #32
 800993a:	af04      	add	r7, sp, #16
 800993c:	60f8      	str	r0, [r7, #12]
 800993e:	60b9      	str	r1, [r7, #8]
 8009940:	4611      	mov	r1, r2
 8009942:	461a      	mov	r2, r3
 8009944:	460b      	mov	r3, r1
 8009946:	80fb      	strh	r3, [r7, #6]
 8009948:	4613      	mov	r3, r2
 800994a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009952:	2b00      	cmp	r3, #0
 8009954:	d001      	beq.n	800995a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009956:	2300      	movs	r3, #0
 8009958:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800995a:	7979      	ldrb	r1, [r7, #5]
 800995c:	7e3b      	ldrb	r3, [r7, #24]
 800995e:	9303      	str	r3, [sp, #12]
 8009960:	88fb      	ldrh	r3, [r7, #6]
 8009962:	9302      	str	r3, [sp, #8]
 8009964:	68bb      	ldr	r3, [r7, #8]
 8009966:	9301      	str	r3, [sp, #4]
 8009968:	2301      	movs	r3, #1
 800996a:	9300      	str	r3, [sp, #0]
 800996c:	2302      	movs	r3, #2
 800996e:	2200      	movs	r2, #0
 8009970:	68f8      	ldr	r0, [r7, #12]
 8009972:	f000 fade 	bl	8009f32 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009976:	2300      	movs	r3, #0
}
 8009978:	4618      	mov	r0, r3
 800997a:	3710      	adds	r7, #16
 800997c:	46bd      	mov	sp, r7
 800997e:	bd80      	pop	{r7, pc}

08009980 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b088      	sub	sp, #32
 8009984:	af04      	add	r7, sp, #16
 8009986:	60f8      	str	r0, [r7, #12]
 8009988:	60b9      	str	r1, [r7, #8]
 800998a:	4611      	mov	r1, r2
 800998c:	461a      	mov	r2, r3
 800998e:	460b      	mov	r3, r1
 8009990:	80fb      	strh	r3, [r7, #6]
 8009992:	4613      	mov	r3, r2
 8009994:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009996:	7979      	ldrb	r1, [r7, #5]
 8009998:	2300      	movs	r3, #0
 800999a:	9303      	str	r3, [sp, #12]
 800999c:	88fb      	ldrh	r3, [r7, #6]
 800999e:	9302      	str	r3, [sp, #8]
 80099a0:	68bb      	ldr	r3, [r7, #8]
 80099a2:	9301      	str	r3, [sp, #4]
 80099a4:	2301      	movs	r3, #1
 80099a6:	9300      	str	r3, [sp, #0]
 80099a8:	2302      	movs	r3, #2
 80099aa:	2201      	movs	r2, #1
 80099ac:	68f8      	ldr	r0, [r7, #12]
 80099ae:	f000 fac0 	bl	8009f32 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80099b2:	2300      	movs	r3, #0
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3710      	adds	r7, #16
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}

080099bc <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b086      	sub	sp, #24
 80099c0:	af04      	add	r7, sp, #16
 80099c2:	6078      	str	r0, [r7, #4]
 80099c4:	4608      	mov	r0, r1
 80099c6:	4611      	mov	r1, r2
 80099c8:	461a      	mov	r2, r3
 80099ca:	4603      	mov	r3, r0
 80099cc:	70fb      	strb	r3, [r7, #3]
 80099ce:	460b      	mov	r3, r1
 80099d0:	70bb      	strb	r3, [r7, #2]
 80099d2:	4613      	mov	r3, r2
 80099d4:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80099d6:	7878      	ldrb	r0, [r7, #1]
 80099d8:	78ba      	ldrb	r2, [r7, #2]
 80099da:	78f9      	ldrb	r1, [r7, #3]
 80099dc:	8b3b      	ldrh	r3, [r7, #24]
 80099de:	9302      	str	r3, [sp, #8]
 80099e0:	7d3b      	ldrb	r3, [r7, #20]
 80099e2:	9301      	str	r3, [sp, #4]
 80099e4:	7c3b      	ldrb	r3, [r7, #16]
 80099e6:	9300      	str	r3, [sp, #0]
 80099e8:	4603      	mov	r3, r0
 80099ea:	6878      	ldr	r0, [r7, #4]
 80099ec:	f000 fa53 	bl	8009e96 <USBH_LL_OpenPipe>

  return USBH_OK;
 80099f0:	2300      	movs	r3, #0
}
 80099f2:	4618      	mov	r0, r3
 80099f4:	3708      	adds	r7, #8
 80099f6:	46bd      	mov	sp, r7
 80099f8:	bd80      	pop	{r7, pc}

080099fa <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80099fa:	b580      	push	{r7, lr}
 80099fc:	b082      	sub	sp, #8
 80099fe:	af00      	add	r7, sp, #0
 8009a00:	6078      	str	r0, [r7, #4]
 8009a02:	460b      	mov	r3, r1
 8009a04:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009a06:	78fb      	ldrb	r3, [r7, #3]
 8009a08:	4619      	mov	r1, r3
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f000 fa72 	bl	8009ef4 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009a10:	2300      	movs	r3, #0
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	3708      	adds	r7, #8
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}

08009a1a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009a1a:	b580      	push	{r7, lr}
 8009a1c:	b084      	sub	sp, #16
 8009a1e:	af00      	add	r7, sp, #0
 8009a20:	6078      	str	r0, [r7, #4]
 8009a22:	460b      	mov	r3, r1
 8009a24:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f000 f836 	bl	8009a98 <USBH_GetFreePipe>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009a30:	89fb      	ldrh	r3, [r7, #14]
 8009a32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d00a      	beq.n	8009a50 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009a3a:	78fa      	ldrb	r2, [r7, #3]
 8009a3c:	89fb      	ldrh	r3, [r7, #14]
 8009a3e:	f003 030f 	and.w	r3, r3, #15
 8009a42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009a46:	6879      	ldr	r1, [r7, #4]
 8009a48:	33e0      	adds	r3, #224	@ 0xe0
 8009a4a:	009b      	lsls	r3, r3, #2
 8009a4c:	440b      	add	r3, r1
 8009a4e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009a50:	89fb      	ldrh	r3, [r7, #14]
 8009a52:	b2db      	uxtb	r3, r3
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	3710      	adds	r7, #16
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bd80      	pop	{r7, pc}

08009a5c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b083      	sub	sp, #12
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	460b      	mov	r3, r1
 8009a66:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009a68:	78fb      	ldrb	r3, [r7, #3]
 8009a6a:	2b0f      	cmp	r3, #15
 8009a6c:	d80d      	bhi.n	8009a8a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009a6e:	78fb      	ldrb	r3, [r7, #3]
 8009a70:	687a      	ldr	r2, [r7, #4]
 8009a72:	33e0      	adds	r3, #224	@ 0xe0
 8009a74:	009b      	lsls	r3, r3, #2
 8009a76:	4413      	add	r3, r2
 8009a78:	685a      	ldr	r2, [r3, #4]
 8009a7a:	78fb      	ldrb	r3, [r7, #3]
 8009a7c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009a80:	6879      	ldr	r1, [r7, #4]
 8009a82:	33e0      	adds	r3, #224	@ 0xe0
 8009a84:	009b      	lsls	r3, r3, #2
 8009a86:	440b      	add	r3, r1
 8009a88:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009a8a:	2300      	movs	r3, #0
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	370c      	adds	r7, #12
 8009a90:	46bd      	mov	sp, r7
 8009a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a96:	4770      	bx	lr

08009a98 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	b085      	sub	sp, #20
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	73fb      	strb	r3, [r7, #15]
 8009aa8:	e00f      	b.n	8009aca <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009aaa:	7bfb      	ldrb	r3, [r7, #15]
 8009aac:	687a      	ldr	r2, [r7, #4]
 8009aae:	33e0      	adds	r3, #224	@ 0xe0
 8009ab0:	009b      	lsls	r3, r3, #2
 8009ab2:	4413      	add	r3, r2
 8009ab4:	685b      	ldr	r3, [r3, #4]
 8009ab6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d102      	bne.n	8009ac4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009abe:	7bfb      	ldrb	r3, [r7, #15]
 8009ac0:	b29b      	uxth	r3, r3
 8009ac2:	e007      	b.n	8009ad4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009ac4:	7bfb      	ldrb	r3, [r7, #15]
 8009ac6:	3301      	adds	r3, #1
 8009ac8:	73fb      	strb	r3, [r7, #15]
 8009aca:	7bfb      	ldrb	r3, [r7, #15]
 8009acc:	2b0f      	cmp	r3, #15
 8009ace:	d9ec      	bls.n	8009aaa <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009ad0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3714      	adds	r7, #20
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ade:	4770      	bx	lr

08009ae0 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009ae4:	2201      	movs	r2, #1
 8009ae6:	490e      	ldr	r1, [pc, #56]	@ (8009b20 <MX_USB_HOST_Init+0x40>)
 8009ae8:	480e      	ldr	r0, [pc, #56]	@ (8009b24 <MX_USB_HOST_Init+0x44>)
 8009aea:	f7fe fb15 	bl	8008118 <USBH_Init>
 8009aee:	4603      	mov	r3, r0
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d001      	beq.n	8009af8 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009af4:	f7f6 ffb6 	bl	8000a64 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009af8:	490b      	ldr	r1, [pc, #44]	@ (8009b28 <MX_USB_HOST_Init+0x48>)
 8009afa:	480a      	ldr	r0, [pc, #40]	@ (8009b24 <MX_USB_HOST_Init+0x44>)
 8009afc:	f7fe fbb9 	bl	8008272 <USBH_RegisterClass>
 8009b00:	4603      	mov	r3, r0
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d001      	beq.n	8009b0a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009b06:	f7f6 ffad 	bl	8000a64 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009b0a:	4806      	ldr	r0, [pc, #24]	@ (8009b24 <MX_USB_HOST_Init+0x44>)
 8009b0c:	f7fe fc3d 	bl	800838a <USBH_Start>
 8009b10:	4603      	mov	r3, r0
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d001      	beq.n	8009b1a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009b16:	f7f6 ffa5 	bl	8000a64 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009b1a:	bf00      	nop
 8009b1c:	bd80      	pop	{r7, pc}
 8009b1e:	bf00      	nop
 8009b20:	08009b41 	.word	0x08009b41
 8009b24:	20000224 	.word	0x20000224
 8009b28:	2000000c 	.word	0x2000000c

08009b2c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009b30:	4802      	ldr	r0, [pc, #8]	@ (8009b3c <MX_USB_HOST_Process+0x10>)
 8009b32:	f7fe fc3b 	bl	80083ac <USBH_Process>
}
 8009b36:	bf00      	nop
 8009b38:	bd80      	pop	{r7, pc}
 8009b3a:	bf00      	nop
 8009b3c:	20000224 	.word	0x20000224

08009b40 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b083      	sub	sp, #12
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
 8009b48:	460b      	mov	r3, r1
 8009b4a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009b4c:	78fb      	ldrb	r3, [r7, #3]
 8009b4e:	3b01      	subs	r3, #1
 8009b50:	2b04      	cmp	r3, #4
 8009b52:	d819      	bhi.n	8009b88 <USBH_UserProcess+0x48>
 8009b54:	a201      	add	r2, pc, #4	@ (adr r2, 8009b5c <USBH_UserProcess+0x1c>)
 8009b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b5a:	bf00      	nop
 8009b5c:	08009b89 	.word	0x08009b89
 8009b60:	08009b79 	.word	0x08009b79
 8009b64:	08009b89 	.word	0x08009b89
 8009b68:	08009b81 	.word	0x08009b81
 8009b6c:	08009b71 	.word	0x08009b71
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009b70:	4b09      	ldr	r3, [pc, #36]	@ (8009b98 <USBH_UserProcess+0x58>)
 8009b72:	2203      	movs	r2, #3
 8009b74:	701a      	strb	r2, [r3, #0]
  break;
 8009b76:	e008      	b.n	8009b8a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009b78:	4b07      	ldr	r3, [pc, #28]	@ (8009b98 <USBH_UserProcess+0x58>)
 8009b7a:	2202      	movs	r2, #2
 8009b7c:	701a      	strb	r2, [r3, #0]
  break;
 8009b7e:	e004      	b.n	8009b8a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009b80:	4b05      	ldr	r3, [pc, #20]	@ (8009b98 <USBH_UserProcess+0x58>)
 8009b82:	2201      	movs	r2, #1
 8009b84:	701a      	strb	r2, [r3, #0]
  break;
 8009b86:	e000      	b.n	8009b8a <USBH_UserProcess+0x4a>

  default:
  break;
 8009b88:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009b8a:	bf00      	nop
 8009b8c:	370c      	adds	r7, #12
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b94:	4770      	bx	lr
 8009b96:	bf00      	nop
 8009b98:	200005fc 	.word	0x200005fc

08009b9c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b08a      	sub	sp, #40	@ 0x28
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009ba4:	f107 0314 	add.w	r3, r7, #20
 8009ba8:	2200      	movs	r2, #0
 8009baa:	601a      	str	r2, [r3, #0]
 8009bac:	605a      	str	r2, [r3, #4]
 8009bae:	609a      	str	r2, [r3, #8]
 8009bb0:	60da      	str	r2, [r3, #12]
 8009bb2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009bbc:	d147      	bne.n	8009c4e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	613b      	str	r3, [r7, #16]
 8009bc2:	4b25      	ldr	r3, [pc, #148]	@ (8009c58 <HAL_HCD_MspInit+0xbc>)
 8009bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bc6:	4a24      	ldr	r2, [pc, #144]	@ (8009c58 <HAL_HCD_MspInit+0xbc>)
 8009bc8:	f043 0301 	orr.w	r3, r3, #1
 8009bcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8009bce:	4b22      	ldr	r3, [pc, #136]	@ (8009c58 <HAL_HCD_MspInit+0xbc>)
 8009bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bd2:	f003 0301 	and.w	r3, r3, #1
 8009bd6:	613b      	str	r3, [r7, #16]
 8009bd8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8009bda:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009bde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009be0:	2300      	movs	r3, #0
 8009be2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009be4:	2300      	movs	r3, #0
 8009be6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009be8:	f107 0314 	add.w	r3, r7, #20
 8009bec:	4619      	mov	r1, r3
 8009bee:	481b      	ldr	r0, [pc, #108]	@ (8009c5c <HAL_HCD_MspInit+0xc0>)
 8009bf0:	f7f7 face 	bl	8001190 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009bf4:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8009bf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009bfa:	2302      	movs	r3, #2
 8009bfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009c02:	2300      	movs	r3, #0
 8009c04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009c06:	230a      	movs	r3, #10
 8009c08:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009c0a:	f107 0314 	add.w	r3, r7, #20
 8009c0e:	4619      	mov	r1, r3
 8009c10:	4812      	ldr	r0, [pc, #72]	@ (8009c5c <HAL_HCD_MspInit+0xc0>)
 8009c12:	f7f7 fabd 	bl	8001190 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009c16:	4b10      	ldr	r3, [pc, #64]	@ (8009c58 <HAL_HCD_MspInit+0xbc>)
 8009c18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c1a:	4a0f      	ldr	r2, [pc, #60]	@ (8009c58 <HAL_HCD_MspInit+0xbc>)
 8009c1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c20:	6353      	str	r3, [r2, #52]	@ 0x34
 8009c22:	2300      	movs	r3, #0
 8009c24:	60fb      	str	r3, [r7, #12]
 8009c26:	4b0c      	ldr	r3, [pc, #48]	@ (8009c58 <HAL_HCD_MspInit+0xbc>)
 8009c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c2a:	4a0b      	ldr	r2, [pc, #44]	@ (8009c58 <HAL_HCD_MspInit+0xbc>)
 8009c2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009c30:	6453      	str	r3, [r2, #68]	@ 0x44
 8009c32:	4b09      	ldr	r3, [pc, #36]	@ (8009c58 <HAL_HCD_MspInit+0xbc>)
 8009c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009c3a:	60fb      	str	r3, [r7, #12]
 8009c3c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009c3e:	2200      	movs	r2, #0
 8009c40:	2100      	movs	r1, #0
 8009c42:	2043      	movs	r0, #67	@ 0x43
 8009c44:	f7f7 fa6d 	bl	8001122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009c48:	2043      	movs	r0, #67	@ 0x43
 8009c4a:	f7f7 fa86 	bl	800115a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009c4e:	bf00      	nop
 8009c50:	3728      	adds	r7, #40	@ 0x28
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bd80      	pop	{r7, pc}
 8009c56:	bf00      	nop
 8009c58:	40023800 	.word	0x40023800
 8009c5c:	40020000 	.word	0x40020000

08009c60 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b082      	sub	sp, #8
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f7fe ff73 	bl	8008b5a <USBH_LL_IncTimer>
}
 8009c74:	bf00      	nop
 8009c76:	3708      	adds	r7, #8
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}

08009c7c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b082      	sub	sp, #8
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f7fe ffab 	bl	8008be6 <USBH_LL_Connect>
}
 8009c90:	bf00      	nop
 8009c92:	3708      	adds	r7, #8
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}

08009c98 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b082      	sub	sp, #8
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	f7fe ffb4 	bl	8008c14 <USBH_LL_Disconnect>
}
 8009cac:	bf00      	nop
 8009cae:	3708      	adds	r7, #8
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}

08009cb4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b083      	sub	sp, #12
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
 8009cbc:	460b      	mov	r3, r1
 8009cbe:	70fb      	strb	r3, [r7, #3]
 8009cc0:	4613      	mov	r3, r2
 8009cc2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009cc4:	bf00      	nop
 8009cc6:	370c      	adds	r7, #12
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cce:	4770      	bx	lr

08009cd0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b082      	sub	sp, #8
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009cde:	4618      	mov	r0, r3
 8009ce0:	f7fe ff65 	bl	8008bae <USBH_LL_PortEnabled>
}
 8009ce4:	bf00      	nop
 8009ce6:	3708      	adds	r7, #8
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	bd80      	pop	{r7, pc}

08009cec <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b082      	sub	sp, #8
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f7fe ff65 	bl	8008bca <USBH_LL_PortDisabled>
}
 8009d00:	bf00      	nop
 8009d02:	3708      	adds	r7, #8
 8009d04:	46bd      	mov	sp, r7
 8009d06:	bd80      	pop	{r7, pc}

08009d08 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b082      	sub	sp, #8
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8009d16:	2b01      	cmp	r3, #1
 8009d18:	d12a      	bne.n	8009d70 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8009d1a:	4a18      	ldr	r2, [pc, #96]	@ (8009d7c <USBH_LL_Init+0x74>)
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	4a15      	ldr	r2, [pc, #84]	@ (8009d7c <USBH_LL_Init+0x74>)
 8009d26:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009d2a:	4b14      	ldr	r3, [pc, #80]	@ (8009d7c <USBH_LL_Init+0x74>)
 8009d2c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009d30:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8009d32:	4b12      	ldr	r3, [pc, #72]	@ (8009d7c <USBH_LL_Init+0x74>)
 8009d34:	2208      	movs	r2, #8
 8009d36:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8009d38:	4b10      	ldr	r3, [pc, #64]	@ (8009d7c <USBH_LL_Init+0x74>)
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009d3e:	4b0f      	ldr	r3, [pc, #60]	@ (8009d7c <USBH_LL_Init+0x74>)
 8009d40:	2200      	movs	r2, #0
 8009d42:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8009d44:	4b0d      	ldr	r3, [pc, #52]	@ (8009d7c <USBH_LL_Init+0x74>)
 8009d46:	2202      	movs	r2, #2
 8009d48:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8009d7c <USBH_LL_Init+0x74>)
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8009d50:	480a      	ldr	r0, [pc, #40]	@ (8009d7c <USBH_LL_Init+0x74>)
 8009d52:	f7f7 fbd2 	bl	80014fa <HAL_HCD_Init>
 8009d56:	4603      	mov	r3, r0
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d001      	beq.n	8009d60 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8009d5c:	f7f6 fe82 	bl	8000a64 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8009d60:	4806      	ldr	r0, [pc, #24]	@ (8009d7c <USBH_LL_Init+0x74>)
 8009d62:	f7f8 f833 	bl	8001dcc <HAL_HCD_GetCurrentFrame>
 8009d66:	4603      	mov	r3, r0
 8009d68:	4619      	mov	r1, r3
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f7fe fee6 	bl	8008b3c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8009d70:	2300      	movs	r3, #0
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	3708      	adds	r7, #8
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bd80      	pop	{r7, pc}
 8009d7a:	bf00      	nop
 8009d7c:	20000600 	.word	0x20000600

08009d80 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b084      	sub	sp, #16
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009d96:	4618      	mov	r0, r3
 8009d98:	f7f7 ffa0 	bl	8001cdc <HAL_HCD_Start>
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009da0:	7bfb      	ldrb	r3, [r7, #15]
 8009da2:	4618      	mov	r0, r3
 8009da4:	f000 f95e 	bl	800a064 <USBH_Get_USB_Status>
 8009da8:	4603      	mov	r3, r0
 8009daa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009dac:	7bbb      	ldrb	r3, [r7, #14]
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	3710      	adds	r7, #16
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}

08009db6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009db6:	b580      	push	{r7, lr}
 8009db8:	b084      	sub	sp, #16
 8009dba:	af00      	add	r7, sp, #0
 8009dbc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009dcc:	4618      	mov	r0, r3
 8009dce:	f7f7 ffa8 	bl	8001d22 <HAL_HCD_Stop>
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009dd6:	7bfb      	ldrb	r3, [r7, #15]
 8009dd8:	4618      	mov	r0, r3
 8009dda:	f000 f943 	bl	800a064 <USBH_Get_USB_Status>
 8009dde:	4603      	mov	r3, r0
 8009de0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009de2:	7bbb      	ldrb	r3, [r7, #14]
}
 8009de4:	4618      	mov	r0, r3
 8009de6:	3710      	adds	r7, #16
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}

08009dec <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b084      	sub	sp, #16
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009df4:	2301      	movs	r3, #1
 8009df6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f7f7 fff2 	bl	8001de8 <HAL_HCD_GetCurrentSpeed>
 8009e04:	4603      	mov	r3, r0
 8009e06:	2b02      	cmp	r3, #2
 8009e08:	d00c      	beq.n	8009e24 <USBH_LL_GetSpeed+0x38>
 8009e0a:	2b02      	cmp	r3, #2
 8009e0c:	d80d      	bhi.n	8009e2a <USBH_LL_GetSpeed+0x3e>
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d002      	beq.n	8009e18 <USBH_LL_GetSpeed+0x2c>
 8009e12:	2b01      	cmp	r3, #1
 8009e14:	d003      	beq.n	8009e1e <USBH_LL_GetSpeed+0x32>
 8009e16:	e008      	b.n	8009e2a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8009e18:	2300      	movs	r3, #0
 8009e1a:	73fb      	strb	r3, [r7, #15]
    break;
 8009e1c:	e008      	b.n	8009e30 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8009e1e:	2301      	movs	r3, #1
 8009e20:	73fb      	strb	r3, [r7, #15]
    break;
 8009e22:	e005      	b.n	8009e30 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8009e24:	2302      	movs	r3, #2
 8009e26:	73fb      	strb	r3, [r7, #15]
    break;
 8009e28:	e002      	b.n	8009e30 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	73fb      	strb	r3, [r7, #15]
    break;
 8009e2e:	bf00      	nop
  }
  return  speed;
 8009e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3710      	adds	r7, #16
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}

08009e3a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8009e3a:	b580      	push	{r7, lr}
 8009e3c:	b084      	sub	sp, #16
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e42:	2300      	movs	r3, #0
 8009e44:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009e46:	2300      	movs	r3, #0
 8009e48:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009e50:	4618      	mov	r0, r3
 8009e52:	f7f7 ff83 	bl	8001d5c <HAL_HCD_ResetPort>
 8009e56:	4603      	mov	r3, r0
 8009e58:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009e5a:	7bfb      	ldrb	r3, [r7, #15]
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	f000 f901 	bl	800a064 <USBH_Get_USB_Status>
 8009e62:	4603      	mov	r3, r0
 8009e64:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e66:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e68:	4618      	mov	r0, r3
 8009e6a:	3710      	adds	r7, #16
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bd80      	pop	{r7, pc}

08009e70 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
 8009e78:	460b      	mov	r3, r1
 8009e7a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009e82:	78fa      	ldrb	r2, [r7, #3]
 8009e84:	4611      	mov	r1, r2
 8009e86:	4618      	mov	r0, r3
 8009e88:	f7f7 ff8b 	bl	8001da2 <HAL_HCD_HC_GetXferCount>
 8009e8c:	4603      	mov	r3, r0
}
 8009e8e:	4618      	mov	r0, r3
 8009e90:	3708      	adds	r7, #8
 8009e92:	46bd      	mov	sp, r7
 8009e94:	bd80      	pop	{r7, pc}

08009e96 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009e96:	b590      	push	{r4, r7, lr}
 8009e98:	b089      	sub	sp, #36	@ 0x24
 8009e9a:	af04      	add	r7, sp, #16
 8009e9c:	6078      	str	r0, [r7, #4]
 8009e9e:	4608      	mov	r0, r1
 8009ea0:	4611      	mov	r1, r2
 8009ea2:	461a      	mov	r2, r3
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	70fb      	strb	r3, [r7, #3]
 8009ea8:	460b      	mov	r3, r1
 8009eaa:	70bb      	strb	r3, [r7, #2]
 8009eac:	4613      	mov	r3, r2
 8009eae:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8009ebe:	787c      	ldrb	r4, [r7, #1]
 8009ec0:	78ba      	ldrb	r2, [r7, #2]
 8009ec2:	78f9      	ldrb	r1, [r7, #3]
 8009ec4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009ec6:	9302      	str	r3, [sp, #8]
 8009ec8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009ecc:	9301      	str	r3, [sp, #4]
 8009ece:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009ed2:	9300      	str	r3, [sp, #0]
 8009ed4:	4623      	mov	r3, r4
 8009ed6:	f7f7 fb77 	bl	80015c8 <HAL_HCD_HC_Init>
 8009eda:	4603      	mov	r3, r0
 8009edc:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8009ede:	7bfb      	ldrb	r3, [r7, #15]
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f000 f8bf 	bl	800a064 <USBH_Get_USB_Status>
 8009ee6:	4603      	mov	r3, r0
 8009ee8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009eea:	7bbb      	ldrb	r3, [r7, #14]
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	3714      	adds	r7, #20
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd90      	pop	{r4, r7, pc}

08009ef4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b084      	sub	sp, #16
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
 8009efc:	460b      	mov	r3, r1
 8009efe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f00:	2300      	movs	r3, #0
 8009f02:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009f04:	2300      	movs	r3, #0
 8009f06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009f0e:	78fa      	ldrb	r2, [r7, #3]
 8009f10:	4611      	mov	r1, r2
 8009f12:	4618      	mov	r0, r3
 8009f14:	f7f7 fc10 	bl	8001738 <HAL_HCD_HC_Halt>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009f1c:	7bfb      	ldrb	r3, [r7, #15]
 8009f1e:	4618      	mov	r0, r3
 8009f20:	f000 f8a0 	bl	800a064 <USBH_Get_USB_Status>
 8009f24:	4603      	mov	r3, r0
 8009f26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f28:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	3710      	adds	r7, #16
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}

08009f32 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8009f32:	b590      	push	{r4, r7, lr}
 8009f34:	b089      	sub	sp, #36	@ 0x24
 8009f36:	af04      	add	r7, sp, #16
 8009f38:	6078      	str	r0, [r7, #4]
 8009f3a:	4608      	mov	r0, r1
 8009f3c:	4611      	mov	r1, r2
 8009f3e:	461a      	mov	r2, r3
 8009f40:	4603      	mov	r3, r0
 8009f42:	70fb      	strb	r3, [r7, #3]
 8009f44:	460b      	mov	r3, r1
 8009f46:	70bb      	strb	r3, [r7, #2]
 8009f48:	4613      	mov	r3, r2
 8009f4a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009f50:	2300      	movs	r3, #0
 8009f52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8009f5a:	787c      	ldrb	r4, [r7, #1]
 8009f5c:	78ba      	ldrb	r2, [r7, #2]
 8009f5e:	78f9      	ldrb	r1, [r7, #3]
 8009f60:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009f64:	9303      	str	r3, [sp, #12]
 8009f66:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009f68:	9302      	str	r3, [sp, #8]
 8009f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f6c:	9301      	str	r3, [sp, #4]
 8009f6e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009f72:	9300      	str	r3, [sp, #0]
 8009f74:	4623      	mov	r3, r4
 8009f76:	f7f7 fc03 	bl	8001780 <HAL_HCD_HC_SubmitRequest>
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8009f7e:	7bfb      	ldrb	r3, [r7, #15]
 8009f80:	4618      	mov	r0, r3
 8009f82:	f000 f86f 	bl	800a064 <USBH_Get_USB_Status>
 8009f86:	4603      	mov	r3, r0
 8009f88:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f8a:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3714      	adds	r7, #20
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd90      	pop	{r4, r7, pc}

08009f94 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b082      	sub	sp, #8
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	460b      	mov	r3, r1
 8009f9e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009fa6:	78fa      	ldrb	r2, [r7, #3]
 8009fa8:	4611      	mov	r1, r2
 8009faa:	4618      	mov	r0, r3
 8009fac:	f7f7 fee4 	bl	8001d78 <HAL_HCD_HC_GetURBState>
 8009fb0:	4603      	mov	r3, r0
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3708      	adds	r7, #8
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}

08009fba <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8009fba:	b580      	push	{r7, lr}
 8009fbc:	b082      	sub	sp, #8
 8009fbe:	af00      	add	r7, sp, #0
 8009fc0:	6078      	str	r0, [r7, #4]
 8009fc2:	460b      	mov	r3, r1
 8009fc4:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8009fcc:	2b01      	cmp	r3, #1
 8009fce:	d103      	bne.n	8009fd8 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8009fd0:	78fb      	ldrb	r3, [r7, #3]
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	f000 f872 	bl	800a0bc <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8009fd8:	20c8      	movs	r0, #200	@ 0xc8
 8009fda:	f7fc fe29 	bl	8006c30 <HAL_Delay>
  return USBH_OK;
 8009fde:	2300      	movs	r3, #0
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	3708      	adds	r7, #8
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	bd80      	pop	{r7, pc}

08009fe8 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8009fe8:	b480      	push	{r7}
 8009fea:	b085      	sub	sp, #20
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
 8009ff0:	460b      	mov	r3, r1
 8009ff2:	70fb      	strb	r3, [r7, #3]
 8009ff4:	4613      	mov	r3, r2
 8009ff6:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009ffe:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a000:	78fa      	ldrb	r2, [r7, #3]
 800a002:	68f9      	ldr	r1, [r7, #12]
 800a004:	4613      	mov	r3, r2
 800a006:	011b      	lsls	r3, r3, #4
 800a008:	1a9b      	subs	r3, r3, r2
 800a00a:	009b      	lsls	r3, r3, #2
 800a00c:	440b      	add	r3, r1
 800a00e:	3317      	adds	r3, #23
 800a010:	781b      	ldrb	r3, [r3, #0]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d00a      	beq.n	800a02c <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a016:	78fa      	ldrb	r2, [r7, #3]
 800a018:	68f9      	ldr	r1, [r7, #12]
 800a01a:	4613      	mov	r3, r2
 800a01c:	011b      	lsls	r3, r3, #4
 800a01e:	1a9b      	subs	r3, r3, r2
 800a020:	009b      	lsls	r3, r3, #2
 800a022:	440b      	add	r3, r1
 800a024:	333c      	adds	r3, #60	@ 0x3c
 800a026:	78ba      	ldrb	r2, [r7, #2]
 800a028:	701a      	strb	r2, [r3, #0]
 800a02a:	e009      	b.n	800a040 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a02c:	78fa      	ldrb	r2, [r7, #3]
 800a02e:	68f9      	ldr	r1, [r7, #12]
 800a030:	4613      	mov	r3, r2
 800a032:	011b      	lsls	r3, r3, #4
 800a034:	1a9b      	subs	r3, r3, r2
 800a036:	009b      	lsls	r3, r3, #2
 800a038:	440b      	add	r3, r1
 800a03a:	333d      	adds	r3, #61	@ 0x3d
 800a03c:	78ba      	ldrb	r2, [r7, #2]
 800a03e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a040:	2300      	movs	r3, #0
}
 800a042:	4618      	mov	r0, r3
 800a044:	3714      	adds	r7, #20
 800a046:	46bd      	mov	sp, r7
 800a048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04c:	4770      	bx	lr

0800a04e <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a04e:	b580      	push	{r7, lr}
 800a050:	b082      	sub	sp, #8
 800a052:	af00      	add	r7, sp, #0
 800a054:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f7fc fdea 	bl	8006c30 <HAL_Delay>
}
 800a05c:	bf00      	nop
 800a05e:	3708      	adds	r7, #8
 800a060:	46bd      	mov	sp, r7
 800a062:	bd80      	pop	{r7, pc}

0800a064 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a064:	b480      	push	{r7}
 800a066:	b085      	sub	sp, #20
 800a068:	af00      	add	r7, sp, #0
 800a06a:	4603      	mov	r3, r0
 800a06c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a06e:	2300      	movs	r3, #0
 800a070:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a072:	79fb      	ldrb	r3, [r7, #7]
 800a074:	2b03      	cmp	r3, #3
 800a076:	d817      	bhi.n	800a0a8 <USBH_Get_USB_Status+0x44>
 800a078:	a201      	add	r2, pc, #4	@ (adr r2, 800a080 <USBH_Get_USB_Status+0x1c>)
 800a07a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a07e:	bf00      	nop
 800a080:	0800a091 	.word	0x0800a091
 800a084:	0800a097 	.word	0x0800a097
 800a088:	0800a09d 	.word	0x0800a09d
 800a08c:	0800a0a3 	.word	0x0800a0a3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a090:	2300      	movs	r3, #0
 800a092:	73fb      	strb	r3, [r7, #15]
    break;
 800a094:	e00b      	b.n	800a0ae <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a096:	2302      	movs	r3, #2
 800a098:	73fb      	strb	r3, [r7, #15]
    break;
 800a09a:	e008      	b.n	800a0ae <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a09c:	2301      	movs	r3, #1
 800a09e:	73fb      	strb	r3, [r7, #15]
    break;
 800a0a0:	e005      	b.n	800a0ae <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a0a2:	2302      	movs	r3, #2
 800a0a4:	73fb      	strb	r3, [r7, #15]
    break;
 800a0a6:	e002      	b.n	800a0ae <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a0a8:	2302      	movs	r3, #2
 800a0aa:	73fb      	strb	r3, [r7, #15]
    break;
 800a0ac:	bf00      	nop
  }
  return usb_status;
 800a0ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3714      	adds	r7, #20
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ba:	4770      	bx	lr

0800a0bc <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b084      	sub	sp, #16
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	4603      	mov	r3, r0
 800a0c4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a0c6:	79fb      	ldrb	r3, [r7, #7]
 800a0c8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a0ca:	79fb      	ldrb	r3, [r7, #7]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d102      	bne.n	800a0d6 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	73fb      	strb	r3, [r7, #15]
 800a0d4:	e001      	b.n	800a0da <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a0da:	7bfb      	ldrb	r3, [r7, #15]
 800a0dc:	461a      	mov	r2, r3
 800a0de:	2101      	movs	r1, #1
 800a0e0:	4803      	ldr	r0, [pc, #12]	@ (800a0f0 <MX_DriverVbusFS+0x34>)
 800a0e2:	f7f7 f9f1 	bl	80014c8 <HAL_GPIO_WritePin>
}
 800a0e6:	bf00      	nop
 800a0e8:	3710      	adds	r7, #16
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	bd80      	pop	{r7, pc}
 800a0ee:	bf00      	nop
 800a0f0:	40020800 	.word	0x40020800

0800a0f4 <malloc>:
 800a0f4:	4b02      	ldr	r3, [pc, #8]	@ (800a100 <malloc+0xc>)
 800a0f6:	4601      	mov	r1, r0
 800a0f8:	6818      	ldr	r0, [r3, #0]
 800a0fa:	f000 b82d 	b.w	800a158 <_malloc_r>
 800a0fe:	bf00      	nop
 800a100:	2000002c 	.word	0x2000002c

0800a104 <free>:
 800a104:	4b02      	ldr	r3, [pc, #8]	@ (800a110 <free+0xc>)
 800a106:	4601      	mov	r1, r0
 800a108:	6818      	ldr	r0, [r3, #0]
 800a10a:	f000 b8f5 	b.w	800a2f8 <_free_r>
 800a10e:	bf00      	nop
 800a110:	2000002c 	.word	0x2000002c

0800a114 <sbrk_aligned>:
 800a114:	b570      	push	{r4, r5, r6, lr}
 800a116:	4e0f      	ldr	r6, [pc, #60]	@ (800a154 <sbrk_aligned+0x40>)
 800a118:	460c      	mov	r4, r1
 800a11a:	6831      	ldr	r1, [r6, #0]
 800a11c:	4605      	mov	r5, r0
 800a11e:	b911      	cbnz	r1, 800a126 <sbrk_aligned+0x12>
 800a120:	f000 f8ae 	bl	800a280 <_sbrk_r>
 800a124:	6030      	str	r0, [r6, #0]
 800a126:	4621      	mov	r1, r4
 800a128:	4628      	mov	r0, r5
 800a12a:	f000 f8a9 	bl	800a280 <_sbrk_r>
 800a12e:	1c43      	adds	r3, r0, #1
 800a130:	d103      	bne.n	800a13a <sbrk_aligned+0x26>
 800a132:	f04f 34ff 	mov.w	r4, #4294967295
 800a136:	4620      	mov	r0, r4
 800a138:	bd70      	pop	{r4, r5, r6, pc}
 800a13a:	1cc4      	adds	r4, r0, #3
 800a13c:	f024 0403 	bic.w	r4, r4, #3
 800a140:	42a0      	cmp	r0, r4
 800a142:	d0f8      	beq.n	800a136 <sbrk_aligned+0x22>
 800a144:	1a21      	subs	r1, r4, r0
 800a146:	4628      	mov	r0, r5
 800a148:	f000 f89a 	bl	800a280 <_sbrk_r>
 800a14c:	3001      	adds	r0, #1
 800a14e:	d1f2      	bne.n	800a136 <sbrk_aligned+0x22>
 800a150:	e7ef      	b.n	800a132 <sbrk_aligned+0x1e>
 800a152:	bf00      	nop
 800a154:	200009e0 	.word	0x200009e0

0800a158 <_malloc_r>:
 800a158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a15c:	1ccd      	adds	r5, r1, #3
 800a15e:	f025 0503 	bic.w	r5, r5, #3
 800a162:	3508      	adds	r5, #8
 800a164:	2d0c      	cmp	r5, #12
 800a166:	bf38      	it	cc
 800a168:	250c      	movcc	r5, #12
 800a16a:	2d00      	cmp	r5, #0
 800a16c:	4606      	mov	r6, r0
 800a16e:	db01      	blt.n	800a174 <_malloc_r+0x1c>
 800a170:	42a9      	cmp	r1, r5
 800a172:	d904      	bls.n	800a17e <_malloc_r+0x26>
 800a174:	230c      	movs	r3, #12
 800a176:	6033      	str	r3, [r6, #0]
 800a178:	2000      	movs	r0, #0
 800a17a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a17e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a254 <_malloc_r+0xfc>
 800a182:	f000 f869 	bl	800a258 <__malloc_lock>
 800a186:	f8d8 3000 	ldr.w	r3, [r8]
 800a18a:	461c      	mov	r4, r3
 800a18c:	bb44      	cbnz	r4, 800a1e0 <_malloc_r+0x88>
 800a18e:	4629      	mov	r1, r5
 800a190:	4630      	mov	r0, r6
 800a192:	f7ff ffbf 	bl	800a114 <sbrk_aligned>
 800a196:	1c43      	adds	r3, r0, #1
 800a198:	4604      	mov	r4, r0
 800a19a:	d158      	bne.n	800a24e <_malloc_r+0xf6>
 800a19c:	f8d8 4000 	ldr.w	r4, [r8]
 800a1a0:	4627      	mov	r7, r4
 800a1a2:	2f00      	cmp	r7, #0
 800a1a4:	d143      	bne.n	800a22e <_malloc_r+0xd6>
 800a1a6:	2c00      	cmp	r4, #0
 800a1a8:	d04b      	beq.n	800a242 <_malloc_r+0xea>
 800a1aa:	6823      	ldr	r3, [r4, #0]
 800a1ac:	4639      	mov	r1, r7
 800a1ae:	4630      	mov	r0, r6
 800a1b0:	eb04 0903 	add.w	r9, r4, r3
 800a1b4:	f000 f864 	bl	800a280 <_sbrk_r>
 800a1b8:	4581      	cmp	r9, r0
 800a1ba:	d142      	bne.n	800a242 <_malloc_r+0xea>
 800a1bc:	6821      	ldr	r1, [r4, #0]
 800a1be:	1a6d      	subs	r5, r5, r1
 800a1c0:	4629      	mov	r1, r5
 800a1c2:	4630      	mov	r0, r6
 800a1c4:	f7ff ffa6 	bl	800a114 <sbrk_aligned>
 800a1c8:	3001      	adds	r0, #1
 800a1ca:	d03a      	beq.n	800a242 <_malloc_r+0xea>
 800a1cc:	6823      	ldr	r3, [r4, #0]
 800a1ce:	442b      	add	r3, r5
 800a1d0:	6023      	str	r3, [r4, #0]
 800a1d2:	f8d8 3000 	ldr.w	r3, [r8]
 800a1d6:	685a      	ldr	r2, [r3, #4]
 800a1d8:	bb62      	cbnz	r2, 800a234 <_malloc_r+0xdc>
 800a1da:	f8c8 7000 	str.w	r7, [r8]
 800a1de:	e00f      	b.n	800a200 <_malloc_r+0xa8>
 800a1e0:	6822      	ldr	r2, [r4, #0]
 800a1e2:	1b52      	subs	r2, r2, r5
 800a1e4:	d420      	bmi.n	800a228 <_malloc_r+0xd0>
 800a1e6:	2a0b      	cmp	r2, #11
 800a1e8:	d917      	bls.n	800a21a <_malloc_r+0xc2>
 800a1ea:	1961      	adds	r1, r4, r5
 800a1ec:	42a3      	cmp	r3, r4
 800a1ee:	6025      	str	r5, [r4, #0]
 800a1f0:	bf18      	it	ne
 800a1f2:	6059      	strne	r1, [r3, #4]
 800a1f4:	6863      	ldr	r3, [r4, #4]
 800a1f6:	bf08      	it	eq
 800a1f8:	f8c8 1000 	streq.w	r1, [r8]
 800a1fc:	5162      	str	r2, [r4, r5]
 800a1fe:	604b      	str	r3, [r1, #4]
 800a200:	4630      	mov	r0, r6
 800a202:	f000 f82f 	bl	800a264 <__malloc_unlock>
 800a206:	f104 000b 	add.w	r0, r4, #11
 800a20a:	1d23      	adds	r3, r4, #4
 800a20c:	f020 0007 	bic.w	r0, r0, #7
 800a210:	1ac2      	subs	r2, r0, r3
 800a212:	bf1c      	itt	ne
 800a214:	1a1b      	subne	r3, r3, r0
 800a216:	50a3      	strne	r3, [r4, r2]
 800a218:	e7af      	b.n	800a17a <_malloc_r+0x22>
 800a21a:	6862      	ldr	r2, [r4, #4]
 800a21c:	42a3      	cmp	r3, r4
 800a21e:	bf0c      	ite	eq
 800a220:	f8c8 2000 	streq.w	r2, [r8]
 800a224:	605a      	strne	r2, [r3, #4]
 800a226:	e7eb      	b.n	800a200 <_malloc_r+0xa8>
 800a228:	4623      	mov	r3, r4
 800a22a:	6864      	ldr	r4, [r4, #4]
 800a22c:	e7ae      	b.n	800a18c <_malloc_r+0x34>
 800a22e:	463c      	mov	r4, r7
 800a230:	687f      	ldr	r7, [r7, #4]
 800a232:	e7b6      	b.n	800a1a2 <_malloc_r+0x4a>
 800a234:	461a      	mov	r2, r3
 800a236:	685b      	ldr	r3, [r3, #4]
 800a238:	42a3      	cmp	r3, r4
 800a23a:	d1fb      	bne.n	800a234 <_malloc_r+0xdc>
 800a23c:	2300      	movs	r3, #0
 800a23e:	6053      	str	r3, [r2, #4]
 800a240:	e7de      	b.n	800a200 <_malloc_r+0xa8>
 800a242:	230c      	movs	r3, #12
 800a244:	6033      	str	r3, [r6, #0]
 800a246:	4630      	mov	r0, r6
 800a248:	f000 f80c 	bl	800a264 <__malloc_unlock>
 800a24c:	e794      	b.n	800a178 <_malloc_r+0x20>
 800a24e:	6005      	str	r5, [r0, #0]
 800a250:	e7d6      	b.n	800a200 <_malloc_r+0xa8>
 800a252:	bf00      	nop
 800a254:	200009e4 	.word	0x200009e4

0800a258 <__malloc_lock>:
 800a258:	4801      	ldr	r0, [pc, #4]	@ (800a260 <__malloc_lock+0x8>)
 800a25a:	f000 b84b 	b.w	800a2f4 <__retarget_lock_acquire_recursive>
 800a25e:	bf00      	nop
 800a260:	20000b24 	.word	0x20000b24

0800a264 <__malloc_unlock>:
 800a264:	4801      	ldr	r0, [pc, #4]	@ (800a26c <__malloc_unlock+0x8>)
 800a266:	f000 b846 	b.w	800a2f6 <__retarget_lock_release_recursive>
 800a26a:	bf00      	nop
 800a26c:	20000b24 	.word	0x20000b24

0800a270 <memset>:
 800a270:	4402      	add	r2, r0
 800a272:	4603      	mov	r3, r0
 800a274:	4293      	cmp	r3, r2
 800a276:	d100      	bne.n	800a27a <memset+0xa>
 800a278:	4770      	bx	lr
 800a27a:	f803 1b01 	strb.w	r1, [r3], #1
 800a27e:	e7f9      	b.n	800a274 <memset+0x4>

0800a280 <_sbrk_r>:
 800a280:	b538      	push	{r3, r4, r5, lr}
 800a282:	4d06      	ldr	r5, [pc, #24]	@ (800a29c <_sbrk_r+0x1c>)
 800a284:	2300      	movs	r3, #0
 800a286:	4604      	mov	r4, r0
 800a288:	4608      	mov	r0, r1
 800a28a:	602b      	str	r3, [r5, #0]
 800a28c:	f7f6 fdaa 	bl	8000de4 <_sbrk>
 800a290:	1c43      	adds	r3, r0, #1
 800a292:	d102      	bne.n	800a29a <_sbrk_r+0x1a>
 800a294:	682b      	ldr	r3, [r5, #0]
 800a296:	b103      	cbz	r3, 800a29a <_sbrk_r+0x1a>
 800a298:	6023      	str	r3, [r4, #0]
 800a29a:	bd38      	pop	{r3, r4, r5, pc}
 800a29c:	20000b20 	.word	0x20000b20

0800a2a0 <__errno>:
 800a2a0:	4b01      	ldr	r3, [pc, #4]	@ (800a2a8 <__errno+0x8>)
 800a2a2:	6818      	ldr	r0, [r3, #0]
 800a2a4:	4770      	bx	lr
 800a2a6:	bf00      	nop
 800a2a8:	2000002c 	.word	0x2000002c

0800a2ac <__libc_init_array>:
 800a2ac:	b570      	push	{r4, r5, r6, lr}
 800a2ae:	4d0d      	ldr	r5, [pc, #52]	@ (800a2e4 <__libc_init_array+0x38>)
 800a2b0:	4c0d      	ldr	r4, [pc, #52]	@ (800a2e8 <__libc_init_array+0x3c>)
 800a2b2:	1b64      	subs	r4, r4, r5
 800a2b4:	10a4      	asrs	r4, r4, #2
 800a2b6:	2600      	movs	r6, #0
 800a2b8:	42a6      	cmp	r6, r4
 800a2ba:	d109      	bne.n	800a2d0 <__libc_init_array+0x24>
 800a2bc:	4d0b      	ldr	r5, [pc, #44]	@ (800a2ec <__libc_init_array+0x40>)
 800a2be:	4c0c      	ldr	r4, [pc, #48]	@ (800a2f0 <__libc_init_array+0x44>)
 800a2c0:	f000 f864 	bl	800a38c <_init>
 800a2c4:	1b64      	subs	r4, r4, r5
 800a2c6:	10a4      	asrs	r4, r4, #2
 800a2c8:	2600      	movs	r6, #0
 800a2ca:	42a6      	cmp	r6, r4
 800a2cc:	d105      	bne.n	800a2da <__libc_init_array+0x2e>
 800a2ce:	bd70      	pop	{r4, r5, r6, pc}
 800a2d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2d4:	4798      	blx	r3
 800a2d6:	3601      	adds	r6, #1
 800a2d8:	e7ee      	b.n	800a2b8 <__libc_init_array+0xc>
 800a2da:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2de:	4798      	blx	r3
 800a2e0:	3601      	adds	r6, #1
 800a2e2:	e7f2      	b.n	800a2ca <__libc_init_array+0x1e>
 800a2e4:	0800a3c8 	.word	0x0800a3c8
 800a2e8:	0800a3c8 	.word	0x0800a3c8
 800a2ec:	0800a3c8 	.word	0x0800a3c8
 800a2f0:	0800a3cc 	.word	0x0800a3cc

0800a2f4 <__retarget_lock_acquire_recursive>:
 800a2f4:	4770      	bx	lr

0800a2f6 <__retarget_lock_release_recursive>:
 800a2f6:	4770      	bx	lr

0800a2f8 <_free_r>:
 800a2f8:	b538      	push	{r3, r4, r5, lr}
 800a2fa:	4605      	mov	r5, r0
 800a2fc:	2900      	cmp	r1, #0
 800a2fe:	d041      	beq.n	800a384 <_free_r+0x8c>
 800a300:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a304:	1f0c      	subs	r4, r1, #4
 800a306:	2b00      	cmp	r3, #0
 800a308:	bfb8      	it	lt
 800a30a:	18e4      	addlt	r4, r4, r3
 800a30c:	f7ff ffa4 	bl	800a258 <__malloc_lock>
 800a310:	4a1d      	ldr	r2, [pc, #116]	@ (800a388 <_free_r+0x90>)
 800a312:	6813      	ldr	r3, [r2, #0]
 800a314:	b933      	cbnz	r3, 800a324 <_free_r+0x2c>
 800a316:	6063      	str	r3, [r4, #4]
 800a318:	6014      	str	r4, [r2, #0]
 800a31a:	4628      	mov	r0, r5
 800a31c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a320:	f7ff bfa0 	b.w	800a264 <__malloc_unlock>
 800a324:	42a3      	cmp	r3, r4
 800a326:	d908      	bls.n	800a33a <_free_r+0x42>
 800a328:	6820      	ldr	r0, [r4, #0]
 800a32a:	1821      	adds	r1, r4, r0
 800a32c:	428b      	cmp	r3, r1
 800a32e:	bf01      	itttt	eq
 800a330:	6819      	ldreq	r1, [r3, #0]
 800a332:	685b      	ldreq	r3, [r3, #4]
 800a334:	1809      	addeq	r1, r1, r0
 800a336:	6021      	streq	r1, [r4, #0]
 800a338:	e7ed      	b.n	800a316 <_free_r+0x1e>
 800a33a:	461a      	mov	r2, r3
 800a33c:	685b      	ldr	r3, [r3, #4]
 800a33e:	b10b      	cbz	r3, 800a344 <_free_r+0x4c>
 800a340:	42a3      	cmp	r3, r4
 800a342:	d9fa      	bls.n	800a33a <_free_r+0x42>
 800a344:	6811      	ldr	r1, [r2, #0]
 800a346:	1850      	adds	r0, r2, r1
 800a348:	42a0      	cmp	r0, r4
 800a34a:	d10b      	bne.n	800a364 <_free_r+0x6c>
 800a34c:	6820      	ldr	r0, [r4, #0]
 800a34e:	4401      	add	r1, r0
 800a350:	1850      	adds	r0, r2, r1
 800a352:	4283      	cmp	r3, r0
 800a354:	6011      	str	r1, [r2, #0]
 800a356:	d1e0      	bne.n	800a31a <_free_r+0x22>
 800a358:	6818      	ldr	r0, [r3, #0]
 800a35a:	685b      	ldr	r3, [r3, #4]
 800a35c:	6053      	str	r3, [r2, #4]
 800a35e:	4408      	add	r0, r1
 800a360:	6010      	str	r0, [r2, #0]
 800a362:	e7da      	b.n	800a31a <_free_r+0x22>
 800a364:	d902      	bls.n	800a36c <_free_r+0x74>
 800a366:	230c      	movs	r3, #12
 800a368:	602b      	str	r3, [r5, #0]
 800a36a:	e7d6      	b.n	800a31a <_free_r+0x22>
 800a36c:	6820      	ldr	r0, [r4, #0]
 800a36e:	1821      	adds	r1, r4, r0
 800a370:	428b      	cmp	r3, r1
 800a372:	bf04      	itt	eq
 800a374:	6819      	ldreq	r1, [r3, #0]
 800a376:	685b      	ldreq	r3, [r3, #4]
 800a378:	6063      	str	r3, [r4, #4]
 800a37a:	bf04      	itt	eq
 800a37c:	1809      	addeq	r1, r1, r0
 800a37e:	6021      	streq	r1, [r4, #0]
 800a380:	6054      	str	r4, [r2, #4]
 800a382:	e7ca      	b.n	800a31a <_free_r+0x22>
 800a384:	bd38      	pop	{r3, r4, r5, pc}
 800a386:	bf00      	nop
 800a388:	200009e4 	.word	0x200009e4

0800a38c <_init>:
 800a38c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a38e:	bf00      	nop
 800a390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a392:	bc08      	pop	{r3}
 800a394:	469e      	mov	lr, r3
 800a396:	4770      	bx	lr

0800a398 <_fini>:
 800a398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a39a:	bf00      	nop
 800a39c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a39e:	bc08      	pop	{r3}
 800a3a0:	469e      	mov	lr, r3
 800a3a2:	4770      	bx	lr
