// Seed: 570456268
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output supply0 id_4,
    input wand id_5,
    input wire id_6,
    input supply0 id_7,
    input uwire id_8,
    input wand id_9,
    input uwire id_10,
    output wand id_11,
    output uwire id_12,
    input tri id_13,
    input tri1 id_14,
    output wand id_15,
    input supply1 id_16,
    input tri0 id_17,
    input tri id_18,
    input uwire id_19
    , id_25,
    input wire id_20,
    output wor id_21,
    output uwire id_22,
    input supply1 id_23
);
  wire id_26;
  module_0(
      id_25,
      id_26,
      id_26,
      id_25,
      id_26,
      id_25,
      id_25,
      id_25,
      id_26,
      id_25,
      id_25,
      id_25,
      id_26,
      id_25
  );
endmodule
