

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Oct  2 17:24:55 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        matrix_mul3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.380|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  106|  106|  106|  106|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row         |  105|  105|        35|          -|          -|     3|    no    |
        | + Col        |   33|   33|        11|          -|          -|     3|    no    |
        |  ++ Product  |    9|    9|         3|          -|          -|     3|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|    115|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     74|
|Register         |        -|      -|     61|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      1|     61|    189|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      1|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_130_p2        |     +    |      0|  0|  10|           2|           1|
    |j_1_fu_164_p2        |     +    |      0|  0|  10|           2|           1|
    |k_1_fu_190_p2        |     +    |      0|  0|  10|           2|           1|
    |tmp_12_fu_228_p2     |     +    |      0|  0|   8|           5|           5|
    |tmp_2_fu_174_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_4_fu_200_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_11_fu_222_p2     |     -    |      0|  0|   8|           5|           5|
    |tmp_s_fu_152_p2      |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_158_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_124_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_184_p2   |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 115|          37|          34|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |i_reg_78          |   9|          2|    2|          4|
    |j_reg_89          |   9|          2|    2|          4|
    |k_reg_113         |   9|          2|    2|          4|
    |res_load_reg_100  |   9|          2|   16|         32|
    +------------------+----+-----------+-----+-----------+
    |Total             |  74|         15|   23|         51|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |a_load_reg_302      |   8|   0|    8|          0|
    |ap_CS_fsm           |   6|   0|    6|          0|
    |b_load_reg_307      |   8|   0|    8|          0|
    |i_1_reg_255         |   2|   0|    2|          0|
    |i_reg_78            |   2|   0|    2|          0|
    |j_1_reg_269         |   2|   0|    2|          0|
    |j_reg_89            |   2|   0|    2|          0|
    |k_1_reg_287         |   2|   0|    2|          0|
    |k_reg_113           |   2|   0|    2|          0|
    |res_addr_reg_279    |   4|   0|    4|          0|
    |res_load_reg_100    |  16|   0|   16|          0|
    |tmp_2_cast_reg_274  |   2|   0|    5|          3|
    |tmp_s_reg_260       |   5|   0|    5|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  61|   0|   64|          3|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

