/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.47
Hash     : dc7fe85
Date     : Oct 26 2023
Type     : Engineering
Log Time   : Thu Oct 26 05:37:26 2023 GMT
#Timing report of worst 10 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 6

#Path 1
Startpoint: sum[1].Q[0] (dffre clocked by clock)
Endpoint  : out:sum[1].outpad[0] (.output clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
sum[1].C[0] (dffre)                                              0.894     0.894
sum[1].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:sum[1].outpad[0] (.output)                                   1.315     2.363
data arrival time                                                          2.363

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.363
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.363


#Path 2
Startpoint: sum[2].Q[0] (dffre clocked by clock)
Endpoint  : out:sum[2].outpad[0] (.output clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
sum[2].C[0] (dffre)                                              0.894     0.894
sum[2].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:sum[2].outpad[0] (.output)                                   1.312     2.360
data arrival time                                                          2.360

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.360
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.360


#Path 3
Startpoint: sum[3].Q[0] (dffre clocked by clock)
Endpoint  : out:sum[3].outpad[0] (.output clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
sum[3].C[0] (dffre)                                              0.894     0.894
sum[3].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:sum[3].outpad[0] (.output)                                   1.193     2.242
data arrival time                                                          2.242

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.242
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.242


#Path 4
Startpoint: sum[4].Q[0] (dffre clocked by clock)
Endpoint  : out:sum[4].outpad[0] (.output clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
sum[4].C[0] (dffre)                                              0.894     0.894
sum[4].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:sum[4].outpad[0] (.output)                                   1.193     2.242
data arrival time                                                          2.242

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.242
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.242


#Path 5
Startpoint: sum[0].Q[0] (dffre clocked by clock)
Endpoint  : out:sum[0].outpad[0] (.output clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
sum[0].C[0] (dffre)                                              0.894     0.894
sum[0].Q[0] (dffre) [clock-to-output]                            0.154     1.048
out:sum[0].outpad[0] (.output)                                   1.074     2.123
data arrival time                                                          2.123

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.123


#Path 6
Startpoint: b[1].inpad[0] (.input clocked by clock)
Endpoint  : sum[2].D[0] (dffre clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[1].inpad[0] (.input)                                           0.000     0.000
$abc$1007$new_new_n18__.in[3] (.names)                           1.443     1.443
$abc$1007$new_new_n18__.out[0] (.names)                          0.197     1.640
$abc$1007$abc$524$li2_li2.in[0] (.names)                         0.085     1.725
$abc$1007$abc$524$li2_li2.out[0] (.names)                        0.099     1.824
sum[2].D[0] (dffre)                                              0.000     1.824
data arrival time                                                          1.824

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
sum[2].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.824
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.961


#Path 7
Startpoint: b[1].inpad[0] (.input clocked by clock)
Endpoint  : sum[4].D[0] (dffre clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[1].inpad[0] (.input)                                           0.000     0.000
$abc$1007$new_new_n18__.in[3] (.names)                           1.443     1.443
$abc$1007$new_new_n18__.out[0] (.names)                          0.197     1.640
$abc$1007$abc$524$li4_li4.in[1] (.names)                         0.085     1.725
$abc$1007$abc$524$li4_li4.out[0] (.names)                        0.054     1.779
sum[4].D[0] (dffre)                                              0.000     1.779
data arrival time                                                          1.779

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
sum[4].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.779
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.916


#Path 8
Startpoint: b[1].inpad[0] (.input clocked by clock)
Endpoint  : sum[3].D[0] (dffre clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[1].inpad[0] (.input)                                           0.000     0.000
$abc$1007$new_new_n18__.in[3] (.names)                           1.443     1.443
$abc$1007$new_new_n18__.out[0] (.names)                          0.197     1.640
$abc$1007$abc$524$li3_li3.in[3] (.names)                         0.085     1.725
$abc$1007$abc$524$li3_li3.out[0] (.names)                        0.054     1.779
sum[3].D[0] (dffre)                                              0.000     1.779
data arrival time                                                          1.779

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
sum[3].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.779
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.916


#Path 9
Startpoint: b[1].inpad[0] (.input clocked by clock)
Endpoint  : sum[1].D[0] (dffre clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[1].inpad[0] (.input)                                           0.000     0.000
$abc$1007$abc$524$li1_li1.in[1] (.names)                         1.443     1.443
$abc$1007$abc$524$li1_li1.out[0] (.names)                        0.197     1.640
sum[1].D[0] (dffre)                                              0.000     1.640
data arrival time                                                          1.640

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
sum[1].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.640
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.777


#Path 10
Startpoint: a[0].inpad[0] (.input clocked by clock)
Endpoint  : sum[0].D[0] (dffre clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[0].inpad[0] (.input)                                           0.000     0.000
$abc$1007$abc$524$li0_li0.in[0] (.names)                         1.260     1.260
$abc$1007$abc$524$li0_li0.out[0] (.names)                        0.218     1.478
sum[0].D[0] (dffre)                                              0.000     1.478
data arrival time                                                          1.478

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
sum[0].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.478
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.615


#End of timing report
