-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                              Xilinx XPower Analyzer                                                                               |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Release                | 14.7 - P.20131013 (nt64)                                                                                                                                 |
| Command Line           | C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\xpwr.exe -intstyle ise pipeline_1_unrolling_2.ncd pipeline_1_unrolling_2.pcf -o pipeline_1_unrolling_2.pwr  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

--------------------------------
|      Table of Contents       |
--------------------------------
| 1.  Settings                 |
| 1.1.  Project                |
| 1.2.  Device                 |
| 1.3.  Environment            |
| 1.4.  Default Activity Rates |
| 2.  Summary                  |
| 2.1.  On-Chip Power Summary  |
| 2.2.  Thermal Summary        |
| 2.3.  Power Supply Summary   |
| 2.4.  Confidence Level       |
| 3.  Detailed Reports         |
| 3.1.  By Hierarchy           |
| 4.  Warnings                 |
--------------------------------

1.  Settings
1.1.  Project
----------------------------------------------------------
|                        Project                         |
----------------------------------------------------------
| Design File               | pipeline_1_unrolling_2.ncd |
| Settings File             | NA                         |
| Physical Constraints File | pipeline_1_unrolling_2.pcf |
| Simulation Activity File  | NA                         |
| Design Nets Matched       | NA                         |
| Simulation Nets Matched   | NA                         |
----------------------------------------------------------

1.2.  Device
------------------------------------------------
|                    Device                    |
------------------------------------------------
| Family           | Virtex5                   |
| Part             | xc5vlx110t                |
| Package          | ff1136                    |
| Temp Grade       | Commercial                |
| Process          | Typical                   |
| Speed Grade      | -1                        |
| Characterization | PRODUCTION,v1.63,12-10-08 |
------------------------------------------------

1.3.  Environment
--------------------------------------------
|               Environment                |
--------------------------------------------
| Ambient Temp (C)      | 50.0             |
| Use custom TJA?       | No               |
| Custom TJA (C/W)      | NA               |
| Airflow (LFM)         | 250              |
| Heat Sink             | Medium Profile   |
| Custom TSA (C/W)      | NA               |
| Board Selection       | Medium (10"x10") |
| # of Board Layers     | 12 to 15         |
| Custom TJB (C/W)      | NA               |
| Board Temperature (C) | NA               |
--------------------------------------------

1.4.  Default Activity Rates
----------------------------------
|     Default Activity Rates     |
----------------------------------
| FF Toggle Rate (%)     | 12.5  |
| I/O Toggle Rate (%)    | 12.5  |
| Output Load (pF)       | 5.0   |
| I/O Enable Rate (%)    | 100.0 |
| BRAM Write Rate (%)    | 50.0  |
| BRAM Enable Rate (%)   | 50.0  |
| DSP Toggle Rate (%)    | 12.5  |
----------------------------------

2.  Summary
2.1.  On-Chip Power Summary
-----------------------------------------------------------------------------
|                           On-Chip Power Summary                           |
-----------------------------------------------------------------------------
|        On-Chip        | Power (mW) |  Used  | Available | Utilization (%) |
-----------------------------------------------------------------------------
| Clocks                |      35.43 |      2 |    ---    |       ---       |
| Logic                 |       0.00 |   8757 |     69120 |              13 |
| Signals               |       0.00 |   9816 |    ---    |       ---       |
| IOs                   |       0.00 |    396 |       640 |              62 |
| Static Power          |    1042.92 |        |           |                 |
| Total                 |    1078.35 |        |           |                 |
-----------------------------------------------------------------------------

2.2.  Thermal Summary
------------------------------
|      Thermal Summary       |
------------------------------
| Effective TJA (C/W) | 1.4  |
| Max Ambient (C)     | 83.5 |
| Junction Temp (C)   | 51.5 |
------------------------------

2.3.  Power Supply Summary
-----------------------------------------------------------
|                  Power Supply Summary                   |
-----------------------------------------------------------
|                      |  Total  | Dynamic | Static Power |
-----------------------------------------------------------
| Supply Power (mW)    | 1078.35 | 35.43   | 1042.92      |
-----------------------------------------------------------

---------------------------------------------------------------------------------------------------------------
|                                            Power Supply Currents                                            |
---------------------------------------------------------------------------------------------------------------
|     Supply Source     | Supply Voltage | Total Current (mA) | Dynamic Current (mA) | Quiescent Current (mA) |
---------------------------------------------------------------------------------------------------------------
| Vccint                |          1.000 |             743.35 |                35.43 |                 707.92 |
| Vccaux                |          2.500 |             130.00 |                 0.00 |                 130.00 |
| Vcco25                |          2.500 |               4.00 |                 0.00 |                   4.00 |
---------------------------------------------------------------------------------------------------------------

2.4.  Confidence Level
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                    Confidence Level                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|       User Input Data       | Confidence |                        Details                         |                                                       Action                                                       |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design implementation state | High       | Design is completely routed                            |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.  Details
3.1.  By Hierarchy
--------------------------------------------------------------------------------------------------------------------
|       By Hierarchy       | Power (mW) | Logic Power (mW) | Signal Power (mW) |      # FFs      |     # LUTs      |
--------------------------------------------------------------------------------------------------------------------
| Hierarchy total          |   0.00     |   0.00           |   0.00            |   2696          |   8764          |
|   pipeline_1_unrolling_2 |   0.00     |   0.00           |   0.00            |   1608 /   2696 |      0 /   8764 |
|     round1               |   0.00     |   0.00           |   0.00            |      0          |      4 /   3506 |
|       t                  |   0.00     |   0.00           |   0.00            |      0          |   1896          |
|       rc                 |   0.00     |   0.00           |   0.00            |      0          |      4          |
|       c                  |   0.00     |   0.00           |   0.00            |      0          |   1595          |
|       i                  |   0.00     |   0.00           |   0.00            |      0          |      7          |
|     round0               |   0.00     |   0.00           |   0.00            |      0          |      0 /   3700 |
|       t                  |   0.00     |   0.00           |   0.00            |      0          |   2093          |
|       rc                 |   0.00     |   0.00           |   0.00            |      0          |      4          |
|       c                  |   0.00     |   0.00           |   0.00            |      0          |   1596          |
|       i                  |   0.00     |   0.00           |   0.00            |      0          |      7          |
|     inputbuf             |   0.00     |   0.00           |   0.00            |   1088          |      0          |
|     absorb               |   0.00     |   0.00           |   0.00            |      0          |   1558          |
--------------------------------------------------------------------------------------------------------------------


4.  Warnings
--------------------------------------------------------------------------------
WARNING:PowerEstimator:270 - Power estimate is considered inaccurate. To see details, generate an advanced report with the "-v" switch.
WARNING:Power:1337 - Clock frequency for clock net "clk_BUFGP" is zero.
WARNING:Power:1337 - Clock frequency for clock net "clk_BUFGP/IBUFG" is zero.
WARNING:Power:1337 - Clock frequency for clock net "scan_clk_BUFGP" is zero.
WARNING:Power:1337 - Clock frequency for clock net "scan_clk_BUFGP/IBUFG" is zero.
WARNING:Power:1369 - Clock frequency for one or more clocks was not found through
timing constraints (PCF file) or simulation data.  Without knowing the
clock frequency of all clocks, dynamic power information for those clock
domains will default to zero which may under-estimate the power for this
design.  To avoid this warning, provide at least one of the following:
  1. The proper timing constraints (PERIOD) for clocks (re-implement design
     and load the newly generated PCF file into XPower Analyzer)
  2. A post PAR simulation-generated VCD or SAIF file indicating clock
     frequencies
  3. The clock frequency for clocks in the "By Type -> Clocks" view in the
     XPower Analyzer GUI and then applying "Update Power Analysis"
--------------------------------------------------------------------------------

Analysis completed: Mon May 13 23:10:15 2019
----------------------------------------------------------------
