#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Jun 24 23:27:53 2017
# Process ID: 2496
# Current directory: C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7512 C:\Users\ianma\Documents\Simula\Multi-Codificador_Portas\Multi-Codificador_Portas.xpr
# Log file: C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/vivado.log
# Journal file: C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 717.824 ; gain = 60.629
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Codificador_Portas' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_Codificador_Portas_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/BCD_2411.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD_2411
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/BCD_5211.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD_5211
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/BCD_7421.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD_7421
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/Codificador_Portas.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Codificador_Portas
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/XS3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XS3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sim_1/new/tb_Codificador_Portas.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Codificador_Portas
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 746.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a061c7d67d664554a3263f4326b32e50 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Codificador_Portas_behav xil_defaultlib.tb_Codificador_Portas -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.BCD_7421 [bcd_7421_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_5211 [bcd_5211_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_2411 [bcd_2411_default]
Compiling architecture behavioral of entity xil_defaultlib.XS3 [xs3_default]
Compiling architecture behavioral of entity xil_defaultlib.Codificador_Portas [codificador_portas_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_codificador_portas
Built simulation snapshot tb_Codificador_Portas_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.sim/sim_1/behav/xsim.dir/tb_Codificador_Portas_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 24 23:51:57 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 746.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Codificador_Portas_behav -key {Behavioral:sim_1:Functional:tb_Codificador_Portas} -tclbatch {tb_Codificador_Portas.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_Codificador_Portas.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 759.059 ; gain = 12.770
# run 640ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 759.059 ; gain = 12.770
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Codificador_Portas_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 640ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 759.059 ; gain = 12.770
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Codificador_Portas
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 812.164 ; gain = 49.461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Codificador_Portas' [C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/Codificador_Portas.vhd:12]
INFO: [Synth 8-3491] module 'BCD_7421' declared at 'C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/BCD_7421.vhd:5' bound to instance 'CBCD_7421' of component 'BCD_7421' [C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/Codificador_Portas.vhd:38]
INFO: [Synth 8-638] synthesizing module 'BCD_7421' [C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/BCD_7421.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'BCD_7421' (1#1) [C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/BCD_7421.vhd:10]
INFO: [Synth 8-3491] module 'BCD_5211' declared at 'C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/BCD_5211.vhd:26' bound to instance 'CBCD_5211' of component 'BCD_5211' [C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/Codificador_Portas.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BCD_5211' [C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/BCD_5211.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'BCD_5211' (2#1) [C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/BCD_5211.vhd:31]
INFO: [Synth 8-3491] module 'BCD_2411' declared at 'C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/BCD_2411.vhd:5' bound to instance 'CBCD_2411' of component 'BCD_2411' [C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/Codificador_Portas.vhd:40]
INFO: [Synth 8-638] synthesizing module 'BCD_2411' [C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/BCD_2411.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'BCD_2411' (3#1) [C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/BCD_2411.vhd:10]
INFO: [Synth 8-3491] module 'XS3' declared at 'C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/XS3.vhd:26' bound to instance 'CXS3' of component 'XS3' [C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/Codificador_Portas.vhd:41]
INFO: [Synth 8-638] synthesizing module 'XS3' [C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/XS3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'XS3' (4#1) [C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/XS3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Codificador_Portas' (5#1) [C:/Users/ianma/Documents/Simula/Multi-Codificador_Portas/Multi-Codificador_Portas.srcs/sources_1/new/Codificador_Portas.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 849.410 ; gain = 86.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 849.410 ; gain = 86.707
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:57 ; elapsed = 00:01:52 . Memory (MB): peak = 1135.648 ; gain = 372.945
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:58 ; elapsed = 00:01:53 . Memory (MB): peak = 1135.648 ; gain = 372.945
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1135.648 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 25 02:57:52 2017...
