

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_RD_LOOP1'
================================================================
* Date:           Thu Dec 29 14:56:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       15|  0.130 us|  0.150 us|   13|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dpu_unit_fu_167  |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_RD_LOOP1  |       11|       13|         4|          2|          1|  5 ~ 6|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       57|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      127|    -|
|Register             |        -|     -|    40975|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    40975|      184|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        4|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln157_fu_211_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln159_fu_256_p2                |         +|   0|  0|  14|           7|           7|
    |i_37_fu_222_p2                     |         +|   0|  0|  10|           3|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln155_fu_201_p2               |      icmp|   0|  0|   8|           3|           3|
    |ap_block_pp0                       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  57|          26|          25|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+------+-----------+
    |                Name               | LUT| Input Size| Bits | Total Bits|
    +-----------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                          |  14|          3|     1|          3|
    |ap_done_int                        |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_36              |   9|          2|     3|          6|
    |ap_sig_allocacmp_this_p3_1_load_1  |   9|          2|  8192|      16384|
    |ap_sig_allocacmp_this_p4_1_load_1  |   9|          2|  8192|      16384|
    |i_fu_74                            |   9|          2|     3|          6|
    |this_p1_1_fu_86                    |   9|          2|  8192|      16384|
    |this_p3_1_fu_82                    |   9|          2|  8192|      16384|
    |this_p4_1_fu_78                    |   9|          2|  8192|      16384|
    |this_pMem_address0                 |  14|          3|     8|         24|
    |this_pMem_we0                      |   9|          2|  1024|       2048|
    +-----------------------------------+----+-----------+------+-----------+
    |Total                              | 127|         28| 42002|      84013|
    +-----------------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------+------+----+------+-----------+
    |             Name            |  FF  | LUT| Bits | Const Bits|
    +-----------------------------+------+----+------+-----------+
    |ap_CS_fsm                    |     2|   0|     2|          0|
    |ap_done_reg                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1      |     1|   0|     1|          0|
    |i_36_reg_322                 |     3|   0|     3|          0|
    |i_36_reg_322_pp0_iter1_reg   |     3|   0|     3|          0|
    |i_fu_74                      |     3|   0|     3|          0|
    |icmp_ln155_reg_328           |     1|   0|     1|          0|
    |this_p1_1_fu_86              |  8192|   0|  8192|          0|
    |this_p3_1_fu_82              |  8192|   0|  8192|          0|
    |this_p3_ret2_reg_337         |  8192|   0|  8192|          0|
    |this_p4_1_fu_78              |  8192|   0|  8192|          0|
    |this_p4_ret2_reg_343         |  8192|   0|  8192|          0|
    +-----------------------------+------+----+------+-----------+
    |Total                        | 40975|   0| 40975|          0|
    +-----------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+---------------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |          Source Object          |    C Type    |
+--------------------------------+-----+------+------------+---------------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_din1     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_din2     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_din3     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_din4     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_din5     |  out|     8|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_dout0_0  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_dout0_1  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_ce       |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP1|  return value|
|p_read                          |   in|  8192|     ap_none|                           p_read|        scalar|
|p_read2                         |   in|  8192|     ap_none|                          p_read2|        scalar|
|p_read3                         |   in|  8192|     ap_none|                          p_read3|        scalar|
|itr_cast                        |   in|     3|     ap_none|                         itr_cast|        scalar|
|this_pMem_address0              |  out|     8|   ap_memory|                        this_pMem|         array|
|this_pMem_ce0                   |  out|     1|   ap_memory|                        this_pMem|         array|
|this_pMem_we0                   |  out|  1024|   ap_memory|                        this_pMem|         array|
|this_pMem_d0                    |  out|  8192|   ap_memory|                        this_pMem|         array|
|this_pMem_q0                    |   in|  8192|   ap_memory|                        this_pMem|         array|
|addr1                           |   in|     8|     ap_none|                            addr1|        scalar|
|p_read1                         |   in|  8192|     ap_none|                          p_read1|        scalar|
|this_p1_1_out                   |  out|  8192|      ap_vld|                    this_p1_1_out|       pointer|
|this_p1_1_out_ap_vld            |  out|     1|      ap_vld|                    this_p1_1_out|       pointer|
|this_p3_1_out                   |  out|  8192|      ap_vld|                    this_p3_1_out|       pointer|
|this_p3_1_out_ap_vld            |  out|     1|      ap_vld|                    this_p3_1_out|       pointer|
|this_p4_1_out                   |  out|  8192|      ap_vld|                    this_p4_1_out|       pointer|
|this_p4_1_out_ap_vld            |  out|     1|      ap_vld|                    this_p4_1_out|       pointer|
+--------------------------------+-----+------+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_p4_1 = alloca i32 1"   --->   Operation 8 'alloca' 'this_p4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_p3_1 = alloca i32 1"   --->   Operation 9 'alloca' 'this_p3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_p1_1 = alloca i32 1"   --->   Operation 10 'alloca' 'this_p1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem"   --->   Operation 11 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read19 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1"   --->   Operation 13 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 14 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 15 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read36 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 16 'read' 'p_read36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read25 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2"   --->   Operation 17 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_10 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 18 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read_10, i8192 %this_p1_1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read25, i8192 %this_p3_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read36, i8192 %this_p4_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i157"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_36 = load i3 %i" [HLS_Final_vitis_src/dpu.cpp:155]   --->   Operation 24 'load' 'i_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.56ns)   --->   "%icmp_ln155 = icmp_eq  i3 %i_36, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:155]   --->   Operation 25 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %for.body.i157.split, void %for.body.i200.loopexit.exitStub" [HLS_Final_vitis_src/dpu.cpp:155]   --->   Operation 26 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i3 %i_36" [HLS_Final_vitis_src/dpu.cpp:157]   --->   Operation 27 'zext' 'zext_ln157' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.87ns)   --->   "%add_ln157 = add i8 %zext_ln157, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:157]   --->   Operation 28 'add' 'add_ln157' <Predicate = (!icmp_ln155)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%idxprom_i98 = zext i8 %add_ln157" [HLS_Final_vitis_src/dpu.cpp:157]   --->   Operation 29 'zext' 'idxprom_i98' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%this_pMem_addr = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i98" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 30 'getelementptr' 'this_pMem_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 31 'load' 'this_pMem_load' <Predicate = (!icmp_ln155)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 2 <SV = 1> <Delay = 7.12>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.71ns)   --->   "%i_37 = add i3 %i_36, i3 1" [HLS_Final_vitis_src/dpu.cpp:155]   --->   Operation 34 'add' 'i_37' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%this_p4_1_load_1 = load i8192 %this_p4_1" [HLS_Final_vitis_src/dpu.cpp:158]   --->   Operation 35 'load' 'this_p4_1_load_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%this_p3_1_load_1 = load i8192 %this_p3_1" [HLS_Final_vitis_src/dpu.cpp:158]   --->   Operation 36 'load' 'this_p3_1_load_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 37 'load' 'this_pMem_load' <Predicate = (!icmp_ln155)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 38 [2/2] (5.82ns)   --->   "%call_ret7 = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %p_read19, i8192 %this_p3_1_load_1, i8192 %this_p4_1_load_1, i8 3" [HLS_Final_vitis_src/dpu.cpp:158]   --->   Operation 38 'call' 'call_ret7' <Predicate = (!icmp_ln155)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln155 = store i8192 %this_pMem_load, i8192 %this_p1_1" [HLS_Final_vitis_src/dpu.cpp:155]   --->   Operation 39 'store' 'store_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.46>
ST_2 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln155 = store i3 %i_37, i3 %i" [HLS_Final_vitis_src/dpu.cpp:155]   --->   Operation 40 'store' 'store_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.46>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%this_p4_1_load = load i8192 %this_p4_1"   --->   Operation 53 'load' 'this_p4_1_load' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%this_p3_1_load = load i8192 %this_p3_1"   --->   Operation 54 'load' 'this_p3_1_load' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%this_p1_1_load = load i8192 %this_p1_1"   --->   Operation 55 'load' 'this_p1_1_load' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p1_1_out, i8192 %this_p1_1_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p3_1_out, i8192 %this_p3_1_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p4_1_out, i8192 %this_p4_1_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 41 [1/2] (6.91ns)   --->   "%call_ret7 = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %p_read19, i8192 %this_p3_1_load_1, i8192 %this_p4_1_load_1, i8 3" [HLS_Final_vitis_src/dpu.cpp:158]   --->   Operation 41 'call' 'call_ret7' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%this_p3_ret2 = extractvalue i16384 %call_ret7" [HLS_Final_vitis_src/dpu.cpp:158]   --->   Operation 42 'extractvalue' 'this_p3_ret2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%this_p4_ret2 = extractvalue i16384 %call_ret7" [HLS_Final_vitis_src/dpu.cpp:158]   --->   Operation 43 'extractvalue' 'this_p4_ret2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [HLS_Final_vitis_src/dpu.cpp:155]   --->   Operation 44 'specloopname' 'specloopname_ln155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i3 %i_36" [HLS_Final_vitis_src/dpu.cpp:157]   --->   Operation 45 'zext' 'zext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.85ns)   --->   "%add_ln159 = add i7 %zext_ln157_1, i7 76" [HLS_Final_vitis_src/dpu.cpp:159]   --->   Operation 46 'add' 'add_ln159' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%idxprom2_i154 = zext i7 %add_ln159" [HLS_Final_vitis_src/dpu.cpp:159]   --->   Operation 47 'zext' 'idxprom2_i154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%this_pMem_addr_2 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom2_i154" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 48 'getelementptr' 'this_pMem_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_2, i8192 %this_p3_ret2, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 49 'store' 'store_ln82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_4 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln155 = store i8192 %this_p3_ret2, i8192 %this_p3_1" [HLS_Final_vitis_src/dpu.cpp:155]   --->   Operation 50 'store' 'store_ln155' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln155 = store i8192 %this_p4_ret2, i8192 %this_p4_1" [HLS_Final_vitis_src/dpu.cpp:155]   --->   Operation 51 'store' 'store_ln155' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln155 = br void %for.body.i157" [HLS_Final_vitis_src/dpu.cpp:155]   --->   Operation 52 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_pMem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p3_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p4_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 01100]
this_p4_1                  (alloca                ) [ 01111]
this_p3_1                  (alloca                ) [ 01111]
this_p1_1                  (alloca                ) [ 01100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000]
specmemcore_ln0            (specmemcore           ) [ 00000]
p_read19                   (read                  ) [ 00100]
addr1_read                 (read                  ) [ 00000]
itr_cast_read              (read                  ) [ 00000]
p_read36                   (read                  ) [ 00000]
p_read25                   (read                  ) [ 00000]
p_read_10                  (read                  ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
br_ln0                     (br                    ) [ 00000]
i_36                       (load                  ) [ 01111]
icmp_ln155                 (icmp                  ) [ 01100]
br_ln155                   (br                    ) [ 00000]
zext_ln157                 (zext                  ) [ 00000]
add_ln157                  (add                   ) [ 00000]
idxprom_i98                (zext                  ) [ 00000]
this_pMem_addr             (getelementptr         ) [ 00100]
specpipeline_ln0           (specpipeline          ) [ 00000]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000]
i_37                       (add                   ) [ 00000]
this_p4_1_load_1           (load                  ) [ 00000]
this_p3_1_load_1           (load                  ) [ 00000]
this_pMem_load             (load                  ) [ 00000]
store_ln155                (store                 ) [ 00000]
store_ln155                (store                 ) [ 00000]
call_ret7                  (call                  ) [ 00000]
this_p3_ret2               (extractvalue          ) [ 00101]
this_p4_ret2               (extractvalue          ) [ 00101]
specloopname_ln155         (specloopname          ) [ 00000]
zext_ln157_1               (zext                  ) [ 00000]
add_ln159                  (add                   ) [ 00000]
idxprom2_i154              (zext                  ) [ 00000]
this_pMem_addr_2           (getelementptr         ) [ 00000]
store_ln82                 (store                 ) [ 00000]
store_ln155                (store                 ) [ 00000]
store_ln155                (store                 ) [ 00000]
br_ln155                   (br                    ) [ 00000]
this_p4_1_load             (load                  ) [ 00000]
this_p3_1_load             (load                  ) [ 00000]
this_p1_1_load             (load                  ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
ret_ln0                    (ret                   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="itr_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_pMem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="addr1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_p1_1_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_1_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_p3_1_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_1_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_p4_1_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_1_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="this_p4_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p4_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="this_p3_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p3_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="this_p1_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p1_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read19_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8192" slack="0"/>
<pin id="92" dir="0" index="1" bw="8192" slack="0"/>
<pin id="93" dir="1" index="2" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read19/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="addr1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="itr_cast_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="0"/>
<pin id="105" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read36_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8192" slack="0"/>
<pin id="110" dir="0" index="1" bw="8192" slack="0"/>
<pin id="111" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read36/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read25_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8192" slack="0"/>
<pin id="116" dir="0" index="1" bw="8192" slack="0"/>
<pin id="117" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_10_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8192" slack="0"/>
<pin id="122" dir="0" index="1" bw="8192" slack="0"/>
<pin id="123" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8192" slack="0"/>
<pin id="129" dir="0" index="2" bw="8192" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln0_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="8192" slack="0"/>
<pin id="136" dir="0" index="2" bw="8192" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="8192" slack="0"/>
<pin id="143" dir="0" index="2" bw="8192" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="this_pMem_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8192" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8192" slack="1"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_pMem_load/1 store_ln82/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="this_pMem_addr_2_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8192" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_2/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_dpu_unit_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16384" slack="0"/>
<pin id="169" dir="0" index="1" bw="8192" slack="0"/>
<pin id="170" dir="0" index="2" bw="8192" slack="1"/>
<pin id="171" dir="0" index="3" bw="8192" slack="0"/>
<pin id="172" dir="0" index="4" bw="8192" slack="0"/>
<pin id="173" dir="0" index="5" bw="3" slack="0"/>
<pin id="174" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret7/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8192" slack="0"/>
<pin id="180" dir="0" index="1" bw="8192" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8192" slack="0"/>
<pin id="185" dir="0" index="1" bw="8192" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8192" slack="0"/>
<pin id="190" dir="0" index="1" bw="8192" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="3" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_36_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_36/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln155_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="3" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln157_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln157_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="idxprom_i98_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i98/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_37_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="1"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_37/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="this_p4_1_load_1_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8192" slack="1"/>
<pin id="229" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_1_load_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="this_p3_1_load_1_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8192" slack="1"/>
<pin id="233" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_1_load_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln155_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8192" slack="0"/>
<pin id="237" dir="0" index="1" bw="8192" slack="1"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln155_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="1"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="this_p3_ret2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16384" slack="0"/>
<pin id="247" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p3_ret2/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="this_p4_ret2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16384" slack="0"/>
<pin id="251" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p4_ret2/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln157_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="3"/>
<pin id="255" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_1/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln159_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="0" index="1" bw="7" slack="0"/>
<pin id="259" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="idxprom2_i154_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2_i154/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln155_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8192" slack="1"/>
<pin id="269" dir="0" index="1" bw="8192" slack="3"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln155_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8192" slack="1"/>
<pin id="273" dir="0" index="1" bw="8192" slack="3"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="this_p4_1_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8192" slack="1"/>
<pin id="277" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_1_load/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="this_p3_1_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8192" slack="1"/>
<pin id="281" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_1_load/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="this_p1_1_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8192" slack="1"/>
<pin id="285" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p1_1_load/2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="i_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="294" class="1005" name="this_p4_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8192" slack="0"/>
<pin id="296" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p4_1 "/>
</bind>
</comp>

<comp id="302" class="1005" name="this_p3_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8192" slack="0"/>
<pin id="304" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p3_1 "/>
</bind>
</comp>

<comp id="310" class="1005" name="this_p1_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8192" slack="0"/>
<pin id="312" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p1_1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="p_read19_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8192" slack="1"/>
<pin id="319" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="p_read19 "/>
</bind>
</comp>

<comp id="322" class="1005" name="i_36_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="1"/>
<pin id="324" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_36 "/>
</bind>
</comp>

<comp id="328" class="1005" name="icmp_ln155_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln155 "/>
</bind>
</comp>

<comp id="332" class="1005" name="this_pMem_addr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="1"/>
<pin id="334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr "/>
</bind>
</comp>

<comp id="337" class="1005" name="this_p3_ret2_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8192" slack="1"/>
<pin id="339" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p3_ret2 "/>
</bind>
</comp>

<comp id="343" class="1005" name="this_p4_ret2_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8192" slack="1"/>
<pin id="345" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p4_ret2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="72" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="72" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="72" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="154" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="167" pin=5"/></net>

<net id="182"><net_src comp="120" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="114" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="108" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="102" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="198" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="96" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="167" pin=4"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="239"><net_src comp="154" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="222" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="167" pin="6"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="167" pin="6"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="66" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="290"><net_src comp="74" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="293"><net_src comp="287" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="297"><net_src comp="78" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="305"><net_src comp="82" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="313"><net_src comp="86" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="320"><net_src comp="90" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="325"><net_src comp="198" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="331"><net_src comp="201" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="147" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="340"><net_src comp="245" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="346"><net_src comp="249" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="271" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_pMem | {4 }
	Port: this_p1_1_out | {2 }
	Port: this_p3_1_out | {2 }
	Port: this_p4_1_out | {2 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_RD_LOOP1 : p_read | {1 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP1 : p_read2 | {1 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP1 : p_read3 | {1 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP1 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP1 : this_pMem | {1 2 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP1 : addr1 | {1 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP1 : p_read1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_36 : 1
		icmp_ln155 : 2
		br_ln155 : 3
		zext_ln157 : 2
		add_ln157 : 3
		idxprom_i98 : 4
		this_pMem_addr : 5
		this_pMem_load : 6
	State 2
		call_ret7 : 1
		store_ln155 : 1
		store_ln155 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		this_p3_ret2 : 1
		this_p4_ret2 : 1
	State 4
		add_ln159 : 1
		idxprom2_i154 : 2
		this_pMem_addr_2 : 3
		store_ln82 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   call   |    grp_dpu_unit_fu_167    |   768   |  57349  |  118398 |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln157_fu_211     |    0    |    0    |    15   |
|    add   |        i_37_fu_222        |    0    |    0    |    10   |
|          |      add_ln159_fu_256     |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |     icmp_ln155_fu_201     |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |    p_read19_read_fu_90    |    0    |    0    |    0    |
|          |   addr1_read_read_fu_96   |    0    |    0    |    0    |
|   read   | itr_cast_read_read_fu_102 |    0    |    0    |    0    |
|          |    p_read36_read_fu_108   |    0    |    0    |    0    |
|          |    p_read25_read_fu_114   |    0    |    0    |    0    |
|          |   p_read_10_read_fu_120   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   write_ln0_write_fu_126  |    0    |    0    |    0    |
|   write  |   write_ln0_write_fu_133  |    0    |    0    |    0    |
|          |   write_ln0_write_fu_140  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln157_fu_207     |    0    |    0    |    0    |
|   zext   |     idxprom_i98_fu_217    |    0    |    0    |    0    |
|          |    zext_ln157_1_fu_253    |    0    |    0    |    0    |
|          |    idxprom2_i154_fu_262   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|extractvalue|    this_p3_ret2_fu_245    |    0    |    0    |    0    |
|          |    this_p4_ret2_fu_249    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |   768   |  57349  |  118445 |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     i_36_reg_322     |    3   |
|       i_reg_287      |    3   |
|  icmp_ln155_reg_328  |    1   |
|   p_read19_reg_317   |  8192  |
|   this_p1_1_reg_310  |  8192  |
|   this_p3_1_reg_302  |  8192  |
| this_p3_ret2_reg_337 |  8192  |
|   this_p4_1_reg_294  |  8192  |
| this_p4_ret2_reg_343 |  8192  |
|this_pMem_addr_reg_332|    8   |
+----------------------+--------+
|         Total        |  49167 |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_154 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    -   |  57349 | 118445 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |  49167 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   | 106516 | 118454 |
+-----------+--------+--------+--------+--------+
