{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711479649654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711479649655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 15:00:49 2024 " "Processing started: Tue Mar 26 15:00:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711479649655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711479649655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g31_SHA256 -c g31_SHA256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g31_SHA256 -c g31_SHA256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711479649655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711479649994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711479649994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2/g31_sig_ch_maj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2/g31_sig_ch_maj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_SIG_CH_MAJ-Behavioral " "Found design unit 1: g31_SIG_CH_MAJ-Behavioral" {  } { { "lab2/g31_SIG_CH_MAJ.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/lab2/g31_SIG_CH_MAJ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711479653935 ""} { "Info" "ISGN_ENTITY_NAME" "1 g31_SIG_CH_MAJ " "Found entity 1: g31_SIG_CH_MAJ" {  } { { "lab2/g31_SIG_CH_MAJ.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/lab2/g31_SIG_CH_MAJ.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711479653935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711479653935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_sha256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g31_sha256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_SHA256-lab3 " "Found design unit 1: g31_SHA256-lab3" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711479653961 ""} { "Info" "ISGN_ENTITY_NAME" "1 g31_SHA256 " "Found entity 1: g31_SHA256" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711479653961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711479653961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_hash_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g31_hash_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_Hash_Core-Behavioral " "Found design unit 1: g31_Hash_Core-Behavioral" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711479653964 ""} { "Info" "ISGN_ENTITY_NAME" "1 g31_Hash_Core " "Found entity 1: g31_Hash_Core" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711479653964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711479653964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g31_SHA256 " "Elaborating entity \"g31_SHA256\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711479654010 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Kt g31_SHA256.vhd(20) " "VHDL Signal Declaration warning at g31_SHA256.vhd(20): used explicit default value for signal \"Kt\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711479654018 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Wt g31_SHA256.vhd(21) " "VHDL Signal Declaration warning at g31_SHA256.vhd(21): used explicit default value for signal \"Wt\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711479654018 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h0 g31_SHA256.vhd(22) " "VHDL Signal Declaration warning at g31_SHA256.vhd(22): used explicit default value for signal \"h0\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711479654018 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h1 g31_SHA256.vhd(23) " "VHDL Signal Declaration warning at g31_SHA256.vhd(23): used explicit default value for signal \"h1\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711479654018 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h2 g31_SHA256.vhd(24) " "VHDL Signal Declaration warning at g31_SHA256.vhd(24): used explicit default value for signal \"h2\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711479654018 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h3 g31_SHA256.vhd(25) " "VHDL Signal Declaration warning at g31_SHA256.vhd(25): used explicit default value for signal \"h3\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711479654018 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h4 g31_SHA256.vhd(26) " "VHDL Signal Declaration warning at g31_SHA256.vhd(26): used explicit default value for signal \"h4\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711479654018 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h5 g31_SHA256.vhd(27) " "VHDL Signal Declaration warning at g31_SHA256.vhd(27): used explicit default value for signal \"h5\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711479654019 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h6 g31_SHA256.vhd(28) " "VHDL Signal Declaration warning at g31_SHA256.vhd(28): used explicit default value for signal \"h6\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711479654019 "|g31_SHA256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h7 g31_SHA256.vhd(29) " "VHDL Signal Declaration warning at g31_SHA256.vhd(29): used explicit default value for signal \"h7\" because signal was never assigned a value" {  } { { "g31_SHA256.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711479654019 "|g31_SHA256"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_Hash_Core g31_Hash_Core:i1 " "Elaborating entity \"g31_Hash_Core\" for hierarchy \"g31_Hash_Core:i1\"" {  } { { "g31_SHA256.vhd" "i1" { Text "H:/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711479654019 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Kt g31_Hash_Core.vhd(35) " "VHDL Signal Declaration warning at g31_Hash_Core.vhd(35): used implicit default value for signal \"Kt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711479654021 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Wt g31_Hash_Core.vhd(35) " "VHDL Signal Declaration warning at g31_Hash_Core.vhd(35): used implicit default value for signal \"Wt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711479654021 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H_reg g31_Hash_Core.vhd(94) " "VHDL Process Statement warning at g31_Hash_Core.vhd(94): signal \"H_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711479654022 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESTOFSTUFF g31_Hash_Core.vhd(96) " "VHDL Process Statement warning at g31_Hash_Core.vhd(96): signal \"RESTOFSTUFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711479654023 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D_reg g31_Hash_Core.vhd(97) " "VHDL Process Statement warning at g31_Hash_Core.vhd(97): signal \"D_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711479654023 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESTOFSTUFF g31_Hash_Core.vhd(97) " "VHDL Process Statement warning at g31_Hash_Core.vhd(97): signal \"RESTOFSTUFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_Hash_Core.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711479654023 "|g31_SHA256|g31_Hash_Core:i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g31_SIG_CH_MAJ g31_Hash_Core:i1\|g31_SIG_CH_MAJ:g31_SIG_CH_MAJ_inst " "Elaborating entity \"g31_SIG_CH_MAJ\" for hierarchy \"g31_Hash_Core:i1\|g31_SIG_CH_MAJ:g31_SIG_CH_MAJ_inst\"" {  } { { "g31_Hash_Core.vhd" "g31_SIG_CH_MAJ_inst" { Text "H:/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711479654096 ""}
{ "Warning" "WSSC_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TIMING_NETLIST" "" "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" {  } {  } 0 330000 "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" 0 0 "Analysis & Synthesis" 0 -1 1711479654923 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711479655746 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711479656293 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711479656293 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "718 " "Implemented 718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711479657356 ""} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Implemented 256 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711479657356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "460 " "Implemented 460 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711479657356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711479657356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711479657486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 15:00:57 2024 " "Processing ended: Tue Mar 26 15:00:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711479657486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711479657486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711479657486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711479657486 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711479660423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711479660427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 15:00:59 2024 " "Processing started: Tue Mar 26 15:00:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711479660427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711479660427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g31_SHA256 -c g31_SHA256 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off g31_SHA256 -c g31_SHA256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711479660427 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711479660474 ""}
{ "Info" "0" "" "Project  = g31_SHA256" {  } {  } 0 0 "Project  = g31_SHA256" 0 0 "Fitter" 0 0 1711479660475 ""}
{ "Info" "0" "" "Revision = g31_SHA256" {  } {  } 0 0 "Revision = g31_SHA256" 0 0 "Fitter" 0 0 1711479660475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711479660698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711479660700 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "g31_SHA256 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"g31_SHA256\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711479660946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711479660973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711479660973 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711479661230 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711479661372 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "258 258 " "No exact pin location assignment(s) for 258 pins of 258 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1711479661526 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1711479666229 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 265 global CLKCTRL_G14 " "CLK~inputCLKENA0 with 265 fanout uses global clock CLKCTRL_G14" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1711479666479 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1711479666479 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1711479666479 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_ROUTED_THROUGH_CORE_ROUTING_WARNING_WITH_NAME_LOC" "global clock driver CLK~inputCLKENA0 CLKCTRL_G14 " "Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver CLK~inputCLKENA0, placed at CLKCTRL_G14" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad CLK PIN_AB27 " "Refclk input I/O pad CLK is placed onto PIN_AB27" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1711479666479 ""}  } {  } 0 16469 "Source REFCLK I/O cannot be routed using dedicated clock routing for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1711479666479 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1711479666479 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711479666485 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711479666493 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711479666493 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711479666495 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711479666496 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711479666496 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711479666497 ""}
{ "Info" "ISTA_SDC_FOUND" "SHA256.sdc " "Reading SDC File: 'SHA256.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1711479667069 ""}
{ "Error" "ESTA_TCL_ERROR_INFO" "Following required options are missing: -period\n---------------------------------------------------------------------------\n\nUsage: create_clock \[-h\] \[-help\] \[-long_help\] \[-add\] \[-name <clock_name>\] -period <value> \[-waveform <edge_list>\] \[<targets>\]\n\n        -h: Quick usage\n        -help: Short help\n        -long_help: Long help with examples and possible return values\n\n        -add: Adds clock to a node with an existing clock\n        -name <clock_name>: Clock name of the created clock\n        -period <value>: Speed of the clock in terms of clock period\n        -waveform <edge_list>: List of edge values\n        <targets>: List or collection of targets\n\n---------------------------------------------------------------------------\n\n    while executing\n\"create_clock âperiod 6 \[get_ports \{clk\}\]\"\n    (file \"SHA256.sdc\" line 1) " "Following required options are missing: -period\n---------------------------------------------------------------------------\n\nUsage: create_clock \[-h\] \[-help\] \[-long_help\] \[-add\] \[-name <clock_name>\] -period <value> \[-waveform <edge_list>\] \[<targets>\]\n\n        -h: Quick usage\n        -help: Short help\n        -long_help: Long help with examples and possible return values\n\n        -add: Adds clock to a node with an existing clock\n        -name <clock_name>: Clock name of the created clock\n        -period <value>: Speed of the clock in terms of clock period\n        -waveform <edge_list>: List of edge values\n        <targets>: List or collection of targets\n\n---------------------------------------------------------------------------\n\n    while executing\n\"create_clock âperiod 6 \[get_ports \{clk\}\]\"\n    (file \"SHA256.sdc\" line 1)" {  } {  } 0 332000 "%1!s!" 0 0 "Fitter" 0 -1 1711479667091 ""}
{ "Critical Warning" "WSTA_READ_SDC_FAILED" "" "Read_sdc failed due to errors in the SDC file" {  } {  } 1 332008 "Read_sdc failed due to errors in the SDC file" 0 0 "Fitter" 0 -1 1711479667091 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711479667096 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711479667103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711479667103 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711479667127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711479667128 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711479667128 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711479667135 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1711479667388 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/My Documents/ECSE325/ECSE-325/output_files/g31_SHA256.fit.smsg " "Generated suppressed messages file H:/My Documents/ECSE325/ECSE-325/output_files/g31_SHA256.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711479668031 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "6056 " "Peak virtual memory: 6056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711479668549 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 26 15:01:08 2024 " "Processing ended: Tue Mar 26 15:01:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711479668549 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711479668549 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711479668549 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711479668549 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711479671048 ""}
