# VHDL files
SRC_FILES := half_adder.vhdl half_adder_tb.vhdl

# Main target
all: compile simulate

# Compile VHDL files
compile:
	ghdl -a  $(SRC_FILES)

# Simulate the design and generate VCD file
simulate:
	ghdl -e  half_adder_tb
	ghdl -r  half_adder_tb --vcd=result.vcd --stop-time=20us

# Clean up temporary files
clean:
	rm -f *.o *.cf result.vcd work-obj93.cf

# Remove all generated files
distclean: clean
	rm -f half_adder_tb
