{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669030889206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669030889212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 19:41:29 2022 " "Processing started: Mon Nov 21 19:41:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669030889212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669030889212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC_AR_RAM2130 -c PC_AR_RAM2130 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PC_AR_RAM2130 -c PC_AR_RAM2130" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669030889212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669030890300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669030890300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_ar_ram2130.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc_ar_ram2130.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC_AR_RAM2130 " "Found entity 1: PC_AR_RAM2130" {  } { { "PC_AR_RAM2130.bdf" "" { Schematic "D:/project/PC_AR_RAM2130/PC_AR_RAM2130.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669030898805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669030898805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC_AR_RAM2130 " "Elaborating entity \"PC_AR_RAM2130\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669030898848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:inst5 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:inst5\"" {  } { { "PC_AR_RAM2130.bdf" "inst5" { Schematic "D:/project/PC_AR_RAM2130/PC_AR_RAM2130.bdf" { { 112 680 800 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030898950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:inst5 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst5\"" {  } { { "PC_AR_RAM2130.bdf" "" { Schematic "D:/project/PC_AR_RAM2130/PC_AR_RAM2130.bdf" { { 112 680 800 224 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030898958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:inst5 " "Instantiated megafunction \"LPM_RAM_DQ:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669030898958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669030898958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669030898958 ""}  } { { "PC_AR_RAM2130.bdf" "" { Schematic "D:/project/PC_AR_RAM2130/PC_AR_RAM2130.bdf" { { 112 680 800 224 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669030898958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:inst5\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:inst5\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899045 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "PC_AR_RAM2130.bdf" "" { Schematic "D:/project/PC_AR_RAM2130/PC_AR_RAM2130.bdf" { { 112 680 800 224 "inst5" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669030899052 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:inst5\|altram:sram LPM_RAM_DQ:inst5 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst5\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:inst5\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "PC_AR_RAM2130.bdf" "" { Schematic "D:/project/PC_AR_RAM2130/PC_AR_RAM2130.bdf" { { 112 680 800 224 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:inst5\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:inst5\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899198 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:inst5\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:inst5 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst5\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:inst5\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "PC_AR_RAM2130.bdf" "" { Schematic "D:/project/PC_AR_RAM2130/PC_AR_RAM2130.bdf" { { 112 680 800 224 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ap71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ap71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ap71 " "Found entity 1: altsyncram_ap71" {  } { { "db/altsyncram_ap71.tdf" "" { Text "D:/project/PC_AR_RAM2130/db/altsyncram_ap71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669030899279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669030899279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ap71 LPM_RAM_DQ:inst5\|altram:sram\|altsyncram:ram_block\|altsyncram_ap71:auto_generated " "Elaborating entity \"altsyncram_ap71\" for hierarchy \"LPM_RAM_DQ:inst5\|altram:sram\|altsyncram:ram_block\|altsyncram_ap71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899281 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc_ar2130.bdf 1 1 " "Using design file pc_ar2130.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC_AR2130 " "Found entity 1: PC_AR2130" {  } { { "pc_ar2130.bdf" "" { Schematic "D:/project/PC_AR_RAM2130/pc_ar2130.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669030899340 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669030899340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_AR2130 PC_AR2130:inst " "Elaborating entity \"PC_AR2130\" for hierarchy \"PC_AR2130:inst\"" {  } { { "PC_AR_RAM2130.bdf" "inst" { Schematic "D:/project/PC_AR_RAM2130/PC_AR_RAM2130.bdf" { { 216 416 560 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899342 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register2130.bdf 1 1 " "Using design file register2130.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register2130 " "Found entity 1: register2130" {  } { { "register2130.bdf" "" { Schematic "D:/project/PC_AR_RAM2130/register2130.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669030899380 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669030899380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2130 PC_AR2130:inst\|register2130:inst " "Elaborating entity \"register2130\" for hierarchy \"PC_AR2130:inst\|register2130:inst\"" {  } { { "pc_ar2130.bdf" "inst" { Schematic "D:/project/PC_AR_RAM2130/pc_ar2130.bdf" { { 120 784 920 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX PC_AR2130:inst\|BUSMUX:inst2 " "Elaborating entity \"BUSMUX\" for hierarchy \"PC_AR2130:inst\|BUSMUX:inst2\"" {  } { { "pc_ar2130.bdf" "inst2" { Schematic "D:/project/PC_AR_RAM2130/pc_ar2130.bdf" { { 104 576 688 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC_AR2130:inst\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"PC_AR2130:inst\|BUSMUX:inst2\"" {  } { { "pc_ar2130.bdf" "" { Schematic "D:/project/PC_AR_RAM2130/pc_ar2130.bdf" { { 104 576 688 192 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC_AR2130:inst\|BUSMUX:inst2 " "Instantiated megafunction \"PC_AR2130:inst\|BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669030899450 ""}  } { { "pc_ar2130.bdf" "" { Schematic "D:/project/PC_AR_RAM2130/pc_ar2130.bdf" { { 104 576 688 192 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669030899450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux PC_AR2130:inst\|BUSMUX:inst2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"PC_AR2130:inst\|BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899550 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PC_AR2130:inst\|BUSMUX:inst2\|lpm_mux:\$00000 PC_AR2130:inst\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"PC_AR2130:inst\|BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"PC_AR2130:inst\|BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "pc_ar2130.bdf" "" { Schematic "D:/project/PC_AR_RAM2130/pc_ar2130.bdf" { { 104 576 688 192 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "D:/project/PC_AR_RAM2130/db/mux_erc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669030899626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669030899626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc PC_AR2130:inst\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"PC_AR2130:inst\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899629 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.v 1 1 " "Using design file lpm_counter0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.v" "" { Text "D:/project/PC_AR_RAM2130/lpm_counter0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669030899683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669030899683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 PC_AR2130:inst\|lpm_counter0:inst3 " "Elaborating entity \"lpm_counter0\" for hierarchy \"PC_AR2130:inst\|lpm_counter0:inst3\"" {  } { { "pc_ar2130.bdf" "inst3" { Schematic "D:/project/PC_AR_RAM2130/pc_ar2130.bdf" { { 96 368 512 192 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899685 ""}
{ "Warning" "WCBX_LPM_COUNTER_CBX_LPM_COUNTER_LATCH_USED_WARNING" "" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "lpm_counter0.v" "LPM_COUNTER_component" { Text "D:/project/PC_AR_RAM2130/lpm_counter0.v" 70 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1669030899840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PC_AR2130:inst\|lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"PC_AR2130:inst\|lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.v" "LPM_COUNTER_component" { Text "D:/project/PC_AR_RAM2130/lpm_counter0.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC_AR2130:inst\|lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"PC_AR2130:inst\|lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.v" "" { Text "D:/project/PC_AR_RAM2130/lpm_counter0.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC_AR2130:inst\|lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"PC_AR2130:inst\|lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669030899856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669030899856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669030899856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669030899856 ""}  } { { "lpm_counter0.v" "" { Text "D:/project/PC_AR_RAM2130/lpm_counter0.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669030899856 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_b6j.tdf" "" { Text "D:/project/PC_AR_RAM2130/db/cntr_b6j.tdf" 152 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669030899928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6j " "Found entity 1: cntr_b6j" {  } { { "db/cntr_b6j.tdf" "" { Text "D:/project/PC_AR_RAM2130/db/cntr_b6j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669030899930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669030899930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b6j PC_AR2130:inst\|lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_b6j:auto_generated " "Elaborating entity \"cntr_b6j\" for hierarchy \"PC_AR2130:inst\|lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_b6j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030899932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669030900605 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669030901024 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669030901024 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669030901141 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669030901141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669030901141 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669030901141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669030901141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669030901155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 19:41:41 2022 " "Processing ended: Mon Nov 21 19:41:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669030901155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669030901155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669030901155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669030901155 ""}
