# exe_in_if.yaml
# Daniel Smith 11/26/2023
# 'iscompare' for every field left as False for now
uvmf:
  interfaces:
    "execute_in":
      ##existing_library_component: "True"
      clock: "clock"
      reset: "reset"
      reset_assertion_level: "True"
      hdl_typedefs:
        # unsure of other necessary enums
        # opcode_t is a holdover from decode project
        - name: "opcode_t"
          type: "enum logic [3:0] {ADD=4'b0001, AND=4'b0101, NOT=4'b1001, LD=4'b0010, LDR=4'b0110, LDI=4'b1010, LEA=4'b1110, ST=4'b0011, STR=4'b0111, STI=4'b1011, BR=4'b0000, JMP=4'b1100}"
        # source_t identifies source block of input transaction, 
        # since exe takes inputs from multiple blocks   
        - name: "block_t"
          type: "enum bit [1:0] { CONTROL = 2'b00, DECODE = 2'b01, WRITEBACK = 2'b10, MEMORY = 2'b11 }" 
      ports: 
        - name: "enable_execute"   
          width: "1"        
          dir: "output" 
        - name: "bypass_alu_1"   
          width: "1"
          dir: "output"
        - name: "bypass_alu_2"
          width: "1"
          dir: "output"
        - name: "bypass_mem_1"   
          width: "1"        
          dir: "output"
        - name: "bypass_mem_2"   
          width: "1"        
          dir: "output"
        - name: "E_control"   
          width: "6"
          dir: "output"
        - name: "IR"   
          width: "16"        
          dir: "output"
        - name: "npc_in"   
          width: "16"  
          dir: "output"
        - name: "W_Control_in"
          width: "2"
          dir: "output"
        - name: "Mem_Control_in"
          width: "1"
          dir: "output"
        - name: "VSR1"
          width: "16"    
          dir: "output"
        - name: "VSR2"
          width: "16"    
          dir: "output"
        - name: "Mem_Bypass_Val"
          width: "16"
          dir: "output"
      transaction_vars:
        # identifies which block the input transaction is coming from
        - name: "source"
          type: "block_t"
          isrand: "False"
          iscompare: "False"
        # from control block:
        - name: "enable_execute"  
          type: "logic"
          isrand: "False"
          iscompare: "False"
        - name: "bypass_alu_1"
          type: "logic"
          isrand: "False"
          iscompare: "False" 
        - name: "bypass_alu_2"
          type: "logic"
          isrand: "False"
          iscompare: "False"
        - name: "bypass_mem_1"
          type: "logic"
          isrand: "False"
          iscompare: "False"
        - name: "bypass_mem_2"
          type: "logic"
          isrand: "False"
          iscompare: "False"
        # from decode block:
        - name: "E_control"
          type: "logic [5:0]"
          isrand: "False"
          iscompare: "False"
        - name: "IR"
          type: "logic [15:0]"
          isrand: "False"
          iscompare: "False"
        - name: "npc_in"  
          type: "logic [15:0]"
          isrand: "False"
          iscompare: "False"
        - name: "W_Control_in"
          type: "logic [1:0]"
          isrand: "False"
          iscompare: "False"
        - name: "Mem_Control_in"  
          type: "logic"
          isrand: "False"
          iscompare: "False"
        # from writeback block:
        - name: "VSR1"  
          type: "logic [15:0]"
          isrand: "False"
          iscompare: "False"
        - name: "VSR2"  
          type: "logic [15:0]"
          isrand: "False"
          iscompare: "False"
        # from memory block:
        - name: "Mem_Bypass_Val"
          type: "logic [15:0]"
          isrand: "False"
          iscompare: "False"







        
