V 51
K 250961067300 obuft18
Y 0
D 0 0 850 1100
Z 0
i 201
I 197 virtex2p:OR6 1 370 860 0 1 '
C 47 3 3 0
C 47 4 1 0
C 198 2 6 0
C 47 6 8 0
C 47 5 7 0
C 47 12 4 0
C 199 1 5 0
N 199
J 370 880 2
J 175 880 1
S 2 1
L 185 880 20 0 3 0 1 0 A
N 198
J 530 930 1
J 450 930 2
S 2 1
L 490 930 10 0 3 0 1 0 O
N 47
J 165 1010 7
J 240 1010 9
J 370 920 2
J 370 940 2
J 370 960 2
J 370 980 2
J 240 980 11
J 240 960 11
J 240 940 11
J 240 920 11
J 240 900 9
J 370 900 2
B 7 2
S 10 3
L 250 920 10 0 3 0 1 0 B3
S 9 4
L 250 940 10 0 3 0 1 0 B2
S 8 5
L 250 960 10 0 3 0 1 0 B1
S 7 6
L 250 980 10 0 3 0 1 0 B0
B 8 7
B 9 8
B 10 9
B 11 10
S 11 12
L 250 900 10 0 3 0 1 0 B4
B 1 2
L 165 1020 20 0 3 0 1 0 B[4:0]
c 170 1005 0
T 745 65 30 0 3 JRG
Q 14 0 0
T 710 50 10 0 9 1
T 700 30 10 0 3 A
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 640 50 10 0 9 27th December 2001
T 640 100 10 0 9 VIRTEX Family  OR5+1  Macro
T 605 80 10 0 9 OR5 Bus Gate w/Common
I 48 virtex:ASHEETP 1 410 0 0 1 '
T 745 0 25 0 3 Page 28
Q 11 0 0
E
