Search.setIndex({"alltitles": {"Abbreviations": [[13, "abbreviations"], [13, "tab-abbreviations"]], "Abstract Command Autoexec Register (abstractauto)": [[7, "abstract-command-autoexec-register-abstractauto"]], "Abstract Command Autoexec Register (abstractauto, at Debug Module Offset 0x18)": [[7, "tab-abstractauto"]], "Abstract Command Register (command)": [[7, "abstract-command-register-command"]], "Abstract Command Register (command, at Debug Module Offset 0x17)": [[7, "tab-command"]], "Abstract Control and Status Register (abstractcs)": [[7, "abstract-control-and-status-register-abstractcs"]], "Abstract Control and Status Register (abstractcs, at Debug Module Offset 0x16)": [[7, "tab-abstractcs"]], "Abstract Data 0 / 1 Register (data0/1, at Debug Module Offset 0x04 / 0x05)": [[7, "tab-data-0-1"]], "Abstract Data 0 / 1 Registers (data0/1)": [[7, "abstract-data-0-1-registers-data0-1"]], "Access": [[14, "access"]], "Access Properties": [[14, "access-properties"]], "Access Properties for each Memory Type": [[14, "tab-access-properites-memory-type"]], "Accessed via System Bus": [[14, "accessed-via-system-bus"]], "Accesses with No Side Effects (i.e., Idempotent)": [[14, "accesses-with-no-side-effects-i-e-idempotent"]], "Accesses with Potential Side Effects (i.e., Non-Idempotent)": [[14, "accesses-with-potential-side-effects-i-e-non-idempotent"]], "Address Map Naming": [[12, "address-map-naming"]], "Address Regions": [[14, "address-regions"]], "Address Registers (pmpaddrX)": [[17, "address-registers-pmpaddrx"]], "Asynchronous Signals": [[3, "asynchronous-signals"]], "BYPASS Register (BYPASS)": [[7, "bypass-register-bypass"]], "BYPASS Register (BYPASS, at JTAG 0x1F)": [[7, "tab-bypass"]], "Back-To-Back Write Transactions Not Supported on AHB-Lite Bus": [[8, "back-to-back-write-transactions-not-supported-on-ahb-lite-bus"]], "Behavior of Loads to Side-Effect Addresses": [[14, "behavior-of-loads-to-side-effect-addresses"]], "Breakpoint": [[19, "breakpoint"]], "Build Arguments": [[1, null], [12, "build-arguments"]], "CSR Address Map": [[6, null]], "CSR configurations for RV-32": [[17, "tab-riscv-pmp-csr-configuration-table"]], "Cache Control": [[2, null]], "Cache Flushing": [[2, "cache-flushing"]], "Clock And Reset": [[3, null]], "Clock Gating Control Register (mcgc)": [[5, "clock-gating-control-register-mcgc"]], "Clock Gating Control Register (mcgc, at CSR 0x7F8). Field Bits Description": [[5, "tab-clock-gating-cr"]], "Clocking": [[3, "clocking"]], "Complex Port List": [[4, null]], "Compliance Test Suite Failures": [[19, null]], "Configurability": [[12, "configurability"]], "Configuration Registers (pmpcfgX)": [[17, "configuration-registers-pmpcfgx"]], "Control/Status Registers": [[5, "control-status-registers"], [7, "control-status-registers"], [14, "control-status-registers"], [16, "control-status-registers"], [18, "control-status-registers"], [20, "control-status-registers"]], "Control/Status Registers in Debug Module Interface Address Space": [[7, "control-status-registers-in-debug-module-interface-address-space"]], "Control/Status Registers in JTAG Address Space": [[7, "control-status-registers-in-jtag-address-space"]], "Control/Status Registers in RISC-V CSR Address Space": [[7, "control-status-registers-in-risc-v-csr-address-space"]], "Core": [[15, "core"]], "Core Activity States": [[18, "tab-core-activity-states"]], "Core Complex": [[15, "core-complex"]], "Core Complex Asynchronous Signals": [[3, "tab-core-complex-async-signals"]], "Core Complex Reset (rst_l)": [[3, "core-complex-reset-rst-l"]], "Core Complex Reset to Debug Mode": [[3, "core-complex-reset-to-debug-mode"]], "Core Complex Signals": [[4, "tab-core-complex-signals"]], "Core Control Interfaces": [[18, "core-control-interfaces"]], "Core Error Counter/Threshold Registers": [[9, "core-error-counter-threshold-registers"]], "Core Firmware-Initiated Halt": [[18, "core-firmware-initiated-halt"]], "Core Local": [[14, "core-local"]], "Core Memories and Memory-Mapped Register Blocks Alignment Rules": [[1, "core-memories-and-memory-mapped-register-blocks-alignment-rules"]], "Core Memory-Related Build Arguments": [[1, "core-memory-related-build-arguments"]], "Core Overview": [[15, null]], "Core Pause Control Register (mcpc)": [[18, "core-pause-control-register-mcpc"]], "Core Pause Control Register (mcpc, at CSR 0x7C2)": [[18, "tab-core-pause-ctrl-register"]], "Core Power and Multi-Core Debug Control and Status Signals": [[18, "core-power-and-multi-core-debug-control-and-status-signals"]], "Core Wake-Up Events": [[18, "core-wake-up-events"]], "Core-Local / D-Bus Access Prediction": [[14, "core-local-d-bus-access-prediction"]], "Correctable Ecc/Parity Errors": [[14, "correctable-ecc-parity-errors"]], "Correctable Error Local Interrupt": [[14, "correctable-error-local-interrupt"]], "Count-Impacting Conditions": [[16, "count-impacting-conditions"]], "Counters": [[16, "counters"]], "D-Bus Error Address Unlock Register (mdeau)": [[14, "d-bus-error-address-unlock-register-mdeau"]], "D-Bus Error Address Unlock Register (mdeau, at CSR 0xBC0)": [[14, "tab-d-bus-error-address-unlock-register"]], "D-Bus First Error Address Capture Register (mdseac)": [[14, "d-bus-first-error-address-capture-register-mdseac"]], "D-Bus First Error Address Capture Register (mdseac, at CSR 0xFC0)": [[14, "tab-d-bus-first-error-address-capture-register"]], "DCCM Correctable Error Counter/Threshold Register (mdccmect)": [[9, "dccm-correctable-error-counter-threshold-register-mdccmect"]], "DCCM Correctable Error Counter/Threshold Register (mdccmect, at CSR 0x7F2)": [[9, "tab-mdccmect"]], "DMA Operations While Halted": [[18, "dma-operations-while-halted"]], "DMA Slave Port": [[14, "dma-slave-port"]], "DTM Control and Status Register (dtmcs)": [[7, "dtm-control-and-status-register-dtmcs"]], "DTM Control and Status Register (dtmcs, at JTAG 0x10)": [[7, "tab-dtmcs"]], "Data": [[14, "data"], [14, "id27"]], "Debug Abstract Command Register May Return Non-Zero Value On Read": [[8, "debug-abstract-command-register-may-return-non-zero-value-on-read"]], "Debug Control and Status Register (dcsr)": [[7, "debug-control-and-status-register-dcsr"]], "Debug Control and Status Register (dcsr, at CSR 0x7B0)": [[7, "tab-dcsr"]], "Debug Mode": [[18, "debug-mode"]], "Debug Module Control Register (dmcontrol)": [[7, "debug-module-control-register-dmcontrol"]], "Debug Module Control Register (dmcontrol, at Debug Module Offset 0x10)": [[7, "tab-dmcontrol"]], "Debug Module Interface Access Register (dmi)": [[7, "debug-module-interface-access-register-dmi"]], "Debug Module Interface Access Register (dmi, at JTAG 0x11)": [[7, "tab-dmi"]], "Debug Module Reset (dbg_rst_l)": [[3, "debug-module-reset-dbg-rst-l"]], "Debug Module Status Register (dmstatus)": [[7, "debug-module-status-register-dmstatus"]], "Debug Module Status Register (dmstatus, at Debug Module Offset 0x11)": [[7, "tab-dmstatus"]], "Debug PC Register (dpc)": [[7, "debug-pc-register-dpc"]], "Debug PC Register (dpc, at CSR 0x7B1)": [[7, "tab-dpc"]], "Debug Resume Requests": [[18, "tab-debug-resume-requests"]], "Debug Scenarios": [[18, "debug-scenarios"]], "Debug Support": [[7, null]], "Debugger Initiating Reset via JTAG Interface": [[3, "debugger-initiating-reset-via-jtag-interface"]], "Decoding of the pmpcfgX register": [[17, "tab-riscv-pmpcfgx-register"]], "Description": [[20, "description"]], "Diagnostic Access": [[2, "diagnostic-access"]], "Document Revision History": [[13, "document-revision-history"]], "Enabling/Disabling I-Cache": [[2, "enabling-disabling-i-cache"]], "Errata": [[8, null]], "Error Correcting Code (ECC)": [[9, "error-correcting-code-ecc"]], "Error Detection and Handling": [[9, "error-detection-and-handling"]], "Error Detection, Recovery, and Logging": [[9, "tab-error-detection-recovery-logging"]], "Events": [[16, "events"]], "Example Interrupt Flows": [[12, "example-interrupt-flows"]], "Example Interrupt Macros": [[12, "example-interrupt-macros"]], "Exception Handling": [[14, "exception-handling"]], "Exceptions": [[17, "exceptions"]], "Expected SoC Behavior for Accesses": [[14, "expected-soc-behavior-for-accesses"]], "External Interrupt Claim ID / Priority Level Capture Trigger Register (meicpct)": [[12, "external-interrupt-claim-id-priority-level-capture-trigger-register-meicpct"]], "External Interrupt Claim ID / Priority Level Capture Trigger Register (meicpct, at CSR 0xBCA)": [[12, "tab-external-interrupt-claim-id"]], "External Interrupt Claim ID\u2019s Priority Level Register (meicidpl)": [[12, "external-interrupt-claim-id-s-priority-level-register-meicidpl"]], "External Interrupt Claim ID\u2019s Priority Level Register (meicidpl, at CSR 0xBCB)": [[12, "tab-external-interrupt-claim-id-priority-level-register"]], "External Interrupt Current Priority Level Register (meicurpl)": [[12, "external-interrupt-current-priority-level-register-meicurpl"]], "External Interrupt Current Priority Level Register (meicurpl, at CSR 0xBCC)": [[12, "tab-external-interrupt-current-priority-level-register"]], "External Interrupt Enable Register S=1..255 (meieS, at PIC_base_addr+0x2000+S*4)": [[12, "tab-external-interrupt-enable-register"]], "External Interrupt Enable Registers (meieS)": [[12, "external-interrupt-enable-registers-meies"]], "External Interrupt Gateway Clear Register S=1..255 (meigwclrS, at PIC_base_addr+0x5000+S*4)": [[12, "tab-external-interrupt-gateway-clear-register"]], "External Interrupt Gateway Clear Registers (meigwclrS)": [[12, "external-interrupt-gateway-clear-registers-meigwclrs"]], "External Interrupt Gateway Configuration Register S=1..255 (meigwctrlS, at PIC_base_addr+0x4000+S*4)": [[12, "tab-external-interrupt-gateway-configuration-register"]], "External Interrupt Gateway Configuration Registers (meigwctrlS)": [[12, "external-interrupt-gateway-configuration-registers-meigwctrls"]], "External Interrupt Handler Address Pointer Register (meihap)": [[12, "external-interrupt-handler-address-pointer-register-meihap"]], "External Interrupt Handler Address Pointer Register (meihap, at CSR 0xFC8)": [[12, "tab-external-interrupt-handler-address-pointer-register"]], "External Interrupt Pending Register X=0..7 (meipX, at PIC_base_addr+0x1000+X*4)": [[12, "tab-external-interrupt-pending-register"]], "External Interrupt Pending Registers (meipX)": [[12, "external-interrupt-pending-registers-meipx"]], "External Interrupt Priority Level Register S=1..255 (meiplS, at PIC_base_addr+S*4)": [[12, "tab-external-interrupt-priority-level-register"]], "External Interrupt Priority Level Registers (meiplS)": [[12, "external-interrupt-priority-level-registers-meipls"]], "External Interrupt Priority Threshold Register (meipt)": [[12, "external-interrupt-priority-threshold-register-meipt"]], "External Interrupt Priority Threshold Register (meipt, at CSR 0xBC9)": [[12, "tab-external-interrupt-priority-threshold-register"]], "External Interrupt Source": [[12, "external-interrupt-source"]], "External Interrupt Sources": [[12, "external-interrupt-sources"]], "External Interrupt Vector Table Register (meivt)": [[12, "external-interrupt-vector-table-register-meivt"]], "External Interrupt Vector Table Register (meivt, at CSR 0xBC8)": [[12, "tab-external-interrupt-vector-table-register"]], "External Interrupts": [[12, null]], "External Interrupts While Halted": [[18, "external-interrupts-while-halted"]], "Fast Interrupt Redirect": [[12, "fast-interrupt-redirect"]], "Feature Descriptions": [[2, "feature-descriptions"]], "Feature Disable Control Register (mfdc)": [[5, "feature-disable-control-register-mfdc"]], "Feature Disable Control Register (mfdc, at CSR 0x7F9). Field Bits Description": [[5, "tab-feature-disable-cr"]], "Features": [[2, "features"], [3, "features"], [12, "features"], [15, "features"], [16, "features"], [18, "features"], [20, "features"]], "Fencing": [[14, "fencing"]], "Forced Debug Halt": [[18, "forced-debug-halt"]], "Forced Debug Halt Status Register (mfdhs)": [[18, "forced-debug-halt-status-register-mfdhs"]], "Forced Debug Halt Status Register (mfdhs, at CSR 0x7CF)": [[18, "tab-forced-debug-halt-status-register"]], "Forced Debug Halt Threshold Register (mfdht)": [[18, "forced-debug-halt-threshold-register-mfdht"]], "Forced Debug Halt Threshold Register (mfdht, at CSR 0x7CE)": [[18, "tab-forced-debug-halt-thld-register"]], "Functional Blocks": [[15, "functional-blocks"]], "Further Optimizations": [[12, "further-optimizations"]], "Gateway": [[12, "gateway"]], "General Description": [[9, "general-description"]], "Halt Summary 0 Register (haltsum0)": [[7, "halt-summary-0-register-haltsum0"]], "Halt Summary 0 Register (haltsum0, at Debug Module Offset 0x40)": [[7, "tab-haltsum0"]], "Handling of Correctable ECC/Parity Errors Access Core/Bus Side Effect Action": [[14, "tab-handling-correctable-ecc-errors"]], "Handling of Misaligned Accesses": [[14, "tab-handling-misaligned-addresses"]], "Handling of Uncorrectable ECC Errors": [[14, "tab-handling-uncorrectable-ecc-errors"]], "Handling of Unmapped Addresses": [[14, "tab-handling-unmapped-addresses"]], "I-Cache Array Data 0 High Register (dicad0h)": [[2, "i-cache-array-data-0-high-register-dicad0h"]], "I-Cache Array Data 0 High Register (dicad0h, at CSR 0x7CC)": [[2, "tab-cache-array-dicad0h"]], "I-Cache Array Data 0 Register (dicad0)": [[2, "i-cache-array-data-0-register-dicad0"]], "I-Cache Array Data 0 Register (dicad0, at CSR 0x7C9)": [[2, "tab-cache-array-dicad0"]], "I-Cache Array Data 1 Register (dicad1)": [[2, "i-cache-array-data-1-register-dicad1"]], "I-Cache Array Data 1 Register (dicad1, at CSR 0x7CA).": [[2, "tab-cache-array-dicad1"]], "I-Cache Array Go Register (dicago)": [[2, "i-cache-array-go-register-dicago"]], "I-Cache Array Go Register (dicago, at CSR 0x7CB)": [[2, "tab-cache-array-dicago"]], "I-Cache Array/Way/Index Selection Register (dicawics)": [[2, "i-cache-array-way-index-selection-register-dicawics"]], "I-Cache Array/Way/Index Selection Register (dicawics, at CSR 0x7C8)": [[2, "tab-cache-array-dicawics"]], "I-Cache Control/Status Registers": [[2, "i-cache-control-status-registers"]], "I-Cache Error Counter/Threshold Register (micect)": [[9, "i-cache-error-counter-threshold-register-micect"]], "I-Cache Error Counter/Threshold Register (micect, at CSR 0x7F0)": [[9, "tab-i-cache-error-counter-threshold-register"]], "I-FENCE.I-01 and fence_i": [[19, "i-fence-i-01-and-fence-i"]], "I-MISALIGN_JMP-01": [[19, "i-misalign-jmp-01"]], "I-MISALIGN_LDST-01": [[19, "i-misalign-ldst-01"]], "ICCM Correctable Error Counter/Threshold Register (miccmect)": [[9, "iccm-correctable-error-counter-threshold-register-miccmect"]], "ICCM Correctable Error Counter/Threshold Register (miccmect, at CSR 0x7F1)": [[9, "tab-iccm-correctable-error-counter-threshold-register"]], "ICCM and DCCM": [[14, "iccm-and-dccm"]], "IDCODE Register (IDCODE)": [[7, "idcode-register-idcode"]], "IDCODE Register (IDCODE, at JTAG 0x01)": [[7, "tab-idcode-registers"]], "Impact on Generated Code": [[12, "impact-on-generated-code"]], "Imprecise Bus Error Non-Maskable Interrupt": [[14, "imprecise-bus-error-non-maskable-interrupt"]], "Imprecise Data Bus Errors": [[14, "imprecise-data-bus-errors"]], "Initialization": [[12, "initialization"]], "Instructions": [[14, "instructions"], [14, "id26"]], "Internal Timer Bound 0 / 1 Register (mitb0/1)": [[20, "internal-timer-bound-0-1-register-mitb0-1"]], "Internal Timer Bound 0 / 1 Register (mitb0/1, at CSR 0x7D3 / 0x7D6)": [[20, "tab-internal-timer-bound-register"]], "Internal Timer Control 0 / 1 Register (mitctl0/1)": [[20, "internal-timer-control-0-1-register-mitctl0-1"]], "Internal Timer Control 0 / 1 Register (mitctl0/1, at CSR 0x7D4 / 0x7D7)": [[20, "tab-internal-timer-control-register"]], "Internal Timer Counter 0 / 1 Register (mitcnt0/1)": [[20, "internal-timer-counter-0-1-register-mitcnt0-1"]], "Internal Timer Counter 0 / 1 Register (mitcnt0/1, at CSR 0x7D2 / 0x7D5)": [[20, "tab-internal-timer-counter-register"]], "Internal Timer Local Interrupts": [[20, "internal-timer-local-interrupts"]], "Internal Timers": [[20, null]], "Interrupt Chaining": [[12, "interrupt-chaining"]], "Interrupt Enable/Disable Code Samples": [[12, "interrupt-enable-disable-code-samples"]], "Interrupt Nesting": [[12, "interrupt-nesting"]], "Interrupt Priorities": [[11, null]], "Interrupt Target": [[12, "interrupt-target"]], "List of Countable Events": [[16, "tab-list-of-countable-events"]], "Load-To-Load and Store-To-Store Ordering": [[14, "load-to-load-and-store-to-store-ordering"]], "Load/Store Ordering": [[14, "load-store-ordering"]], "Local Memory-Mapped Control/Status Registers": [[14, "local-memory-mapped-control-status-registers"]], "Low-Level Core Control": [[5, null]], "Machine Cause Register (mcause)": [[0, "machine-cause-register-mcause"]], "Machine Cause Register (mcause, at CSR 0x342)": [[0, "tab-machine-cause-register"]], "Machine Counter-Enable Register (mcounteren)": [[21, "machine-counter-enable-register-mcounteren"]], "Machine Environment Configuration Registers (menvcfg,menvcfgh)": [[21, "machine-environment-configuration-registers-menvcfg-menvcfgh"]], "Machine Hardware Thread ID Register (mhartid)": [[0, "machine-hardware-thread-id-register-mhartid"]], "Machine Hardware Thread ID Register (mhartid, at CSR 0xF14)": [[0, "tab-machine-hw-thread-id-register"]], "Machine ISA Register (misa)": [[21, "machine-isa-register-misa"]], "Machine Interrupt Enable (mie) and Machine Interrupt Pending (mip) Registers": [[0, "machine-interrupt-enable-mie-and-machine-interrupt-pending-mip-registers"]], "Machine Interrupt Enable Register (mie, at CSR 0x304)": [[0, "tab-machine-interrupt-enable-register"]], "Machine Interrupt Pending Register (mip, at CSR 0x344)": [[0, "tab-machine-interrupt-pending-register"]], "Machine Secondary Cause Register (mscause)": [[14, "machine-secondary-cause-register-mscause"]], "Machine Secondary Cause Register (mscause, at CSR 0x7FF)": [[14, "tab-machine-secondary-cause-register"]], "Machine Security Configuration Register (mseccfg, mseccfgh)": [[21, "machine-security-configuration-register-mseccfg-mseccfgh"]], "Machine Status Register (mstatus)": [[21, "machine-status-register-mstatus"]], "Mapping Restrictions": [[14, "mapping-restrictions"]], "Match Control Register (mcontrol)": [[7, "match-control-register-mcontrol"]], "Match Control Register (mcontrol, at CSR 0x7A1)": [[7, "tab-mcontrol"]], "Memory Access Ordering": [[14, "memory-access-ordering"]], "Memory Address Map": [[14, "memory-address-map"]], "Memory Error Protection": [[9, null]], "Memory Hierarchy": [[9, "memory-hierarchy"]], "Memory Hierarchy Components and Protection": [[9, "tab-memory-hierarchy-components-and-protection"]], "Memory Map": [[14, null]], "Memory Protection": [[14, "memory-protection"]], "Memory Protection Build Argument Rules": [[1, "memory-protection-build-argument-rules"]], "Memory Protection Build Arguments": [[1, "memory-protection-build-arguments"], [1, "id1"]], "Memory Synchronization Trigger Register (dmst)": [[14, "memory-synchronization-trigger-register-dmst"]], "Memory Synchronization Trigger Register (dmst, at CSR 0x7C4)": [[14, "tab-memory-synchronization-trigger-register"]], "Memory Type Access Properties": [[14, "memory-type-access-properties"]], "Memory Types": [[14, "memory-types"]], "Memory-Related Build Arguments": [[1, "memory-related-build-arguments"]], "Misaligned Accesses": [[14, "misaligned-accesses"]], "Multi-Core Debug Control": [[18, "multi-core-debug-control"]], "Multi-Core Debug Control and Status Signals": [[18, "multi-core-debug-control-and-status-signals"]], "Naming Convention": [[12, "naming-convention"]], "Non-Maskable Interrupt (NMI) Signal and Vector": [[14, "non-maskable-interrupt-nmi-signal-and-vector"]], "Non-Standard RISC-V CSRs": [[6, "non-standard-risc-v-csrs"]], "Ordering Of Core and DMA Accesses": [[14, "ordering-of-core-and-dma-accesses"]], "Ordering of Store - Load with No Side Effects (i.e., Idempotent)": [[14, "ordering-of-store-load-with-no-side-effects-i-e-idempotent"]], "Overview of Major Functional Units": [[12, "overview-of-major-functional-units"]], "PIC Block Diagram": [[12, "pic-block-diagram"]], "PIC CSR Address Map": [[12, "pic-csr-address-map"]], "PIC Configuration Register (mpiccfg)": [[12, "pic-configuration-register-mpiccfg"]], "PIC Configuration Register (mpiccfg, at PIC_base_addr+0x3000)": [[12, "tab-pic-configuration-register"]], "PIC Control/Status Registers": [[12, "pic-control-status-registers"]], "PIC Core": [[12, "pic-core"]], "PIC Memory-Mapped Register Address Map": [[12, "pic-memory-mapped-register-address-map"]], "PIC Memory-mapped Register Address Map": [[12, "tab-pic-memory-mapped-register-address-map"]], "PIC Non-standard RISC-V CSR Address Map": [[12, "tab-pic-non-standard-risc-v-csr-address-map"]], "PMP Enhancements for Memory Access and Execution Prevention on Machine Mode": [[21, "pmp-enhancements-for-memory-access-and-execution-prevention-on-machine-mode"]], "PMP check example": [[17, "pmp-check-example"]], "PMP module": [[17, "pmp-module"]], "PMP related exception codes": [[17, "tab-riscv-pmp-exceptions"]], "Parity": [[9, "parity"]], "Partial Writes": [[14, "partial-writes"]], "Performance Monitoring": [[16, null]], "Performance Targets": [[12, "performance-targets"]], "Physical Memory Protection": [[17, null]], "Physical Memory Protection CSRs": [[17, "physical-memory-protection-csrs"]], "Power Control": [[18, "power-control"]], "Power Control and Status Signals": [[18, "power-control-and-status-signals"]], "Power Management": [[18, "power-management"]], "Power Management Control Register (mpmc)": [[18, "power-management-control-register-mpmc"]], "Power Management Control Register (mpmc, at CSR 0x7C6)": [[18, "tab-power-mgmt-ctrl-register"]], "Power Management and Multi-Core Debug Control": [[18, null]], "Power Reduction": [[12, "power-reduction"]], "Power States": [[18, "power-states"]], "Privilege Mode Transitions and Exception Handling": [[21, "privilege-mode-transitions-and-exception-handling"]], "Quality Of Service": [[14, "quality-of-service"]], "RISC-V VeeR EL2 Programmer\u2019s Reference Manual": [[10, null], [13, null]], "Read a Chunk of an I-cache Cache Line": [[2, "read-a-chunk-of-an-i-cache-cache-line"]], "Read a Tag and Status Information of an I-cache Cache Line": [[2, "read-a-tag-and-status-information-of-an-i-cache-cache-line"]], "Read or Write a Full I-Cache Cache Line": [[2, "read-or-write-a-full-i-cache-cache-line"]], "Reference Documents": [[13, "reference-documents"], [13, "tab-reference-documents"]], "Region Access Control Register (mrac)": [[14, "region-access-control-register-mrac"]], "Region Access Control Register (mrac, at CSR 0x7C0)": [[14, "tab-region-access-control-register"]], "Registers in Debug Module Interface Address Space": [[7, "tab-registers-dmi"]], "Registers in JTAG Debug Transport Module Address Space": [[7, "tab-registers-jtag"]], "Regular Operation": [[3, "regular-operation"], [12, "regular-operation"]], "Reset": [[3, "reset"]], "Reset Signal and Vector": [[14, "reset-signal-and-vector"]], "Revision History": [[13, "tab-revision-history"]], "Rules": [[12, "rules"]], "Rules for Core-Local Memory Accesses": [[14, "rules-for-core-local-memory-accesses"]], "Scenario 1: Core Halt \u2192 MPC Halt \u2192 MPC Run \u2192 Core Resume": [[18, "scenario-1-core-halt-mpc-halt-mpc-run-core-resume"]], "Scenario 2: Core Halt \u2192 MPC Halt \u2192 Core Resume \u2192 MPC Run": [[18, "scenario-2-core-halt-mpc-halt-core-resume-mpc-run"]], "Scenario 3: Mpc Halt \u2192 Core Halt \u2192 Core Resume \u2192 Mpc Run": [[18, "scenario-3-mpc-halt-core-halt-core-resume-mpc-run"]], "Scenario 4: MPC Halt \u2192 Core Halt \u2192 MPC Run \u2192 Core Resume": [[18, "scenario-4-mpc-halt-core-halt-mpc-run-core-resume"]], "Selecting the Proper Error Protection Level": [[9, "selecting-the-proper-error-protection-level"]], "Single Stepping": [[18, "single-stepping"]], "Software Interrupts": [[14, "software-interrupts"]], "Speculative Bus Accesses": [[14, "speculative-bus-accesses"]], "Standard Extensions": [[15, "standard-extensions"]], "Standard RISC-V CSRs": [[6, "standard-risc-v-csrs"]], "Standard RISC-V CSRs with Core-Specific Adaptations": [[0, null]], "Standard RISC-V Registers": [[16, "standard-risc-v-registers"]], "Summary": [[18, "summary"]], "Summary of NMI mcause Values": [[14, "tab-summary-nmi-mcause-values"]], "Support for Vectored External Interrupts": [[12, "support-for-vectored-external-interrupts"]], "System Bus Access Control and Status Register (sbcs)": [[7, "system-bus-access-control-and-status-register-sbcs"]], "System Bus Access Control and Status Register (sbcs, at Debug Module Offset 0x38)": [[7, "tab-sbcs"]], "System Bus Address 31:0 Register (sbaddress0)": [[7, "system-bus-address-31-0-register-sbaddress0"]], "System Bus Address 31:0 Register (sbaddress0, at Debug Module Offset 0x39)": [[7, "tab-sbaddress0"]], "System Bus Data 31:0 Register (sbdata0)": [[7, "system-bus-data-31-0-register-sbdata0"]], "System Bus Data 31:0 Register (sbdata0, at Debug Module Offset 0x3C)": [[7, "tab-sbdata0"]], "System Bus Data 63:32 Register (sbdata1)": [[7, "system-bus-data-63-32-register-sbdata1"]], "System Bus Data 63:32 Register (sbdata1, at Debug Module Offset 0x3D)": [[7, "tab-sbdata1"]], "System Bus-to-Core Clock Ratios": [[3, "system-bus-to-core-clock-ratios"]], "System Memory-Mapped I/O": [[14, "system-memory-mapped-i-o"]], "System ROMs": [[14, "system-roms"]], "System SRAMs": [[14, "system-srams"]], "Theory Of Operation": [[2, "theory-of-operation"], [12, "theory-of-operation"]], "Theory of Operation": [[17, "theory-of-operation"]], "Trigger Data 1 Register (tdata1)": [[7, "trigger-data-1-register-tdata1"]], "Trigger Data 1 Register (tdata1, at CSR 0x7A1)": [[7, "tab-tdata1"]], "Trigger Data 2 Register (tdata2)": [[7, "trigger-data-2-register-tdata2"]], "Trigger Data 2 Register (tdata2, at CSR 0x7A2)": [[7, "tab-tdata2"]], "Trigger Select Register (tselect)": [[7, "trigger-select-register-tselect"]], "Trigger Select Register (tselect, at CSR 0x7A0)": [[7, "tab-tselect"]], "Uncorrectable Ecc Errors": [[14, "uncorrectable-ecc-errors"]], "Unit, Signal, and Register Naming": [[12, "unit-signal-and-register-naming"]], "Unmapped Addresses": [[14, "unmapped-addresses"]], "Use Cases": [[2, "use-cases"]], "User Mode": [[21, null]], "User Mode Performance Counters (cycle, cycleh, instret, instreth)": [[21, "user-mode-performance-counters-cycle-cycleh-instret-instreth"]], "VeeR EL2 Core-Specific Standard RISC-V Machine Information CSRs": [[6, "tab-veer-el2-core-specific-std-rv-machine-information-csrs"]], "VeeR EL2 Memory Address Map (Example)": [[14, "tab-veer-el2-memory-address-map"]], "VeeR EL2 Multi-Core Debug Control and Status Signals": [[18, "tab-veer-el2-multi-core-debug-ctrl-status-signals"]], "VeeR EL2 Non-Standard RISC-V CSR Address Map": [[6, "tab-veer-el2-non-std-risc-v-csr-address-map"]], "VeeR EL2 Platform-specific and Standard RISC-V Interrupt Priorities. Table is sorted from highest Interrupt priority to lowest Interrupt priority": [[11, "tab-veer-el2-platform-specific-and-std-risc-v-interrupt-priorities"]], "VeeR EL2 Power Control and Status Signals": [[18, "tab-veer-el2-power-ctrl-status-signals"]], "VeeR EL2 Standard RISC-V CSR Address Map": [[6, "tab-veer-el2-std-risc-v-csr-address-map"]], "VeeR EL2\u2019s RISC-V Standard Extensions": [[15, "tab-riscv-std-ext"]], "Verification": [[17, "verification"]], "Write Alignment Rules": [[14, "write-alignment-rules"]], "Write a Chunk of an I-Cache Cache Line": [[2, "write-a-chunk-of-an-i-cache-cache-line"]], "Write a Tag and Status Information of an I-Cache Cache Line": [[2, "write-a-tag-and-status-information-of-an-i-cache-cache-line"]]}, "docurls": ["adaptations.html", "build-args.html", "cache.html", "clocks.html", "complex-ports.html", "core-control.html", "csrs.html", "debugging.html", "errata.html", "error-protection.html", "index.html", "interrupt-priority.html", "interrupts.html", "intro.html", "memory-map.html", "overview.html", "performance.html", "physical-memory-protection.html", "power.html", "tests.html", "timers.html", "user-mode.html"], "envversion": {"sphinx": 62, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2}, "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"": [0, 1, 2, 3, 4, 6, 7, 8, 9, 14, 17, 18, 19, 20, 21], "0": [0, 1, 4, 5, 6, 9, 11, 13, 14, 16, 17, 18, 19], "00": [2, 12, 17], "000": 2, "01": [10, 17], "0b000": 4, "0b0000": 4, "0b00001000": 17, "0b00001111": 17, "0b0000_0000": 4, "0b01": [4, 17], "0b011": 4, "0b100": 4, "0b1111": 4, "0h": 2, "0x0": [0, 14], "0x00": 7, "0x0000": [7, 12], "0x00000000": 17, "0x00000400": 17, "0x00000800": 17, "0x00000fff": 17, "0x00001000": 17, "0x00001fff": 17, "0x00002000": 17, "0x0000_0000": [0, 1, 14], "0x0000_0001": [0, 3], "0x0000_0002": 0, "0x0000_0003": [0, 3], "0x0000_0004": [0, 6], "0x0000_0005": 0, "0x0000_0006": 0, "0x0000_0007": 0, "0x0000_000b": 0, "0x0000_0010": 6, "0x0000_003f": 1, "0x0000_0045": 6, "0x0000_2000": 1, "0x0000_4000": 1, "0x0000_6000": 1, "0x0001_0000": 1, "0x0002_0000": 1, "0x0003": 12, "0x0003_0000": 1, "0x0003_ffff": 14, "0x0004": 12, "0x0004_0000": 14, "0x0005_ffff": 14, "0x0006_0000": 14, "0x0007_ffff": 14, "0x0008_0000": 14, "0x0009_ffff": 14, "0x000a_0000": 14, "0x03": 17, "0x0f": 14, "0x0fff": [7, 12], "0x0fff_ffff": 14, "0x1": 14, "0x1000": 7, "0x1000_0000": 14, "0x101f": 7, "0x1020": 7, "0x1fff": 12, "0x1fff_ffff": 14, "0x2": 14, "0x2000_0000": 14, "0x2003": 12, "0x2004": 12, "0x2fff": 12, "0x2fff_ffff": 14, "0x3": 14, "0x300": 6, "0x3000_0000": 14, "0x3003": 12, "0x3004": 12, "0x301": 6, "0x304": 6, "0x305": 6, "0x320": 6, "0x323": 6, "0x324": 6, "0x325": 6, "0x326": 6, "0x340": 6, "0x341": 6, "0x342": [6, 17], "0x343": 6, "0x344": 6, "0x3fff": 12, "0x3fff_ffff": 14, "0x4": 14, "0x4000": 14, "0x4000_0000": 14, "0x4000_1104": 6, "0x4003": 12, "0x4004": 12, "0x4fff": 12, "0x4fff_ffff": 14, "0x5": 14, "0x5000_0000": 14, "0x5003": 12, "0x5004": 12, "0x5fff_ffff": 14, "0x6": 14, "0x6000_0000": 14, "0x6fff_ffff": 14, "0x7": 14, "0x7000_0000": 14, "0x7a0": 6, "0x7a1": 6, "0x7a2": 6, "0x7b0": 6, "0x7b1": 6, "0x7c0": 6, "0x7c2": 6, "0x7c4": 6, "0x7c6": 6, "0x7c8": 6, "0x7c9": 6, "0x7ca": 6, "0x7cb": 6, "0x7cc": 6, "0x7ce": 6, "0x7cf": 6, "0x7d2": 6, "0x7d3": 6, "0x7d4": 6, "0x7d5": 6, "0x7d6": 6, "0x7d7": 6, "0x7f0": 6, "0x7f1": 6, "0x7f2": 6, "0x7f8": 6, "0x7f9": 6, "0x7ff": 6, "0x7fff": 12, "0x7fff_ffff": 14, "0x8": [14, 21], "0x8000": 14, "0x8000_0000": 14, "0x8000_0001": 3, "0x8000_0003": [0, 3, 14], "0x8000_0007": [0, 14], "0x8000_000b": [0, 14], "0x8000_001c": [0, 14, 20], "0x8000_001d": [0, 14, 20], "0x8000_001e": [0, 14], "0x8fff_ffff": 14, "0x9": 14, "0x9000_0000": 14, "0x9fff_ffff": 14, "0xa": 14, "0xa000_0000": 14, "0xafff_ffff": 14, "0xb": [14, 21], "0xb00": 6, "0xb000_0000": 14, "0xb02": 6, "0xb03": 6, "0xb04": 6, "0xb05": 6, "0xb06": 6, "0xb80": 6, "0xb82": 6, "0xb83": 6, "0xb84": 6, "0xb85": 6, "0xb86": 6, "0xbc0": 6, "0xbc8": 6, "0xbc9": 6, "0xbca": 6, "0xbcb": 6, "0xbcc": 6, "0xbfff_ffff": 14, "0xc": 14, "0xc000_0000": 14, "0xcfff_ffff": 14, "0xd": 14, "0xd000_0000": 14, "0xdfff_ffff": 14, "0xe": 14, "0xe000_0000": 14, "0xefff_ffff": 14, "0xf": [0, 14], "0xf0": 14, "0xf000_0000": [0, 14], "0xf000_0001": [0, 14], "0xf000_1000": [0, 12, 14], "0xf000_1001": [0, 12, 14], "0xf000_1002": [0, 12, 14], "0xf11": 6, "0xf12": 6, "0xf13": 6, "0xf14": 6, "0xfc0": 6, "0xfc8": 6, "0xff": 14, "0xffff": 7, "0xffff_ffc0": 1, "0xffff_ffff": [1, 14, 20], "1": [0, 1, 3, 4, 5, 6, 9, 11, 13, 14, 15, 16, 17, 19, 21], "10": [0, 2, 3, 5, 7, 12, 13, 14, 16, 17], "11": [0, 2, 5, 7, 12, 13, 14, 16, 17, 21], "111": 7, "1149": 7, "12": [0, 5, 7, 12, 13, 14, 16, 20], "128": [1, 7, 14], "128kb": 14, "13": [5, 6, 7, 12, 13, 14, 16, 18, 19], "14": [7, 8, 11, 12, 14, 16, 18, 20], "15": [1, 2, 3, 5, 7, 12, 14, 16, 17], "16": [0, 1, 2, 4, 5, 7, 9, 13, 14, 15, 16, 17, 19], "16b": [14, 16], "16nm": 15, "17": [2, 7, 14, 16], "18": [5, 7, 16], "19": [2, 5, 7, 13, 16], "1ghz": 18, "2": [0, 2, 3, 4, 5, 6, 9, 12, 13, 14, 15, 16, 17, 19, 20, 21], "20": [2, 7, 13, 14, 15, 16, 21], "2013": 7, "2018": 13, "20190608": 13, "2020": 13, "2021": 13, "20211203": 13, "2022": 13, "21": [2, 7, 13, 15, 16], "22": [2, 7, 12, 13, 16, 19], "23": [2, 7, 13, 16], "24": [2, 7, 16], "25": [2, 7, 16], "255": 15, "256": [1, 14], "256kb": 2, "256mb": 14, "26": [7, 9, 16], "27": [0, 7, 9, 16], "28": [0, 1, 7, 16, 20], "29": [0, 7, 13, 16, 20], "3": [0, 2, 3, 4, 5, 6, 7, 8, 9, 12, 13, 14, 15, 16, 17, 19, 20], "30": [0, 7, 14, 16], "31": [0, 2, 4, 5, 9, 12, 14, 16, 18, 20], "32": [1, 2, 6, 9, 12, 14, 15, 16, 20, 21], "32b": 16, "32kb": 12, "33": [7, 16, 17], "34": [7, 16], "35": 16, "36": 16, "37": 16, "38": 16, "39": [9, 16], "4": [0, 1, 2, 3, 4, 5, 6, 7, 9, 13, 14, 15, 16, 17, 20], "40": [7, 16], "41": 16, "42": 16, "43": 16, "44": 16, "45": 16, "46": 16, "47": 16, "48": [1, 14, 16], "48kb": 1, "49": 16, "5": [0, 2, 3, 5, 6, 7, 9, 12, 13, 14, 15, 16, 17, 18, 19], "50": 16, "51": 16, "511": 16, "512": [1, 16], "512kb": 14, "513": 16, "514": 16, "515": 16, "516": 16, "53": 16, "54": 16, "55": 16, "56": 16, "57": 16, "5bit": 7, "6": [0, 1, 2, 3, 5, 6, 7, 9, 12, 13, 14, 15, 16, 17, 18, 21], "600mhz": 15, "63": 4, "64": [1, 2, 7, 9, 14, 15, 16, 17, 20], "64b": [1, 14], "64kb": 1, "7": [0, 1, 2, 3, 4, 5, 7, 8, 9, 14, 15, 16, 17], "8": [0, 1, 2, 3, 5, 7, 12, 13, 14, 15, 16, 17, 21], "8kb": [1, 2], "8th": 14, "9": [2, 3, 5, 7, 12, 13, 14, 15, 16], "94": 13, "A": [0, 1, 2, 3, 5, 7, 8, 9, 12, 14, 16, 17, 18, 20], "AS": 13, "And": 10, "As": [2, 3], "At": 12, "Be": 13, "But": 12, "By": 21, "For": [1, 2, 4, 7, 9, 12, 14, 15, 17, 18, 20], "If": [0, 2, 3, 7, 9, 12, 14, 16, 18, 20], "In": [0, 2, 3, 4, 7, 9, 12, 14, 16, 17, 18, 21], "It": [2, 7, 9, 12, 14, 16, 17, 18, 21], "No": [1, 7, 9, 12, 16, 18], "Not": [4, 7, 10, 12, 14], "OF": 13, "OR": 13, "Of": [5, 10, 16], "On": [7, 10, 13, 17], "One": [2, 12, 18], "That": 12, "The": [0, 1, 2, 3, 4, 5, 7, 8, 9, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21], "Their": 14, "There": [2, 12, 14, 15, 18], "These": [7, 8, 9, 12, 14, 18, 20, 21], "To": [2, 7, 10, 12, 13, 17, 18], "With": [12, 17, 21], "_bus_clk_en": 3, "a0": 12, "aampostincr": 7, "aamsiz": 7, "aamvirtu": 7, "aarpostincr": 7, "aarsiz": 7, "abbrevi": [9, 10], "abil": 3, "abit": 7, "abl": [3, 14, 18], "abort": 7, "about": [7, 14, 18, 21], "abov": [1, 12, 14, 20], "abstract": [10, 13, 18], "accept": [7, 18], "access": [0, 1, 3, 5, 6, 9, 10, 12, 13, 15, 16, 17, 18, 19, 20], "accommod": 7, "accomplish": 14, "accord": [14, 17], "accordingli": 18, "account": 14, "achiev": [3, 8, 12], "ack": [7, 18], "ackhavereset": 7, "acknowledg": [4, 7, 13, 14, 18], "across": 14, "action": [7, 9, 13, 18], "activ": [3, 4, 7, 12, 13, 14, 16, 20], "actual": [9, 14], "ad": [7, 13, 14, 16, 21], "adapt": [7, 10], "add": [17, 21], "adder": 15, "addit": [0, 2, 7, 9, 12, 13, 14, 15, 17, 18], "address": [0, 1, 2, 4, 5, 9, 10, 13, 15, 18, 19, 20], "adequ": [3, 9], "adjust": 12, "advanc": 13, "advantag": 2, "affect": [7, 12, 14], "after": [3, 5, 7, 9, 12, 13, 14, 16, 17, 18, 20, 21], "again": [7, 9, 12, 14, 16, 18], "against": 7, "agre": [7, 13], "agu": 15, "ahb": [4, 5, 10, 13, 15, 16], "algorithm": 9, "align": [2, 7, 8, 9, 12, 15, 16, 17, 19], "all": [0, 1, 2, 3, 4, 5, 7, 9, 12, 14, 15, 16, 17, 18, 20, 21], "allhalt": 7, "allhavereset": 7, "allianc": 13, "allnonexist": 7, "alloc": 15, "allow": [0, 3, 7, 12, 14, 16, 17, 18, 21], "allowlist": 17, "allresumeack": 7, "allrun": 7, "allunavail": 7, "almost": 15, "alreadi": [13, 18], "also": [0, 1, 2, 3, 7, 9, 12, 14, 15, 16, 18, 20], "altern": [12, 19], "alu": 16, "alwai": [7, 8, 12, 13, 14, 17], "amba": 13, "amend": 13, "amo": [0, 9, 12, 14], "amount": 12, "an": [1, 3, 7, 8, 9, 12, 13, 14, 16, 17, 18, 20, 21], "analysi": [3, 9], "andn": 15, "androut": 3, "ani": [0, 1, 2, 3, 5, 7, 9, 12, 13, 14, 18, 20], "anoth": [12, 14, 18], "anyhalt": 7, "anyhavereset": 7, "anynonexist": 7, "anyresumeack": 7, "anyrun": 7, "anyunavail": 7, "apach": 13, "apart": 9, "appear": 12, "appli": [7, 14], "applic": [9, 13, 21], "appropri": [7, 12], "approxim": 12, "apr": 13, "ar": [0, 1, 2, 3, 4, 5, 7, 9, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21], "architectur": [6, 7, 9, 13, 14, 15, 19], "area": 9, "argument": [2, 5, 9, 10, 14], "arm": 13, "around": 7, "arrai": [6, 9, 12, 14], "arriv": 14, "asic": [12, 13], "assert": [0, 3, 12, 14, 17, 18], "assign": 1, "assist": 14, "associ": [2, 7, 9, 12, 14, 15], "assumpt": 7, "async": 4, "asynchron": [4, 12, 14, 18], "atom": [12, 14, 17, 18], "attach": [7, 14, 18], "attempt": [2, 7, 8, 14, 18], "authbusi": 7, "authent": 7, "auto": 7, "autoexecdata0": 7, "autoexecdata1": 7, "automat": [7, 12], "automot": 9, "autonom": [12, 14], "avail": [7, 9, 13, 14], "avoid": [3, 7, 8, 9, 12, 14, 18], "axi": 13, "axi4": [4, 5, 14, 15, 16], "b": 15, "b11": 21, "back": [2, 9, 10, 14, 18, 20], "backend": 3, "background": [0, 12], "backto": 8, "bad": [6, 7, 9], "bank": 2, "base": [1, 6, 7, 9, 12, 13, 14, 15, 16, 18], "basi": 13, "basic": 7, "batch": 7, "bclr": 15, "bclri": 15, "bcompress": 15, "bdecompress": 15, "becaus": [7, 8, 9, 12, 14, 18], "been": [7, 12, 14, 15, 17, 18], "befor": [3, 5, 7, 9, 12, 14, 16, 17, 18, 19], "begin": [9, 15], "behav": 7, "behavior": [0, 2, 3, 5, 7, 9, 10, 12, 13, 16, 18, 19, 20, 21], "behind": 14, "being": [7, 9, 12, 14, 20], "below": [0, 2, 7, 9, 12, 14, 18], "benign": 14, "better": 9, "between": [3, 7, 12, 14, 18, 19], "bext": 15, "bexti": 15, "bfp": 15, "bigger": 1, "binv": 15, "binvi": 15, "bit": [0, 1, 2, 3, 4, 6, 7, 9, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21], "bitmanip": [13, 16], "blob": 19, "block": [0, 5, 9, 10, 13, 14, 18, 21], "bold": 14, "boot": 14, "border": 12, "both": [7, 9, 12, 14, 17, 18, 20], "bound": 6, "boundari": [1, 9, 13, 14, 17], "bpd": [5, 14], "branch": [5, 7, 14, 15, 16, 19], "breakpoint": [0, 4, 7, 10, 14, 18], "bring": 18, "broadli": 2, "bset": 15, "bseti": 15, "bu": [0, 4, 5, 6, 9, 10, 12, 13, 15, 16, 18, 19], "bubbl": [12, 14], "buffer": [3, 5, 7, 14, 18], "bug": 2, "build": [2, 3, 5, 9, 10, 14], "buildargu": 14, "built": 9, "burst": [4, 7], "buse": 19, "busi": [7, 16, 18], "buss": 4, "bypass": 12, "byte": [1, 2, 7, 8, 14, 15, 17], "c": [15, 19], "c0": [16, 18], "c3": [16, 18], "c6": 18, "cach": [1, 3, 6, 10, 13, 14, 15, 16, 18], "cacheabl": [2, 14], "cacheablei": 14, "calcul": [2, 12, 14, 15, 17], "caliptra": 21, "call": [0, 14], "came": 18, "can": [2, 3, 4, 7, 9, 12, 14, 17, 18, 20, 21], "cancel": 7, "candid": 18, "cannot": [7, 8, 9, 12, 14, 17, 19], "capabl": [2, 9, 13, 18], "captur": [6, 7, 9, 13], "care": 3, "carefulli": 18, "carri": [12, 15], "cascad": 20, "case": [0, 5, 7, 9, 10, 12, 14, 17, 18, 20], "categori": [2, 9], "caus": [2, 4, 6, 7, 9, 10, 12, 13, 17, 18, 21], "ccm": 13, "cecd": 5, "cell": 9, "central": 13, "certain": [0, 14], "chain": [7, 10], "chainabl": 7, "challeng": 3, "chang": [7, 9, 12, 13, 15, 17, 18, 21], "channel": [4, 17], "chapter": [2, 3, 5, 7, 12, 13, 14, 15, 16, 18, 20], "character": 14, "cheap": 9, "check": [2, 3, 5, 7, 9, 10, 12, 14], "chip": [9, 12, 13, 18], "choos": 9, "chosen": 12, "chunk": 9, "circuit": [3, 12, 13, 14], "claim": 6, "claimid": 12, "clarif": 12, "clarifi": 13, "class": [12, 14], "clear": [3, 7, 9, 13, 14, 18, 19, 20], "clear_gatewai": 12, "clear_gateway_": 12, "clidpri": 12, "clk": [3, 4, 7], "clmul": 15, "clmulh": 15, "clmulr": 15, "clock": [4, 6, 7, 9, 10, 12, 14, 16, 18, 20], "close": [3, 9, 13, 15], "clrresethaltreq": 7, "clz": 15, "cmderr": 7, "cmdtype": 7, "coalesc": [5, 14], "code": [0, 2, 7, 10, 13, 14, 21], "codeword": 9, "coincid": 13, "column": [2, 4, 14, 18], "com": 19, "combin": [2, 14, 15, 20], "come": 17, "command": [10, 13, 18], "comment": [9, 13, 14, 16, 18], "commit": [7, 14, 15, 16, 20], "common": [12, 20], "commonli": 9, "commun": 7, "compar": [12, 17], "compat": 12, "complet": [7, 14, 18], "complex": [7, 9, 10, 13, 18], "complianc": [10, 13], "compliant": [8, 12, 15, 17, 18, 19], "compon": 14, "compress": [15, 19], "compris": 9, "comput": 2, "concept": 12, "conceptu": [3, 9, 12, 18], "concern": 14, "condit": [0, 7, 9, 10, 12, 13, 14, 18, 20], "condition": 12, "config": 21, "configur": [3, 7, 10, 14, 15, 19], "conform": [7, 18], "confstrptrvalid": 7, "congest": 18, "conjunct": 14, "connect": [3, 12, 14, 17, 18], "consecut": [2, 9], "consequ": 12, "conserv": 14, "consid": [7, 14, 16], "consider": [12, 13], "consist": [12, 18], "consolid": 12, "constantli": 12, "construct": 12, "consum": 12, "consumpt": [12, 18], "contain": [7, 12, 14, 15, 17, 21], "content": [2, 7, 9, 12, 13, 14], "context": 12, "contigu": [0, 12, 14], "continu": [12, 14, 18], "control": [0, 1, 3, 4, 6, 9, 10, 13, 15, 21], "convent": 10, "convert": 12, "coordin": 18, "copi": [2, 7, 9, 13, 21], "copyright": 13, "core": [2, 7, 10, 13, 16, 17, 19, 20, 21], "core_id": [0, 4], "coreid": 0, "corner": 12, "correct": [0, 2, 6, 11, 13], "correctli": 7, "correspond": [1, 7, 12, 14, 16, 17, 18, 20], "corrupt": 9, "cosmic": 9, "cost": 9, "could": [9, 14, 19], "couldn": 7, "count": [9, 10, 13, 14, 20], "counter": [4, 6, 7, 10, 13, 14, 15, 18], "coupl": [9, 13, 14, 15], "cover": [2, 9, 12, 18], "cpop": 15, "cpu": [13, 14, 15], "cpu_halt_ack": 18, "cpu_halt_req": 18, "cpu_halt_statu": 18, "cpu_run_ack": 18, "cpu_run_req": 18, "crc": 15, "crc32": 15, "crc32c": 15, "creat": [9, 12, 17], "critic": 18, "cross": [1, 7, 12, 13, 14, 18], "csr": [10, 13, 15, 16, 21], "csrdecode_m": 17, "csrdecode_mu": 17, "csrr": 12, "csrrc": 12, "csrwi": 12, "ctz": 15, "cumul": 12, "current": [6, 7, 9, 18], "currpri": 12, "cycl": [3, 4, 6, 7, 8, 9, 10, 12, 14, 15, 16, 18, 20], "cycleh": 10, "cycles25": 14, "d": [0, 6, 13, 15, 16, 18], "dark": 0, "data": [1, 3, 4, 6, 8, 9, 13, 15, 17, 18, 19], "data1": 7, "data_access_addrx": 1, "data_access_enablex": 1, "data_access_maskx": 1, "datacount": 7, "date": [12, 13], "db": [3, 7, 9, 16, 18, 20], "dbg_bus_clk_en": 4, "dbg_rst_l": [4, 7, 13], "dc1": 15, "dc3": 15, "dc4": 15, "dccm": [0, 1, 3, 5, 6, 7, 12, 13, 15, 16], "dcsr": [6, 16, 18], "deal": 14, "deassert": [3, 7, 12, 14, 18], "debug": [2, 4, 6, 9, 10, 13, 14, 15, 16, 19, 20], "debug_brkpt_statu": [4, 18], "debug_mode_statu": [13, 18], "debugg": [2, 7, 8, 12, 14, 18], "dec": [5, 13], "dec_tlu_perfcnt0": 4, "dec_tlu_perfcnt1": 4, "dec_tlu_perfcnt2": 4, "dec_tlu_perfcnt3": 4, "decemb": 13, "decis": 14, "decod": [9, 12, 13, 15, 16], "decompress": 15, "decrement": [17, 18], "dedic": [12, 14, 20], "deem": 9, "deep": 14, "default": [5, 12, 14, 18, 20, 21], "defin": [7, 12, 17, 21], "definit": [7, 16], "degre": 14, "delai": [3, 7, 13, 18], "deliv": 4, "deliveri": 12, "deni": [17, 21], "depend": [3, 5, 7, 9, 12, 14, 17, 18], "depict": [3, 9, 12, 15, 18], "describ": [1, 2, 3, 5, 7, 9, 12, 14, 15, 16, 18, 20], "descript": [0, 3, 4, 6, 7, 8, 10, 12, 13, 14, 15, 16, 17, 18], "design": [7, 9, 13, 15, 21], "desir": 18, "destin": [7, 14], "destroi": [9, 14], "destruct": 9, "detail": [2, 7, 14, 15, 19], "detect": [0, 3, 7, 10, 12, 13, 14, 18, 20], "determin": [0, 7, 9, 12, 13, 14, 16, 17], "determinist": 12, "devic": [14, 18], "diagnos": 2, "diagnosi": 14, "diagram": [9, 10, 15, 18], "dicad0": 6, "dicad0h": 6, "dicad1": 6, "dicago": 6, "dicaw": 6, "did": 16, "die": 9, "differ": [0, 2, 3, 7, 9, 12, 14, 19], "differenti": [14, 20], "dir": [3, 4], "direct": [2, 12, 13, 14], "directli": [7, 12, 14, 18], "disabl": [1, 4, 6, 7, 10, 13, 14, 16, 17, 18, 19, 20], "disable_ext_int": 12, "disable_ext_int_": 12, "disambigu": 14, "discov": 12, "discoveri": 8, "disregard": 18, "dissip": 9, "distinguish": 17, "distribut": [3, 13], "div": 16, "divid": [2, 9, 15], "divis": [12, 15, 16], "dm": 7, "dma": [3, 4, 5, 9, 10, 13, 15, 16], "dma_axi_araddr": 4, "dma_axi_arburst": 4, "dma_axi_arid": 4, "dma_axi_arlen": 4, "dma_axi_arprot": 4, "dma_axi_arreadi": 4, "dma_axi_ars": 4, "dma_axi_arvalid": 4, "dma_axi_awaddr": 4, "dma_axi_awburst": 4, "dma_axi_awid": 4, "dma_axi_awlen": 4, "dma_axi_awprot": 4, "dma_axi_awreadi": 4, "dma_axi_aws": 4, "dma_axi_awvalid": 4, "dma_axi_bid": 4, "dma_axi_breadi": 4, "dma_axi_bresp": 4, "dma_axi_bvalid": 4, "dma_axi_rdata": 4, "dma_axi_rid": 4, "dma_axi_rlast": 4, "dma_axi_rreadi": 4, "dma_axi_rresp": 4, "dma_axi_rvalid": 4, "dma_axi_wdata": 4, "dma_axi_wlast": 4, "dma_axi_wreadi": 4, "dma_axi_wstrb": 4, "dma_axi_wvalid": 4, "dma_bus_clk_en": 4, "dma_bus_tag": 4, "dma_dccm_stall_ani": 16, "dma_haddr": 4, "dma_hburst": 4, "dma_hmastlock": 4, "dma_hprot": 4, "dma_hrdata": 4, "dma_hreadyin": 4, "dma_hreadyout": 4, "dma_hresp": 4, "dma_hsel": 4, "dma_hsiz": 4, "dma_htran": 4, "dma_hwdata": 4, "dma_hwrit": 4, "dma_iccm_stall_ani": 16, "dmactiv": [3, 7], "dmcontrol": 3, "dmihardreset": 7, "dmireset": 7, "dmistat": 7, "dmode": 7, "dmst": [2, 6], "do": [7, 12, 14, 19], "document": [7, 10, 17, 18, 21], "doe": [2, 7, 12, 13, 14, 18, 20], "domain": [3, 7, 12, 18], "don": [7, 9, 18], "done": [9, 12], "doubl": [0, 9, 12, 13, 14], "down": 12, "dpc": [6, 18], "dqc": [5, 14], "dr": 7, "draft": 13, "drain": 14, "driven": 3, "drop": [3, 12, 14], "drw": 6, "dtcm": 13, "due": [7, 14, 16, 18], "dump": 2, "durat": 12, "dure": [2, 3, 7, 14, 18, 20], "dv": 17, "e": [0, 1, 2, 3, 5, 7, 9, 12, 16, 18, 19, 20], "each": [0, 1, 2, 3, 7, 8, 9, 12, 16, 17, 18, 20], "earli": 14, "earlier": 14, "eas": 12, "ebreak": [7, 14, 16, 18], "ebreakm": 7, "ebreaku": 7, "ebug": 7, "ecal": [16, 21], "ecc": [0, 1, 2, 5, 7, 12, 13, 15], "edg": [12, 13, 14], "effect": [2, 5, 7, 10, 13, 18, 19, 21], "effici": 7, "effort": [9, 12], "eh1": 15, "eight": [3, 12], "eint_handl": 12, "either": [2, 7, 9, 12, 13, 14, 15, 16, 17, 18], "el2": [0, 1, 2, 3, 7, 8, 9, 12, 16, 17, 19, 20, 21], "el2_dec_tlu_ctl": 17, "el2_pmp": 17, "element": 12, "elfd": 5, "elimin": 14, "email": 7, "empti": [9, 14, 18], "emul": 14, "enabl": [1, 3, 4, 5, 6, 7, 9, 10, 14, 15, 16, 18, 20], "enable_ext_int": 12, "enable_ext_int_": 12, "enable_interrupt": 12, "enable_interrupt_": 12, "encod": [7, 17], "encount": [7, 9], "end": [7, 12, 14, 17], "endif": 21, "endm": 12, "enforc": [12, 14, 17], "enhanc": [10, 13, 17, 18], "enough": [4, 12, 18], "ensur": [0, 3, 14], "enter": [7, 13, 14, 18, 21], "entir": [3, 7, 9, 12, 14, 15], "entiti": 12, "entri": [2, 7, 12, 17, 18], "environ": [0, 10, 14], "equal": [7, 9, 12, 18, 20], "equival": [2, 14], "erraddr": 14, "errata": 10, "erratum": 13, "erron": [9, 14], "error": [0, 2, 6, 7, 10, 11, 12, 13, 16, 17], "essenti": 2, "etc": [1, 7, 12], "evalu": [2, 12], "even": [2, 7, 9, 12, 14, 18], "event": [6, 9, 10, 13, 14], "eventu": 19, "everi": [7, 12, 14, 18, 20], "ex3": 15, "ex4": 15, "exact": [0, 9, 14], "exactli": [0, 7], "exampl": [1, 2, 4, 9, 10, 13], "except": [0, 2, 3, 4, 5, 6, 7, 9, 10, 12, 13, 16, 18, 19, 20], "exchang": 7, "excl": 4, "execut": [2, 3, 5, 7, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20], "exintsrc_req": 12, "exist": [7, 9, 12, 17], "exit": [12, 13, 18], "expand": 9, "expect": [3, 8, 10, 13, 15, 18, 19], "expens": 12, "experienc": 14, "explicitli": [3, 7], "expon": 18, "express": 13, "extend": [7, 21], "extens": [6, 10, 13, 14, 19, 21], "extent": 12, "extern": [0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 19, 20], "extintsrc_req": [3, 4], "extra": 9, "exu": [5, 13], "f": 15, "face": 14, "factor": 9, "fail": [7, 12, 17], "failur": [7, 9, 10, 12, 13], "fall": 14, "far": 9, "fast": [0, 14], "fatal": [9, 13, 14], "fault": [0, 9, 12, 13, 14, 17], "feasibli": 9, "featur": [6, 7, 8, 9, 10, 13, 14, 21], "feed": 14, "fenc": [2, 5, 9, 10, 12, 15, 16, 21], "fence_i": [2, 10, 14], "fetch": [2, 3, 4, 9, 13, 14, 15, 16, 17, 19], "few": [2, 12, 16, 18], "fewer": [9, 12], "ff": 21, "field": [0, 2, 7, 9, 12, 13, 14, 15, 17, 18, 20, 21], "fifo": [14, 18], "fig": [3, 9, 12, 15, 18], "file": [13, 15, 17], "fill": 14, "final": [3, 18], "fine": 18, "finer": 16, "finish": [4, 12, 18], "fire": 7, "firmwar": [2, 5, 9, 12, 14, 20], "first": [3, 6, 7, 12, 13, 17, 18], "fit": 9, "five": [2, 18], "fix": [0, 13, 14, 19], "flag": [4, 7, 14, 17, 21], "flash": 14, "flavor": 21, "flexibl": 1, "flop": [2, 3, 12], "flow": [7, 14, 17], "flush": [9, 12, 14, 16, 21], "follow": [1, 2, 3, 7, 8, 9, 12, 14, 15, 17, 18, 21], "footnot": 13, "forc": [6, 14, 19], "form": [12, 20], "format": [12, 15], "forward": [5, 9, 12, 14, 15], "four": [2, 3, 12, 15, 16, 17], "frequenc": [3, 7, 15, 18], "from": [0, 1, 2, 3, 7, 9, 12, 13, 14, 17, 18, 21], "frozen": [13, 15], "full": [3, 12, 14, 16, 18], "fulli": [7, 8, 14, 18], "function": [3, 7, 9, 10, 14, 16, 17, 18], "further": [3, 14, 15, 17, 18], "furthermor": 14, "futur": 7, "fw": [9, 12, 16, 18, 20], "g": [0, 2, 7, 9, 12, 14, 18, 19], "gap": 14, "gate": [6, 12, 14, 18], "gatewai": 13, "gener": [2, 10, 14, 15, 16, 17, 20], "get": [2, 7, 9, 12, 13, 14, 18, 20], "ghz": 18, "github": 19, "given": [4, 7, 9, 17], "glitch": 3, "global": [7, 12], "go": [6, 12, 14, 18], "goal": 12, "goe": 14, "gorc": 15, "gorci": 15, "govern": 13, "gpr": 7, "gracefulli": 18, "grai": 0, "grain": 18, "grant": [14, 21], "granular": [12, 16], "greater": [9, 18, 20], "grev": 15, "grevi": 15, "group": [7, 12, 13], "guarante": [3, 7, 9, 12, 14, 19], "guard": 21, "h": [15, 16], "ha": [0, 2, 7, 9, 12, 14, 15, 17, 18, 20], "had": 14, "haddr": 4, "halfword": 7, "halt": [3, 4, 6, 9, 12, 13, 16, 20], "halt_en": [18, 20], "halti": 18, "haltreq": [3, 7], "halv": 12, "ham": 9, "hand": [12, 17], "handl": [0, 8, 10, 12, 13, 17], "handler": [6, 7, 9, 14, 17, 21], "handshak": 18, "hang": [9, 14], "hard": [7, 9], "hardwar": [2, 4, 6, 7, 9, 10, 12, 13, 14, 16, 18], "hardwir": [0, 2, 4, 5, 7, 12, 14, 16, 18, 20], "hart": [0, 7, 12, 14, 17], "hartid": 0, "hartreset": 7, "hartselhi": 7, "hartsello": 7, "harvard": 19, "hasel": 7, "hasresethaltreq": 7, "have": [0, 2, 4, 5, 7, 9, 12, 13, 14, 15, 16, 18, 19, 20], "havereset": 7, "hburst": 4, "head": 14, "help": [8, 9, 12, 14, 18], "henc": [0, 16], "here": 12, "hierarchi": 10, "high": [6, 7, 12, 13, 14, 15, 18], "higher": [2, 7, 12, 14, 18, 20], "highest": [7, 12, 14, 16, 18], "highli": [9, 20], "hint": 7, "histori": 10, "hit": [7, 14, 16, 18], "hmastlock": 4, "hold": [0, 2, 7, 9, 12, 17, 18, 20], "honor": [14, 18], "host": [0, 2, 5, 12, 14, 18], "how": [2, 12, 13, 15, 18], "howev": [2, 4, 7, 8, 9, 12, 14, 18], "hprot": 4, "hrdata": 4, "hreadi": 4, "hresp": 4, "hsize": 4, "htran": 4, "http": [13, 19], "hung": 18, "hwrite": 4, "i": [0, 1, 3, 4, 5, 6, 7, 8, 10, 12, 13, 15, 16, 17, 18, 20, 21], "i_cpu_halt_req": [3, 4], "i_cpu_run_req": [3, 4], "ib": 16, "icach": [2, 9], "iccm": [1, 5, 6, 7, 13, 15, 16], "id": [4, 6, 10, 14], "idcod": 4, "idempot": [12, 19], "ident": 7, "identifi": [4, 7, 13], "idl": [7, 8, 14], "ieee": 7, "ifdef": 21, "ifu": [4, 5, 13, 14, 17, 18], "ifu_axi_araddr": 4, "ifu_axi_arburst": 4, "ifu_axi_arcach": 4, "ifu_axi_arid": 4, "ifu_axi_arlen": 4, "ifu_axi_arlock": 4, "ifu_axi_arprot": 4, "ifu_axi_arqo": 4, "ifu_axi_arreadi": 4, "ifu_axi_arregion": 4, "ifu_axi_ars": 4, "ifu_axi_arvalid": 4, "ifu_axi_awaddr": 4, "ifu_axi_awburst": 4, "ifu_axi_awcach": 4, "ifu_axi_awid": 4, "ifu_axi_awlen": 4, "ifu_axi_awlock": 4, "ifu_axi_awprot": 4, "ifu_axi_awqo": 4, "ifu_axi_awreadi": 4, "ifu_axi_awregion": 4, "ifu_axi_aws": 4, "ifu_axi_awvalid": 4, "ifu_axi_bid": 4, "ifu_axi_breadi": 4, "ifu_axi_bresp": 4, "ifu_axi_bvalid": 4, "ifu_axi_rdata": 4, "ifu_axi_rid": 4, "ifu_axi_rlast": 4, "ifu_axi_rreadi": 4, "ifu_axi_rresp": 4, "ifu_axi_rvalid": 4, "ifu_axi_wdata": 4, "ifu_axi_wlast": 4, "ifu_axi_wreadi": 4, "ifu_axi_wstrb": 4, "ifu_axi_wvalid": 4, "ifu_bus_clk_en": 4, "ifu_bus_tag": 4, "ignor": [2, 6, 7, 9, 12, 14, 18], "ii": 13, "illeg": [0, 2, 7, 13, 14, 18], "immedi": [7, 12, 14, 18, 21], "impact": [8, 9, 10, 13], "impebreak": 7, "impermiss": 17, "implement": [0, 3, 4, 6, 7, 8, 9, 12, 14, 15, 16, 17, 18, 19, 20, 21], "impli": [13, 18], "import": [2, 9, 12], "imprecis": [0, 9, 13], "inact": [12, 13], "incl": [2, 4, 7], "includ": [0, 2, 9, 12, 14, 15, 16, 18], "incorrect": [7, 9, 13, 14], "increas": [5, 9], "increment": [2, 4, 7, 9, 13, 14, 16, 18, 20], "incur": [9, 12, 18], "independ": [2, 3, 7, 9, 12, 14, 20], "index": [6, 7, 12, 13], "indic": [0, 2, 4, 7, 9, 12, 13, 14, 17, 18, 21], "individu": [9, 12], "induc": 9, "industri": 9, "inform": [0, 4, 7, 9, 12, 13, 14, 18, 21], "inhibit": [6, 7, 16], "init_gatewai": 12, "init_gateway_": 12, "init_nstthreshold": 12, "init_nstthresholds_": 12, "init_priorityord": 12, "init_priorityorder_": 12, "initi": [2, 7, 9, 13, 14], "inject": 2, "input": [3, 12, 14, 17], "inquir": 18, "insid": [3, 18], "inst": 1, "inst_access_addrx": 1, "inst_access_enablex": 1, "inst_access_maskx": 1, "instanti": [2, 4, 9, 12, 13], "instead": [9, 12, 13, 14, 16, 20], "instr": [2, 16], "instret": [7, 10], "instreth": 10, "instruct": [0, 1, 2, 3, 4, 5, 6, 7, 9, 12, 13, 15, 16, 17, 18, 19, 20, 21], "integ": [0, 1, 12, 14, 15], "integr": [13, 17, 18], "inten": 12, "intend": [5, 18], "interact": 3, "interconnect": [18, 19], "interfac": [4, 8, 10, 13, 14, 15, 16, 19], "interfer": 18, "intern": [0, 3, 4, 6, 7, 10, 11, 12, 13, 14, 16, 18], "interpret": 17, "interprocessor": 14, "interrupt": [3, 4, 6, 7, 9, 10, 13, 15, 16, 17], "intpend": 12, "intpendx": 12, "introduc": 17, "introduct": 21, "invalid": [2, 9, 12, 14], "invert": [12, 21], "investig": 2, "involv": 9, "ip": [12, 16, 18], "ir": 7, "irrespect": [9, 18], "isa": [6, 10, 13], "isr": 12, "isr_addr": 12, "issu": [2, 4, 7, 8, 9, 14, 18, 19], "ital": 14, "itcm": 13, "item": 13, "iter": 2, "its": [0, 1, 2, 7, 9, 12, 14, 15, 18, 20], "itself": [7, 14, 18], "jan": 13, "januari": 13, "jmp": 12, "joint": 13, "jr": 12, "jtag": [4, 13, 18], "jtag_id": [4, 7], "jtag_tck": [3, 4, 7], "jtag_tdi": [3, 4], "jtag_tdo": [3, 4], "jtag_tm": [3, 4], "jtag_trst_n": [3, 4], "jump": [7, 12, 14, 19], "just": [7, 14, 18], "justif": 9, "justifi": [1, 2, 7], "kb": 1, "keep": [12, 14, 18], "kept": 12, "kind": 13, "known": [0, 7, 12, 19], "l": 17, "laid": 9, "languag": 13, "larg": [9, 12], "larger": [2, 7, 15, 16], "largest": 7, "last": [4, 7, 12, 13], "latch": [9, 12, 14, 18, 20], "latenc": [3, 12, 14, 15, 18, 19], "later": [7, 14], "latest": 12, "latter": 7, "law": 13, "layer": 3, "layout": [2, 9], "ld": [12, 16], "lead": [9, 18], "least": [0, 1, 3, 7, 12, 14], "left": [1, 14], "legal": [0, 2, 5, 7, 9, 12, 14, 18, 20], "legend": 16, "length": 4, "less": [7, 15], "let": 17, "level": [6, 7, 10, 13, 14, 15, 16, 18], "leveltrigg": 12, "li": 12, "licens": 13, "light": 0, "likewis": [14, 18], "limit": [8, 13, 14], "line": [9, 13, 14, 15, 19], "link": [13, 20], "list": [3, 6, 7, 10, 13, 14, 15, 17], "lite": [4, 5, 10, 15, 16], "load": [0, 3, 4, 5, 7, 9, 10, 12, 13, 15, 16, 17, 19, 21], "local": [0, 9, 10, 11], "locat": [2, 3, 7, 9, 12, 14, 18, 19], "lock": [4, 14, 17], "log": 14, "logic": [3, 4, 12, 15, 17, 18], "long": [9, 14, 18], "longer": [7, 12], "lookup": 12, "loop": 18, "loss": 9, "lost": [9, 14, 18], "low": [3, 7, 10, 12, 14, 18], "lower": [5, 7, 9, 12, 14, 16, 17, 20], "lowest": [7, 12], "lru": 2, "lsu": [4, 5, 8, 12, 13, 14, 17, 18], "lsu_axi_araddr": 4, "lsu_axi_arburst": 4, "lsu_axi_arcach": 4, "lsu_axi_arid": 4, "lsu_axi_arlen": 4, "lsu_axi_arlock": 4, "lsu_axi_arprot": 4, "lsu_axi_arqo": 4, "lsu_axi_arreadi": 4, "lsu_axi_arregion": 4, "lsu_axi_ars": 4, "lsu_axi_arvalid": 4, "lsu_axi_awaddr": 4, "lsu_axi_awburst": 4, "lsu_axi_awcach": 4, "lsu_axi_awid": 4, "lsu_axi_awlen": 4, "lsu_axi_awlock": 4, "lsu_axi_awprot": 4, "lsu_axi_awqo": 4, "lsu_axi_awreadi": 4, "lsu_axi_awregion": 4, "lsu_axi_aws": 4, "lsu_axi_awvalid": 4, "lsu_axi_bid": 4, "lsu_axi_breadi": 4, "lsu_axi_bresp": 4, "lsu_axi_bvalid": 4, "lsu_axi_rdata": 4, "lsu_axi_rid": 4, "lsu_axi_rlast": 4, "lsu_axi_rreadi": 4, "lsu_axi_rresp": 4, "lsu_axi_rvalid": 4, "lsu_axi_wdata": 4, "lsu_axi_wlast": 4, "lsu_axi_wreadi": 4, "lsu_axi_wstrb": 4, "lsu_axi_wvalid": 4, "lsu_bus_clk_en": 4, "lsu_bus_tag": 4, "lsu_haddr": 4, "lsu_hburst": 4, "lsu_hmastlock": 4, "lsu_hprot": 4, "lsu_hrdata": 4, "lsu_hreadi": 4, "lsu_hresp": 4, "lsu_hsiz": 4, "lsu_htran": 4, "lsu_hwdata": 4, "lsu_hwrit": 4, "lsu_store_stall_ani": 16, "lw": 12, "m": [0, 7, 12, 14, 15, 19, 21], "machin": [2, 7, 10, 13, 16, 17, 18], "machinemod": 15, "macro": [13, 21], "made": [7, 9, 14], "mai": [1, 2, 3, 4, 5, 7, 9, 10, 12, 13, 14, 15, 18, 19, 20], "maintain": 3, "major": [9, 10], "make": 14, "manag": [3, 4, 6, 9, 10, 12, 16, 20], "mani": 12, "manipul": [2, 13, 15, 16], "manner": 14, "manufactur": [7, 9], "manufid": 7, "map": [2, 4, 5, 7, 9, 10, 16, 18, 20], "mar": 13, "marchid": 6, "mark": [4, 15, 16, 17, 19], "mask": [1, 7, 12, 14, 17], "maskabl": [0, 3, 4, 7, 9, 10, 11, 12, 13, 18], "maskmax": 7, "master": [0, 3, 4, 7, 9, 14, 16, 19], "match": [3, 6, 12, 14, 17, 19], "max": [12, 15], "maxim": [12, 14], "maximum": [4, 12, 14], "maxu": 15, "mbist": [4, 9], "mbist_mod": 4, "mcaus": [6, 10, 12, 17, 20, 21], "mceie": [0, 14], "mceip": [0, 14], "mcgc": [6, 12], "mcontrol": [6, 14], "mcounteren": 10, "mcountinhibit": [6, 16], "mcpc": [6, 20], "mcycl": [6, 16, 18, 21], "mcycleh": 6, "mdccmect": [6, 13, 14], "mdeau": 6, "mdseac": [6, 13], "mean": [9, 15, 17], "meaningless": 14, "meant": 17, "mechan": [9, 12, 14, 17, 18], "meet": [7, 12], "meicidpl": 6, "meicpct": 6, "meicurpl": 6, "meie": [0, 12, 18], "meiha": 12, "meihap": 6, "meip": [0, 12], "meipt": 6, "meipx": 13, "meivt": 6, "memori": [2, 3, 4, 6, 7, 10, 13, 15, 16, 18, 19], "menvcfg": 10, "menvcfgh": 10, "mepc": [6, 12], "merg": 15, "met": 20, "method": [7, 9, 12], "mexintirq": 12, "mfdc": [6, 13, 14], "mfdh": 6, "mfdht": 6, "mgpmc": 16, "mhartid": [4, 6, 10, 14], "mhpmcounter3": [6, 16], "mhpmcounter31": 16, "mhpmcounter3h": 6, "mhpmcounter4": 6, "mhpmcounter4h": 6, "mhpmcounter5": 6, "mhpmcounter5h": 6, "mhpmcounter6": [6, 16], "mhpmcounter6h": 6, "mhpmcounter7": 16, "mhpmevent3": [6, 13, 16], "mhpmevent31": 16, "mhpmevent4": 6, "mhpmevent5": 6, "mhpmevent6": [6, 16], "mhpmevent7": 16, "mhwakeup": [12, 18], "miccmect": [6, 13, 14], "micect": [6, 13, 14], "microcontrol": 13, "middl": 18, "mie": [6, 7, 10, 12, 14, 16, 18, 19, 20], "miep": 12, "might": [0, 3, 4, 7, 9, 12, 14, 18], "mimpid": [6, 13], "min": 15, "minim": [4, 16, 18], "minimum": [7, 9, 12, 14], "minstret": [6, 16, 21], "minstreth": 6, "minu": [1, 7, 14, 15], "mip": [6, 10, 12, 14, 20], "misa": [6, 10], "misalign": [0, 13, 16, 19], "misalign_jmp": 10, "misalign_ldst": 10, "misc": 5, "miscellan": 5, "mismatch": 14, "mispredict": [14, 15, 16], "miss": [14, 16, 18], "mitb0": 6, "mitb1": [6, 20], "mitcnt0": [6, 13, 18], "mitcnt1": [6, 20], "mitctl0": [6, 18], "mitctl1": [6, 20], "mitie0": [0, 20], "mitie1": 0, "mitip0": [0, 20], "mitip1": 0, "mix": 18, "mml": 21, "mmwp": 21, "mode": [0, 2, 4, 5, 6, 7, 10, 12, 13, 14, 15, 17, 19, 20], "model": [3, 12], "modifi": [7, 9, 12, 14, 16], "modul": [4, 10, 13], "monitor": [6, 10, 18, 21], "more": [0, 2, 3, 7, 12, 14, 15, 16, 18, 19], "most": [1, 7, 14], "move": 15, "mpc": [3, 4, 7, 13], "mpc_debug_halt_ack": [4, 18], "mpc_debug_halt_req": [3, 4, 18], "mpc_debug_run_ack": [4, 18], "mpc_debug_run_req": [3, 4, 13, 18], "mpc_reset_run_req": [4, 13, 18], "mpev": 21, "mpmc": 6, "mpp": 21, "mprv": 7, "mprven": 7, "mpu": [13, 14, 17], "mrac": [2, 6, 13, 19], "mret": [12, 16, 21], "mro": [6, 12], "mrw": [6, 12], "mscaus": [0, 6, 13, 17], "mscratch": 6, "mseccfg": 10, "mseccfgh": 10, "msi": 14, "msie": [0, 14], "msip": [0, 14], "mstatu": [6, 7, 10, 12, 16, 18, 19], "msu": 13, "mtie": 0, "mtime": [13, 16], "mtimecmp": [13, 16], "mtip": 0, "mtval": [6, 13, 14], "mtvec": [6, 12], "much": 16, "mul": 16, "multi": [3, 4, 10, 13], "multipl": [0, 1, 7, 8, 9, 12, 14, 15, 16, 20], "multipli": 15, "multiprocessor": 0, "must": [0, 1, 2, 3, 4, 5, 7, 9, 12, 13, 14, 16, 17, 18, 20], "mux": 12, "mvendorid": 6, "mxlen": 17, "n": [0, 1, 14, 15, 17], "na4": 17, "name": [6, 7, 10, 13, 15, 16], "napot": [7, 17], "nativ": [7, 19], "natur": [1, 2, 7, 14, 17], "ndmreset": [3, 7], "necessari": [7, 12, 18], "necessarili": 0, "need": [5, 9, 12, 14, 18], "neither": [12, 14], "nest": [10, 14], "net": 3, "network": 3, "never": [7, 12, 14], "new": [2, 7, 12, 13, 15, 18, 21], "next": [1, 7, 12, 14, 18, 20], "nmi": [0, 7, 9, 10, 11, 12, 13, 18], "nmi_int": [3, 4, 14, 18], "nmi_vec": [4, 14], "nmip": 7, "node": [9, 15], "non": [0, 1, 2, 3, 4, 5, 7, 9, 10, 11, 13, 16, 17, 18, 19, 20], "none": [7, 8, 9, 14, 19, 21], "nonexist": 7, "nonspecul": [9, 14], "nop": [7, 16, 18], "nor": [12, 14], "normal": [2, 4, 7, 14, 18], "note": [0, 2, 3, 4, 5, 6, 7, 9, 12, 13, 14, 18, 19, 20], "notic": 12, "notif": 12, "nov": 13, "now": [12, 15], "null": 17, "number": [0, 1, 6, 7, 9, 12, 13, 14, 16, 17, 18], "o": [5, 13], "o_cpu_halt_ack": 4, "o_cpu_halt_statu": 4, "o_cpu_run_ack": 4, "o_debug_mode_statu": 4, "observ": 14, "obtain": [12, 13], "occur": [7, 9, 12, 14, 18, 20], "occurr": 14, "odd": 9, "off": [2, 4, 5, 12, 13, 14, 17, 18, 19], "offer": 7, "offset": [1, 12, 14], "often": 9, "older": 14, "oldest": [9, 14], "onc": [2, 7, 12, 18], "one": [0, 1, 3, 4, 7, 9, 12, 14, 15, 16, 17, 18, 20], "ones": 7, "ongo": 18, "onli": [0, 2, 4, 6, 7, 8, 9, 12, 13, 14, 15, 16, 18, 20, 21], "oop": 16, "op": 7, "opcod": [4, 7], "oper": [4, 7, 8, 10, 14, 16, 20, 21], "optim": [3, 8, 13], "option": [2, 7, 9, 14, 15, 17, 18, 21], "orc": 15, "order": [10, 12, 15, 18, 19, 21], "org": 13, "organ": 9, "origin": [12, 14, 18, 21], "orn": 15, "other": [0, 1, 2, 7, 9, 12, 14, 17, 18, 21], "otherwis": [0, 2, 5, 7, 9, 12, 14, 17, 18, 20], "out": [3, 4, 7, 9, 14, 15, 16, 17, 18], "output": [3, 12, 17], "outsid": [3, 7, 14, 18], "outstand": [7, 14, 18], "over": [2, 7], "overal": [7, 12], "overflow": 9, "overhead": 12, "overlap": 1, "overrid": [5, 18], "overview": [7, 10], "overwrit": [9, 14], "own": [0, 1, 12, 14], "p": 12, "pack": [12, 15], "packh": 15, "packu": 15, "pair": [7, 12, 21], "parallel": 15, "paramet": [12, 14], "pariti": [1, 2, 15], "parity0": 2, "parity1": 2, "parity2": 2, "parity3": 2, "part": [2, 7, 13, 18], "partial": [7, 10], "particip": 12, "partnum": 7, "pass": [3, 7, 14, 18], "path": [12, 15], "paus": [6, 16, 20], "pause_en": [18, 20], "pc": [6, 9, 14, 18], "pd": 5, "penalti": 15, "pend": [6, 7, 9, 10, 13, 14, 18, 20], "per": [0, 4, 9, 12, 16], "perform": [2, 3, 4, 5, 6, 7, 8, 9, 10, 13, 14, 15, 17, 18], "period": [12, 14, 18], "peripheri": 14, "permiss": [13, 17, 21], "permit": 17, "permut": 15, "persist": 9, "perspect": [3, 12, 18], "physic": [7, 9, 10, 12, 13], "pic": [1, 5, 7, 10, 13, 14, 18], "pic_clk": 12, "pic_total_int": [3, 4], "picio": [5, 12], "pick": 12, "pin": [0, 12, 14], "pipe": [14, 16], "pipelin": [5, 9, 12, 14, 15, 21], "place": [3, 15, 18], "placement": 1, "platform": [0, 5, 7, 9, 12, 13, 14, 16, 18, 20], "plic": [12, 13], "pmp": [10, 13], "pmp_entir": 17, "pmpaddr0": 17, "pmpaddr1": 17, "pmpcfg0": 17, "pmu": [3, 4, 9, 12, 13, 16, 18, 20], "point": [12, 14, 15], "pointer": [6, 9], "polar": 12, "poll": 12, "pop": 12, "popul": [2, 12], "por": 13, "port": [7, 10, 13, 18], "posit": [1, 9, 14, 20], "possibl": [2, 7, 9, 12, 14, 18, 21], "possibli": [7, 9, 14, 18], "post": 7, "postexec": 7, "postsync": 16, "potenti": [8, 12, 18], "power": [1, 3, 4, 5, 6, 7, 9, 10, 13, 16, 17, 20], "preced": 7, "precis": [14, 17, 18], "predict": 5, "predictor": [14, 15], "preempt": 12, "preemptabl": 12, "preload": 2, "prematur": 18, "present": [4, 7, 12, 14, 21], "preserv": 7, "presync": [14, 16], "prevent": [2, 7, 10, 13, 14, 18], "previou": [7, 12, 16, 17, 18, 21], "previous": 17, "primarili": 15, "prior": 14, "priord": 12, "prioriti": [6, 7, 10, 13, 14, 18, 20], "prithresh": 12, "priv": 13, "privileg": [6, 7, 10, 12, 13, 14], "probabl": [9, 12], "problem": 5, "process": [8, 9, 13], "processor": [3, 4, 13, 18], "produc": 4, "progbufs": 7, "program": [3, 6, 7, 12, 14, 15, 18, 20], "programm": [12, 14, 15, 18], "progress": [7, 9, 18], "project": 21, "proper": [3, 10, 18], "properli": [9, 18], "properti": 10, "protect": [2, 4, 10, 13, 15], "protocol": 18, "prove": 5, "provid": [0, 2, 3, 4, 7, 9, 12, 13, 14, 15, 16, 18, 19, 20, 21], "prv": 7, "pseudo": 2, "pt": [3, 4], "puls": [3, 7, 12, 14], "purpos": 14, "push": 12, "qo": [4, 5], "qualifi": [12, 18], "qualiti": [4, 5], "queue": 18, "quickli": 9, "quiesc": 18, "quit": 12, "r": [0, 2, 5, 7, 9, 12, 14, 15, 17, 18, 20], "r0": [2, 7, 12, 14, 18], "ra": [13, 14], "rais": [2, 7, 14, 17], "ram": 13, "random": [13, 14], "rang": [1, 3, 7, 9, 12, 13, 14, 17, 19], "rate": [3, 9], "ratifi": 13, "raw": 2, "rd": 16, "reach": [9, 14], "read": [0, 4, 5, 7, 9, 10, 12, 13, 14, 16, 17, 18, 20, 21], "readi": [4, 16], "reason": [3, 7, 9, 12, 14, 18, 19], "reassert": 14, "receiv": [3, 5, 9, 12, 14, 18], "recent": 16, "recogn": 12, "recommend": [12, 13, 14, 16, 20], "recov": [9, 14], "recover": 14, "recoveri": [2, 3], "redirect": [0, 14], "reduc": [12, 18], "reduct": [10, 13], "redund": [9, 14], "reenabl": [12, 14, 16], "refer": [7, 9, 12, 14, 15, 16], "refetch": [9, 14], "reflect": [0, 7, 12], "reflector": 7, "refrain": 7, "regard": [13, 17], "regardless": [7, 14], "regi": 12, "region": [0, 1, 2, 4, 6, 7, 10, 12, 13, 17], "regist": [3, 4, 6, 10, 11, 13, 15, 19], "regno": 7, "regular": [14, 18, 20], "regulatori": 17, "regx": 12, "rel": [1, 7, 9, 11, 14, 18], "relat": [4, 7, 10, 12, 16, 21], "relationship": 3, "releas": 7, "relev": [7, 21], "reliabl": [7, 9, 12], "remain": [7, 12, 18], "remaind": [12, 16], "remot": 14, "remov": 13, "replac": 16, "report": [7, 9, 12, 13, 14, 16], "request": [3, 4, 7, 12, 13, 14, 19], "requir": [0, 3, 5, 7, 9, 12, 13, 14, 18], "reserv": [0, 2, 5, 7, 12, 14, 16, 18, 20], "reset": [0, 2, 4, 5, 7, 9, 10, 12, 13, 17, 18, 20, 21], "resethaltreq": 7, "resid": [9, 12], "respect": [0, 3, 9, 12, 14, 18, 20, 21], "respond": [7, 14], "respons": [4, 5, 9, 12, 14, 19], "restart": 18, "restor": [7, 9, 12], "restrict": [7, 21], "result": [3, 7, 9, 12, 14, 17, 18, 20], "resum": [7, 14, 20], "resumereq": 7, "retir": [6, 9, 15, 16], "retriev": 9, "return": [5, 7, 10, 12, 13, 14], "reus": 17, "rev8": 15, "revers": 12, "revis": 10, "rfnpc": 14, "rfpc": [9, 14], "right": [1, 2, 7, 17], "risc": [3, 4, 8, 14, 17, 18, 19, 20], "riscv": [12, 19], "rlb": 21, "robust": 9, "rol": 15, "rom": 13, "ror": 15, "rori": 15, "rout": [3, 18], "routin": [12, 14, 20], "row": [7, 9], "rs1": 14, "rst_l": [4, 13, 14], "rst_vec": [4, 14], "rtl": 17, "rudimentari": 14, "rule": 18, "run": [0, 2, 3, 4, 7, 12, 13, 14, 20, 21], "rv32i": [6, 19], "rv32imc": 15, "rv32mi": 19, "rv32ui": 19, "rv32zifencei": 19, "rv_dccm_offset": 1, "rv_dccm_region": 1, "rv_dccm_size": 1, "rv_icache_ecc": 1, "rv_icache_en": [1, 2], "rv_icache_s": 1, "rv_iccm_en": 1, "rv_iccm_offset": 1, "rv_iccm_region": 1, "rv_iccm_siz": 1, "rv_pic_base_addr": 12, "rv_pic_meicidpl_offset": 12, "rv_pic_meicurpl_offset": 12, "rv_pic_meie_offset": 12, "rv_pic_meigwclr_offset": 12, "rv_pic_meigwctrl_offset": 12, "rv_pic_meipl_offset": 12, "rv_pic_meipt_offset": 12, "rv_pic_mpiccfg_offset": 12, "rv_pic_offset": 1, "rv_pic_region": 1, "rv_pic_siz": 1, "rv_pic_total_int": 12, "rv_smepmp": 21, "rv_user_mod": 21, "rwx": 17, "s_": 12, "safe": [7, 12, 14], "safer": 14, "same": [2, 3, 7, 9, 12, 14, 16, 18, 20], "sampl": 10, "satisfi": 1, "save": [12, 18], "sb": 16, "sb_axi_araddr": 4, "sb_axi_arburst": 4, "sb_axi_arcach": 4, "sb_axi_arid": 4, "sb_axi_arlen": 4, "sb_axi_arlock": 4, "sb_axi_arprot": 4, "sb_axi_arqo": 4, "sb_axi_arreadi": 4, "sb_axi_arregion": 4, "sb_axi_ars": 4, "sb_axi_arvalid": 4, "sb_axi_awaddr": 4, "sb_axi_awburst": 4, "sb_axi_awcach": 4, "sb_axi_awid": 4, "sb_axi_awlen": 4, "sb_axi_awlock": 4, "sb_axi_awprot": 4, "sb_axi_awqo": 4, "sb_axi_awreadi": 4, "sb_axi_awregion": 4, "sb_axi_aws": 4, "sb_axi_awvalid": 4, "sb_axi_bid": 4, "sb_axi_breadi": 4, "sb_axi_bresp": 4, "sb_axi_bvalid": 4, "sb_axi_rdata": 4, "sb_axi_rid": 4, "sb_axi_rlast": 4, "sb_axi_rreadi": 4, "sb_axi_rresp": 4, "sb_axi_rvalid": 4, "sb_axi_wdata": 4, "sb_axi_wlast": 4, "sb_axi_wreadi": 4, "sb_axi_wstrb": 4, "sb_axi_wvalid": 4, "sb_bus_tag": 4, "sb_haddr": 4, "sb_hburst": 4, "sb_hmastlock": 4, "sb_hprot": 4, "sb_hrdata": 4, "sb_hreadi": 4, "sb_hresp": 4, "sb_hsize": 4, "sb_htran": 4, "sb_hwdata": 4, "sb_hwrite": 4, "sbaccess": 7, "sbaccess128": 7, "sbaccess16": 7, "sbaccess32": 7, "sbaccess64": 7, "sbaccess8": 7, "sbasiz": 7, "sbautoincr": 7, "sbbusi": 7, "sbbusyerror": 7, "sberror": 7, "sbreadonaddr": 7, "sbreadondata": 7, "sbversion": 7, "scalar": 15, "scan": [4, 7], "scan_mod": 4, "scenario": 7, "scheme": [9, 13], "scratch": 6, "script": 21, "secd": [9, 13, 14], "second": [6, 7, 12, 17, 18], "secondari": [0, 6, 13, 17], "section": [0, 2, 6, 7, 8, 11, 12, 13, 14, 15, 16, 17, 19], "secur": 10, "sed": [9, 13], "see": [0, 1, 2, 3, 5, 6, 7, 8, 9, 12, 13, 14, 16, 18, 19, 20], "seiz": 18, "select": [3, 4, 5, 6, 10, 12, 14, 16, 17], "selector": [6, 16], "self": 9, "send": [7, 9, 12, 14, 18], "sensit": 14, "sent": [9, 12, 14, 18, 19], "separ": [3, 7, 12, 14, 16, 18, 19], "sepd": [5, 13], "sequenc": [3, 7, 12], "seri": 12, "serv": 12, "servic": [4, 5, 9, 12, 18, 20], "set": [2, 3, 5, 7, 9, 12, 13, 14, 15, 16, 17, 18, 20, 21], "set_prior": 12, "set_priority_": 12, "set_threshold": 12, "set_threshold_": 12, "setresethaltreq": 7, "sever": [7, 9, 18], "sext": 15, "sh1add": 15, "sh2add": 15, "sh3add": 15, "shadow": 21, "shall": 9, "share": [0, 12, 14], "shfl": 15, "shfli": 15, "shift": [15, 17], "shorter": [3, 12, 14], "should": [2, 3, 4, 5, 7, 8, 9, 12, 14, 17, 18], "show": [12, 15], "shown": [0, 3, 7, 12, 15, 16], "side": [5, 7, 10, 13, 19], "sideeffect": 14, "sideeffecti": 14, "signal": [0, 7, 9, 10, 11, 13, 20], "signific": [1, 7, 12, 14], "significantli": 9, "signoff": 3, "silent": [9, 12], "silicon": 3, "similarli": [7, 9, 12, 14, 18], "simpl": [9, 12, 14], "simpler": 7, "simultan": [12, 13, 14, 18], "sinc": [0, 7, 9, 12, 14, 18, 20], "singl": [0, 2, 3, 5, 7, 8, 9, 12, 13, 14, 15, 16, 20, 21], "singlestep": 18, "singlethread": 7, "six": 9, "sixteen": 14, "size": [0, 1, 2, 3, 4, 7, 9, 12, 14, 15], "sizelo": 7, "skew": 3, "skid": 18, "skip": 12, "slave": [3, 4, 9, 10, 16], "sleep": [9, 12, 16, 18, 20], "slew": 3, "slot": 4, "slower": 3, "small": [12, 15], "smaller": [2, 14, 15, 17], "smepmp": [13, 17, 21], "smoke": 17, "snapshot": 12, "so": [12, 15, 17, 18, 21], "soc": [0, 3, 4, 7, 9, 10, 12, 13, 16, 18], "soft": 9, "soft_int": [3, 4, 14], "softwar": [0, 2, 3, 4, 7, 10, 11, 12, 13, 17, 18, 20, 21], "sole": 12, "solut": 7, "some": [0, 5, 7, 9, 12, 14], "sourc": [0, 7, 9, 14, 18], "space": [0, 2, 5, 9, 12, 14, 18, 20], "spdx": 13, "special": 18, "specif": [2, 3, 5, 7, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21], "specifi": [1, 2, 7, 8, 14, 15, 18], "specul": [9, 10, 16], "spend": 7, "spin": 18, "split": [0, 14], "spmp": 17, "spread": 9, "spuriou": [12, 13], "sram": [2, 9], "src": 19, "sstc": 21, "st": [12, 16], "stabl": [3, 15], "stack": [5, 12, 13, 14], "stage": [3, 12, 15], "stai": [9, 12, 13, 18], "stall": [12, 14, 15, 16, 18], "standard": [2, 3, 4, 5, 7, 9, 10, 13, 14, 18, 19, 20], "start": [0, 1, 2, 4, 7, 12, 14, 15, 17, 18, 20], "start_address": 1, "starvat": 14, "state": [3, 4, 5, 7, 9, 10, 12, 13, 14, 16, 20], "static": 3, "statu": [0, 6, 9, 10, 13, 15], "std": 7, "step": [2, 3, 7, 9, 12, 13, 20], "stepi": 7, "sticki": [7, 9, 20], "still": [3, 7, 9, 12, 14, 15, 18], "stop": [12, 18], "stopcount": [7, 16, 18], "stoptim": 7, "storag": 12, "store": [0, 2, 3, 4, 5, 7, 8, 9, 12, 13, 15, 16, 17, 18, 19, 21], "storm": 14, "stream": 14, "strictli": 12, "string": 7, "strobe": 4, "strong": 9, "structur": 9, "stuck": [2, 9], "sub": [13, 14], "subdivid": [2, 14], "subextens": 13, "subject": 13, "subregion": 14, "subsequ": [5, 12, 14], "subset": 15, "succe": 7, "success": [7, 14, 18], "successfulli": [7, 18], "suffici": [9, 14, 18], "suffix": 12, "suit": [10, 13], "suitabl": 12, "summar": [6, 7, 9, 11, 12, 14], "summari": [0, 2, 5, 9, 12, 20], "supervisor": [0, 17, 21], "support": [0, 2, 3, 9, 10, 13, 14, 15, 16, 18, 19, 21], "sure": 14, "suscept": 14, "sv": 17, "sw": 12, "switch": [12, 17, 21], "symptom": 8, "sync": 4, "synchron": [2, 3, 4, 6, 7, 12, 16, 18], "synthes": 3, "system": [0, 4, 9, 13, 15, 18, 19], "t": [7, 9, 18], "t0": 12, "t1": 12, "tabl": [0, 2, 3, 4, 6, 7, 9, 13, 14, 16, 17, 18, 20], "tag": [4, 7, 9, 14], "take": [3, 7, 12, 14, 18, 19, 20], "taken": [3, 7, 9, 12, 16], "tap": 7, "target": [3, 7, 10, 14, 15, 18], "task": [7, 12], "tbd": 13, "tcm": 13, "td": 5, "tdata1": 6, "tdata2": 6, "technologi": [3, 9, 15], "temporari": 18, "temporarili": [12, 18, 21], "term": 12, "termin": [18, 20], "test": [3, 4, 7, 9, 10, 13, 17], "text": 14, "than": [0, 2, 3, 7, 9, 12, 14, 16, 17, 18, 20], "thei": [3, 9, 14, 20], "them": 18, "theori": 10, "therefor": [7, 9, 12, 14, 18, 19, 20], "thi": [0, 1, 2, 3, 5, 7, 8, 9, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21], "those": [3, 4, 14], "though": [3, 9, 12, 14, 18], "thread": [6, 7, 10, 14], "three": [3, 7, 18], "thresh": [9, 18], "threshold": [6, 10, 13, 14], "through": [3, 7, 12, 14, 18, 19], "throughout": 13, "thrown": 17, "thu": [14, 17], "ti": [3, 4, 12, 13, 18], "tick": 18, "tightli": [13, 14], "time": [3, 7, 9, 12, 14, 17, 18, 20], "timeout": [7, 18], "timer": [0, 3, 4, 6, 7, 10, 11, 12, 13, 14, 16, 18], "timer_int": [3, 4], "tlu": 16, "togeth": [7, 12, 20, 21], "too": 9, "top": [7, 17], "tor": 17, "total": [2, 9, 12, 16], "tp": 12, "trace": [4, 5, 6, 13], "trace_rv_i_address_ip": 4, "trace_rv_i_ecause_ip": 4, "trace_rv_i_exception_ip": 4, "trace_rv_i_insn_ip": 4, "trace_rv_i_interrupt_ip": [4, 13], "trace_rv_i_tval_ip": 4, "trace_rv_i_valid_ip": 4, "transact": [4, 5, 7, 10, 14, 16, 18], "transfer": [4, 7], "transit": [3, 9, 10, 12, 18, 20], "translat": 7, "transmit": 9, "transpar": 9, "transport": 3, "trap": [0, 4, 6, 7, 12, 14, 17, 21], "trap_vector": 12, "tree": [3, 12], "trigger": [2, 6, 13, 16, 17, 18, 19, 20], "tselect": 6, "turn": [2, 5, 12, 14, 19], "twice": 7, "two": [0, 1, 2, 3, 7, 9, 12, 14, 15, 16, 17, 18, 19, 20], "type": [0, 4, 7, 9, 10, 12, 17, 18], "typic": [9, 12, 14, 18], "u": [7, 21], "unalign": [7, 8, 19], "unavail": 7, "uncorrect": [0, 7, 9, 12], "undefin": 7, "under": [13, 18], "undetect": 9, "unexpect": [12, 14, 18], "unifi": [14, 18], "unimpl": [7, 14], "uniniti": [9, 13], "unintend": 18, "uniqu": 0, "unit": [3, 4, 5, 10, 13, 14, 15, 17, 18], "unknown": 14, "unless": [0, 2, 5, 7, 12, 13, 14, 18, 20], "unlik": [8, 9, 14, 20], "unlock": 6, "unmap": [0, 7, 12], "unnecessari": 12, "unpredict": [3, 16], "unprivileg": 21, "unshfl": 15, "unshfli": 15, "unsign": 20, "unsupport": [7, 13], "until": [5, 7, 9, 12, 14, 17, 18], "unus": [0, 2, 5, 7, 12, 14, 17, 18, 20], "up": [0, 7, 12, 14, 15, 16], "updat": [7, 12, 13, 14, 15, 18, 19], "upon": [7, 18, 21], "upper": [2, 4, 6, 7, 13, 14, 20, 21], "us": [3, 4, 5, 7, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21], "user": [0, 7, 10, 13, 17], "user_mod": 21, "usual": [7, 18], "util": 8, "v": [3, 4, 8, 14, 17, 18, 19, 20], "valid": [1, 2, 4, 7, 9, 12, 14, 16], "valu": [0, 2, 4, 5, 6, 7, 9, 10, 12, 13, 16, 17, 18, 20, 21], "varieti": 14, "variou": 14, "vector": [0, 4, 6, 10, 11, 13], "veer": [0, 1, 2, 3, 7, 8, 9, 12, 16, 17, 19, 20, 21], "vendor": 6, "veri": 1, "verif": [9, 10], "versa": 14, "version": [7, 13, 19], "via": [9, 18], "vice": 14, "view": 12, "violat": [14, 18], "virtual": 7, "visibl": [3, 12], "volum": 13, "w": [0, 2, 5, 7, 9, 12, 14, 15, 17, 18, 20], "w1": [2, 7, 14, 18], "w1c": 7, "w1r0": [2, 14, 18], "wa": [7, 12, 16, 18, 21], "wai": [6, 15], "wait": [14, 18, 19], "wake": 12, "want": [7, 9], "war0": [12, 14, 18], "warl": [0, 2, 5, 7, 9, 12, 13, 14, 16, 18, 20], "warranti": 13, "wasn": 7, "way0": 2, "way1": 2, "way2": 2, "way3": 2, "wb": [5, 15, 16], "wbcd": 5, "we": 17, "weak": 9, "well": [2, 3, 7, 8, 9, 12, 14, 16, 18, 20], "were": 12, "wfi": [16, 18], "when": [3, 5, 7, 9, 12, 13, 14, 16, 17, 18, 19, 20, 21], "whenev": [7, 17], "where": [0, 7, 14, 17, 18], "wherea": [1, 12, 21], "wherev": 12, "whether": [7, 18], "which": [0, 2, 3, 4, 7, 9, 12, 14, 15, 16, 17, 18, 19], "while": [3, 7, 9, 12, 13, 14, 16, 20], "wide": [2, 4, 7, 14, 16, 21], "width": [7, 9, 12, 13, 18], "win": 12, "window": [1, 14], "wise": 12, "within": [1, 12, 14, 18], "without": [2, 7, 9, 12, 13, 14, 17, 18], "wlrl": [0, 14], "woken": [12, 18], "word": [7, 9, 12, 14], "workaround": [8, 19], "worth": [9, 12], "would": [7, 8, 9, 12, 14, 16], "wrap": 7, "writabl": 7, "write": [0, 4, 5, 6, 7, 9, 10, 12, 13, 16, 17, 18, 19, 20], "writeback": 15, "written": [2, 7, 9, 12, 14, 20], "wun": 12, "www": 13, "x": [1, 15, 17], "x1": 14, "x31": 14, "x_": 12, "xdebugv": 7, "xnor": 15, "xperm": 15, "y": [12, 14], "ye": [12, 14], "yet": [9, 18], "you": 13, "younger": 14, "z": 15, "zb": [13, 15], "zba": [13, 15], "zbb": [13, 15], "zbc": [13, 15], "zbe": 15, "zbf": 15, "zbp": 15, "zbr": 15, "zero": [0, 7, 10, 12, 13, 21], "zext": 15, "zicbom": 21, "zicboz": 21, "zicsr": 15, "zifencei": 15}, "titles": ["<span class=\"section-number\">12. </span>Standard RISC-V CSRs with Core-Specific Adaptations", "<span class=\"section-number\">17. </span>Build Arguments", "<span class=\"section-number\">9. </span>Cache Control", "<span class=\"section-number\">15. </span>Clock And Reset", "<span class=\"section-number\">16. </span>Complex Port List", "<span class=\"section-number\">11. </span>Low-Level Core Control", "<span class=\"section-number\">13. </span>CSR Address Map", "<span class=\"section-number\">10. </span>Debug Support", "<span class=\"section-number\">19. </span>Errata", "<span class=\"section-number\">4. </span>Memory Error Protection", "RISC-V VeeR EL2 Programmer\u2019s Reference Manual", "<span class=\"section-number\">14. </span>Interrupt Priorities", "<span class=\"section-number\">7. </span>External Interrupts", "<span class=\"section-number\">1. </span>RISC-V VeeR EL2 Programmer\u2019s Reference Manual", "<span class=\"section-number\">3. </span>Memory Map", "<span class=\"section-number\">2. </span>Core Overview", "<span class=\"section-number\">8. </span>Performance Monitoring", "<span class=\"section-number\">20. </span>Physical Memory Protection", "<span class=\"section-number\">6. </span>Power Management and Multi-Core Debug Control", "<span class=\"section-number\">18. </span>Compliance Test Suite Failures", "<span class=\"section-number\">5. </span>Internal Timers", "<span class=\"section-number\">21. </span>User Mode"], "titleterms": {"": [10, 12, 13, 15], "0": [2, 7, 12, 20], "01": 19, "0x01": 7, "0x04": 7, "0x05": 7, "0x10": 7, "0x1000": 12, "0x11": 7, "0x16": 7, "0x17": 7, "0x18": 7, "0x1f": 7, "0x2000": 12, "0x3000": 12, "0x304": 0, "0x342": 0, "0x344": 0, "0x38": 7, "0x39": 7, "0x3c": 7, "0x3d": 7, "0x40": 7, "0x4000": 12, "0x5000": 12, "0x7a0": 7, "0x7a1": 7, "0x7a2": 7, "0x7b0": 7, "0x7b1": 7, "0x7c0": 14, "0x7c2": 18, "0x7c4": 14, "0x7c6": 18, "0x7c8": 2, "0x7c9": 2, "0x7ca": 2, "0x7cb": 2, "0x7cc": 2, "0x7ce": 18, "0x7cf": 18, "0x7d2": 20, "0x7d3": 20, "0x7d4": 20, "0x7d5": 20, "0x7d6": 20, "0x7d7": 20, "0x7f0": 9, "0x7f1": 9, "0x7f2": 9, "0x7f8": 5, "0x7f9": 5, "0x7ff": 14, "0xbc0": 14, "0xbc8": 12, "0xbc9": 12, "0xbca": 12, "0xbcb": 12, "0xbcc": 12, "0xf14": 0, "0xfc0": 14, "0xfc8": 12, "1": [2, 7, 12, 18, 20], "2": [7, 18], "255": 12, "3": 18, "31": 7, "32": [7, 17], "4": [12, 18], "63": 7, "7": 12, "And": 3, "No": 14, "Not": 8, "Of": [2, 12, 14], "On": 8, "To": [8, 14], "abbrevi": 13, "abstract": [7, 8], "abstractauto": 7, "abstractc": 7, "access": [2, 7, 14, 21], "action": 14, "activ": 18, "adapt": 0, "address": [6, 7, 12, 14, 17], "ahb": 8, "align": [1, 14], "an": 2, "argument": [1, 12], "arrai": 2, "asynchron": 3, "autoexec": 7, "back": 8, "behavior": 14, "bit": 5, "block": [1, 12, 15], "bound": 20, "breakpoint": 19, "bu": [3, 7, 8, 14], "build": [1, 12], "bypass": 7, "cach": [2, 9], "captur": [12, 14], "case": 2, "caus": [0, 14], "chain": 12, "check": 17, "chunk": 2, "claim": 12, "clear": 12, "clock": [3, 5], "code": [9, 12, 17], "command": [7, 8], "complex": [3, 4, 15], "complianc": 19, "compon": 9, "condit": 16, "configur": [12, 17, 21], "control": [2, 5, 7, 12, 14, 16, 18, 20], "convent": 12, "core": [0, 1, 3, 4, 5, 6, 9, 12, 14, 15, 18], "correct": [9, 14], "count": 16, "countabl": 16, "counter": [9, 16, 20, 21], "csr": [0, 2, 5, 6, 7, 9, 12, 14, 17, 18, 20], "current": 12, "cycl": 21, "cycleh": 21, "d": 14, "data": [2, 7, 14], "data0": 7, "dbg_rst_l": 3, "dccm": [9, 14], "dcsr": 7, "debug": [3, 7, 8, 18], "debugg": 3, "decod": 17, "descript": [2, 5, 9, 20], "detect": 9, "diagnost": 2, "diagram": 12, "dicad0": 2, "dicad0h": 2, "dicad1": 2, "dicago": 2, "dicaw": 2, "disabl": [2, 5, 12], "dma": [14, 18], "dmcontrol": 7, "dmi": 7, "dmst": 14, "dmstatu": 7, "document": 13, "dpc": 7, "dtm": 7, "dtmc": 7, "e": 14, "each": 14, "ecc": [9, 14], "effect": 14, "el2": [6, 10, 11, 13, 14, 15, 18], "enabl": [0, 2, 12, 21], "enhanc": 21, "environ": 21, "errata": 8, "error": [9, 14], "event": [16, 18], "exampl": [12, 14, 17], "except": [14, 17, 21], "execut": 21, "expect": 14, "extens": 15, "extern": [12, 18], "failur": 19, "fast": 12, "featur": [2, 3, 5, 12, 15, 16, 18, 20], "fenc": [14, 19], "fence_i": 19, "field": 5, "firmwar": 18, "first": 14, "flow": 12, "flush": 2, "forc": 18, "from": 11, "full": 2, "function": [12, 15], "further": 12, "gate": 5, "gatewai": 12, "gener": [9, 12], "go": 2, "halt": [7, 18], "haltsum0": 7, "handl": [9, 14, 21], "handler": 12, "hardwar": 0, "hierarchi": 9, "high": 2, "highest": 11, "histori": 13, "i": [2, 9, 11, 14, 19], "iccm": [9, 14], "id": [0, 12], "idcod": 7, "idempot": 14, "impact": [12, 16], "imprecis": 14, "index": 2, "inform": [2, 6], "initi": [3, 12, 18], "instret": 21, "instreth": 21, "instruct": 14, "interfac": [3, 7, 18], "intern": 20, "interrupt": [0, 11, 12, 14, 18, 20], "isa": 21, "jtag": [3, 7], "level": [5, 9, 12], "line": 2, "list": [4, 16], "lite": 8, "load": 14, "local": [14, 20], "log": 9, "low": 5, "lowest": 11, "machin": [0, 6, 14, 21], "macro": 12, "mai": 8, "major": 12, "manag": 18, "manual": [10, 13], "map": [1, 6, 12, 14], "maskabl": 14, "match": 7, "mcaus": [0, 14], "mcgc": 5, "mcontrol": 7, "mcounteren": 21, "mcpc": 18, "mdccmect": 9, "mdeau": 14, "mdseac": 14, "mei": 12, "meicidpl": 12, "meicpct": 12, "meicurpl": 12, "meigwclr": 12, "meigwctrl": 12, "meihap": 12, "meipl": 12, "meipt": 12, "meipx": 12, "meivt": 12, "memori": [1, 9, 12, 14, 17, 21], "menvcfg": 21, "menvcfgh": 21, "mfdc": 5, "mfdh": 18, "mfdht": 18, "mhartid": 0, "miccmect": 9, "micect": 9, "mie": 0, "mip": 0, "misa": 21, "misalign": 14, "misalign_jmp": 19, "misalign_ldst": 19, "mitb0": 20, "mitcnt0": 20, "mitctl0": 20, "mode": [3, 18, 21], "modul": [3, 7, 17], "monitor": 16, "mpc": 18, "mpiccfg": 12, "mpmc": 18, "mrac": 14, "mscaus": 14, "mseccfg": 21, "mseccfgh": 21, "mstatu": 21, "multi": 18, "name": 12, "nest": 12, "nmi": 14, "non": [6, 8, 12, 14], "o": 14, "offset": 7, "oper": [2, 3, 12, 17, 18], "optim": 12, "order": 14, "overview": [12, 15], "pariti": [9, 14], "partial": 14, "paus": 18, "pc": 7, "pend": [0, 12], "perform": [12, 16, 21], "physic": 17, "pic": 12, "pic_base_addr": 12, "platform": 11, "pmp": [17, 21], "pmpaddrx": 17, "pmpcfgx": 17, "pointer": 12, "port": [4, 14], "potenti": 14, "power": [12, 18], "predict": 14, "prevent": 21, "prioriti": [11, 12], "privileg": 21, "programm": [10, 13], "proper": 9, "properti": 14, "protect": [1, 9, 14, 17], "qualiti": 14, "ratio": 3, "read": [2, 8], "recoveri": 9, "redirect": 12, "reduct": 12, "refer": [10, 13], "region": 14, "regist": [0, 1, 2, 5, 7, 8, 9, 12, 14, 16, 17, 18, 20, 21], "regular": [3, 12], "relat": [1, 17], "request": 18, "reset": [3, 14], "restrict": 14, "resum": 18, "return": 8, "revis": 13, "risc": [0, 6, 7, 10, 11, 12, 13, 15, 16], "rom": 14, "rst_l": 3, "rule": [1, 12, 14], "run": 18, "rv": 17, "sampl": 12, "sbaddress0": 7, "sbc": 7, "sbdata0": 7, "sbdata1": 7, "scenario": 18, "secondari": 14, "secur": 21, "select": [2, 7, 9], "servic": 14, "side": 14, "signal": [3, 4, 12, 14, 18], "singl": 18, "slave": 14, "soc": 14, "softwar": 14, "sort": 11, "sourc": 12, "space": 7, "specif": [0, 6, 11], "specul": 14, "sram": 14, "standard": [0, 6, 11, 12, 15, 16], "state": 18, "statu": [2, 5, 7, 12, 14, 16, 18, 20, 21], "step": 18, "store": 14, "suit": 19, "summari": [7, 14, 18], "support": [7, 8, 12], "synchron": 14, "system": [3, 7, 14], "tabl": [11, 12], "tag": 2, "target": 12, "tdata1": 7, "tdata2": 7, "test": 19, "theori": [2, 12, 17], "thread": 0, "threshold": [9, 12, 18], "timer": 20, "transact": 8, "transit": 21, "transport": 7, "trigger": [7, 12, 14], "tselect": 7, "type": 14, "uncorrect": 14, "unit": 12, "unlock": 14, "unmap": 14, "up": 18, "us": 2, "user": 21, "v": [0, 6, 7, 10, 11, 12, 13, 15, 16], "valu": [8, 14], "vector": [12, 14], "veer": [6, 10, 11, 13, 14, 15, 18], "verif": 17, "via": [3, 14], "wai": 2, "wake": 18, "while": 18, "write": [2, 8, 14], "x": 12, "zero": 8}})