{"Source Block": ["oh/common/hdl/oh_ser2par.v@19:37@HdlStmIf", "   //###############################################################\n   //# BODY\n   //###############################################################\n   reg [DW-1:0]    dout;\n   generate\n      if(TYPE==\"MSB\")\n\tbegin\n\t   always @ (posedge clk)\n\t     dout[DW-1:0] = {dout[DW-2:0],din};\n\tend\n      else\n\tbegin\n\t   always @ (posedge clk)\n\t     dout[DW-1:0] = {din,dout[DW-1:1]};\n\tend\n   endgenerate\n   \nendmodule // oh_ser2par\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[24, "      if(TYPE==\"MSB\")\n"], [25, "\tbegin\n"], [26, "\t   always @ (posedge clk)\n"], [27, "\t     dout[DW-1:0] = {dout[DW-2:0],din};\n"], [28, "\tend\n"], [29, "      else\n"], [30, "\tbegin\n"], [31, "\t   always @ (posedge clk)\n"], [32, "\t     dout[DW-1:0] = {din,dout[DW-1:1]};\n"], [33, "\tend\n"]], "Add": []}}