// Seed: 1136114097
module module_0 (
    input wand id_0,
    input tri0 id_1
);
  genvar id_3;
  assign id_3 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output supply1 id_2,
    input tri1 id_3
    , id_13,
    input wire id_4,
    output tri1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input supply1 id_8,
    output supply1 id_9,
    input wand id_10,
    output wire id_11
);
  logic [-1 'h0 : 1  ==  1] id_14;
  module_0 modCall_1 (
      id_8,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
