// Seed: 453348433
module module_0 (
    input wor id_0
);
  assign id_2 = id_2 == 1;
  assign id_2 = 1;
  logic [7:0] id_3;
  id_4 :
  assert property (@(1) id_2)
    if (1'd0) id_3[1] = id_4;
    else begin
      $display;
      id_2 <= id_4;
    end
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    input wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    input supply1 id_9
);
  assign id_6 = id_1;
  always_latch @(posedge 1 - id_9);
  wire id_11;
  module_0(
      id_2
  );
  wire id_12;
  assign id_7 = 1'b0;
  and (id_7, id_5, id_11, id_1);
endmodule
