{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "160000600"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "TestDDR_i/TestDDR_top_0/U0/generateILA0.ila",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "2BA1ED5699EA58A3B3CEC0ECC97E7A1E",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 27,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[27]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[26]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[25]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[24]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[23]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[22]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[21]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[20]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[19]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[18]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[17]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[16]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[15]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[14]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[13]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[12]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[11]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[10]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[9]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[8]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[7]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[6]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[5]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[4]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[3]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[2]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[1]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_cmd",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_cmd[2]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_cmd[1]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_cmd[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 127,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[127]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[126]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[125]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[124]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[123]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[122]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[121]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[120]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[119]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[118]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[117]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[116]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[115]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[114]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[113]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[112]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[111]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[110]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[109]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[108]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[107]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[106]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[105]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[104]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[103]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[102]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[101]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[100]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[99]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[98]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[97]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[96]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[95]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[94]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[93]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[92]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[91]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[90]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[89]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[88]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[87]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[86]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[85]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[84]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[83]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[82]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[81]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[80]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[79]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[78]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[77]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[76]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[75]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[74]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[73]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[72]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[71]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[70]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[69]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[68]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[67]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[66]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[65]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[64]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[63]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[62]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[61]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[60]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[59]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[58]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[57]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[56]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[55]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[54]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[53]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[52]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[51]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[50]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[49]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[48]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[47]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[46]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[45]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[44]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[43]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[42]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[41]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[40]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[39]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[38]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[37]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[36]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[35]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[34]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[33]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[32]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[31]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[30]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[29]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[28]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[27]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[26]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[25]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[24]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[23]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[22]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[21]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[20]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[19]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[18]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[17]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[16]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[15]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[14]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[13]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[12]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[11]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[10]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[9]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[8]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[7]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[6]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[5]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[4]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[3]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[2]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[1]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_end",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[15]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[14]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[13]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[12]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[11]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[10]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[9]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[8]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[7]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[6]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[5]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[4]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[3]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[2]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[1]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 127,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[127]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[126]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[125]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[124]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[123]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[122]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[121]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[120]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[119]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[118]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[117]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[116]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[115]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[114]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[113]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[112]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[111]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[110]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[109]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[108]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[107]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[106]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[105]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[104]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[103]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[102]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[101]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[100]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[99]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[98]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[97]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[96]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[95]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[94]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[93]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[92]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[91]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[90]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[89]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[88]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[87]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[86]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[85]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[84]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[83]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[82]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[81]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[80]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[79]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[78]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[77]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[76]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[75]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[74]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[73]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[72]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[71]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[70]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[69]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[68]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[67]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[66]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[65]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[64]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[63]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[62]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[61]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[60]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[59]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[58]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[57]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[56]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[55]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[54]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[53]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[52]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[51]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[50]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[49]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[48]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[47]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[46]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[45]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[44]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[43]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[42]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[41]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[40]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[39]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[38]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[37]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[36]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[35]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[34]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[33]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[32]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[31]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[30]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[29]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[28]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[27]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[26]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[25]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[24]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[23]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[22]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[21]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[20]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[19]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[18]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[17]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[16]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[15]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[14]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[13]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[12]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[11]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[10]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[9]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[8]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[7]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[6]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[5]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[4]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[3]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[2]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[1]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_end",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_rdy",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_rdy",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "TestDDR_i/TestDDR_top_0/U0/DDRSeqStat",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDRSeqStat[3]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDRSeqStat[2]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDRSeqStat[1]"
                                            },
                                            {
                                                "name": "TestDDR_i/TestDDR_top_0/U0/DDRSeqStat[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}