0.7
2020.2
Nov  8 2024
22:36:57
C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/cathode_top.sv,1737082151,systemVerilog,,C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/seven_segment.sv,,cathode_top,,uvm,,,,,,
C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/counting_buttons.sv,1738264310,systemVerilog,,,,counting_buttons,,uvm,,,,,,
C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/seven_segment.sv,1737082151,systemVerilog,,C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/counting_buttons.sv,,seven_segment,,uvm,,,,,,
