Loading plugins phase: Elapsed time ==> 0s.483ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p d:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s d:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.459ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.215ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=d:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=d:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=d:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 22 08:53:08 2015


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 22 08:53:08 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=d:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 22 08:53:09 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'd:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'd:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=d:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 22 08:53:10 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'd:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'd:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\RS232:BUART:reset_sr\
	Net_82
	Net_83
	\RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_78
	\RS232:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\RS232:BUART:sRX:MODULE_5:g1:a0:xeq\
	\RS232:BUART:sRX:MODULE_5:g1:a0:xlt\
	\RS232:BUART:sRX:MODULE_5:g1:a0:xlte\
	\RS232:BUART:sRX:MODULE_5:g1:a0:xgt\
	\RS232:BUART:sRX:MODULE_5:g1:a0:xgte\
	\RS232:BUART:sRX:MODULE_5:lt\
	\RS232:BUART:sRX:MODULE_5:eq\
	\RS232:BUART:sRX:MODULE_5:gt\
	\RS232:BUART:sRX:MODULE_5:gte\
	\RS232:BUART:sRX:MODULE_5:lte\
	\RFID:BUART:reset_sr\
	Net_95
	Net_96
	\RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_90
	\RFID:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\RFID:BUART:sRX:MODULE_10:g1:a0:xeq\
	\RFID:BUART:sRX:MODULE_10:g1:a0:xlt\
	\RFID:BUART:sRX:MODULE_10:g1:a0:xlte\
	\RFID:BUART:sRX:MODULE_10:g1:a0:xgt\
	\RFID:BUART:sRX:MODULE_10:g1:a0:xgte\
	\RFID:BUART:sRX:MODULE_10:lt\
	\RFID:BUART:sRX:MODULE_10:eq\
	\RFID:BUART:sRX:MODULE_10:gt\
	\RFID:BUART:sRX:MODULE_10:gte\
	\RFID:BUART:sRX:MODULE_10:lte\
	\PSOC:BUART:reset_sr\
	Net_108
	Net_109
	\PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_103
	\PSOC:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\PSOC:BUART:sRX:MODULE_15:g1:a0:xeq\
	\PSOC:BUART:sRX:MODULE_15:g1:a0:xlt\
	\PSOC:BUART:sRX:MODULE_15:g1:a0:xlte\
	\PSOC:BUART:sRX:MODULE_15:g1:a0:xgt\
	\PSOC:BUART:sRX:MODULE_15:g1:a0:xgte\
	\PSOC:BUART:sRX:MODULE_15:lt\
	\PSOC:BUART:sRX:MODULE_15:eq\
	\PSOC:BUART:sRX:MODULE_15:gt\
	\PSOC:BUART:sRX:MODULE_15:gte\
	\PSOC:BUART:sRX:MODULE_15:lte\
	\bluetooth:BUART:reset_sr\
	Net_121
	Net_122
	\bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_116
	\bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\bluetooth:BUART:sRX:MODULE_20:g1:a0:xeq\
	\bluetooth:BUART:sRX:MODULE_20:g1:a0:xlt\
	\bluetooth:BUART:sRX:MODULE_20:g1:a0:xlte\
	\bluetooth:BUART:sRX:MODULE_20:g1:a0:xgt\
	\bluetooth:BUART:sRX:MODULE_20:g1:a0:xgte\
	\bluetooth:BUART:sRX:MODULE_20:lt\
	\bluetooth:BUART:sRX:MODULE_20:eq\
	\bluetooth:BUART:sRX:MODULE_20:gt\
	\bluetooth:BUART:sRX:MODULE_20:gte\
	\bluetooth:BUART:sRX:MODULE_20:lte\
	\Surtidor:BUART:reset_sr\
	Net_134
	Net_135
	\Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\
	\Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\
	\Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\
	\Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\
	Net_129
	\Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_0\
	\Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\
	\Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\
	\Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\
	\Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\
	\Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\
	\Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\
	\Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\
	\Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\
	\Surtidor:BUART:sRX:MODULE_25:g1:a0:xeq\
	\Surtidor:BUART:sRX:MODULE_25:g1:a0:xlt\
	\Surtidor:BUART:sRX:MODULE_25:g1:a0:xlte\
	\Surtidor:BUART:sRX:MODULE_25:g1:a0:xgt\
	\Surtidor:BUART:sRX:MODULE_25:g1:a0:xgte\
	\Surtidor:BUART:sRX:MODULE_25:lt\
	\Surtidor:BUART:sRX:MODULE_25:eq\
	\Surtidor:BUART:sRX:MODULE_25:gt\
	\Surtidor:BUART:sRX:MODULE_25:gte\
	\Surtidor:BUART:sRX:MODULE_25:lte\
	\I2C_1:udb_clk\
	Net_253
	\I2C_1:Net_973\
	Net_254
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_259
	\I2C_1:Net_975\
	Net_258
	Net_257


Deleted 145 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RS232:BUART:HalfDuplexSend\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:FinalParityType_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:FinalParityType_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:FinalAddrMode_2\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:FinalAddrMode_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:FinalAddrMode_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:tx_ctrl_mark\ to \RS232:BUART:tx_hd_send_break\
Aliasing zero to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:tx_status_6\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:tx_status_5\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:tx_status_4\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:rx_count7_bit8_wire\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:rx_status_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \RS232:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \RS232:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_RS232_net_0 to one
Aliasing tmpOE__Tx_RS232_net_0 to one
Aliasing \RFID:BUART:tx_hd_send_break\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:HalfDuplexSend\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:FinalParityType_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:FinalParityType_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:FinalAddrMode_2\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:FinalAddrMode_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:FinalAddrMode_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:tx_ctrl_mark\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:tx_status_6\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:tx_status_5\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:tx_status_4\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:rx_count7_bit8_wire\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:rx_status_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \RFID:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \RFID:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_RFID_net_0 to one
Aliasing tmpOE__Tx_RFID_net_0 to one
Aliasing \PSOC:BUART:tx_hd_send_break\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:HalfDuplexSend\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:FinalParityType_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:FinalParityType_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:FinalAddrMode_2\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:FinalAddrMode_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:FinalAddrMode_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:tx_ctrl_mark\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:tx_status_6\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:tx_status_5\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:tx_status_4\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:rx_count7_bit8_wire\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to one
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to one
Aliasing \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:rx_status_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_6\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_5\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_4\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_6\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_5\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_4\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_3\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_2\ to one
Aliasing \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_1\ to one
Aliasing \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_PSOC_net_0 to one
Aliasing tmpOE__Tx_PSOC_net_0 to one
Aliasing \bluetooth:BUART:tx_hd_send_break\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:HalfDuplexSend\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:FinalParityType_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:FinalParityType_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:FinalAddrMode_2\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:FinalAddrMode_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:FinalAddrMode_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:tx_ctrl_mark\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:tx_status_6\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:tx_status_5\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:tx_status_4\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:rx_count7_bit8_wire\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN14_1 to MODIN13_1
Aliasing MODIN14_0 to MODIN13_0
Aliasing \bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to one
Aliasing MODIN15_1 to MODIN13_1
Aliasing MODIN15_0 to MODIN13_0
Aliasing \bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to one
Aliasing \bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:rx_status_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_6\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_5\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_4\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_6\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_5\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_4\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_3\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_2\ to one
Aliasing \bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_1\ to one
Aliasing \bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_Blue_net_0 to one
Aliasing tmpOE__Tx_Blue_net_0 to one
Aliasing \Surtidor:BUART:tx_hd_send_break\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:HalfDuplexSend\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:FinalParityType_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:FinalParityType_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:FinalAddrMode_2\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:FinalAddrMode_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:FinalAddrMode_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:tx_ctrl_mark\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:tx_status_6\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:tx_status_5\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:tx_status_4\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:rx_count7_bit8_wire\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Surtidor:BUART:sRX:s23Poll:MODIN18_1\ to \Surtidor:BUART:sRX:s23Poll:MODIN17_1\
Aliasing \Surtidor:BUART:sRX:s23Poll:MODIN18_0\ to \Surtidor:BUART:sRX:s23Poll:MODIN17_0\
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ to one
Aliasing \Surtidor:BUART:sRX:s23Poll:MODIN19_1\ to \Surtidor:BUART:sRX:s23Poll:MODIN17_1\
Aliasing \Surtidor:BUART:sRX:s23Poll:MODIN19_0\ to \Surtidor:BUART:sRX:s23Poll:MODIN17_0\
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ to one
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:rx_status_1\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_6\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_5\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_4\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_6\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_5\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_4\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_3\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_2\ to one
Aliasing \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_1\ to one
Aliasing \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_0\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_Surt_net_0 to one
Aliasing tmpOE__Tx_Surt_net_0 to one
Aliasing tmpOE__Select1_RS232_net_0 to one
Aliasing tmpOE__Select0_RS232_net_0 to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing \I2C_1:Net_969\ to one
Aliasing \I2C_1:Net_968\ to one
Aliasing tmpOE__Select1_RFID_net_0 to one
Aliasing tmpOE__Select0_RFID_net_0 to one
Aliasing tmpOE__Enable_RFid_net_0 to one
Aliasing tmpOE__IB1_net_0 to one
Aliasing tmpOE__IB2_net_0 to one
Aliasing tmpOE__Psoc_status_net_1 to one
Aliasing tmpOE__Psoc_status_net_0 to one
Aliasing tmpOE__Botones_net_1 to one
Aliasing tmpOE__Botones_net_0 to one
Aliasing \RS232:BUART:reset_reg\\D\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RS232:BUART:rx_break_status\\D\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:reset_reg\\D\ to \RS232:BUART:tx_hd_send_break\
Aliasing \RFID:BUART:rx_break_status\\D\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:reset_reg\\D\ to \RS232:BUART:tx_hd_send_break\
Aliasing \PSOC:BUART:rx_break_status\\D\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:reset_reg\\D\ to \RS232:BUART:tx_hd_send_break\
Aliasing \bluetooth:BUART:rx_break_status\\D\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:reset_reg\\D\ to \RS232:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:rx_break_status\\D\ to \RS232:BUART:tx_hd_send_break\
Removing Lhs of wire \RS232:Net_61\[2] = \RS232:Net_9\[1]
Removing Lhs of wire \RS232:BUART:HalfDuplexSend\[8] = \RS232:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \RS232:BUART:FinalParityType_1\[9] = \RS232:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \RS232:BUART:FinalParityType_0\[10] = \RS232:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \RS232:BUART:FinalAddrMode_2\[11] = \RS232:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \RS232:BUART:FinalAddrMode_1\[12] = \RS232:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \RS232:BUART:FinalAddrMode_0\[13] = \RS232:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \RS232:BUART:tx_ctrl_mark\[14] = \RS232:BUART:tx_hd_send_break\[7]
Removing Rhs of wire \RS232:BUART:tx_bitclk_enable_pre\[26] = \RS232:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \RS232:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \RS232:BUART:tx_counter_tc\[73] = \RS232:BUART:tx_counter_dp\[64]
Removing Lhs of wire \RS232:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \RS232:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \RS232:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \RS232:BUART:tx_status_1\[78] = \RS232:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \RS232:BUART:tx_status_3\[80] = \RS232:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \RS232:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[148] = \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[150] = \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[151] = \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[152] = \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[190]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = MODIN1_1[154]
Removing Rhs of wire MODIN1_1[154] = \RS232:BUART:pollcount_1\[146]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = MODIN1_0[156]
Removing Rhs of wire MODIN1_0[156] = \RS232:BUART:pollcount_0\[149]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = MODIN1_1[154]
Removing Lhs of wire MODIN2_1[165] = MODIN1_1[154]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = MODIN1_0[156]
Removing Lhs of wire MODIN2_0[167] = MODIN1_0[156]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = MODIN1_1[154]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = MODIN1_0[156]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[178] = MODIN1_1[154]
Removing Lhs of wire MODIN3_1[179] = MODIN1_1[154]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[180] = MODIN1_0[156]
Removing Lhs of wire MODIN3_0[181] = MODIN1_0[156]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[184] = MODIN1_1[154]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[185] = MODIN1_0[156]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \RS232:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \RS232:BUART:rx_status_2\[195] = \RS232:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \RS232:BUART:rx_status_3\[197] = \RS232:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[208] = \RS232:BUART:sRX:MODULE_4:g2:a0:lta_0\[257]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[212] = \RS232:BUART:sRX:MODULE_5:g1:a0:xneq\[279]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:newa_3\[216] = MODIN4_6[217]
Removing Rhs of wire MODIN4_6[217] = \RS232:BUART:rx_count_6\[135]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:newa_2\[218] = MODIN4_5[219]
Removing Rhs of wire MODIN4_5[219] = \RS232:BUART:rx_count_5\[136]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:newa_1\[220] = MODIN4_4[221]
Removing Rhs of wire MODIN4_4[221] = \RS232:BUART:rx_count_4\[137]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:newa_0\[222] = MODIN4_3[223]
Removing Rhs of wire MODIN4_3[223] = \RS232:BUART:rx_count_3\[138]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:dataa_3\[234] = MODIN4_6[217]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:dataa_2\[235] = MODIN4_5[219]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:dataa_1\[236] = MODIN4_4[221]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:dataa_0\[237] = MODIN4_3[223]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_4:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_5:g1:a0:newa_0\[259] = \RS232:BUART:rx_postpoll\[94]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_5:g1:a0:newb_0\[260] = \RS232:BUART:rx_parity_bit\[211]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_5:g1:a0:dataa_0\[261] = \RS232:BUART:rx_postpoll\[94]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_5:g1:a0:datab_0\[262] = \RS232:BUART:rx_parity_bit\[211]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[263] = \RS232:BUART:rx_postpoll\[94]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[264] = \RS232:BUART:rx_parity_bit\[211]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[267] = \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[268] = \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_RS232_net_0[290] = one[4]
Removing Lhs of wire tmpOE__Tx_RS232_net_0[295] = one[4]
Removing Lhs of wire \RFID:Net_61\[302] = \RFID:Net_9\[301]
Removing Lhs of wire \RFID:BUART:tx_hd_send_break\[306] = zero[27]
Removing Lhs of wire \RFID:BUART:HalfDuplexSend\[307] = zero[27]
Removing Lhs of wire \RFID:BUART:FinalParityType_1\[308] = zero[27]
Removing Lhs of wire \RFID:BUART:FinalParityType_0\[309] = zero[27]
Removing Lhs of wire \RFID:BUART:FinalAddrMode_2\[310] = zero[27]
Removing Lhs of wire \RFID:BUART:FinalAddrMode_1\[311] = zero[27]
Removing Lhs of wire \RFID:BUART:FinalAddrMode_0\[312] = zero[27]
Removing Lhs of wire \RFID:BUART:tx_ctrl_mark\[313] = zero[27]
Removing Rhs of wire \RFID:BUART:tx_bitclk_enable_pre\[325] = \RFID:BUART:tx_bitclk_dp\[361]
Removing Lhs of wire \RFID:BUART:tx_counter_tc\[371] = \RFID:BUART:tx_counter_dp\[362]
Removing Lhs of wire \RFID:BUART:tx_status_6\[372] = zero[27]
Removing Lhs of wire \RFID:BUART:tx_status_5\[373] = zero[27]
Removing Lhs of wire \RFID:BUART:tx_status_4\[374] = zero[27]
Removing Lhs of wire \RFID:BUART:tx_status_1\[376] = \RFID:BUART:tx_fifo_empty\[339]
Removing Lhs of wire \RFID:BUART:tx_status_3\[378] = \RFID:BUART:tx_fifo_notfull\[338]
Removing Lhs of wire \RFID:BUART:rx_count7_bit8_wire\[438] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[446] = \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[457]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[448] = \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[458]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[449] = \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[474]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[450] = \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[488]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[451] = MODIN5_1[452]
Removing Rhs of wire MODIN5_1[452] = \RFID:BUART:pollcount_1\[444]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[453] = MODIN5_0[454]
Removing Rhs of wire MODIN5_0[454] = \RFID:BUART:pollcount_0\[447]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[460] = one[4]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[461] = one[4]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[462] = MODIN5_1[452]
Removing Lhs of wire MODIN6_1[463] = MODIN5_1[452]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[464] = MODIN5_0[454]
Removing Lhs of wire MODIN6_0[465] = MODIN5_0[454]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[466] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[467] = one[4]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[468] = MODIN5_1[452]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[469] = MODIN5_0[454]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[470] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[471] = one[4]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[476] = MODIN5_1[452]
Removing Lhs of wire MODIN7_1[477] = MODIN5_1[452]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[478] = MODIN5_0[454]
Removing Lhs of wire MODIN7_0[479] = MODIN5_0[454]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[480] = one[4]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[481] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[482] = MODIN5_1[452]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[483] = MODIN5_0[454]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[484] = one[4]
Removing Lhs of wire \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[485] = zero[27]
Removing Lhs of wire \RFID:BUART:rx_status_1\[492] = zero[27]
Removing Rhs of wire \RFID:BUART:rx_status_2\[493] = \RFID:BUART:rx_parity_error_status\[494]
Removing Rhs of wire \RFID:BUART:rx_status_3\[495] = \RFID:BUART:rx_stop_bit_error\[496]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[506] = \RFID:BUART:sRX:MODULE_9:g2:a0:lta_0\[555]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[510] = \RFID:BUART:sRX:MODULE_10:g1:a0:xneq\[577]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:newa_6\[511] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:newa_5\[512] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:newa_4\[513] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:newa_3\[514] = MODIN8_6[515]
Removing Rhs of wire MODIN8_6[515] = \RFID:BUART:rx_count_6\[433]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:newa_2\[516] = MODIN8_5[517]
Removing Rhs of wire MODIN8_5[517] = \RFID:BUART:rx_count_5\[434]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:newa_1\[518] = MODIN8_4[519]
Removing Rhs of wire MODIN8_4[519] = \RFID:BUART:rx_count_4\[435]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:newa_0\[520] = MODIN8_3[521]
Removing Rhs of wire MODIN8_3[521] = \RFID:BUART:rx_count_3\[436]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:newb_6\[522] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:newb_5\[523] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:newb_4\[524] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:newb_3\[525] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:newb_2\[526] = one[4]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:newb_1\[527] = one[4]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:newb_0\[528] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:dataa_6\[529] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:dataa_5\[530] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:dataa_4\[531] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:dataa_3\[532] = MODIN8_6[515]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:dataa_2\[533] = MODIN8_5[517]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:dataa_1\[534] = MODIN8_4[519]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:dataa_0\[535] = MODIN8_3[521]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:datab_6\[536] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:datab_5\[537] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:datab_4\[538] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:datab_3\[539] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:datab_2\[540] = one[4]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:datab_1\[541] = one[4]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_9:g2:a0:datab_0\[542] = zero[27]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_10:g1:a0:newa_0\[557] = \RFID:BUART:rx_postpoll\[392]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_10:g1:a0:newb_0\[558] = \RFID:BUART:rx_parity_bit\[509]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_10:g1:a0:dataa_0\[559] = \RFID:BUART:rx_postpoll\[392]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_10:g1:a0:datab_0\[560] = \RFID:BUART:rx_parity_bit\[509]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[561] = \RFID:BUART:rx_postpoll\[392]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[562] = \RFID:BUART:rx_parity_bit\[509]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[564] = one[4]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[565] = \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[563]
Removing Lhs of wire \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[566] = \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[563]
Removing Lhs of wire tmpOE__Rx_RFID_net_0[588] = one[4]
Removing Lhs of wire tmpOE__Tx_RFID_net_0[593] = one[4]
Removing Lhs of wire \PSOC:Net_61\[600] = \PSOC:Net_9\[599]
Removing Lhs of wire \PSOC:BUART:tx_hd_send_break\[604] = zero[27]
Removing Lhs of wire \PSOC:BUART:HalfDuplexSend\[605] = zero[27]
Removing Lhs of wire \PSOC:BUART:FinalParityType_1\[606] = zero[27]
Removing Lhs of wire \PSOC:BUART:FinalParityType_0\[607] = zero[27]
Removing Lhs of wire \PSOC:BUART:FinalAddrMode_2\[608] = zero[27]
Removing Lhs of wire \PSOC:BUART:FinalAddrMode_1\[609] = zero[27]
Removing Lhs of wire \PSOC:BUART:FinalAddrMode_0\[610] = zero[27]
Removing Lhs of wire \PSOC:BUART:tx_ctrl_mark\[611] = zero[27]
Removing Rhs of wire \PSOC:BUART:tx_bitclk_enable_pre\[623] = \PSOC:BUART:tx_bitclk_dp\[659]
Removing Lhs of wire \PSOC:BUART:tx_counter_tc\[669] = \PSOC:BUART:tx_counter_dp\[660]
Removing Lhs of wire \PSOC:BUART:tx_status_6\[670] = zero[27]
Removing Lhs of wire \PSOC:BUART:tx_status_5\[671] = zero[27]
Removing Lhs of wire \PSOC:BUART:tx_status_4\[672] = zero[27]
Removing Lhs of wire \PSOC:BUART:tx_status_1\[674] = \PSOC:BUART:tx_fifo_empty\[637]
Removing Lhs of wire \PSOC:BUART:tx_status_3\[676] = \PSOC:BUART:tx_fifo_notfull\[636]
Removing Lhs of wire \PSOC:BUART:rx_count7_bit8_wire\[736] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[744] = \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[755]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[746] = \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[756]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[747] = \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[772]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[748] = \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[786]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[749] = MODIN9_1[750]
Removing Rhs of wire MODIN9_1[750] = \PSOC:BUART:pollcount_1\[742]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[751] = MODIN9_0[752]
Removing Rhs of wire MODIN9_0[752] = \PSOC:BUART:pollcount_0\[745]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[758] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[759] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[760] = MODIN9_1[750]
Removing Lhs of wire MODIN10_1[761] = MODIN9_1[750]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[762] = MODIN9_0[752]
Removing Lhs of wire MODIN10_0[763] = MODIN9_0[752]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[764] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[765] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[766] = MODIN9_1[750]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[767] = MODIN9_0[752]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[768] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[769] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[774] = MODIN9_1[750]
Removing Lhs of wire MODIN11_1[775] = MODIN9_1[750]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[776] = MODIN9_0[752]
Removing Lhs of wire MODIN11_0[777] = MODIN9_0[752]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[778] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[779] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[780] = MODIN9_1[750]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[781] = MODIN9_0[752]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[782] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[783] = zero[27]
Removing Lhs of wire \PSOC:BUART:rx_status_1\[790] = zero[27]
Removing Rhs of wire \PSOC:BUART:rx_status_2\[791] = \PSOC:BUART:rx_parity_error_status\[792]
Removing Rhs of wire \PSOC:BUART:rx_status_3\[793] = \PSOC:BUART:rx_stop_bit_error\[794]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[804] = \PSOC:BUART:sRX:MODULE_14:g2:a0:lta_0\[853]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[808] = \PSOC:BUART:sRX:MODULE_15:g1:a0:xneq\[875]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_6\[809] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_5\[810] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_4\[811] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_3\[812] = MODIN12_6[813]
Removing Rhs of wire MODIN12_6[813] = \PSOC:BUART:rx_count_6\[731]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_2\[814] = MODIN12_5[815]
Removing Rhs of wire MODIN12_5[815] = \PSOC:BUART:rx_count_5\[732]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_1\[816] = MODIN12_4[817]
Removing Rhs of wire MODIN12_4[817] = \PSOC:BUART:rx_count_4\[733]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_0\[818] = MODIN12_3[819]
Removing Rhs of wire MODIN12_3[819] = \PSOC:BUART:rx_count_3\[734]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_6\[820] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_5\[821] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_4\[822] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_3\[823] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_2\[824] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_1\[825] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_0\[826] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:dataa_6\[827] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:dataa_5\[828] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:dataa_4\[829] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:dataa_3\[830] = MODIN12_6[813]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:dataa_2\[831] = MODIN12_5[815]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:dataa_1\[832] = MODIN12_4[817]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:dataa_0\[833] = MODIN12_3[819]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:datab_6\[834] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:datab_5\[835] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:datab_4\[836] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:datab_3\[837] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:datab_2\[838] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:datab_1\[839] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_14:g2:a0:datab_0\[840] = zero[27]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_15:g1:a0:newa_0\[855] = \PSOC:BUART:rx_postpoll\[690]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_15:g1:a0:newb_0\[856] = \PSOC:BUART:rx_parity_bit\[807]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_15:g1:a0:dataa_0\[857] = \PSOC:BUART:rx_postpoll\[690]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_15:g1:a0:datab_0\[858] = \PSOC:BUART:rx_parity_bit\[807]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[859] = \PSOC:BUART:rx_postpoll\[690]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[860] = \PSOC:BUART:rx_parity_bit\[807]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[862] = one[4]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[863] = \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[861]
Removing Lhs of wire \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[864] = \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[861]
Removing Lhs of wire tmpOE__Rx_PSOC_net_0[886] = one[4]
Removing Lhs of wire tmpOE__Tx_PSOC_net_0[891] = one[4]
Removing Lhs of wire \bluetooth:Net_61\[898] = \bluetooth:Net_9\[897]
Removing Lhs of wire \bluetooth:BUART:tx_hd_send_break\[902] = zero[27]
Removing Lhs of wire \bluetooth:BUART:HalfDuplexSend\[903] = zero[27]
Removing Lhs of wire \bluetooth:BUART:FinalParityType_1\[904] = zero[27]
Removing Lhs of wire \bluetooth:BUART:FinalParityType_0\[905] = zero[27]
Removing Lhs of wire \bluetooth:BUART:FinalAddrMode_2\[906] = zero[27]
Removing Lhs of wire \bluetooth:BUART:FinalAddrMode_1\[907] = zero[27]
Removing Lhs of wire \bluetooth:BUART:FinalAddrMode_0\[908] = zero[27]
Removing Lhs of wire \bluetooth:BUART:tx_ctrl_mark\[909] = zero[27]
Removing Rhs of wire \bluetooth:BUART:tx_bitclk_enable_pre\[921] = \bluetooth:BUART:tx_bitclk_dp\[957]
Removing Lhs of wire \bluetooth:BUART:tx_counter_tc\[967] = \bluetooth:BUART:tx_counter_dp\[958]
Removing Lhs of wire \bluetooth:BUART:tx_status_6\[968] = zero[27]
Removing Lhs of wire \bluetooth:BUART:tx_status_5\[969] = zero[27]
Removing Lhs of wire \bluetooth:BUART:tx_status_4\[970] = zero[27]
Removing Lhs of wire \bluetooth:BUART:tx_status_1\[972] = \bluetooth:BUART:tx_fifo_empty\[935]
Removing Lhs of wire \bluetooth:BUART:tx_status_3\[974] = \bluetooth:BUART:tx_fifo_notfull\[934]
Removing Lhs of wire \bluetooth:BUART:rx_count7_bit8_wire\[1034] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_16_1[1042] = \bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[1053]
Removing Rhs of wire add_vv_vv_MODGEN_16_0[1044] = \bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[1054]
Removing Lhs of wire cmp_vv_vv_MODGEN_17[1045] = \bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[1070]
Removing Lhs of wire cmp_vv_vv_MODGEN_18[1046] = \bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[1084]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[1047] = MODIN13_1[1048]
Removing Rhs of wire MODIN13_1[1048] = \bluetooth:BUART:pollcount_1\[1040]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[1049] = MODIN13_0[1050]
Removing Rhs of wire MODIN13_0[1050] = \bluetooth:BUART:pollcount_0\[1043]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[1056] = one[4]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[1057] = one[4]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[1058] = MODIN13_1[1048]
Removing Lhs of wire MODIN14_1[1059] = MODIN13_1[1048]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[1060] = MODIN13_0[1050]
Removing Lhs of wire MODIN14_0[1061] = MODIN13_0[1050]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[1062] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[1063] = one[4]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[1064] = MODIN13_1[1048]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[1065] = MODIN13_0[1050]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[1066] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[1067] = one[4]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[1072] = MODIN13_1[1048]
Removing Lhs of wire MODIN15_1[1073] = MODIN13_1[1048]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[1074] = MODIN13_0[1050]
Removing Lhs of wire MODIN15_0[1075] = MODIN13_0[1050]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[1076] = one[4]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[1077] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[1078] = MODIN13_1[1048]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[1079] = MODIN13_0[1050]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[1080] = one[4]
Removing Lhs of wire \bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[1081] = zero[27]
Removing Lhs of wire \bluetooth:BUART:rx_status_1\[1088] = zero[27]
Removing Rhs of wire \bluetooth:BUART:rx_status_2\[1089] = \bluetooth:BUART:rx_parity_error_status\[1090]
Removing Rhs of wire \bluetooth:BUART:rx_status_3\[1091] = \bluetooth:BUART:rx_stop_bit_error\[1092]
Removing Lhs of wire cmp_vv_vv_MODGEN_19[1102] = \bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_0\[1151]
Removing Lhs of wire cmp_vv_vv_MODGEN_20[1106] = \bluetooth:BUART:sRX:MODULE_20:g1:a0:xneq\[1173]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_6\[1107] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_5\[1108] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_4\[1109] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_3\[1110] = MODIN16_6[1111]
Removing Rhs of wire MODIN16_6[1111] = \bluetooth:BUART:rx_count_6\[1029]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_2\[1112] = MODIN16_5[1113]
Removing Rhs of wire MODIN16_5[1113] = \bluetooth:BUART:rx_count_5\[1030]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_1\[1114] = MODIN16_4[1115]
Removing Rhs of wire MODIN16_4[1115] = \bluetooth:BUART:rx_count_4\[1031]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_0\[1116] = MODIN16_3[1117]
Removing Rhs of wire MODIN16_3[1117] = \bluetooth:BUART:rx_count_3\[1032]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_6\[1118] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_5\[1119] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_4\[1120] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_3\[1121] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_2\[1122] = one[4]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_1\[1123] = one[4]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_0\[1124] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:dataa_6\[1125] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:dataa_5\[1126] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:dataa_4\[1127] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:dataa_3\[1128] = MODIN16_6[1111]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:dataa_2\[1129] = MODIN16_5[1113]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:dataa_1\[1130] = MODIN16_4[1115]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:dataa_0\[1131] = MODIN16_3[1117]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:datab_6\[1132] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:datab_5\[1133] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:datab_4\[1134] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:datab_3\[1135] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:datab_2\[1136] = one[4]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:datab_1\[1137] = one[4]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_19:g2:a0:datab_0\[1138] = zero[27]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_20:g1:a0:newa_0\[1153] = \bluetooth:BUART:rx_postpoll\[988]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_20:g1:a0:newb_0\[1154] = \bluetooth:BUART:rx_parity_bit\[1105]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_20:g1:a0:dataa_0\[1155] = \bluetooth:BUART:rx_postpoll\[988]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_20:g1:a0:datab_0\[1156] = \bluetooth:BUART:rx_parity_bit\[1105]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[1157] = \bluetooth:BUART:rx_postpoll\[988]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[1158] = \bluetooth:BUART:rx_parity_bit\[1105]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[1160] = one[4]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[1161] = \bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1159]
Removing Lhs of wire \bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[1162] = \bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1159]
Removing Lhs of wire tmpOE__Rx_Blue_net_0[1184] = one[4]
Removing Lhs of wire tmpOE__Tx_Blue_net_0[1189] = one[4]
Removing Lhs of wire \Surtidor:Net_61\[1196] = \Surtidor:Net_9\[1195]
Removing Lhs of wire \Surtidor:BUART:tx_hd_send_break\[1200] = zero[27]
Removing Lhs of wire \Surtidor:BUART:HalfDuplexSend\[1201] = zero[27]
Removing Lhs of wire \Surtidor:BUART:FinalParityType_1\[1202] = zero[27]
Removing Lhs of wire \Surtidor:BUART:FinalParityType_0\[1203] = zero[27]
Removing Lhs of wire \Surtidor:BUART:FinalAddrMode_2\[1204] = zero[27]
Removing Lhs of wire \Surtidor:BUART:FinalAddrMode_1\[1205] = zero[27]
Removing Lhs of wire \Surtidor:BUART:FinalAddrMode_0\[1206] = zero[27]
Removing Lhs of wire \Surtidor:BUART:tx_ctrl_mark\[1207] = zero[27]
Removing Rhs of wire \Surtidor:BUART:tx_bitclk_enable_pre\[1219] = \Surtidor:BUART:tx_bitclk_dp\[1255]
Removing Lhs of wire \Surtidor:BUART:tx_counter_tc\[1265] = \Surtidor:BUART:tx_counter_dp\[1256]
Removing Lhs of wire \Surtidor:BUART:tx_status_6\[1266] = zero[27]
Removing Lhs of wire \Surtidor:BUART:tx_status_5\[1267] = zero[27]
Removing Lhs of wire \Surtidor:BUART:tx_status_4\[1268] = zero[27]
Removing Lhs of wire \Surtidor:BUART:tx_status_1\[1270] = \Surtidor:BUART:tx_fifo_empty\[1233]
Removing Lhs of wire \Surtidor:BUART:tx_status_3\[1272] = \Surtidor:BUART:tx_fifo_notfull\[1232]
Removing Lhs of wire \Surtidor:BUART:rx_count7_bit8_wire\[1332] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_1\[1340] = \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\[1351]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_0\[1342] = \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\[1352]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_22\[1343] = \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\[1368]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_23\[1344] = \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\[1382]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\[1345] = \Surtidor:BUART:sRX:s23Poll:MODIN17_1\[1346]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODIN17_1\[1346] = \Surtidor:BUART:pollcount_1\[1338]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\[1347] = \Surtidor:BUART:sRX:s23Poll:MODIN17_0\[1348]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODIN17_0\[1348] = \Surtidor:BUART:pollcount_0\[1341]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\[1354] = one[4]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\[1355] = one[4]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\[1356] = \Surtidor:BUART:pollcount_1\[1338]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODIN18_1\[1357] = \Surtidor:BUART:pollcount_1\[1338]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\[1358] = \Surtidor:BUART:pollcount_0\[1341]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODIN18_0\[1359] = \Surtidor:BUART:pollcount_0\[1341]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\[1360] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\[1361] = one[4]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\[1362] = \Surtidor:BUART:pollcount_1\[1338]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\[1363] = \Surtidor:BUART:pollcount_0\[1341]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\[1364] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\[1365] = one[4]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\[1370] = \Surtidor:BUART:pollcount_1\[1338]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODIN19_1\[1371] = \Surtidor:BUART:pollcount_1\[1338]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\[1372] = \Surtidor:BUART:pollcount_0\[1341]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODIN19_0\[1373] = \Surtidor:BUART:pollcount_0\[1341]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\[1374] = one[4]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\[1375] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\[1376] = \Surtidor:BUART:pollcount_1\[1338]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\[1377] = \Surtidor:BUART:pollcount_0\[1341]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\[1378] = one[4]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\[1379] = zero[27]
Removing Lhs of wire \Surtidor:BUART:rx_status_1\[1386] = zero[27]
Removing Rhs of wire \Surtidor:BUART:rx_status_2\[1387] = \Surtidor:BUART:rx_parity_error_status\[1388]
Removing Rhs of wire \Surtidor:BUART:rx_status_3\[1389] = \Surtidor:BUART:rx_stop_bit_error\[1390]
Removing Lhs of wire \Surtidor:BUART:sRX:cmp_vv_vv_MODGEN_24\[1400] = \Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_0\[1449]
Removing Lhs of wire \Surtidor:BUART:sRX:cmp_vv_vv_MODGEN_25\[1404] = \Surtidor:BUART:sRX:MODULE_25:g1:a0:xneq\[1471]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_6\[1405] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_5\[1406] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_4\[1407] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_3\[1408] = \Surtidor:BUART:sRX:MODIN20_6\[1409]
Removing Lhs of wire \Surtidor:BUART:sRX:MODIN20_6\[1409] = \Surtidor:BUART:rx_count_6\[1327]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_2\[1410] = \Surtidor:BUART:sRX:MODIN20_5\[1411]
Removing Lhs of wire \Surtidor:BUART:sRX:MODIN20_5\[1411] = \Surtidor:BUART:rx_count_5\[1328]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_1\[1412] = \Surtidor:BUART:sRX:MODIN20_4\[1413]
Removing Lhs of wire \Surtidor:BUART:sRX:MODIN20_4\[1413] = \Surtidor:BUART:rx_count_4\[1329]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_0\[1414] = \Surtidor:BUART:sRX:MODIN20_3\[1415]
Removing Lhs of wire \Surtidor:BUART:sRX:MODIN20_3\[1415] = \Surtidor:BUART:rx_count_3\[1330]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_6\[1416] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_5\[1417] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_4\[1418] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_3\[1419] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_2\[1420] = one[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_1\[1421] = one[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_0\[1422] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:dataa_6\[1423] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:dataa_5\[1424] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:dataa_4\[1425] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:dataa_3\[1426] = \Surtidor:BUART:rx_count_6\[1327]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:dataa_2\[1427] = \Surtidor:BUART:rx_count_5\[1328]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:dataa_1\[1428] = \Surtidor:BUART:rx_count_4\[1329]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:dataa_0\[1429] = \Surtidor:BUART:rx_count_3\[1330]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:datab_6\[1430] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:datab_5\[1431] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:datab_4\[1432] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:datab_3\[1433] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:datab_2\[1434] = one[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:datab_1\[1435] = one[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_24:g2:a0:datab_0\[1436] = zero[27]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_25:g1:a0:newa_0\[1451] = \Surtidor:BUART:rx_postpoll\[1286]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_25:g1:a0:newb_0\[1452] = \Surtidor:BUART:rx_parity_bit\[1403]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_25:g1:a0:dataa_0\[1453] = \Surtidor:BUART:rx_postpoll\[1286]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_25:g1:a0:datab_0\[1454] = \Surtidor:BUART:rx_parity_bit\[1403]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\[1455] = \Surtidor:BUART:rx_postpoll\[1286]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\[1456] = \Surtidor:BUART:rx_parity_bit\[1403]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\[1458] = one[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\[1459] = \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1457]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\[1460] = \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1457]
Removing Lhs of wire tmpOE__Rx_Surt_net_0[1482] = one[4]
Removing Lhs of wire tmpOE__Tx_Surt_net_0[1487] = one[4]
Removing Lhs of wire tmpOE__Select1_RS232_net_0[1493] = one[4]
Removing Lhs of wire tmpOE__Select0_RS232_net_0[1499] = one[4]
Removing Lhs of wire tmpOE__SDA_1_net_0[1505] = one[4]
Removing Lhs of wire tmpOE__SCL_1_net_0[1511] = one[4]
Removing Rhs of wire \I2C_1:sda_x_wire\[1516] = \I2C_1:Net_643_1\[1517]
Removing Rhs of wire \I2C_1:Net_697\[1519] = \I2C_1:Net_643_2\[1525]
Removing Rhs of wire \I2C_1:Net_1109_0\[1522] = \I2C_1:scl_yfb\[1535]
Removing Rhs of wire \I2C_1:Net_1109_1\[1523] = \I2C_1:sda_yfb\[1536]
Removing Lhs of wire \I2C_1:scl_x_wire\[1526] = \I2C_1:Net_643_0\[1524]
Removing Lhs of wire \I2C_1:Net_969\[1527] = one[4]
Removing Lhs of wire \I2C_1:Net_968\[1528] = one[4]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[1538] = one[4]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[1540] = one[4]
Removing Lhs of wire tmpOE__Select1_RFID_net_0[1547] = one[4]
Removing Lhs of wire tmpOE__Select0_RFID_net_0[1553] = one[4]
Removing Lhs of wire tmpOE__Enable_RFid_net_0[1559] = one[4]
Removing Lhs of wire tmpOE__IB1_net_0[1565] = one[4]
Removing Lhs of wire tmpOE__IB2_net_0[1571] = one[4]
Removing Lhs of wire tmpOE__Psoc_status_net_1[1577] = one[4]
Removing Lhs of wire tmpOE__Psoc_status_net_0[1578] = one[4]
Removing Lhs of wire tmpOE__Botones_net_1[1586] = one[4]
Removing Lhs of wire tmpOE__Botones_net_0[1587] = one[4]
Removing Lhs of wire \RS232:BUART:reset_reg\\D\[1594] = zero[27]
Removing Lhs of wire \RS232:BUART:rx_bitclk\\D\[1609] = \RS232:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \RS232:BUART:rx_parity_error_pre\\D\[1618] = \RS232:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \RS232:BUART:rx_break_status\\D\[1619] = zero[27]
Removing Lhs of wire \RFID:BUART:reset_reg\\D\[1623] = zero[27]
Removing Lhs of wire \RFID:BUART:rx_bitclk\\D\[1638] = \RFID:BUART:rx_bitclk_pre\[427]
Removing Lhs of wire \RFID:BUART:rx_parity_error_pre\\D\[1647] = \RFID:BUART:rx_parity_error_pre\[504]
Removing Lhs of wire \RFID:BUART:rx_break_status\\D\[1648] = zero[27]
Removing Lhs of wire \PSOC:BUART:reset_reg\\D\[1652] = zero[27]
Removing Lhs of wire \PSOC:BUART:rx_bitclk\\D\[1667] = \PSOC:BUART:rx_bitclk_pre\[725]
Removing Lhs of wire \PSOC:BUART:rx_parity_error_pre\\D\[1676] = \PSOC:BUART:rx_parity_error_pre\[802]
Removing Lhs of wire \PSOC:BUART:rx_break_status\\D\[1677] = zero[27]
Removing Lhs of wire \bluetooth:BUART:reset_reg\\D\[1681] = zero[27]
Removing Lhs of wire \bluetooth:BUART:rx_bitclk\\D\[1696] = \bluetooth:BUART:rx_bitclk_pre\[1023]
Removing Lhs of wire \bluetooth:BUART:rx_parity_error_pre\\D\[1705] = \bluetooth:BUART:rx_parity_error_pre\[1100]
Removing Lhs of wire \bluetooth:BUART:rx_break_status\\D\[1706] = zero[27]
Removing Lhs of wire \Surtidor:BUART:reset_reg\\D\[1710] = zero[27]
Removing Lhs of wire \Surtidor:BUART:rx_bitclk\\D\[1725] = \Surtidor:BUART:rx_bitclk_pre\[1321]
Removing Lhs of wire \Surtidor:BUART:rx_parity_error_pre\\D\[1734] = \Surtidor:BUART:rx_parity_error_pre\[1398]
Removing Lhs of wire \Surtidor:BUART:rx_break_status\\D\[1735] = zero[27]

------------------------------------------------------
Aliased 0 equations, 517 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\RS232:BUART:rx_addressmatch\' (cost = 0):
\RS232:BUART:rx_addressmatch\ <= (\RS232:BUART:rx_addressmatch2\
	OR \RS232:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\RS232:BUART:rx_bitclk_pre\' (cost = 1):
\RS232:BUART:rx_bitclk_pre\ <= ((not \RS232:BUART:rx_count_2\ and not \RS232:BUART:rx_count_1\ and not \RS232:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RS232:BUART:rx_bitclk_pre16x\' (cost = 0):
\RS232:BUART:rx_bitclk_pre16x\ <= ((not \RS232:BUART:rx_count_2\ and \RS232:BUART:rx_count_1\ and \RS232:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RS232:BUART:rx_poll_bit1\' (cost = 1):
\RS232:BUART:rx_poll_bit1\ <= ((not \RS232:BUART:rx_count_2\ and not \RS232:BUART:rx_count_1\ and \RS232:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RS232:BUART:rx_poll_bit2\' (cost = 1):
\RS232:BUART:rx_poll_bit2\ <= ((not \RS232:BUART:rx_count_2\ and not \RS232:BUART:rx_count_1\ and not \RS232:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RS232:BUART:pollingrange\' (cost = 4):
\RS232:BUART:pollingrange\ <= ((not \RS232:BUART:rx_count_2\ and not \RS232:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS232:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\RS232:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS232:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\RS232:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS232:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\RS232:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS232:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\RS232:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS232:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\RS232:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS232:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\RS232:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS232:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\RS232:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS232:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\RS232:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\RS232:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\RS232:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\RS232:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\RS232:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\RS232:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\RS232:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\RS232:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\RS232:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\RS232:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\RS232:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\RFID:BUART:rx_addressmatch\' (cost = 0):
\RFID:BUART:rx_addressmatch\ <= (\RFID:BUART:rx_addressmatch2\
	OR \RFID:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\RFID:BUART:rx_bitclk_pre\' (cost = 1):
\RFID:BUART:rx_bitclk_pre\ <= ((not \RFID:BUART:rx_count_2\ and not \RFID:BUART:rx_count_1\ and not \RFID:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RFID:BUART:rx_bitclk_pre16x\' (cost = 0):
\RFID:BUART:rx_bitclk_pre16x\ <= ((not \RFID:BUART:rx_count_2\ and \RFID:BUART:rx_count_1\ and \RFID:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RFID:BUART:rx_poll_bit1\' (cost = 1):
\RFID:BUART:rx_poll_bit1\ <= ((not \RFID:BUART:rx_count_2\ and not \RFID:BUART:rx_count_1\ and \RFID:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RFID:BUART:rx_poll_bit2\' (cost = 1):
\RFID:BUART:rx_poll_bit2\ <= ((not \RFID:BUART:rx_count_2\ and not \RFID:BUART:rx_count_1\ and not \RFID:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RFID:BUART:pollingrange\' (cost = 4):
\RFID:BUART:pollingrange\ <= ((not \RFID:BUART:rx_count_2\ and not \RFID:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\RFID:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\RFID:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RFID:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\RFID:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RFID:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\RFID:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RFID:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\RFID:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RFID:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\RFID:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RFID:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\RFID:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RFID:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\RFID:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RFID:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\RFID:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\RFID:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\RFID:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\RFID:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\RFID:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\RFID:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\RFID:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\RFID:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\RFID:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\RFID:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\RFID:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\PSOC:BUART:rx_addressmatch\' (cost = 0):
\PSOC:BUART:rx_addressmatch\ <= (\PSOC:BUART:rx_addressmatch2\
	OR \PSOC:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\PSOC:BUART:rx_bitclk_pre\' (cost = 1):
\PSOC:BUART:rx_bitclk_pre\ <= ((not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not \PSOC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PSOC:BUART:rx_bitclk_pre16x\' (cost = 0):
\PSOC:BUART:rx_bitclk_pre16x\ <= ((not \PSOC:BUART:rx_count_2\ and \PSOC:BUART:rx_count_1\ and \PSOC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PSOC:BUART:rx_poll_bit1\' (cost = 1):
\PSOC:BUART:rx_poll_bit1\ <= ((not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and \PSOC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PSOC:BUART:rx_poll_bit2\' (cost = 1):
\PSOC:BUART:rx_poll_bit2\ <= ((not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not \PSOC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PSOC:BUART:pollingrange\' (cost = 4):
\PSOC:BUART:pollingrange\ <= ((not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\PSOC:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\PSOC:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\PSOC:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\PSOC:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\PSOC:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\PSOC:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\PSOC:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\PSOC:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\PSOC:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\PSOC:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\PSOC:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\PSOC:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\PSOC:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\bluetooth:BUART:rx_addressmatch\' (cost = 0):
\bluetooth:BUART:rx_addressmatch\ <= (\bluetooth:BUART:rx_addressmatch2\
	OR \bluetooth:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\bluetooth:BUART:rx_bitclk_pre\' (cost = 1):
\bluetooth:BUART:rx_bitclk_pre\ <= ((not \bluetooth:BUART:rx_count_2\ and not \bluetooth:BUART:rx_count_1\ and not \bluetooth:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\bluetooth:BUART:rx_bitclk_pre16x\' (cost = 0):
\bluetooth:BUART:rx_bitclk_pre16x\ <= ((not \bluetooth:BUART:rx_count_2\ and \bluetooth:BUART:rx_count_1\ and \bluetooth:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\bluetooth:BUART:rx_poll_bit1\' (cost = 1):
\bluetooth:BUART:rx_poll_bit1\ <= ((not \bluetooth:BUART:rx_count_2\ and not \bluetooth:BUART:rx_count_1\ and \bluetooth:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\bluetooth:BUART:rx_poll_bit2\' (cost = 1):
\bluetooth:BUART:rx_poll_bit2\ <= ((not \bluetooth:BUART:rx_count_2\ and not \bluetooth:BUART:rx_count_1\ and not \bluetooth:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\bluetooth:BUART:pollingrange\' (cost = 4):
\bluetooth:BUART:pollingrange\ <= ((not \bluetooth:BUART:rx_count_2\ and not \bluetooth:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN13_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_0' (cost = 0):
add_vv_vv_MODGEN_16_0 <= (not MODIN13_0);

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (MODIN13_1);

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not MODIN13_1);

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 8):
\bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_addressmatch\' (cost = 0):
\Surtidor:BUART:rx_addressmatch\ <= (\Surtidor:BUART:rx_addressmatch2\
	OR \Surtidor:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_bitclk_pre\' (cost = 1):
\Surtidor:BUART:rx_bitclk_pre\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_bitclk_pre16x\' (cost = 0):
\Surtidor:BUART:rx_bitclk_pre16x\ <= ((not \Surtidor:BUART:rx_count_2\ and \Surtidor:BUART:rx_count_1\ and \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_poll_bit1\' (cost = 1):
\Surtidor:BUART:rx_poll_bit1\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_poll_bit2\' (cost = 1):
\Surtidor:BUART:rx_poll_bit2\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:pollingrange\' (cost = 4):
\Surtidor:BUART:pollingrange\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Surtidor:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\ <= (not \Surtidor:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ <= (\Surtidor:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ <= (not \Surtidor:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_6\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_6\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_5\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_5\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_4\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_4\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_3\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_3\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_3\ <= (\Surtidor:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_2\' (cost = 1):
\Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_2\ <= ((not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_2\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_2\ <= (\Surtidor:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_1\' (cost = 2):
\Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_1\ <= ((not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_4\)
	OR (not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_1\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_1\ <= (\Surtidor:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_0\' (cost = 8):
\Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_0\ <= ((not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_4\)
	OR (not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 2):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not MODIN13_1 and not MODIN13_0));

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not MODIN13_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_1' (cost = 2):
add_vv_vv_MODGEN_16_1 <= ((not MODIN13_0 and MODIN13_1)
	OR (not MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\' (cost = 4):
\Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ <= ((not \Surtidor:BUART:pollcount_1\ and not \Surtidor:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ <= (not \Surtidor:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\' (cost = 2):
\Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\ <= ((not \Surtidor:BUART:pollcount_0\ and \Surtidor:BUART:pollcount_1\)
	OR (not \Surtidor:BUART:pollcount_1\ and \Surtidor:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\RS232:BUART:rx_postpoll\' (cost = 72):
\RS232:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_7 and MODIN1_0));

Note:  Expanding virtual equation for '\RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_7 and not MODIN1_1 and not \RS232:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \RS232:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \RS232:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN1_0 and \RS232:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_7 and not MODIN1_1 and not \RS232:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \RS232:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \RS232:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN1_0 and \RS232:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RFID:BUART:rx_postpoll\' (cost = 72):
\RFID:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_94 and MODIN5_0));

Note:  Expanding virtual equation for '\RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_94 and not MODIN5_1 and not \RFID:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \RFID:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \RFID:BUART:rx_parity_bit\)
	OR (Net_94 and MODIN5_0 and \RFID:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_94 and not MODIN5_1 and not \RFID:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \RFID:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \RFID:BUART:rx_parity_bit\)
	OR (Net_94 and MODIN5_0 and \RFID:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PSOC:BUART:rx_postpoll\' (cost = 72):
\PSOC:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_107 and MODIN9_0));

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_107 and not MODIN9_1 and not \PSOC:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \PSOC:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \PSOC:BUART:rx_parity_bit\)
	OR (Net_107 and MODIN9_0 and \PSOC:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not Net_107 and not MODIN9_1 and not \PSOC:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \PSOC:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \PSOC:BUART:rx_parity_bit\)
	OR (Net_107 and MODIN9_0 and \PSOC:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\bluetooth:BUART:rx_postpoll\' (cost = 72):
\bluetooth:BUART:rx_postpoll\ <= (MODIN13_1
	OR (Net_120 and MODIN13_0));

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_120 and not MODIN13_1 and not \bluetooth:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \bluetooth:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \bluetooth:BUART:rx_parity_bit\)
	OR (Net_120 and MODIN13_0 and \bluetooth:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not Net_120 and not MODIN13_1 and not \bluetooth:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \bluetooth:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \bluetooth:BUART:rx_parity_bit\)
	OR (Net_120 and MODIN13_0 and \bluetooth:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_postpoll\' (cost = 72):
\Surtidor:BUART:rx_postpoll\ <= (\Surtidor:BUART:pollcount_1\
	OR (Net_133 and \Surtidor:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ <= ((not \Surtidor:BUART:pollcount_1\ and not Net_133 and not \Surtidor:BUART:rx_parity_bit\)
	OR (not \Surtidor:BUART:pollcount_1\ and not \Surtidor:BUART:pollcount_0\ and not \Surtidor:BUART:rx_parity_bit\)
	OR (\Surtidor:BUART:pollcount_1\ and \Surtidor:BUART:rx_parity_bit\)
	OR (Net_133 and \Surtidor:BUART:pollcount_0\ and \Surtidor:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ <= ((not \Surtidor:BUART:pollcount_1\ and not Net_133 and not \Surtidor:BUART:rx_parity_bit\)
	OR (not \Surtidor:BUART:pollcount_1\ and not \Surtidor:BUART:pollcount_0\ and not \Surtidor:BUART:rx_parity_bit\)
	OR (\Surtidor:BUART:pollcount_1\ and \Surtidor:BUART:rx_parity_bit\)
	OR (Net_133 and \Surtidor:BUART:pollcount_0\ and \Surtidor:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 157 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RS232:BUART:rx_status_0\ to zero
Aliasing \RS232:BUART:rx_status_6\ to zero
Aliasing \RFID:BUART:rx_status_0\ to zero
Aliasing \RFID:BUART:rx_status_6\ to zero
Aliasing \PSOC:BUART:rx_status_0\ to zero
Aliasing \PSOC:BUART:rx_status_6\ to zero
Aliasing \bluetooth:BUART:rx_status_0\ to zero
Aliasing \bluetooth:BUART:rx_status_6\ to zero
Aliasing \Surtidor:BUART:rx_status_0\ to zero
Aliasing \Surtidor:BUART:rx_status_6\ to zero
Aliasing \RS232:BUART:rx_markspace_status\\D\ to zero
Aliasing \RS232:BUART:rx_parity_error_status\\D\ to zero
Aliasing \RS232:BUART:rx_addr_match_status\\D\ to zero
Aliasing \RFID:BUART:rx_markspace_status\\D\ to zero
Aliasing \RFID:BUART:rx_parity_error_status\\D\ to zero
Aliasing \RFID:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PSOC:BUART:rx_markspace_status\\D\ to zero
Aliasing \PSOC:BUART:rx_parity_error_status\\D\ to zero
Aliasing \PSOC:BUART:rx_addr_match_status\\D\ to zero
Aliasing \bluetooth:BUART:rx_markspace_status\\D\ to zero
Aliasing \bluetooth:BUART:rx_parity_error_status\\D\ to zero
Aliasing \bluetooth:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Surtidor:BUART:rx_markspace_status\\D\ to zero
Aliasing \Surtidor:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Surtidor:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \RS232:BUART:rx_bitclk_enable\[93] = \RS232:BUART:rx_bitclk\[141]
Removing Lhs of wire \RS232:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \RS232:BUART:rx_status_6\[201] = zero[27]
Removing Rhs of wire \RFID:BUART:rx_bitclk_enable\[391] = \RFID:BUART:rx_bitclk\[439]
Removing Lhs of wire \RFID:BUART:rx_status_0\[490] = zero[27]
Removing Lhs of wire \RFID:BUART:rx_status_6\[499] = zero[27]
Removing Rhs of wire \PSOC:BUART:rx_bitclk_enable\[689] = \PSOC:BUART:rx_bitclk\[737]
Removing Lhs of wire \PSOC:BUART:rx_status_0\[788] = zero[27]
Removing Lhs of wire \PSOC:BUART:rx_status_6\[797] = zero[27]
Removing Rhs of wire \bluetooth:BUART:rx_bitclk_enable\[987] = \bluetooth:BUART:rx_bitclk\[1035]
Removing Lhs of wire \bluetooth:BUART:rx_status_0\[1086] = zero[27]
Removing Lhs of wire \bluetooth:BUART:rx_status_6\[1095] = zero[27]
Removing Rhs of wire \Surtidor:BUART:rx_bitclk_enable\[1285] = \Surtidor:BUART:rx_bitclk\[1333]
Removing Lhs of wire \Surtidor:BUART:rx_status_0\[1384] = zero[27]
Removing Lhs of wire \Surtidor:BUART:rx_status_6\[1393] = zero[27]
Removing Lhs of wire \RS232:BUART:tx_ctrl_mark_last\\D\[1601] = \RS232:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \RS232:BUART:rx_markspace_status\\D\[1613] = zero[27]
Removing Lhs of wire \RS232:BUART:rx_parity_error_status\\D\[1614] = zero[27]
Removing Lhs of wire \RS232:BUART:rx_addr_match_status\\D\[1616] = zero[27]
Removing Lhs of wire \RS232:BUART:rx_markspace_pre\\D\[1617] = \RS232:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \RS232:BUART:rx_parity_bit\\D\[1622] = \RS232:BUART:rx_parity_bit\[211]
Removing Lhs of wire \RFID:BUART:tx_ctrl_mark_last\\D\[1630] = \RFID:BUART:tx_ctrl_mark_last\[382]
Removing Lhs of wire \RFID:BUART:rx_markspace_status\\D\[1642] = zero[27]
Removing Lhs of wire \RFID:BUART:rx_parity_error_status\\D\[1643] = zero[27]
Removing Lhs of wire \RFID:BUART:rx_addr_match_status\\D\[1645] = zero[27]
Removing Lhs of wire \RFID:BUART:rx_markspace_pre\\D\[1646] = \RFID:BUART:rx_markspace_pre\[503]
Removing Lhs of wire \RFID:BUART:rx_parity_bit\\D\[1651] = \RFID:BUART:rx_parity_bit\[509]
Removing Lhs of wire \PSOC:BUART:tx_ctrl_mark_last\\D\[1659] = \PSOC:BUART:tx_ctrl_mark_last\[680]
Removing Lhs of wire \PSOC:BUART:rx_markspace_status\\D\[1671] = zero[27]
Removing Lhs of wire \PSOC:BUART:rx_parity_error_status\\D\[1672] = zero[27]
Removing Lhs of wire \PSOC:BUART:rx_addr_match_status\\D\[1674] = zero[27]
Removing Lhs of wire \PSOC:BUART:rx_markspace_pre\\D\[1675] = \PSOC:BUART:rx_markspace_pre\[801]
Removing Lhs of wire \PSOC:BUART:rx_parity_bit\\D\[1680] = \PSOC:BUART:rx_parity_bit\[807]
Removing Lhs of wire \bluetooth:BUART:tx_ctrl_mark_last\\D\[1688] = \bluetooth:BUART:tx_ctrl_mark_last\[978]
Removing Lhs of wire \bluetooth:BUART:rx_markspace_status\\D\[1700] = zero[27]
Removing Lhs of wire \bluetooth:BUART:rx_parity_error_status\\D\[1701] = zero[27]
Removing Lhs of wire \bluetooth:BUART:rx_addr_match_status\\D\[1703] = zero[27]
Removing Lhs of wire \bluetooth:BUART:rx_markspace_pre\\D\[1704] = \bluetooth:BUART:rx_markspace_pre\[1099]
Removing Lhs of wire \bluetooth:BUART:rx_parity_bit\\D\[1709] = \bluetooth:BUART:rx_parity_bit\[1105]
Removing Lhs of wire \Surtidor:BUART:tx_ctrl_mark_last\\D\[1717] = \Surtidor:BUART:tx_ctrl_mark_last\[1276]
Removing Lhs of wire \Surtidor:BUART:rx_markspace_status\\D\[1729] = zero[27]
Removing Lhs of wire \Surtidor:BUART:rx_parity_error_status\\D\[1730] = zero[27]
Removing Lhs of wire \Surtidor:BUART:rx_addr_match_status\\D\[1732] = zero[27]
Removing Lhs of wire \Surtidor:BUART:rx_markspace_pre\\D\[1733] = \Surtidor:BUART:rx_markspace_pre\[1397]
Removing Lhs of wire \Surtidor:BUART:rx_parity_bit\\D\[1738] = \Surtidor:BUART:rx_parity_bit\[1403]

------------------------------------------------------
Aliased 0 equations, 45 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\RS232:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \RS232:BUART:rx_parity_bit\ and Net_7 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \RS232:BUART:rx_parity_bit\)
	OR (not Net_7 and not MODIN1_1 and \RS232:BUART:rx_parity_bit\)
	OR (not \RS232:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\RFID:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \RFID:BUART:rx_parity_bit\ and Net_94 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \RFID:BUART:rx_parity_bit\)
	OR (not Net_94 and not MODIN5_1 and \RFID:BUART:rx_parity_bit\)
	OR (not \RFID:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\PSOC:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \PSOC:BUART:rx_parity_bit\ and Net_107 and MODIN9_0)
	OR (not MODIN9_1 and not MODIN9_0 and \PSOC:BUART:rx_parity_bit\)
	OR (not Net_107 and not MODIN9_1 and \PSOC:BUART:rx_parity_bit\)
	OR (not \PSOC:BUART:rx_parity_bit\ and MODIN9_1));

Note:  Deleted unused equation:
\bluetooth:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \bluetooth:BUART:rx_parity_bit\ and Net_120 and MODIN13_0)
	OR (not MODIN13_1 and not MODIN13_0 and \bluetooth:BUART:rx_parity_bit\)
	OR (not Net_120 and not MODIN13_1 and \bluetooth:BUART:rx_parity_bit\)
	OR (not \bluetooth:BUART:rx_parity_bit\ and MODIN13_1));

Note:  Deleted unused equation:
\Surtidor:BUART:sRX:MODULE_25:g1:a0:xneq\ <= ((not \Surtidor:BUART:rx_parity_bit\ and Net_133 and \Surtidor:BUART:pollcount_0\)
	OR (not \Surtidor:BUART:pollcount_1\ and not \Surtidor:BUART:pollcount_0\ and \Surtidor:BUART:rx_parity_bit\)
	OR (not \Surtidor:BUART:pollcount_1\ and not Net_133 and \Surtidor:BUART:rx_parity_bit\)
	OR (not \Surtidor:BUART:rx_parity_bit\ and \Surtidor:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=d:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.106ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Tuesday, 22 December 2015 08:53:11
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=d:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.103ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \RS232:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \RS232:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \RS232:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \RS232:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \RS232:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \RFID:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \RFID:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \RFID:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \RFID:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \RFID:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PSOC:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PSOC:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \PSOC:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \PSOC:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \PSOC:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \bluetooth:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \bluetooth:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \bluetooth:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \bluetooth:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \bluetooth:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Surtidor:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Surtidor:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Surtidor:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Surtidor:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Surtidor:BUART:rx_break_status\ from registered to combinatorial
Assigning clock I2C_1_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'RS232_IntClock'. Fanout=1, Signal=\RS232:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'bluetooth_IntClock'. Fanout=1, Signal=\bluetooth:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'PSOC_IntClock'. Fanout=1, Signal=\PSOC:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Surtidor_IntClock'. Fanout=1, Signal=\Surtidor:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'RFID_IntClock'. Fanout=1, Signal=\RFID:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \RS232:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: RS232_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: RS232_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \RFID:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: RFID_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: RFID_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PSOC:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: PSOC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PSOC_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \bluetooth:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: bluetooth_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: bluetooth_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Surtidor:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Surtidor_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Surtidor_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Surtidor:BUART:rx_parity_bit\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:rx_parity_bit\ (fanout=0)

    Removing \Surtidor:BUART:rx_address_detected\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:rx_address_detected\ (fanout=0)

    Removing \Surtidor:BUART:rx_parity_error_pre\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Surtidor:BUART:rx_markspace_pre\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Surtidor:BUART:rx_state_1\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:rx_state_1\ (fanout=8)

    Removing \Surtidor:BUART:tx_parity_bit\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:tx_parity_bit\ (fanout=0)

    Removing \Surtidor:BUART:tx_mark\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:tx_mark\ (fanout=0)

    Removing \bluetooth:BUART:rx_parity_bit\, Duplicate of \bluetooth:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\bluetooth:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bluetooth:BUART:rx_parity_bit\ (fanout=0)

    Removing \bluetooth:BUART:rx_address_detected\, Duplicate of \bluetooth:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\bluetooth:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bluetooth:BUART:rx_address_detected\ (fanout=0)

    Removing \bluetooth:BUART:rx_parity_error_pre\, Duplicate of \bluetooth:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\bluetooth:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bluetooth:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \bluetooth:BUART:rx_markspace_pre\, Duplicate of \bluetooth:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\bluetooth:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bluetooth:BUART:rx_markspace_pre\ (fanout=0)

    Removing \bluetooth:BUART:rx_state_1\, Duplicate of \bluetooth:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\bluetooth:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bluetooth:BUART:rx_state_1\ (fanout=8)

    Removing \bluetooth:BUART:tx_parity_bit\, Duplicate of \bluetooth:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\bluetooth:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bluetooth:BUART:tx_parity_bit\ (fanout=0)

    Removing \bluetooth:BUART:tx_mark\, Duplicate of \bluetooth:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\bluetooth:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bluetooth:BUART:tx_mark\ (fanout=0)

    Removing \PSOC:BUART:rx_parity_bit\, Duplicate of \PSOC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSOC:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:rx_parity_bit\ (fanout=0)

    Removing \PSOC:BUART:rx_address_detected\, Duplicate of \PSOC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSOC:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:rx_address_detected\ (fanout=0)

    Removing \PSOC:BUART:rx_parity_error_pre\, Duplicate of \PSOC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSOC:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \PSOC:BUART:rx_markspace_pre\, Duplicate of \PSOC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSOC:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:rx_markspace_pre\ (fanout=0)

    Removing \PSOC:BUART:rx_state_1\, Duplicate of \PSOC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSOC:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:rx_state_1\ (fanout=8)

    Removing \PSOC:BUART:tx_parity_bit\, Duplicate of \PSOC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSOC:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:tx_parity_bit\ (fanout=0)

    Removing \PSOC:BUART:tx_mark\, Duplicate of \PSOC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PSOC:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:tx_mark\ (fanout=0)

    Removing \RFID:BUART:rx_parity_bit\, Duplicate of \RFID:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RFID:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RFID:BUART:rx_parity_bit\ (fanout=0)

    Removing \RFID:BUART:rx_address_detected\, Duplicate of \RFID:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RFID:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RFID:BUART:rx_address_detected\ (fanout=0)

    Removing \RFID:BUART:rx_parity_error_pre\, Duplicate of \RFID:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RFID:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RFID:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \RFID:BUART:rx_markspace_pre\, Duplicate of \RFID:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RFID:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RFID:BUART:rx_markspace_pre\ (fanout=0)

    Removing \RFID:BUART:rx_state_1\, Duplicate of \RFID:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RFID:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RFID:BUART:rx_state_1\ (fanout=8)

    Removing \RFID:BUART:tx_parity_bit\, Duplicate of \RFID:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RFID:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RFID:BUART:tx_parity_bit\ (fanout=0)

    Removing \RFID:BUART:tx_mark\, Duplicate of \RFID:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RFID:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RFID:BUART:tx_mark\ (fanout=0)

    Removing \RS232:BUART:rx_parity_bit\, Duplicate of \RS232:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RS232:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS232:BUART:rx_parity_bit\ (fanout=0)

    Removing \RS232:BUART:rx_address_detected\, Duplicate of \RS232:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RS232:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS232:BUART:rx_address_detected\ (fanout=0)

    Removing \RS232:BUART:rx_parity_error_pre\, Duplicate of \RS232:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RS232:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS232:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \RS232:BUART:rx_markspace_pre\, Duplicate of \RS232:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RS232:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS232:BUART:rx_markspace_pre\ (fanout=0)

    Removing \RS232:BUART:rx_state_1\, Duplicate of \RS232:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RS232:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS232:BUART:rx_state_1\ (fanout=8)

    Removing \RS232:BUART:tx_parity_bit\, Duplicate of \RS232:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RS232:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS232:BUART:tx_parity_bit\ (fanout=0)

    Removing \RS232:BUART:tx_mark\, Duplicate of \RS232:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RS232:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS232:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_RS232(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_RS232(0)__PA ,
            fb => Net_7 ,
            pad => Rx_RS232(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_RS232(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_RS232(0)__PA ,
            input => Net_47 ,
            pad => Tx_RS232(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_RFID(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_RFID(0)__PA ,
            fb => Net_94 ,
            pad => Rx_RFID(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_RFID(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_RFID(0)__PA ,
            input => Net_89 ,
            pad => Tx_RFID(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_PSOC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_PSOC(0)__PA ,
            fb => Net_107 ,
            pad => Rx_PSOC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_PSOC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_PSOC(0)__PA ,
            input => Net_102 ,
            pad => Tx_PSOC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Blue(0)__PA ,
            fb => Net_120 ,
            pad => Rx_Blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Blue(0)__PA ,
            input => Net_115 ,
            pad => Tx_Blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Surt(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Surt(0)__PA ,
            fb => Net_133 ,
            pad => Rx_Surt(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Surt(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Surt(0)__PA ,
            input => Net_128 ,
            pad => Tx_Surt(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Select1_RS232(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Select1_RS232(0)__PA ,
            pad => Select1_RS232(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Select0_RS232(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Select0_RS232(0)__PA ,
            pad => Select0_RS232(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            input => \I2C_1:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            input => \I2C_1:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Select1_RFID(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Select1_RFID(0)__PA ,
            pad => Select1_RFID(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Select0_RFID(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Select0_RFID(0)__PA ,
            pad => Select0_RFID(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enable_RFid(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Enable_RFid(0)__PA ,
            pad => Enable_RFid(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IB1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IB1(0)__PA ,
            pad => IB1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IB2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IB2(0)__PA ,
            pad => IB2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Psoc_status(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Psoc_status(0)__PA ,
            pad => Psoc_status(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Psoc_status(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Psoc_status(1)__PA ,
            pad => Psoc_status(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Botones(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Botones(0)__PA ,
            pad => Botones(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Botones(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Botones(1)__PA ,
            pad => Botones(1)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_47, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS232:BUART:txn\
        );
        Output = Net_47 (fanout=1)

    MacroCell: Name=\RS232:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_bitclk_enable_pre\
            + !\RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              !\RS232:BUART:tx_state_2\
        );
        Output = \RS232:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\RS232:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_bitclk_enable_pre\ * 
              \RS232:BUART:tx_fifo_empty\ * \RS232:BUART:tx_state_2\
        );
        Output = \RS232:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\RS232:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS232:BUART:tx_fifo_notfull\
        );
        Output = \RS232:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\RS232:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\
        );
        Output = \RS232:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\RS232:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_7_SYNCOUT
        );
        Output = \RS232:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\RS232:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RS232:BUART:rx_load_fifo\ * \RS232:BUART:rx_fifofull\
        );
        Output = \RS232:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\RS232:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RS232:BUART:rx_fifonotempty\ * 
              \RS232:BUART:rx_state_stop1_reg\
        );
        Output = \RS232:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_89, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RFID:BUART:txn\
        );
        Output = Net_89 (fanout=1)

    MacroCell: Name=\RFID:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_bitclk_enable_pre\
            + !\RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              !\RFID:BUART:tx_state_2\
        );
        Output = \RFID:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\RFID:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_bitclk_enable_pre\ * \RFID:BUART:tx_fifo_empty\ * 
              \RFID:BUART:tx_state_2\
        );
        Output = \RFID:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\RFID:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RFID:BUART:tx_fifo_notfull\
        );
        Output = \RFID:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\RFID:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\
        );
        Output = \RFID:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\RFID:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN5_1
            + MODIN5_0 * Net_94_SYNCOUT
        );
        Output = \RFID:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\RFID:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RFID:BUART:rx_load_fifo\ * \RFID:BUART:rx_fifofull\
        );
        Output = \RFID:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\RFID:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RFID:BUART:rx_fifonotempty\ * \RFID:BUART:rx_state_stop1_reg\
        );
        Output = \RFID:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_102, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:txn\
        );
        Output = Net_102 (fanout=1)

    MacroCell: Name=\PSOC:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\
            + !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_state_2\
        );
        Output = \PSOC:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_fifo_empty\ * 
              \PSOC:BUART:tx_state_2\
        );
        Output = \PSOC:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:tx_fifo_notfull\
        );
        Output = \PSOC:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\
        );
        Output = \PSOC:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN9_1
            + MODIN9_0 * Net_107_SYNCOUT
        );
        Output = \PSOC:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSOC:BUART:rx_load_fifo\ * \PSOC:BUART:rx_fifofull\
        );
        Output = \PSOC:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSOC:BUART:rx_fifonotempty\ * \PSOC:BUART:rx_state_stop1_reg\
        );
        Output = \PSOC:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_115, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bluetooth:BUART:txn\
        );
        Output = Net_115 (fanout=1)

    MacroCell: Name=\bluetooth:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_bitclk_enable_pre\
            + !\bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              !\bluetooth:BUART:tx_state_2\
        );
        Output = \bluetooth:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\bluetooth:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_bitclk_enable_pre\ * 
              \bluetooth:BUART:tx_fifo_empty\ * \bluetooth:BUART:tx_state_2\
        );
        Output = \bluetooth:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\bluetooth:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bluetooth:BUART:tx_fifo_notfull\
        );
        Output = \bluetooth:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\bluetooth:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\
        );
        Output = \bluetooth:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\bluetooth:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN13_1
            + MODIN13_0 * Net_120_SYNCOUT
        );
        Output = \bluetooth:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\bluetooth:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \bluetooth:BUART:rx_load_fifo\ * \bluetooth:BUART:rx_fifofull\
        );
        Output = \bluetooth:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\bluetooth:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \bluetooth:BUART:rx_fifonotempty\ * 
              \bluetooth:BUART:rx_state_stop1_reg\
        );
        Output = \bluetooth:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_128, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:txn\
        );
        Output = Net_128 (fanout=1)

    MacroCell: Name=\Surtidor:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\
        );
        Output = \Surtidor:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_state_2\
        );
        Output = \Surtidor:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_fifo_notfull\
        );
        Output = \Surtidor:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Surtidor:BUART:pollcount_1\
            + \Surtidor:BUART:pollcount_0\ * Net_133_SYNCOUT
        );
        Output = \Surtidor:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_load_fifo\ * \Surtidor:BUART:rx_fifofull\
        );
        Output = \Surtidor:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_fifonotempty\ * 
              \Surtidor:BUART:rx_state_stop1_reg\
        );
        Output = \Surtidor:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\RS232:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \RS232:BUART:txn\ * \RS232:BUART:tx_state_1\ * 
              !\RS232:BUART:tx_bitclk\
            + \RS232:BUART:txn\ * \RS232:BUART:tx_state_2\
            + !\RS232:BUART:tx_state_1\ * \RS232:BUART:tx_state_0\ * 
              !\RS232:BUART:tx_shift_out\ * !\RS232:BUART:tx_state_2\
            + !\RS232:BUART:tx_state_1\ * \RS232:BUART:tx_state_0\ * 
              !\RS232:BUART:tx_state_2\ * !\RS232:BUART:tx_bitclk\
            + \RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              !\RS232:BUART:tx_shift_out\ * !\RS232:BUART:tx_state_2\ * 
              !\RS232:BUART:tx_counter_dp\ * \RS232:BUART:tx_bitclk\
        );
        Output = \RS232:BUART:txn\ (fanout=2)

    MacroCell: Name=\RS232:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RS232:BUART:tx_state_1\ * \RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_bitclk_enable_pre\ * \RS232:BUART:tx_state_2\
            + \RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_2\ * 
              \RS232:BUART:tx_counter_dp\ * \RS232:BUART:tx_bitclk\
            + \RS232:BUART:tx_state_0\ * !\RS232:BUART:tx_state_2\ * 
              \RS232:BUART:tx_bitclk\
        );
        Output = \RS232:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\RS232:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_bitclk_enable_pre\ * 
              !\RS232:BUART:tx_fifo_empty\
            + !\RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              !\RS232:BUART:tx_fifo_empty\ * !\RS232:BUART:tx_state_2\
            + \RS232:BUART:tx_state_1\ * \RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_bitclk_enable_pre\ * 
              \RS232:BUART:tx_fifo_empty\ * \RS232:BUART:tx_state_2\
            + \RS232:BUART:tx_state_0\ * !\RS232:BUART:tx_state_2\ * 
              \RS232:BUART:tx_bitclk\
        );
        Output = \RS232:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\RS232:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_bitclk_enable_pre\ * \RS232:BUART:tx_state_2\
            + \RS232:BUART:tx_state_1\ * \RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_bitclk_enable_pre\ * \RS232:BUART:tx_state_2\
            + \RS232:BUART:tx_state_1\ * \RS232:BUART:tx_state_0\ * 
              !\RS232:BUART:tx_state_2\ * \RS232:BUART:tx_bitclk\
            + \RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_2\ * 
              \RS232:BUART:tx_counter_dp\ * \RS232:BUART:tx_bitclk\
        );
        Output = \RS232:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\RS232:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_state_2\
            + !\RS232:BUART:tx_bitclk_enable_pre\
        );
        Output = \RS232:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\RS232:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS232:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\RS232:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * !\RS232:BUART:rx_state_3\ * 
              \RS232:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * !\RS232:BUART:rx_state_3\ * 
              \RS232:BUART:rx_state_2\ * !MODIN1_1 * !Net_7_SYNCOUT
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS232:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\RS232:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * \RS232:BUART:rx_state_3\ * 
              !\RS232:BUART:rx_state_2\
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS232:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\RS232:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * \RS232:BUART:rx_state_3\ * 
              \RS232:BUART:rx_state_2\
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS232:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\RS232:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * \RS232:BUART:rx_state_3\
            + !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * \RS232:BUART:rx_state_2\
            + !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              \RS232:BUART:rx_last\ * !Net_7_SYNCOUT
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS232:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\RS232:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS232:BUART:rx_count_2\ * !\RS232:BUART:rx_count_1\ * 
              !\RS232:BUART:rx_count_0\
        );
        Output = \RS232:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\RS232:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_state_3\ * \RS232:BUART:rx_state_2\
        );
        Output = \RS232:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RS232:BUART:rx_count_2\ * !\RS232:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_7_SYNCOUT
            + !\RS232:BUART:rx_count_2\ * !\RS232:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\RS232:BUART:rx_count_2\ * !\RS232:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_7_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RS232:BUART:rx_count_2\ * !\RS232:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_7_SYNCOUT
            + !\RS232:BUART:rx_count_2\ * !\RS232:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_7_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\RS232:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * \RS232:BUART:rx_state_3\ * 
              \RS232:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * \RS232:BUART:rx_state_3\ * 
              \RS232:BUART:rx_state_2\ * !MODIN1_1 * !Net_7_SYNCOUT
        );
        Output = \RS232:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\RS232:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7_SYNCOUT
        );
        Output = \RS232:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\RFID:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \RFID:BUART:txn\ * \RFID:BUART:tx_state_1\ * 
              !\RFID:BUART:tx_bitclk\
            + \RFID:BUART:txn\ * \RFID:BUART:tx_state_2\
            + !\RFID:BUART:tx_state_1\ * \RFID:BUART:tx_state_0\ * 
              !\RFID:BUART:tx_shift_out\ * !\RFID:BUART:tx_state_2\
            + !\RFID:BUART:tx_state_1\ * \RFID:BUART:tx_state_0\ * 
              !\RFID:BUART:tx_state_2\ * !\RFID:BUART:tx_bitclk\
            + \RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              !\RFID:BUART:tx_shift_out\ * !\RFID:BUART:tx_state_2\ * 
              !\RFID:BUART:tx_counter_dp\ * \RFID:BUART:tx_bitclk\
        );
        Output = \RFID:BUART:txn\ (fanout=2)

    MacroCell: Name=\RFID:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RFID:BUART:tx_state_1\ * \RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_bitclk_enable_pre\ * \RFID:BUART:tx_state_2\
            + \RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_2\ * 
              \RFID:BUART:tx_counter_dp\ * \RFID:BUART:tx_bitclk\
            + \RFID:BUART:tx_state_0\ * !\RFID:BUART:tx_state_2\ * 
              \RFID:BUART:tx_bitclk\
        );
        Output = \RFID:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\RFID:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_bitclk_enable_pre\ * !\RFID:BUART:tx_fifo_empty\
            + !\RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              !\RFID:BUART:tx_fifo_empty\ * !\RFID:BUART:tx_state_2\
            + \RFID:BUART:tx_state_1\ * \RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_bitclk_enable_pre\ * \RFID:BUART:tx_fifo_empty\ * 
              \RFID:BUART:tx_state_2\
            + \RFID:BUART:tx_state_0\ * !\RFID:BUART:tx_state_2\ * 
              \RFID:BUART:tx_bitclk\
        );
        Output = \RFID:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\RFID:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_bitclk_enable_pre\ * \RFID:BUART:tx_state_2\
            + \RFID:BUART:tx_state_1\ * \RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_bitclk_enable_pre\ * \RFID:BUART:tx_state_2\
            + \RFID:BUART:tx_state_1\ * \RFID:BUART:tx_state_0\ * 
              !\RFID:BUART:tx_state_2\ * \RFID:BUART:tx_bitclk\
            + \RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_2\ * 
              \RFID:BUART:tx_counter_dp\ * \RFID:BUART:tx_bitclk\
        );
        Output = \RFID:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\RFID:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_state_2\
            + !\RFID:BUART:tx_bitclk_enable_pre\
        );
        Output = \RFID:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\RFID:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RFID:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\RFID:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * !\RFID:BUART:rx_state_3\ * 
              \RFID:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * !\RFID:BUART:rx_state_3\ * 
              \RFID:BUART:rx_state_2\ * !MODIN5_1 * !Net_94_SYNCOUT
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \RFID:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\RFID:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * \RFID:BUART:rx_state_3\ * 
              !\RFID:BUART:rx_state_2\
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \RFID:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\RFID:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * \RFID:BUART:rx_state_3\ * 
              \RFID:BUART:rx_state_2\
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \RFID:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\RFID:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * \RFID:BUART:rx_state_3\
            + !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * \RFID:BUART:rx_state_2\
            + !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * 
              \RFID:BUART:rx_last\ * !Net_94_SYNCOUT
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \RFID:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\RFID:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RFID:BUART:rx_count_2\ * !\RFID:BUART:rx_count_1\ * 
              !\RFID:BUART:rx_count_0\
        );
        Output = \RFID:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\RFID:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_state_3\ * \RFID:BUART:rx_state_2\
        );
        Output = \RFID:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RFID:BUART:rx_count_2\ * !\RFID:BUART:rx_count_1\ * !MODIN5_1 * 
              MODIN5_0 * Net_94_SYNCOUT
            + !\RFID:BUART:rx_count_2\ * !\RFID:BUART:rx_count_1\ * MODIN5_1 * 
              !MODIN5_0
            + !\RFID:BUART:rx_count_2\ * !\RFID:BUART:rx_count_1\ * MODIN5_1 * 
              !Net_94_SYNCOUT
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RFID:BUART:rx_count_2\ * !\RFID:BUART:rx_count_1\ * !MODIN5_0 * 
              Net_94_SYNCOUT
            + !\RFID:BUART:rx_count_2\ * !\RFID:BUART:rx_count_1\ * MODIN5_0 * 
              !Net_94_SYNCOUT
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\RFID:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * \RFID:BUART:rx_state_3\ * 
              \RFID:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * \RFID:BUART:rx_state_3\ * 
              \RFID:BUART:rx_state_2\ * !MODIN5_1 * !Net_94_SYNCOUT
        );
        Output = \RFID:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\RFID:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_94_SYNCOUT
        );
        Output = \RFID:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PSOC:BUART:txn\ * \PSOC:BUART:tx_state_1\ * 
              !\PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:txn\ * \PSOC:BUART:tx_state_2\
            + !\PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_shift_out\ * !\PSOC:BUART:tx_state_2\
            + !\PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_state_2\ * !\PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_shift_out\ * !\PSOC:BUART:tx_state_2\ * 
              !\PSOC:BUART:tx_counter_dp\ * \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:txn\ (fanout=2)

    MacroCell: Name=\PSOC:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_counter_dp\ * \PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:tx_state_0\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\PSOC:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * !\PSOC:BUART:tx_fifo_empty\
            + !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_fifo_empty\ * !\PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_fifo_empty\ * 
              \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_0\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\PSOC:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_state_2\ * \PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_counter_dp\ * \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\PSOC:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_state_2\
            + !\PSOC:BUART:tx_bitclk_enable_pre\
        );
        Output = \PSOC:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\PSOC:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\PSOC:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * !\PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * !\PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !MODIN9_1 * !Net_107_SYNCOUT
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \PSOC:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\PSOC:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              !\PSOC:BUART:rx_state_2\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \PSOC:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\PSOC:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \PSOC:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\PSOC:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_2\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              \PSOC:BUART:rx_last\ * !Net_107_SYNCOUT
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \PSOC:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\PSOC:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * 
              !\PSOC:BUART:rx_count_0\
        );
        Output = \PSOC:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\PSOC:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_state_3\ * \PSOC:BUART:rx_state_2\
        );
        Output = \PSOC:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * !MODIN9_1 * 
              MODIN9_0 * Net_107_SYNCOUT
            + !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * MODIN9_1 * 
              !MODIN9_0
            + !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * MODIN9_1 * 
              !Net_107_SYNCOUT
        );
        Output = MODIN9_1 (fanout=4)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * !MODIN9_0 * 
              Net_107_SYNCOUT
            + !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * MODIN9_0 * 
              !Net_107_SYNCOUT
        );
        Output = MODIN9_0 (fanout=5)

    MacroCell: Name=\PSOC:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !MODIN9_1 * !Net_107_SYNCOUT
        );
        Output = \PSOC:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\PSOC:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_107_SYNCOUT
        );
        Output = \PSOC:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\bluetooth:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \bluetooth:BUART:txn\ * \bluetooth:BUART:tx_state_1\ * 
              !\bluetooth:BUART:tx_bitclk\
            + \bluetooth:BUART:txn\ * \bluetooth:BUART:tx_state_2\
            + !\bluetooth:BUART:tx_state_1\ * \bluetooth:BUART:tx_state_0\ * 
              !\bluetooth:BUART:tx_shift_out\ * !\bluetooth:BUART:tx_state_2\
            + !\bluetooth:BUART:tx_state_1\ * \bluetooth:BUART:tx_state_0\ * 
              !\bluetooth:BUART:tx_state_2\ * !\bluetooth:BUART:tx_bitclk\
            + \bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              !\bluetooth:BUART:tx_shift_out\ * !\bluetooth:BUART:tx_state_2\ * 
              !\bluetooth:BUART:tx_counter_dp\ * \bluetooth:BUART:tx_bitclk\
        );
        Output = \bluetooth:BUART:txn\ (fanout=2)

    MacroCell: Name=\bluetooth:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \bluetooth:BUART:tx_state_1\ * \bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_bitclk_enable_pre\ * 
              \bluetooth:BUART:tx_state_2\
            + \bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_2\ * 
              \bluetooth:BUART:tx_counter_dp\ * \bluetooth:BUART:tx_bitclk\
            + \bluetooth:BUART:tx_state_0\ * !\bluetooth:BUART:tx_state_2\ * 
              \bluetooth:BUART:tx_bitclk\
        );
        Output = \bluetooth:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\bluetooth:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_bitclk_enable_pre\ * 
              !\bluetooth:BUART:tx_fifo_empty\
            + !\bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              !\bluetooth:BUART:tx_fifo_empty\ * 
              !\bluetooth:BUART:tx_state_2\
            + \bluetooth:BUART:tx_state_1\ * \bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_bitclk_enable_pre\ * 
              \bluetooth:BUART:tx_fifo_empty\ * \bluetooth:BUART:tx_state_2\
            + \bluetooth:BUART:tx_state_0\ * !\bluetooth:BUART:tx_state_2\ * 
              \bluetooth:BUART:tx_bitclk\
        );
        Output = \bluetooth:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\bluetooth:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_bitclk_enable_pre\ * 
              \bluetooth:BUART:tx_state_2\
            + \bluetooth:BUART:tx_state_1\ * \bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_bitclk_enable_pre\ * 
              \bluetooth:BUART:tx_state_2\
            + \bluetooth:BUART:tx_state_1\ * \bluetooth:BUART:tx_state_0\ * 
              !\bluetooth:BUART:tx_state_2\ * \bluetooth:BUART:tx_bitclk\
            + \bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_2\ * 
              \bluetooth:BUART:tx_counter_dp\ * \bluetooth:BUART:tx_bitclk\
        );
        Output = \bluetooth:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\bluetooth:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_state_2\
            + !\bluetooth:BUART:tx_bitclk_enable_pre\
        );
        Output = \bluetooth:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\bluetooth:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bluetooth:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\bluetooth:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              !\bluetooth:BUART:rx_state_3\ * \bluetooth:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              !\bluetooth:BUART:rx_state_3\ * \bluetooth:BUART:rx_state_2\ * 
              !MODIN13_1 * !Net_120_SYNCOUT
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \bluetooth:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\bluetooth:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              \bluetooth:BUART:rx_state_3\ * !\bluetooth:BUART:rx_state_2\
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \bluetooth:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\bluetooth:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              \bluetooth:BUART:rx_state_3\ * \bluetooth:BUART:rx_state_2\
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \bluetooth:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\bluetooth:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              \bluetooth:BUART:rx_state_3\
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              \bluetooth:BUART:rx_state_2\
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * \bluetooth:BUART:rx_last\ * 
              !Net_120_SYNCOUT
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \bluetooth:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\bluetooth:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bluetooth:BUART:rx_count_2\ * !\bluetooth:BUART:rx_count_1\ * 
              !\bluetooth:BUART:rx_count_0\
        );
        Output = \bluetooth:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\bluetooth:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * \bluetooth:BUART:rx_state_3\ * 
              \bluetooth:BUART:rx_state_2\
        );
        Output = \bluetooth:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN13_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\bluetooth:BUART:rx_count_2\ * !\bluetooth:BUART:rx_count_1\ * 
              !MODIN13_1 * MODIN13_0 * Net_120_SYNCOUT
            + !\bluetooth:BUART:rx_count_2\ * !\bluetooth:BUART:rx_count_1\ * 
              MODIN13_1 * !MODIN13_0
            + !\bluetooth:BUART:rx_count_2\ * !\bluetooth:BUART:rx_count_1\ * 
              MODIN13_1 * !Net_120_SYNCOUT
        );
        Output = MODIN13_1 (fanout=4)

    MacroCell: Name=MODIN13_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\bluetooth:BUART:rx_count_2\ * !\bluetooth:BUART:rx_count_1\ * 
              !MODIN13_0 * Net_120_SYNCOUT
            + !\bluetooth:BUART:rx_count_2\ * !\bluetooth:BUART:rx_count_1\ * 
              MODIN13_0 * !Net_120_SYNCOUT
        );
        Output = MODIN13_0 (fanout=5)

    MacroCell: Name=\bluetooth:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              \bluetooth:BUART:rx_state_3\ * \bluetooth:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              \bluetooth:BUART:rx_state_3\ * \bluetooth:BUART:rx_state_2\ * 
              !MODIN13_1 * !Net_120_SYNCOUT
        );
        Output = \bluetooth:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\bluetooth:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_120_SYNCOUT
        );
        Output = \bluetooth:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\ * 
              !\Surtidor:BUART:tx_counter_dp\ * \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:txn\ (fanout=2)

    MacroCell: Name=\Surtidor:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_counter_dp\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Surtidor:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              !\Surtidor:BUART:tx_fifo_empty\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_fifo_empty\ * !\Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Surtidor:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_counter_dp\ * \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Surtidor:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_bitclk_enable_pre\
        );
        Output = \Surtidor:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\Surtidor:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Surtidor:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_state_3\ * \Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:pollcount_1\ * !\Surtidor:BUART:pollcount_0\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_state_3\ * \Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:pollcount_1\ * !Net_133_SYNCOUT
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_5\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_4\
        );
        Output = \Surtidor:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Surtidor:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_5\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_4\
        );
        Output = \Surtidor:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Surtidor:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_5\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_4\
        );
        Output = \Surtidor:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Surtidor:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * \Surtidor:BUART:rx_last\ * 
              !Net_133_SYNCOUT
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_5\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_4\
        );
        Output = \Surtidor:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Surtidor:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !\Surtidor:BUART:rx_count_0\
        );
        Output = \Surtidor:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Surtidor:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !\Surtidor:BUART:pollcount_1\ * \Surtidor:BUART:pollcount_0\ * 
              Net_133_SYNCOUT
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              \Surtidor:BUART:pollcount_1\ * !\Surtidor:BUART:pollcount_0\
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              \Surtidor:BUART:pollcount_1\ * !Net_133_SYNCOUT
        );
        Output = \Surtidor:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\Surtidor:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !\Surtidor:BUART:pollcount_0\ * Net_133_SYNCOUT
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              \Surtidor:BUART:pollcount_0\ * !Net_133_SYNCOUT
        );
        Output = \Surtidor:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\Surtidor:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:pollcount_1\ * 
              !\Surtidor:BUART:pollcount_0\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:pollcount_1\ * 
              !Net_133_SYNCOUT
        );
        Output = \Surtidor:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_133_SYNCOUT
        );
        Output = \Surtidor:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\RS232:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \RS232:Net_9\ ,
            cs_addr_2 => \RS232:BUART:tx_state_1\ ,
            cs_addr_1 => \RS232:BUART:tx_state_0\ ,
            cs_addr_0 => \RS232:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \RS232:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \RS232:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \RS232:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RS232:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \RS232:Net_9\ ,
            cs_addr_0 => \RS232:BUART:counter_load_not\ ,
            ce0_reg => \RS232:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \RS232:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RS232:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \RS232:Net_9\ ,
            cs_addr_2 => \RS232:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \RS232:BUART:rx_state_0\ ,
            cs_addr_0 => \RS232:BUART:rx_bitclk_enable\ ,
            route_si => \RS232:BUART:rx_postpoll\ ,
            f0_load => \RS232:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \RS232:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \RS232:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RFID:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \RFID:Net_9\ ,
            cs_addr_2 => \RFID:BUART:tx_state_1\ ,
            cs_addr_1 => \RFID:BUART:tx_state_0\ ,
            cs_addr_0 => \RFID:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \RFID:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \RFID:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \RFID:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RFID:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \RFID:Net_9\ ,
            cs_addr_0 => \RFID:BUART:counter_load_not\ ,
            ce0_reg => \RFID:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \RFID:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RFID:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \RFID:Net_9\ ,
            cs_addr_2 => \RFID:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \RFID:BUART:rx_state_0\ ,
            cs_addr_0 => \RFID:BUART:rx_bitclk_enable\ ,
            route_si => \RFID:BUART:rx_postpoll\ ,
            f0_load => \RFID:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \RFID:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \RFID:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PSOC:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \PSOC:Net_9\ ,
            cs_addr_2 => \PSOC:BUART:tx_state_1\ ,
            cs_addr_1 => \PSOC:BUART:tx_state_0\ ,
            cs_addr_0 => \PSOC:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \PSOC:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \PSOC:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \PSOC:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \PSOC:Net_9\ ,
            cs_addr_0 => \PSOC:BUART:counter_load_not\ ,
            ce0_reg => \PSOC:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \PSOC:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PSOC:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \PSOC:Net_9\ ,
            cs_addr_2 => \PSOC:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \PSOC:BUART:rx_state_0\ ,
            cs_addr_0 => \PSOC:BUART:rx_bitclk_enable\ ,
            route_si => \PSOC:BUART:rx_postpoll\ ,
            f0_load => \PSOC:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \PSOC:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \PSOC:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\bluetooth:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \bluetooth:Net_9\ ,
            cs_addr_2 => \bluetooth:BUART:tx_state_1\ ,
            cs_addr_1 => \bluetooth:BUART:tx_state_0\ ,
            cs_addr_0 => \bluetooth:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \bluetooth:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \bluetooth:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \bluetooth:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \bluetooth:Net_9\ ,
            cs_addr_0 => \bluetooth:BUART:counter_load_not\ ,
            ce0_reg => \bluetooth:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \bluetooth:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\bluetooth:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \bluetooth:Net_9\ ,
            cs_addr_2 => \bluetooth:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \bluetooth:BUART:rx_state_0\ ,
            cs_addr_0 => \bluetooth:BUART:rx_bitclk_enable\ ,
            route_si => \bluetooth:BUART:rx_postpoll\ ,
            f0_load => \bluetooth:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \bluetooth:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \bluetooth:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Surtidor:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Surtidor:Net_9\ ,
            cs_addr_2 => \Surtidor:BUART:tx_state_1\ ,
            cs_addr_1 => \Surtidor:BUART:tx_state_0\ ,
            cs_addr_0 => \Surtidor:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Surtidor:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Surtidor:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Surtidor:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Surtidor:Net_9\ ,
            cs_addr_0 => \Surtidor:BUART:counter_load_not\ ,
            ce0_reg => \Surtidor:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Surtidor:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Surtidor:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Surtidor:Net_9\ ,
            cs_addr_2 => \Surtidor:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Surtidor:BUART:rx_state_0\ ,
            cs_addr_0 => \Surtidor:BUART:rx_bitclk_enable\ ,
            route_si => \Surtidor:BUART:rx_postpoll\ ,
            f0_load => \Surtidor:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Surtidor:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Surtidor:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\RS232:BUART:sTX:TxSts\
        PORT MAP (
            clock => \RS232:Net_9\ ,
            status_3 => \RS232:BUART:tx_fifo_notfull\ ,
            status_2 => \RS232:BUART:tx_status_2\ ,
            status_1 => \RS232:BUART:tx_fifo_empty\ ,
            status_0 => \RS232:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RS232:BUART:sRX:RxSts\
        PORT MAP (
            clock => \RS232:Net_9\ ,
            status_5 => \RS232:BUART:rx_status_5\ ,
            status_4 => \RS232:BUART:rx_status_4\ ,
            status_3 => \RS232:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RFID:BUART:sTX:TxSts\
        PORT MAP (
            clock => \RFID:Net_9\ ,
            status_3 => \RFID:BUART:tx_fifo_notfull\ ,
            status_2 => \RFID:BUART:tx_status_2\ ,
            status_1 => \RFID:BUART:tx_fifo_empty\ ,
            status_0 => \RFID:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RFID:BUART:sRX:RxSts\
        PORT MAP (
            clock => \RFID:Net_9\ ,
            status_5 => \RFID:BUART:rx_status_5\ ,
            status_4 => \RFID:BUART:rx_status_4\ ,
            status_3 => \RFID:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PSOC:BUART:sTX:TxSts\
        PORT MAP (
            clock => \PSOC:Net_9\ ,
            status_3 => \PSOC:BUART:tx_fifo_notfull\ ,
            status_2 => \PSOC:BUART:tx_status_2\ ,
            status_1 => \PSOC:BUART:tx_fifo_empty\ ,
            status_0 => \PSOC:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PSOC:BUART:sRX:RxSts\
        PORT MAP (
            clock => \PSOC:Net_9\ ,
            status_5 => \PSOC:BUART:rx_status_5\ ,
            status_4 => \PSOC:BUART:rx_status_4\ ,
            status_3 => \PSOC:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\bluetooth:BUART:sTX:TxSts\
        PORT MAP (
            clock => \bluetooth:Net_9\ ,
            status_3 => \bluetooth:BUART:tx_fifo_notfull\ ,
            status_2 => \bluetooth:BUART:tx_status_2\ ,
            status_1 => \bluetooth:BUART:tx_fifo_empty\ ,
            status_0 => \bluetooth:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\bluetooth:BUART:sRX:RxSts\
        PORT MAP (
            clock => \bluetooth:Net_9\ ,
            status_5 => \bluetooth:BUART:rx_status_5\ ,
            status_4 => \bluetooth:BUART:rx_status_4\ ,
            status_3 => \bluetooth:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Surtidor:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Surtidor:Net_9\ ,
            status_3 => \Surtidor:BUART:tx_fifo_notfull\ ,
            status_2 => \Surtidor:BUART:tx_status_2\ ,
            status_1 => \Surtidor:BUART:tx_fifo_empty\ ,
            status_0 => \Surtidor:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Surtidor:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Surtidor:Net_9\ ,
            status_5 => \Surtidor:BUART:rx_status_5\ ,
            status_4 => \Surtidor:BUART:rx_status_4\ ,
            status_3 => \Surtidor:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_Surt(0)_SYNC
        PORT MAP (
            in => Net_133 ,
            out => Net_133_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_Blue(0)_SYNC
        PORT MAP (
            in => Net_120 ,
            out => Net_120_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_PSOC(0)_SYNC
        PORT MAP (
            in => Net_107 ,
            out => Net_107_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_RFID(0)_SYNC
        PORT MAP (
            in => Net_94 ,
            out => Net_94_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_RS232(0)_SYNC
        PORT MAP (
            in => Net_7 ,
            out => Net_7_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL_1(0)_SYNC
        PORT MAP (
            in => \I2C_1:Net_1109_0\ ,
            out => \I2C_1:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA_1(0)_SYNC
        PORT MAP (
            in => \I2C_1:Net_1109_1\ ,
            out => \I2C_1:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\RS232:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \RS232:Net_9\ ,
            load => \RS232:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \RS232:BUART:rx_count_2\ ,
            count_1 => \RS232:BUART:rx_count_1\ ,
            count_0 => \RS232:BUART:rx_count_0\ ,
            tc => \RS232:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\RFID:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \RFID:Net_9\ ,
            load => \RFID:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \RFID:BUART:rx_count_2\ ,
            count_1 => \RFID:BUART:rx_count_1\ ,
            count_0 => \RFID:BUART:rx_count_0\ ,
            tc => \RFID:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\PSOC:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \PSOC:Net_9\ ,
            load => \PSOC:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \PSOC:BUART:rx_count_2\ ,
            count_1 => \PSOC:BUART:rx_count_1\ ,
            count_0 => \PSOC:BUART:rx_count_0\ ,
            tc => \PSOC:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\bluetooth:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \bluetooth:Net_9\ ,
            load => \bluetooth:BUART:rx_counter_load\ ,
            count_6 => MODIN16_6 ,
            count_5 => MODIN16_5 ,
            count_4 => MODIN16_4 ,
            count_3 => MODIN16_3 ,
            count_2 => \bluetooth:BUART:rx_count_2\ ,
            count_1 => \bluetooth:BUART:rx_count_1\ ,
            count_0 => \bluetooth:BUART:rx_count_0\ ,
            tc => \bluetooth:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Surtidor:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Surtidor:Net_9\ ,
            load => \Surtidor:BUART:rx_counter_load\ ,
            count_6 => \Surtidor:BUART:rx_count_6\ ,
            count_5 => \Surtidor:BUART:rx_count_5\ ,
            count_4 => \Surtidor:BUART:rx_count_4\ ,
            count_3 => \Surtidor:BUART:rx_count_3\ ,
            count_2 => \Surtidor:BUART:rx_count_2\ ,
            count_1 => \Surtidor:BUART:rx_count_1\ ,
            count_0 => \Surtidor:BUART:rx_count_0\ ,
            tc => \Surtidor:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   26 :   22 :   48 : 54.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  120 :   72 :  192 : 62.50 %
  Unique P-terms              :  220 :  164 :  384 : 57.29 %
  Total P-terms               :  265 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :   17 :    7 :   24 : 70.83 %
    StatusI Registers         :   10 :      :      :        
    Sync Cells (x7)           :    2 :      :      :        
    Routed Count7 Load/Enable :    5 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Count7 Cells              :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.376ms
Tech mapping phase: Elapsed time ==> 0s.551ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : Botones(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Botones(1) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Enable_RFid(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : IB1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : IB2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Psoc_status(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Psoc_status(1) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Rx_Blue(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Rx_PSOC(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Rx_RFID(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Rx_RS232(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Rx_Surt(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Select0_RFID(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Select0_RS232(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Select1_RFID(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Select1_RS232(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Tx_Blue(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Tx_PSOC(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Tx_RFID(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Tx_RS232(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Tx_Surt(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.148ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.370ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   39 :    9 :   48 :  81.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.28
                   Pterms :            6.05
               Macrocells :            3.08
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.331ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.022ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1024, final cost is 1024 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      10.75 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_counter_dp\ * \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\
        );
        Output = \Surtidor:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_state_2\
        );
        Output = \Surtidor:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              !\Surtidor:BUART:tx_fifo_empty\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_fifo_empty\ * !\Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_bitclk_enable_pre\
        );
        Output = \Surtidor:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk_enable_pre\ * 
              \Surtidor:BUART:tx_state_2\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_counter_dp\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Surtidor:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Surtidor:Net_9\ ,
        cs_addr_2 => \Surtidor:BUART:tx_state_1\ ,
        cs_addr_1 => \Surtidor:BUART:tx_state_0\ ,
        cs_addr_0 => \Surtidor:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Surtidor:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Surtidor:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Surtidor:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Surtidor:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Surtidor:Net_9\ ,
        status_3 => \Surtidor:BUART:tx_fifo_notfull\ ,
        status_2 => \Surtidor:BUART:tx_status_2\ ,
        status_1 => \Surtidor:BUART:tx_fifo_empty\ ,
        status_0 => \Surtidor:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\RS232:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_bitclk_enable_pre\ * 
              \RS232:BUART:tx_fifo_empty\ * \RS232:BUART:tx_state_2\
        );
        Output = \RS232:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RS232:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_state_2\
            + !\RS232:BUART:tx_bitclk_enable_pre\
        );
        Output = \RS232:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RS232:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_bitclk_enable_pre\ * 
              !\RS232:BUART:tx_fifo_empty\
            + !\RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              !\RS232:BUART:tx_fifo_empty\ * !\RS232:BUART:tx_state_2\
            + \RS232:BUART:tx_state_1\ * \RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_bitclk_enable_pre\ * 
              \RS232:BUART:tx_fifo_empty\ * \RS232:BUART:tx_state_2\
            + \RS232:BUART:tx_state_0\ * !\RS232:BUART:tx_state_2\ * 
              \RS232:BUART:tx_bitclk\
        );
        Output = \RS232:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\RS232:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \RS232:BUART:txn\ * \RS232:BUART:tx_state_1\ * 
              !\RS232:BUART:tx_bitclk\
            + \RS232:BUART:txn\ * \RS232:BUART:tx_state_2\
            + !\RS232:BUART:tx_state_1\ * \RS232:BUART:tx_state_0\ * 
              !\RS232:BUART:tx_shift_out\ * !\RS232:BUART:tx_state_2\
            + !\RS232:BUART:tx_state_1\ * \RS232:BUART:tx_state_0\ * 
              !\RS232:BUART:tx_state_2\ * !\RS232:BUART:tx_bitclk\
            + \RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              !\RS232:BUART:tx_shift_out\ * !\RS232:BUART:tx_state_2\ * 
              !\RS232:BUART:tx_counter_dp\ * \RS232:BUART:tx_bitclk\
        );
        Output = \RS232:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_47, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS232:BUART:txn\
        );
        Output = Net_47 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RS232:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \RS232:Net_9\ ,
        cs_addr_2 => \RS232:BUART:tx_state_1\ ,
        cs_addr_1 => \RS232:BUART:tx_state_0\ ,
        cs_addr_0 => \RS232:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \RS232:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \RS232:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \RS232:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RS232:BUART:sTX:TxSts\
    PORT MAP (
        clock => \RS232:Net_9\ ,
        status_3 => \RS232:BUART:tx_fifo_notfull\ ,
        status_2 => \RS232:BUART:tx_status_2\ ,
        status_1 => \RS232:BUART:tx_fifo_empty\ ,
        status_0 => \RS232:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RS232:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS232:BUART:tx_fifo_notfull\
        );
        Output = \RS232:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RFID:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RFID:BUART:tx_fifo_notfull\
        );
        Output = \RFID:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RS232:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_bitclk_enable_pre\
            + !\RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              !\RS232:BUART:tx_state_2\
        );
        Output = \RS232:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RS232:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_bitclk_enable_pre\ * \RS232:BUART:tx_state_2\
            + \RS232:BUART:tx_state_1\ * \RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_bitclk_enable_pre\ * \RS232:BUART:tx_state_2\
            + \RS232:BUART:tx_state_1\ * \RS232:BUART:tx_state_0\ * 
              !\RS232:BUART:tx_state_2\ * \RS232:BUART:tx_bitclk\
            + \RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_2\ * 
              \RS232:BUART:tx_counter_dp\ * \RS232:BUART:tx_bitclk\
        );
        Output = \RS232:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RS232:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RS232:BUART:tx_state_1\ * \RS232:BUART:tx_state_0\ * 
              \RS232:BUART:tx_bitclk_enable_pre\ * \RS232:BUART:tx_state_2\
            + \RS232:BUART:tx_state_1\ * !\RS232:BUART:tx_state_2\ * 
              \RS232:BUART:tx_counter_dp\ * \RS232:BUART:tx_bitclk\
            + \RS232:BUART:tx_state_0\ * !\RS232:BUART:tx_state_2\ * 
              \RS232:BUART:tx_bitclk\
        );
        Output = \RS232:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_fifo_notfull\
        );
        Output = \Surtidor:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RS232:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \RS232:Net_9\ ,
        cs_addr_0 => \RS232:BUART:counter_load_not\ ,
        ce0_reg => \RS232:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \RS232:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RFID:BUART:sTX:TxSts\
    PORT MAP (
        clock => \RFID:Net_9\ ,
        status_3 => \RFID:BUART:tx_fifo_notfull\ ,
        status_2 => \RFID:BUART:tx_status_2\ ,
        status_1 => \RFID:BUART:tx_fifo_empty\ ,
        status_0 => \RFID:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\RFID:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \RFID:BUART:txn\ * \RFID:BUART:tx_state_1\ * 
              !\RFID:BUART:tx_bitclk\
            + \RFID:BUART:txn\ * \RFID:BUART:tx_state_2\
            + !\RFID:BUART:tx_state_1\ * \RFID:BUART:tx_state_0\ * 
              !\RFID:BUART:tx_shift_out\ * !\RFID:BUART:tx_state_2\
            + !\RFID:BUART:tx_state_1\ * \RFID:BUART:tx_state_0\ * 
              !\RFID:BUART:tx_state_2\ * !\RFID:BUART:tx_bitclk\
            + \RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              !\RFID:BUART:tx_shift_out\ * !\RFID:BUART:tx_state_2\ * 
              !\RFID:BUART:tx_counter_dp\ * \RFID:BUART:tx_bitclk\
        );
        Output = \RFID:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RFID:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_bitclk_enable_pre\
            + !\RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              !\RFID:BUART:tx_state_2\
        );
        Output = \RFID:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_fifonotempty\ * 
              \Surtidor:BUART:rx_state_stop1_reg\
        );
        Output = \Surtidor:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RFID:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \RFID:Net_9\ ,
        cs_addr_0 => \RFID:BUART:counter_load_not\ ,
        ce0_reg => \RFID:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \RFID:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Surtidor:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Surtidor:Net_9\ ,
        status_5 => \Surtidor:BUART:rx_status_5\ ,
        status_4 => \Surtidor:BUART:rx_status_4\ ,
        status_3 => \Surtidor:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PSOC:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_fifo_empty\ * 
              \PSOC:BUART:tx_state_2\
        );
        Output = \PSOC:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * !\PSOC:BUART:tx_fifo_empty\
            + !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_fifo_empty\ * !\PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_fifo_empty\ * 
              \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_0\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSOC:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_state_2\
            + !\PSOC:BUART:tx_bitclk_enable_pre\
        );
        Output = \PSOC:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_128, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:txn\
        );
        Output = Net_128 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:txn\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\ * 
              !\Surtidor:BUART:tx_counter_dp\ * \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:tx_fifo_notfull\
        );
        Output = \PSOC:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PSOC:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \PSOC:Net_9\ ,
        cs_addr_2 => \PSOC:BUART:tx_state_1\ ,
        cs_addr_1 => \PSOC:BUART:tx_state_0\ ,
        cs_addr_0 => \PSOC:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \PSOC:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \PSOC:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \PSOC:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PSOC:BUART:sTX:TxSts\
    PORT MAP (
        clock => \PSOC:Net_9\ ,
        status_3 => \PSOC:BUART:tx_fifo_notfull\ ,
        status_2 => \PSOC:BUART:tx_status_2\ ,
        status_1 => \PSOC:BUART:tx_fifo_empty\ ,
        status_0 => \PSOC:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PSOC:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_state_2\ * \PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_counter_dp\ * \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\ * \PSOC:BUART:tx_state_2\
            + \PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_counter_dp\ * \PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:tx_state_0\ * !\PSOC:BUART:tx_state_2\ * 
              \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSOC:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              \PSOC:BUART:tx_bitclk_enable_pre\
            + !\PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_state_2\
        );
        Output = \PSOC:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\bluetooth:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bluetooth:BUART:tx_fifo_notfull\
        );
        Output = \bluetooth:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PSOC:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PSOC:BUART:txn\ * \PSOC:BUART:tx_state_1\ * 
              !\PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:txn\ * \PSOC:BUART:tx_state_2\
            + !\PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_shift_out\ * !\PSOC:BUART:tx_state_2\
            + !\PSOC:BUART:tx_state_1\ * \PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_state_2\ * !\PSOC:BUART:tx_bitclk\
            + \PSOC:BUART:tx_state_1\ * !\PSOC:BUART:tx_state_0\ * 
              !\PSOC:BUART:tx_shift_out\ * !\PSOC:BUART:tx_state_2\ * 
              !\PSOC:BUART:tx_counter_dp\ * \PSOC:BUART:tx_bitclk\
        );
        Output = \PSOC:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_102, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:txn\
        );
        Output = Net_102 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \PSOC:Net_9\ ,
        cs_addr_0 => \PSOC:BUART:counter_load_not\ ,
        ce0_reg => \PSOC:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \PSOC:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\bluetooth:BUART:sTX:TxSts\
    PORT MAP (
        clock => \bluetooth:Net_9\ ,
        status_3 => \bluetooth:BUART:tx_fifo_notfull\ ,
        status_2 => \bluetooth:BUART:tx_status_2\ ,
        status_1 => \bluetooth:BUART:tx_fifo_empty\ ,
        status_0 => \bluetooth:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\bluetooth:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_bitclk_enable_pre\ * 
              !\bluetooth:BUART:tx_fifo_empty\
            + !\bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              !\bluetooth:BUART:tx_fifo_empty\ * 
              !\bluetooth:BUART:tx_state_2\
            + \bluetooth:BUART:tx_state_1\ * \bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_bitclk_enable_pre\ * 
              \bluetooth:BUART:tx_fifo_empty\ * \bluetooth:BUART:tx_state_2\
            + \bluetooth:BUART:tx_state_0\ * !\bluetooth:BUART:tx_state_2\ * 
              \bluetooth:BUART:tx_bitclk\
        );
        Output = \bluetooth:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\bluetooth:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_state_2\
            + !\bluetooth:BUART:tx_bitclk_enable_pre\
        );
        Output = \bluetooth:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\bluetooth:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_bitclk_enable_pre\ * 
              \bluetooth:BUART:tx_fifo_empty\ * \bluetooth:BUART:tx_state_2\
        );
        Output = \bluetooth:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RFID:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_bitclk_enable_pre\ * \RFID:BUART:tx_state_2\
            + \RFID:BUART:tx_state_1\ * \RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_bitclk_enable_pre\ * \RFID:BUART:tx_state_2\
            + \RFID:BUART:tx_state_1\ * \RFID:BUART:tx_state_0\ * 
              !\RFID:BUART:tx_state_2\ * \RFID:BUART:tx_bitclk\
            + \RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_2\ * 
              \RFID:BUART:tx_counter_dp\ * \RFID:BUART:tx_bitclk\
        );
        Output = \RFID:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RFID:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RFID:BUART:tx_state_1\ * \RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_bitclk_enable_pre\ * \RFID:BUART:tx_state_2\
            + \RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_2\ * 
              \RFID:BUART:tx_counter_dp\ * \RFID:BUART:tx_bitclk\
            + \RFID:BUART:tx_state_0\ * !\RFID:BUART:tx_state_2\ * 
              \RFID:BUART:tx_bitclk\
        );
        Output = \RFID:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RFID:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_state_2\
            + !\RFID:BUART:tx_bitclk_enable_pre\
        );
        Output = \RFID:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RFID:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_bitclk_enable_pre\ * \RFID:BUART:tx_fifo_empty\ * 
              \RFID:BUART:tx_state_2\
        );
        Output = \RFID:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RFID:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \RFID:Net_9\ ,
        cs_addr_2 => \RFID:BUART:tx_state_1\ ,
        cs_addr_1 => \RFID:BUART:tx_state_0\ ,
        cs_addr_0 => \RFID:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \RFID:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \RFID:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \RFID:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RS232:BUART:sRX:RxSts\
    PORT MAP (
        clock => \RS232:Net_9\ ,
        status_5 => \RS232:BUART:rx_status_5\ ,
        status_4 => \RS232:BUART:rx_status_4\ ,
        status_3 => \RS232:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_state_3\ * \Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:pollcount_1\ * !\Surtidor:BUART:pollcount_0\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_state_3\ * \Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:pollcount_1\ * !Net_133_SYNCOUT
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_5\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_4\
        );
        Output = \Surtidor:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * \Surtidor:BUART:rx_last\ * 
              !Net_133_SYNCOUT
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_5\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_4\
        );
        Output = \Surtidor:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_5\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_4\
        );
        Output = \Surtidor:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:pollcount_1\ * 
              !\Surtidor:BUART:pollcount_0\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:pollcount_1\ * 
              !Net_133_SYNCOUT
        );
        Output = \Surtidor:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_5\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_4\
        );
        Output = \Surtidor:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\Surtidor:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Surtidor:Net_9\ ,
        load => \Surtidor:BUART:rx_counter_load\ ,
        count_6 => \Surtidor:BUART:rx_count_6\ ,
        count_5 => \Surtidor:BUART:rx_count_5\ ,
        count_4 => \Surtidor:BUART:rx_count_4\ ,
        count_3 => \Surtidor:BUART:rx_count_3\ ,
        count_2 => \Surtidor:BUART:rx_count_2\ ,
        count_1 => \Surtidor:BUART:rx_count_1\ ,
        count_0 => \Surtidor:BUART:rx_count_0\ ,
        tc => \Surtidor:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RFID:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * !\RFID:BUART:rx_state_3\ * 
              \RFID:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * !\RFID:BUART:rx_state_3\ * 
              \RFID:BUART:rx_state_2\ * !MODIN5_1 * !Net_94_SYNCOUT
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \RFID:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RFID:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * \RFID:BUART:rx_state_3\
            + !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * \RFID:BUART:rx_state_2\
            + !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * 
              \RFID:BUART:rx_last\ * !Net_94_SYNCOUT
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \RFID:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RFID:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * \RFID:BUART:rx_state_3\ * 
              \RFID:BUART:rx_state_2\
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \RFID:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RFID:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RFID:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\RFID:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * \RFID:BUART:rx_state_3\ * 
              \RFID:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * \RFID:BUART:rx_state_3\ * 
              \RFID:BUART:rx_state_2\ * !MODIN5_1 * !Net_94_SYNCOUT
        );
        Output = \RFID:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RFID:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_state_3\ * \RFID:BUART:rx_state_2\
        );
        Output = \RFID:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RFID:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              \RFID:BUART:rx_bitclk_enable\ * \RFID:BUART:rx_state_3\ * 
              !\RFID:BUART:rx_state_2\
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\RFID:BUART:tx_ctrl_mark_last\ * \RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \RFID:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RFID:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RFID:BUART:tx_ctrl_mark_last\ * !\RFID:BUART:rx_state_0\ * 
              !\RFID:BUART:rx_state_3\ * !\RFID:BUART:rx_state_2\
        );
        Output = \RFID:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Surtidor:Net_9\ ,
        cs_addr_0 => \Surtidor:BUART:counter_load_not\ ,
        ce0_reg => \Surtidor:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Surtidor:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\RFID:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \RFID:Net_9\ ,
        load => \RFID:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \RFID:BUART:rx_count_2\ ,
        count_1 => \RFID:BUART:rx_count_1\ ,
        count_0 => \RFID:BUART:rx_count_0\ ,
        tc => \RFID:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * !MODIN9_1 * 
              MODIN9_0 * Net_107_SYNCOUT
            + !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * MODIN9_1 * 
              !MODIN9_0
            + !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * MODIN9_1 * 
              !Net_107_SYNCOUT
        );
        Output = MODIN9_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * 
              !\PSOC:BUART:rx_count_0\
        );
        Output = \PSOC:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RFID:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN5_1
            + MODIN5_0 * Net_94_SYNCOUT
        );
        Output = \RFID:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * !MODIN9_0 * 
              Net_107_SYNCOUT
            + !\PSOC:BUART:rx_count_2\ * !\PSOC:BUART:rx_count_1\ * MODIN9_0 * 
              !Net_107_SYNCOUT
        );
        Output = MODIN9_0 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RFID:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RFID:BUART:rx_load_fifo\ * \RFID:BUART:rx_fifofull\
        );
        Output = \RFID:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RFID:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RFID:BUART:rx_fifonotempty\ * \RFID:BUART:rx_state_stop1_reg\
        );
        Output = \RFID:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RFID:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \RFID:Net_9\ ,
        cs_addr_2 => \RFID:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \RFID:BUART:rx_state_0\ ,
        cs_addr_0 => \RFID:BUART:rx_bitclk_enable\ ,
        route_si => \RFID:BUART:rx_postpoll\ ,
        f0_load => \RFID:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \RFID:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \RFID:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RFID:BUART:sRX:RxSts\
    PORT MAP (
        clock => \RFID:Net_9\ ,
        status_5 => \RFID:BUART:rx_status_5\ ,
        status_4 => \RFID:BUART:rx_status_4\ ,
        status_3 => \RFID:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\RFID:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_bitclk_enable_pre\ * !\RFID:BUART:tx_fifo_empty\
            + !\RFID:BUART:tx_state_1\ * !\RFID:BUART:tx_state_0\ * 
              !\RFID:BUART:tx_fifo_empty\ * !\RFID:BUART:tx_state_2\
            + \RFID:BUART:tx_state_1\ * \RFID:BUART:tx_state_0\ * 
              \RFID:BUART:tx_bitclk_enable_pre\ * \RFID:BUART:tx_fifo_empty\ * 
              \RFID:BUART:tx_state_2\
            + \RFID:BUART:tx_state_0\ * !\RFID:BUART:tx_state_2\ * 
              \RFID:BUART:tx_bitclk\
        );
        Output = \RFID:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSOC:BUART:rx_load_fifo\ * \PSOC:BUART:rx_fifofull\
        );
        Output = \PSOC:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RFID:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_94_SYNCOUT
        );
        Output = \RFID:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PSOC:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PSOC:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN9_1
            + MODIN9_0 * Net_107_SYNCOUT
        );
        Output = \PSOC:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PSOC:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \PSOC:Net_9\ ,
        cs_addr_2 => \PSOC:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \PSOC:BUART:rx_state_0\ ,
        cs_addr_0 => \PSOC:BUART:rx_bitclk_enable\ ,
        route_si => \PSOC:BUART:rx_postpoll\ ,
        f0_load => \PSOC:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \PSOC:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \PSOC:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\bluetooth:BUART:sRX:RxSts\
    PORT MAP (
        clock => \bluetooth:Net_9\ ,
        status_5 => \bluetooth:BUART:rx_status_5\ ,
        status_4 => \bluetooth:BUART:rx_status_4\ ,
        status_3 => \bluetooth:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_load_fifo\ * \Surtidor:BUART:rx_fifofull\
        );
        Output = \Surtidor:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RS232:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RS232:BUART:rx_load_fifo\ * \RS232:BUART:rx_fifofull\
        );
        Output = \RS232:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RS232:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7_SYNCOUT
        );
        Output = \RS232:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RS232:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RS232:BUART:rx_fifonotempty\ * 
              \RS232:BUART:rx_state_stop1_reg\
        );
        Output = \RS232:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PSOC:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !MODIN9_1 * !Net_107_SYNCOUT
        );
        Output = \PSOC:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * !\PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * !\PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\ * !MODIN9_1 * !Net_107_SYNCOUT
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \PSOC:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSOC:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              !\PSOC:BUART:rx_state_2\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \PSOC:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PSOC:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\
        );
        Output = \PSOC:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\PSOC:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \PSOC:Net_9\ ,
        load => \PSOC:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \PSOC:BUART:rx_count_2\ ,
        count_1 => \PSOC:BUART:rx_count_1\ ,
        count_0 => \PSOC:BUART:rx_count_0\ ,
        tc => \PSOC:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RS232:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS232:BUART:rx_count_2\ * !\RS232:BUART:rx_count_1\ * 
              !\RS232:BUART:rx_count_0\
        );
        Output = \RS232:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RS232:BUART:rx_count_2\ * !\RS232:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_7_SYNCOUT
            + !\RS232:BUART:rx_count_2\ * !\RS232:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\RS232:BUART:rx_count_2\ * !\RS232:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_7_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RS232:BUART:rx_count_2\ * !\RS232:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_7_SYNCOUT
            + !\RS232:BUART:rx_count_2\ * !\RS232:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_7_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RS232:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_7_SYNCOUT
        );
        Output = \RS232:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !\Surtidor:BUART:pollcount_1\ * \Surtidor:BUART:pollcount_0\ * 
              Net_133_SYNCOUT
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              \Surtidor:BUART:pollcount_1\ * !\Surtidor:BUART:pollcount_0\
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              \Surtidor:BUART:pollcount_1\ * !Net_133_SYNCOUT
        );
        Output = \Surtidor:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !\Surtidor:BUART:pollcount_0\ * Net_133_SYNCOUT
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              \Surtidor:BUART:pollcount_0\ * !Net_133_SYNCOUT
        );
        Output = \Surtidor:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !\Surtidor:BUART:rx_count_0\
        );
        Output = \Surtidor:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Surtidor:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_133_SYNCOUT
        );
        Output = \Surtidor:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RS232:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \RS232:Net_9\ ,
        cs_addr_2 => \RS232:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \RS232:BUART:rx_state_0\ ,
        cs_addr_0 => \RS232:BUART:rx_bitclk_enable\ ,
        route_si => \RS232:BUART:rx_postpoll\ ,
        f0_load => \RS232:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \RS232:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \RS232:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_RS232(0)_SYNC
    PORT MAP (
        in => Net_7 ,
        out => Net_7_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RS232:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * !\RS232:BUART:rx_state_3\ * 
              \RS232:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * !\RS232:BUART:rx_state_3\ * 
              \RS232:BUART:rx_state_2\ * !MODIN1_1 * !Net_7_SYNCOUT
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS232:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RS232:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * \RS232:BUART:rx_state_3\
            + !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * \RS232:BUART:rx_state_2\
            + !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              \RS232:BUART:rx_last\ * !Net_7_SYNCOUT
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS232:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RS232:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * \RS232:BUART:rx_state_3\ * 
              \RS232:BUART:rx_state_2\
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS232:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RS232:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS232:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\RS232:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * \RS232:BUART:rx_state_3\ * 
              \RS232:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * \RS232:BUART:rx_state_3\ * 
              \RS232:BUART:rx_state_2\ * !MODIN1_1 * !Net_7_SYNCOUT
        );
        Output = \RS232:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RS232:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_state_3\ * \RS232:BUART:rx_state_2\
        );
        Output = \RS232:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RS232:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS232:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              \RS232:BUART:rx_bitclk_enable\ * \RS232:BUART:rx_state_3\ * 
              !\RS232:BUART:rx_state_2\
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS232:BUART:tx_ctrl_mark_last\ * \RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS232:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RS232:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS232:BUART:tx_ctrl_mark_last\ * !\RS232:BUART:rx_state_0\ * 
              !\RS232:BUART:rx_state_3\ * !\RS232:BUART:rx_state_2\
        );
        Output = \RS232:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Surtidor:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Surtidor:Net_9\ ,
        cs_addr_2 => \Surtidor:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Surtidor:BUART:rx_state_0\ ,
        cs_addr_0 => \Surtidor:BUART:rx_bitclk_enable\ ,
        route_si => \Surtidor:BUART:rx_postpoll\ ,
        f0_load => \Surtidor:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Surtidor:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Surtidor:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\RS232:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \RS232:Net_9\ ,
        load => \RS232:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \RS232:BUART:rx_count_2\ ,
        count_1 => \RS232:BUART:rx_count_1\ ,
        count_0 => \RS232:BUART:rx_count_0\ ,
        tc => \RS232:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RFID:BUART:rx_count_2\ * !\RFID:BUART:rx_count_1\ * !MODIN5_1 * 
              MODIN5_0 * Net_94_SYNCOUT
            + !\RFID:BUART:rx_count_2\ * !\RFID:BUART:rx_count_1\ * MODIN5_1 * 
              !MODIN5_0
            + !\RFID:BUART:rx_count_2\ * !\RFID:BUART:rx_count_1\ * MODIN5_1 * 
              !Net_94_SYNCOUT
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RFID:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RFID:BUART:rx_count_2\ * !\RFID:BUART:rx_count_1\ * 
              !\RFID:BUART:rx_count_0\
        );
        Output = \RFID:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RFID:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RFID:BUART:rx_count_2\ * !\RFID:BUART:rx_count_1\ * !MODIN5_0 * 
              Net_94_SYNCOUT
            + !\RFID:BUART:rx_count_2\ * !\RFID:BUART:rx_count_1\ * MODIN5_0 * 
              !Net_94_SYNCOUT
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =SDA_1(0)_SYNC
    PORT MAP (
        in => \I2C_1:Net_1109_1\ ,
        out => \I2C_1:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCL_1(0)_SYNC
    PORT MAP (
        in => \I2C_1:Net_1109_0\ ,
        out => \I2C_1:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\bluetooth:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \bluetooth:BUART:txn\ * \bluetooth:BUART:tx_state_1\ * 
              !\bluetooth:BUART:tx_bitclk\
            + \bluetooth:BUART:txn\ * \bluetooth:BUART:tx_state_2\
            + !\bluetooth:BUART:tx_state_1\ * \bluetooth:BUART:tx_state_0\ * 
              !\bluetooth:BUART:tx_shift_out\ * !\bluetooth:BUART:tx_state_2\
            + !\bluetooth:BUART:tx_state_1\ * \bluetooth:BUART:tx_state_0\ * 
              !\bluetooth:BUART:tx_state_2\ * !\bluetooth:BUART:tx_bitclk\
            + \bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              !\bluetooth:BUART:tx_shift_out\ * !\bluetooth:BUART:tx_state_2\ * 
              !\bluetooth:BUART:tx_counter_dp\ * \bluetooth:BUART:tx_bitclk\
        );
        Output = \bluetooth:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_115, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bluetooth:BUART:txn\
        );
        Output = Net_115 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\bluetooth:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_bitclk_enable_pre\ * 
              \bluetooth:BUART:tx_state_2\
            + \bluetooth:BUART:tx_state_1\ * \bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_bitclk_enable_pre\ * 
              \bluetooth:BUART:tx_state_2\
            + \bluetooth:BUART:tx_state_1\ * \bluetooth:BUART:tx_state_0\ * 
              !\bluetooth:BUART:tx_state_2\ * \bluetooth:BUART:tx_bitclk\
            + \bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_2\ * 
              \bluetooth:BUART:tx_counter_dp\ * \bluetooth:BUART:tx_bitclk\
        );
        Output = \bluetooth:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\bluetooth:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_bitclk_enable_pre\
            + !\bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_0\ * 
              !\bluetooth:BUART:tx_state_2\
        );
        Output = \bluetooth:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\bluetooth:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \bluetooth:BUART:tx_state_1\ * \bluetooth:BUART:tx_state_0\ * 
              \bluetooth:BUART:tx_bitclk_enable_pre\ * 
              \bluetooth:BUART:tx_state_2\
            + \bluetooth:BUART:tx_state_1\ * !\bluetooth:BUART:tx_state_2\ * 
              \bluetooth:BUART:tx_counter_dp\ * \bluetooth:BUART:tx_bitclk\
            + \bluetooth:BUART:tx_state_0\ * !\bluetooth:BUART:tx_state_2\ * 
              \bluetooth:BUART:tx_bitclk\
        );
        Output = \bluetooth:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\bluetooth:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \bluetooth:Net_9\ ,
        cs_addr_2 => \bluetooth:BUART:tx_state_1\ ,
        cs_addr_1 => \bluetooth:BUART:tx_state_0\ ,
        cs_addr_0 => \bluetooth:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \bluetooth:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \bluetooth:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \bluetooth:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_RFID(0)_SYNC
    PORT MAP (
        in => Net_94 ,
        out => Net_94_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN13_1, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\bluetooth:BUART:rx_count_2\ * !\bluetooth:BUART:rx_count_1\ * 
              !MODIN13_1 * MODIN13_0 * Net_120_SYNCOUT
            + !\bluetooth:BUART:rx_count_2\ * !\bluetooth:BUART:rx_count_1\ * 
              MODIN13_1 * !MODIN13_0
            + !\bluetooth:BUART:rx_count_2\ * !\bluetooth:BUART:rx_count_1\ * 
              MODIN13_1 * !Net_120_SYNCOUT
        );
        Output = MODIN13_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN13_0, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\bluetooth:BUART:rx_count_2\ * !\bluetooth:BUART:rx_count_1\ * 
              !MODIN13_0 * Net_120_SYNCOUT
            + !\bluetooth:BUART:rx_count_2\ * !\bluetooth:BUART:rx_count_1\ * 
              MODIN13_0 * !Net_120_SYNCOUT
        );
        Output = MODIN13_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\bluetooth:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN13_1
            + MODIN13_0 * Net_120_SYNCOUT
        );
        Output = \bluetooth:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\bluetooth:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \bluetooth:BUART:rx_load_fifo\ * \bluetooth:BUART:rx_fifofull\
        );
        Output = \bluetooth:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\bluetooth:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bluetooth:BUART:rx_count_2\ * !\bluetooth:BUART:rx_count_1\ * 
              !\bluetooth:BUART:rx_count_0\
        );
        Output = \bluetooth:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\bluetooth:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \bluetooth:BUART:rx_fifonotempty\ * 
              \bluetooth:BUART:rx_state_stop1_reg\
        );
        Output = \bluetooth:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\bluetooth:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \bluetooth:Net_9\ ,
        cs_addr_2 => \bluetooth:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \bluetooth:BUART:rx_state_0\ ,
        cs_addr_0 => \bluetooth:BUART:rx_bitclk_enable\ ,
        route_si => \bluetooth:BUART:rx_postpoll\ ,
        f0_load => \bluetooth:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \bluetooth:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \bluetooth:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\bluetooth:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \bluetooth:Net_9\ ,
        load => \bluetooth:BUART:rx_counter_load\ ,
        count_6 => MODIN16_6 ,
        count_5 => MODIN16_5 ,
        count_4 => MODIN16_4 ,
        count_3 => MODIN16_3 ,
        count_2 => \bluetooth:BUART:rx_count_2\ ,
        count_1 => \bluetooth:BUART:rx_count_1\ ,
        count_0 => \bluetooth:BUART:rx_count_0\ ,
        tc => \bluetooth:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PSOC:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_107_SYNCOUT
        );
        Output = \PSOC:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_89, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RFID:BUART:txn\
        );
        Output = Net_89 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PSOC:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_state_3\ * \PSOC:BUART:rx_state_2\
        );
        Output = \PSOC:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_2\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              \PSOC:BUART:rx_last\ * !Net_107_SYNCOUT
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \PSOC:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSOC:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC:BUART:tx_ctrl_mark_last\ * !\PSOC:BUART:rx_state_0\ * 
              \PSOC:BUART:rx_bitclk_enable\ * \PSOC:BUART:rx_state_3\ * 
              \PSOC:BUART:rx_state_2\
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\PSOC:BUART:tx_ctrl_mark_last\ * \PSOC:BUART:rx_state_0\ * 
              !\PSOC:BUART:rx_state_3\ * !\PSOC:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \PSOC:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \bluetooth:Net_9\ ,
        cs_addr_0 => \bluetooth:BUART:counter_load_not\ ,
        ce0_reg => \bluetooth:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \bluetooth:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_Surt(0)_SYNC
    PORT MAP (
        in => Net_133 ,
        out => Net_133_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_Blue(0)_SYNC
    PORT MAP (
        in => Net_120 ,
        out => Net_120_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\bluetooth:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              !\bluetooth:BUART:rx_state_3\ * \bluetooth:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              !\bluetooth:BUART:rx_state_3\ * \bluetooth:BUART:rx_state_2\ * 
              !MODIN13_1 * !Net_120_SYNCOUT
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \bluetooth:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\bluetooth:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              \bluetooth:BUART:rx_state_3\
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              \bluetooth:BUART:rx_state_2\
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * \bluetooth:BUART:rx_last\ * 
              !Net_120_SYNCOUT
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \bluetooth:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\bluetooth:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              \bluetooth:BUART:rx_state_3\ * \bluetooth:BUART:rx_state_2\
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \bluetooth:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\bluetooth:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bluetooth:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\bluetooth:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              \bluetooth:BUART:rx_state_3\ * \bluetooth:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              \bluetooth:BUART:rx_state_3\ * \bluetooth:BUART:rx_state_2\ * 
              !MODIN13_1 * !Net_120_SYNCOUT
        );
        Output = \bluetooth:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\bluetooth:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * \bluetooth:BUART:rx_state_3\ * 
              \bluetooth:BUART:rx_state_2\
        );
        Output = \bluetooth:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\bluetooth:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * 
              \bluetooth:BUART:rx_bitclk_enable\ * 
              \bluetooth:BUART:rx_state_3\ * !\bluetooth:BUART:rx_state_2\
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              \bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \bluetooth:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\bluetooth:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bluetooth:BUART:tx_ctrl_mark_last\ * 
              !\bluetooth:BUART:rx_state_0\ * !\bluetooth:BUART:rx_state_3\ * 
              !\bluetooth:BUART:rx_state_2\
        );
        Output = \bluetooth:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

synccell: Name =Rx_PSOC(0)_SYNC
    PORT MAP (
        in => Net_107 ,
        out => Net_107_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PSOC:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSOC:BUART:rx_fifonotempty\ * \PSOC:BUART:rx_state_stop1_reg\
        );
        Output = \PSOC:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Surtidor:BUART:pollcount_1\
            + \Surtidor:BUART:pollcount_0\ * Net_133_SYNCOUT
        );
        Output = \Surtidor:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\bluetooth:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_120_SYNCOUT
        );
        Output = \bluetooth:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\PSOC:BUART:sRX:RxSts\
    PORT MAP (
        clock => \PSOC:Net_9\ ,
        status_5 => \PSOC:BUART:rx_status_5\ ,
        status_4 => \PSOC:BUART:rx_status_4\ ,
        status_3 => \PSOC:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = Psoc_status(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Psoc_status(0)__PA ,
        pad => Psoc_status(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Psoc_status(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Psoc_status(1)__PA ,
        pad => Psoc_status(1)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Enable_RFid(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Enable_RFid(0)__PA ,
        pad => Enable_RFid(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Tx_RS232(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_RS232(0)__PA ,
        input => Net_47 ,
        pad => Tx_RS232(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx_RS232(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_RS232(0)__PA ,
        fb => Net_7 ,
        pad => Rx_RS232(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=4]: 
Pin : Name = Botones(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Botones(0)__PA ,
        pad => Botones(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Botones(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Botones(1)__PA ,
        pad => Botones(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Select1_RS232(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Select1_RS232(0)__PA ,
        pad => Select1_RS232(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Select0_RS232(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Select0_RS232(0)__PA ,
        pad => Select0_RS232(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_Surt(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Surt(0)__PA ,
        fb => Net_133 ,
        pad => Rx_Surt(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_Surt(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Surt(0)__PA ,
        input => Net_128 ,
        pad => Tx_Surt(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rx_Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Blue(0)__PA ,
        fb => Net_120 ,
        pad => Rx_Blue(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Tx_Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Blue(0)__PA ,
        input => Net_115 ,
        pad => Tx_Blue(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = IB1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IB1(0)__PA ,
        pad => IB1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IB2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IB2(0)__PA ,
        pad => IB2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx_PSOC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_PSOC(0)__PA ,
        fb => Net_107 ,
        pad => Rx_PSOC(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        input => \I2C_1:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        input => \I2C_1:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_RFID(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_RFID(0)__PA ,
        fb => Net_94 ,
        pad => Rx_RFID(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Tx_RFID(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_RFID(0)__PA ,
        input => Net_89 ,
        pad => Tx_RFID(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Select0_RFID(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Select0_RFID(0)__PA ,
        pad => Select0_RFID(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Select1_RFID(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Select1_RFID(0)__PA ,
        pad => Select1_RFID(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_PSOC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_PSOC(0)__PA ,
        input => Net_102 ,
        pad => Tx_PSOC(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \RS232:Net_9\ ,
            dclk_0 => \RS232:Net_9_local\ ,
            dclk_glb_1 => \bluetooth:Net_9\ ,
            dclk_1 => \bluetooth:Net_9_local\ ,
            dclk_glb_2 => \PSOC:Net_9\ ,
            dclk_2 => \PSOC:Net_9_local\ ,
            dclk_glb_3 => \Surtidor:Net_9\ ,
            dclk_3 => \Surtidor:Net_9_local\ ,
            dclk_glb_4 => \RFID:Net_9\ ,
            dclk_4 => \RFID:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_1:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_1:Net_1109_0\ ,
            sda_in => \I2C_1:Net_1109_1\ ,
            scl_out => \I2C_1:Net_643_0\ ,
            sda_out => \I2C_1:sda_x_wire\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------
   0 |   1 |     * |      NONE |         CMOS_OUT |   Psoc_status(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |   Psoc_status(1) | 
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |   Enable_RFid(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |      Tx_RS232(0) | In(Net_47)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      Rx_RS232(0) | FB(Net_7)
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------
   2 |   4 |     * |      NONE |      RES_PULL_UP |       Botones(0) | 
     |   5 |     * |      NONE |      RES_PULL_UP |       Botones(1) | 
     |   6 |     * |      NONE |         CMOS_OUT | Select1_RS232(0) | 
     |   7 |     * |      NONE |         CMOS_OUT | Select0_RS232(0) | 
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |       Rx_Surt(0) | FB(Net_133)
     |   1 |     * |      NONE |         CMOS_OUT |       Tx_Surt(0) | In(Net_128)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |       Rx_Blue(0) | FB(Net_120)
     |   4 |     * |      NONE |         CMOS_OUT |       Tx_Blue(0) | In(Net_115)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |           IB1(0) | 
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |           IB2(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |       Rx_PSOC(0) | FB(Net_107)
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         SCL_1(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         SDA_1(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |       Rx_RFID(0) | FB(Net_94)
     |   3 |     * |      NONE |         CMOS_OUT |       Tx_RFID(0) | In(Net_89)
     |   4 |     * |      NONE |         CMOS_OUT |  Select0_RFID(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |  Select1_RFID(0) | 
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |       Tx_PSOC(0) | In(Net_102)
---------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.027ms
Digital Placement phase: Elapsed time ==> 4s.451ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.554ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.571ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.094ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: Design01_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( bluetooth_IntClock ). (File=d:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01_timing.html)
Warning: sta.M0019: Design01_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( PSOC_IntClock ). (File=d:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01_timing.html)
Warning: sta.M0019: Design01_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( Surtidor_IntClock ). (File=d:\Users\usuario2\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01_timing.html)
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.064ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.280ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.241ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.299ms
API generation phase: Elapsed time ==> 3s.378ms
Dependency generation phase: Elapsed time ==> 0s.060ms
Cleanup phase: Elapsed time ==> 0s.003ms
