#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Apr  7 01:04:41 2025
# Process ID: 9972
# Current directory: D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.runs/synth_1
# Command line: vivado.exe -log SoC_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SoC_wrapper.tcl
# Log file: D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.runs/synth_1/SoC_wrapper.vds
# Journal file: D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.runs/synth_1\vivado.jou
# Running On        :DESKTOP-R9-7945HX
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 7945HX with Radeon Graphics        
# CPU Frequency     :2495 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :16308 MB
# Swap memory       :21510 MB
# Total Virtual     :37818 MB
# Available Virtual :18311 MB
#-----------------------------------------------------------
source SoC_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip'.
Command: synth_design -top SoC_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2204.895 ; gain = 398.461
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:2470]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:275]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/6138/common.vh:22]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/6138/common.vh:23]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/6138/common.vh:24]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/6138/common.vh:25]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/6138/common.vh:26]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/6138/common.vh:27]
WARNING: [Synth 8-1958] event expressions must result in a singular type [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:638]
INFO: [Synth 8-6157] synthesizing module 'SoC_wrapper' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/hdl/SoC_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'SoC' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:13]
INFO: [Synth 8-6157] synthesizing module 'SoC_MY_IP_0_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/synth/SoC_MY_IP_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MY_IP' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:8]
INFO: [Synth 8-6157] synthesizing module 'top_design' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/top_design.sv:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/controller.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/datapath.sv:23]
INFO: [Synth 8-6157] synthesizing module 'BUF_group' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/BUF_group.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ping_pong_buffer' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:23]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[0]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[1]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[2]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[3]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[4]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[5]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[6]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[7]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[8]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[9]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[10]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[11]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[12]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[13]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[14]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[15]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[16]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[17]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[18]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[19]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[20]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[21]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[22]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[23]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[24]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[25]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[26]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[27]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[28]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[29]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[30]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[31]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[32]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[33]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[34]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[35]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[36]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[37]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[38]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[39]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[40]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[41]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[42]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[43]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[44]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[45]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[46]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[47]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[48]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[49]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[50]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[51]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[52]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[53]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[54]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[55]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[56]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[57]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[58]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[59]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[60]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[61]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[62]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[63]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[0]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[1]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[2]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[3]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[4]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[5]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[6]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[7]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[8]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[9]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[10]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[11]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[12]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[13]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[14]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[15]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[16]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[17]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[18]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[19]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[20]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[21]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[22]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[23]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[24]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[25]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[26]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[27]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[28]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[29]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[30]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[31]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[32]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[33]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[34]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[35]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:36]
INFO: [Common 17-14] Message 'Synth 8-7186' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ping_pong_buffer' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'data_buffer' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/data_buffer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'data_buffer' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/data_buffer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'data_buffer__parameterized0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/data_buffer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'data_buffer__parameterized0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/data_buffer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'BUF_group' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/BUF_group.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pu_array' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/pu_array.sv:94]
INFO: [Synth 8-6157] synthesizing module 'process_unit' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fxp_mult' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/fxp_mult.sv:4]
INFO: [Synth 8-638] synthesizing module 'mult' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/mult/synth/mult.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/mult/synth/mult.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/mult/synth/mult.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc_ext' is missing in component declaration [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/mult/synth/mult.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 31 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_21' declared at 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/mult/hdl/mult_gen_v12_0_vh_rfs.vhd:21527' bound to instance 'U0' of component 'mult_gen_v12_0_21' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/mult/synth/mult.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'mult' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/mult/synth/mult.vhd:69]
INFO: [Synth 8-6155] done synthesizing module 'fxp_mult' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/fxp_mult.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'process_unit' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'adder_tree_16' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/adder_tree_16.sv:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree_16' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/adder_tree_16.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pu_array' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/pu_array.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/datapath.sv:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/top_design.sv:191]
INFO: [Synth 8-6157] synthesizing module 'ila_test' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/synth/ila_test.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2367]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2367]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137351]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137351]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/synth/ila_test.v:3223]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/synth/ila_test.v:3223]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/synth/ila_test.v:3223]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/synth/ila_test.v:3223]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/synth/ila_test.v:3223]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/synth/ila_test.v:3223]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_15_ila' has 1033 connections declared, but only 1027 given [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/synth/ila_test.v:3223]
INFO: [Synth 8-6155] done synthesizing module 'ila_test' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/synth/ila_test.v:48]
WARNING: [Synth 8-689] width (1) of port connection 'probe7' does not match port width (16) of module 'ila_test' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/top_design.sv:200]
INFO: [Synth 8-6155] done synthesizing module 'top_design' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/top_design.sv:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:757]
INFO: [Synth 8-6157] synthesizing module 'ila_top' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/ila_top/synth/ila_top.v:48]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/ila_top/synth/ila_top.v:3219]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/ila_top/synth/ila_top.v:3219]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/ila_top/synth/ila_top.v:3219]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/ila_top/synth/ila_top.v:3219]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/ila_top/synth/ila_top.v:3219]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/ila_top/synth/ila_top.v:3219]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_15_ila' has 1033 connections declared, but only 1027 given [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/ila_top/synth/ila_top.v:3219]
INFO: [Synth 8-6155] done synthesizing module 'ila_top' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/ila_top/synth/ila_top.v:48]
INFO: [Synth 8-6155] done synthesizing module 'MY_IP' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:8]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_AWUSER' does not match port width (2) of module 'MY_IP' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/synth/SoC_MY_IP_0_0.v:226]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_WUSER' does not match port width (2) of module 'MY_IP' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/synth/SoC_MY_IP_0_0.v:232]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_BUSER' does not match port width (2) of module 'MY_IP' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/synth/SoC_MY_IP_0_0.v:237]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_ARUSER' does not match port width (2) of module 'MY_IP' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/synth/SoC_MY_IP_0_0.v:250]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_RUSER' does not match port width (2) of module 'MY_IP' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/synth/SoC_MY_IP_0_0.v:257]
INFO: [Synth 8-6155] done synthesizing module 'SoC_MY_IP_0_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/synth/SoC_MY_IP_0_0.v:53]
WARNING: [Synth 8-7071] port 'S_AXI_BID' of module 'SoC_MY_IP_0_0' is unconnected for instance 'MY_IP_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:134]
WARNING: [Synth 8-7071] port 'S_AXI_BUSER' of module 'SoC_MY_IP_0_0' is unconnected for instance 'MY_IP_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:134]
WARNING: [Synth 8-7071] port 'S_AXI_RID' of module 'SoC_MY_IP_0_0' is unconnected for instance 'MY_IP_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:134]
WARNING: [Synth 8-7071] port 'S_AXI_RUSER' of module 'SoC_MY_IP_0_0' is unconnected for instance 'MY_IP_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:134]
WARNING: [Synth 8-7023] instance 'MY_IP_0' of module 'SoC_MY_IP_0_0' has 46 connections declared, but only 42 given [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:134]
INFO: [Synth 8-6157] synthesizing module 'SoC_axi_smc_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/synth/SoC_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1N13RGP' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1435]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_one_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_0/synth/bd_d7be_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_one_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_0/synth/bd_d7be_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_d7be_psr_aclk_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/synth/bd_d7be_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/synth/bd_d7be_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_d7be_psr_aclk_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/synth/bd_d7be_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_d7be_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1476]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_d7be_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1476]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_d7be_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1476]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_d7be_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1476]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_d7be_psr_aclk_0' has 10 connections declared, but only 6 given [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1N13RGP' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1435]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_CBUBKI' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1485]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_m00e_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_31/synth/bd_d7be_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_m00e_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_31/synth/bd_d7be_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_CBUBKI' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1485]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_YI4J7I' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1866]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_m00arn_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_26/synth/bd_d7be_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_m00arn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_26/synth/bd_d7be_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_m00awn_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_28/synth/bd_d7be_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_m00awn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_28/synth/bd_d7be_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_m00bn_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_30/synth/bd_d7be_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_m00bn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_30/synth/bd_d7be_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_m00rn_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_27/synth/bd_d7be_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_m00rn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_27/synth/bd_d7be_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_m00wn_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_29/synth/bd_d7be_m00wn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_m00wn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_29/synth/bd_d7be_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_YI4J7I' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1866]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_m00s2a_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_25/synth/bd_d7be_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_m00s2a_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_25/synth/bd_d7be_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s00a2s_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_10/synth/bd_d7be_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s00a2s_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_10/synth/bd_d7be_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1CMSF0X' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:2171]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s00mmu_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_7/synth/bd_d7be_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s00mmu_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_7/synth/bd_d7be_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s00sic_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_9/synth/bd_d7be_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s00sic_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_9/synth/bd_d7be_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s00tr_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_8/synth/bd_d7be_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s00tr_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_8/synth/bd_d7be_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1CMSF0X' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:2171]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1FVVITN' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:2830]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_sarn_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_11/synth/bd_d7be_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_sarn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_11/synth/bd_d7be_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_sawn_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_13/synth/bd_d7be_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_sawn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_13/synth/bd_d7be_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_sbn_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_15/synth/bd_d7be_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_sbn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_15/synth/bd_d7be_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_srn_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_12/synth/bd_d7be_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_srn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_12/synth/bd_d7be_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_swn_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_14/synth/bd_d7be_swn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized10' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized10' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_swn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_14/synth/bd_d7be_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1FVVITN' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:2830]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s01a2s_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_19/synth/bd_d7be_s01a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s01a2s_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_19/synth/bd_d7be_s01a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_EHHNT1' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:3126]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s01mmu_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_16/synth/bd_d7be_s01mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s01mmu_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_16/synth/bd_d7be_s01mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s01sic_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_18/synth/bd_d7be_s01sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s01sic_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_18/synth/bd_d7be_s01sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s01tr_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_17/synth/bd_d7be_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s01tr_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_17/synth/bd_d7be_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_EHHNT1' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:3126]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_B2XZ0D' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:3785]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_sarn_1' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_20/synth/bd_d7be_sarn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_sarn_1' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_20/synth/bd_d7be_sarn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_sawn_1' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_22/synth/bd_d7be_sawn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_sawn_1' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_22/synth/bd_d7be_sawn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_sbn_1' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_24/synth/bd_d7be_sbn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_sbn_1' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_24/synth/bd_d7be_sbn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_srn_1' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_21/synth/bd_d7be_srn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_srn_1' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_21/synth/bd_d7be_srn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_swn_1' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_23/synth/bd_d7be_swn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_swn_1' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_23/synth/bd_d7be_swn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_B2XZ0D' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:3785]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1LZYGWV' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:4081]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_arsw_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_2/synth/bd_d7be_arsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_arsw_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_2/synth/bd_d7be_arsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_awsw_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_4/synth/bd_d7be_awsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_awsw_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_4/synth/bd_d7be_awsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_bsw_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_6/synth/bd_d7be_bsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_bsw_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_6/synth/bd_d7be_bsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_rsw_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_3/synth/bd_d7be_rsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_rsw_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_3/synth/bd_d7be_rsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_wsw_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_5/synth/bd_d7be_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_wsw_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_5/synth/bd_d7be_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1LZYGWV' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:4081]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:10]
INFO: [Synth 8-6155] done synthesizing module 'SoC_axi_smc_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/synth/SoC_axi_smc_0.v:53]
INFO: [Synth 8-638] synthesizing module 'SoC_rst_ps8_0_99M_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/synth/SoC_rst_ps8_0_99M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/synth/SoC_rst_ps8_0_99M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'SoC_rst_ps8_0_99M_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/synth/SoC_rst_ps8_0_99M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'SoC_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:293]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'SoC_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:293]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'SoC_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:293]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'SoC_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:293]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'SoC_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:293]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:300]
INFO: [Synth 8-6157] synthesizing module 'SoC_system_ila_0_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/synth/SoC_system_ila_0_0.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/synth/SoC_system_ila_0_0.v:335]
INFO: [Synth 8-6157] synthesizing module 'bd_5c78' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_5c78_g_inst_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/synth/bd_5c78_g_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5c78_g_inst_0_gigantic_mux' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-6155] done synthesizing module 'bd_5c78_g_inst_0_gigantic_mux' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-6155] done synthesizing module 'bd_5c78_g_inst_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/synth/bd_5c78_g_inst_0.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:283]
INFO: [Synth 8-6157] synthesizing module 'bd_5c78_ila_lib_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:48]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:3271]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:3271]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:3271]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:3271]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:3271]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:3271]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_15_ila' has 1033 connections declared, but only 1027 given [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:3271]
INFO: [Synth 8-6155] done synthesizing module 'bd_5c78_ila_lib_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/synth/bd_5c78_ila_lib_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'bd_5c78_slot_0_ar_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_5/synth/bd_5c78_slot_0_ar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_6_xlconcat' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_6_xlconcat' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'bd_5c78_slot_0_ar_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_5/synth/bd_5c78_slot_0_ar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5c78_slot_0_aw_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_2/synth/bd_5c78_slot_0_aw_0.v:53]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_5c78_slot_0_aw_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_2/synth/bd_5c78_slot_0_aw_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5c78_slot_0_b_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_4/synth/bd_5c78_slot_0_b_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_6_xlconcat__parameterized0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'bd_5c78_slot_0_r_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_6/synth/bd_5c78_slot_0_r_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5c78_slot_0_w_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_3/synth/bd_5c78_slot_0_w_0.v:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAIN' does not match port width (8) of module 'PS8' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4654]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4655]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4656]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAIN' does not match port width (8) of module 'PS8' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4667]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4668]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4669]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/synth/SoC_zynq_ultra_ps_e_0_0.v:363]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/synth/SoC_zynq_ultra_ps_e_0_0.v:363]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/synth/SoC_zynq_ultra_ps_e_0_0.v:363]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/synth/SoC_zynq_ultra_ps_e_0_0.v:363]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/synth/SoC_zynq_ultra_ps_e_0_0.v:363]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'SoC_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:338]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'SoC_zynq_ultra_ps_e_0_0' has 84 connections declared, but only 83 given [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:338]
WARNING: [Synth 8-7137] Register valid_neuron_reg in module pu_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/pu_array.sv:180]
WARNING: [Synth 8-7137] Register neuron_out_reg in module pu_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/pu_array.sv:184]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_test does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/synth/ila_test.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ils_test_ins'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/top_design.sv:191]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dtp'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/top_design.sv:81]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_top does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/ila_top/synth/ila_top.v:108]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1N13RGP does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1455]
WARNING: [Synth 8-3848] Net probe_out0 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:1985]
WARNING: [Synth 8-3848] Net probe_out1 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:1986]
WARNING: [Synth 8-3848] Net probe_out2 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:1987]
WARNING: [Synth 8-3848] Net probe_out3 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:1988]
WARNING: [Synth 8-3848] Net probe_out4 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:1989]
WARNING: [Synth 8-3848] Net probe_out5 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:1990]
WARNING: [Synth 8-3848] Net probe_out6 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:1991]
WARNING: [Synth 8-3848] Net probe_out7 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:1992]
WARNING: [Synth 8-3848] Net probe_out8 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:1993]
WARNING: [Synth 8-3848] Net probe_out9 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:1994]
WARNING: [Synth 8-3848] Net probe_out10 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:1995]
WARNING: [Synth 8-3848] Net probe_out11 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:1996]
WARNING: [Synth 8-3848] Net probe_out12 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:1997]
WARNING: [Synth 8-3848] Net probe_out13 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:1998]
WARNING: [Synth 8-3848] Net probe_out14 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:1999]
WARNING: [Synth 8-3848] Net probe_out15 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2000]
WARNING: [Synth 8-3848] Net probe_out16 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2001]
WARNING: [Synth 8-3848] Net probe_out17 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2002]
WARNING: [Synth 8-3848] Net probe_out18 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2003]
WARNING: [Synth 8-3848] Net probe_out19 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2004]
WARNING: [Synth 8-3848] Net probe_out20 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2005]
WARNING: [Synth 8-3848] Net probe_out21 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2006]
WARNING: [Synth 8-3848] Net probe_out22 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2007]
WARNING: [Synth 8-3848] Net probe_out23 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2008]
WARNING: [Synth 8-3848] Net probe_out24 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2009]
WARNING: [Synth 8-3848] Net probe_out25 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2010]
WARNING: [Synth 8-3848] Net probe_out26 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2011]
WARNING: [Synth 8-3848] Net probe_out27 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2012]
WARNING: [Synth 8-3848] Net probe_out28 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2013]
WARNING: [Synth 8-3848] Net probe_out29 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2014]
WARNING: [Synth 8-3848] Net probe_out30 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2015]
WARNING: [Synth 8-3848] Net probe_out31 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2016]
WARNING: [Synth 8-3848] Net probe_out32 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2017]
WARNING: [Synth 8-3848] Net probe_out33 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2018]
WARNING: [Synth 8-3848] Net probe_out34 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2019]
WARNING: [Synth 8-3848] Net probe_out35 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2020]
WARNING: [Synth 8-3848] Net probe_out36 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2021]
WARNING: [Synth 8-3848] Net probe_out37 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2022]
WARNING: [Synth 8-3848] Net probe_out38 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2023]
WARNING: [Synth 8-3848] Net probe_out39 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2024]
WARNING: [Synth 8-3848] Net probe_out40 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2025]
WARNING: [Synth 8-3848] Net probe_out41 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2026]
WARNING: [Synth 8-3848] Net probe_out42 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2027]
WARNING: [Synth 8-3848] Net probe_out43 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2028]
WARNING: [Synth 8-3848] Net probe_out44 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2029]
WARNING: [Synth 8-3848] Net probe_out45 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2030]
WARNING: [Synth 8-3848] Net probe_out46 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2031]
WARNING: [Synth 8-3848] Net probe_out47 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2032]
WARNING: [Synth 8-3848] Net probe_out48 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2033]
WARNING: [Synth 8-3848] Net probe_out49 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2034]
WARNING: [Synth 8-3848] Net probe_out50 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2035]
WARNING: [Synth 8-3848] Net probe_out51 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2036]
WARNING: [Synth 8-3848] Net probe_out52 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2037]
WARNING: [Synth 8-3848] Net probe_out53 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2038]
WARNING: [Synth 8-3848] Net probe_out54 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2039]
WARNING: [Synth 8-3848] Net probe_out55 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2040]
WARNING: [Synth 8-3848] Net probe_out56 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2041]
WARNING: [Synth 8-3848] Net probe_out57 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2042]
WARNING: [Synth 8-3848] Net probe_out58 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2043]
WARNING: [Synth 8-3848] Net probe_out59 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2044]
WARNING: [Synth 8-3848] Net probe_out60 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2045]
WARNING: [Synth 8-3848] Net probe_out61 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2046]
WARNING: [Synth 8-3848] Net probe_out62 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2047]
WARNING: [Synth 8-3848] Net probe_out63 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2048]
WARNING: [Synth 8-3848] Net probe_out64 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2049]
WARNING: [Synth 8-3848] Net probe_out65 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2050]
WARNING: [Synth 8-3848] Net probe_out66 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2051]
WARNING: [Synth 8-3848] Net probe_out67 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2052]
WARNING: [Synth 8-3848] Net probe_out68 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2053]
WARNING: [Synth 8-3848] Net probe_out69 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2054]
WARNING: [Synth 8-3848] Net probe_out70 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2055]
WARNING: [Synth 8-3848] Net probe_out71 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2056]
WARNING: [Synth 8-3848] Net probe_out72 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2057]
WARNING: [Synth 8-3848] Net probe_out73 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2058]
WARNING: [Synth 8-3848] Net probe_out74 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2059]
WARNING: [Synth 8-3848] Net probe_out75 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2060]
WARNING: [Synth 8-3848] Net probe_out76 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2061]
WARNING: [Synth 8-3848] Net probe_out77 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2062]
WARNING: [Synth 8-3848] Net probe_out78 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2063]
WARNING: [Synth 8-3848] Net probe_out79 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2064]
WARNING: [Synth 8-3848] Net probe_out80 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2065]
WARNING: [Synth 8-3848] Net probe_out81 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2066]
WARNING: [Synth 8-3848] Net probe_out82 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2067]
WARNING: [Synth 8-3848] Net probe_out83 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2068]
WARNING: [Synth 8-3848] Net probe_out84 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2069]
WARNING: [Synth 8-3848] Net probe_out85 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2070]
WARNING: [Synth 8-3848] Net probe_out86 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2071]
WARNING: [Synth 8-3848] Net probe_out87 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2072]
WARNING: [Synth 8-3848] Net probe_out88 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2073]
WARNING: [Synth 8-3848] Net probe_out89 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2074]
WARNING: [Synth 8-3848] Net probe_out90 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2075]
WARNING: [Synth 8-3848] Net probe_out91 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2076]
WARNING: [Synth 8-3848] Net probe_out92 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2077]
WARNING: [Synth 8-3848] Net probe_out93 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2078]
WARNING: [Synth 8-3848] Net probe_out94 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2079]
WARNING: [Synth 8-3848] Net probe_out95 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2080]
WARNING: [Synth 8-3848] Net probe_out96 in module/entity bd_5c78_g_inst_0_gigantic_mux does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v:2081]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'g_inst'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:206]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:283]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_aw'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:321]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_w'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:334]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_b'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:325]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_ar'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:317]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_r'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/synth/bd_5c78.v:329]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_smc'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:177]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:300]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MY_IP_0'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/synth/SoC.v:134]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-7128] 64 input Mux optimized to 4 input Mux. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/ping_pong_buffer.sv:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_top_inst'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:757]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'td'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:744]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[0].mem_data_out_reg[1] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[1].mem_data_out_reg[1] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[2].mem_data_out_reg[1] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[3].mem_data_out_reg[1] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[0].mem_data_out_reg[2] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[1].mem_data_out_reg[2] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[2].mem_data_out_reg[2] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[3].mem_data_out_reg[2] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[0].mem_data_out_reg[3] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[1].mem_data_out_reg[3] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[2].mem_data_out_reg[3] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[3].mem_data_out_reg[3] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[0].mem_data_out_reg[4] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[1].mem_data_out_reg[4] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[2].mem_data_out_reg[4] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[3].mem_data_out_reg[4] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[0].mem_data_out_reg[5] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[1].mem_data_out_reg[5] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[2].mem_data_out_reg[5] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[3].mem_data_out_reg[5] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[0].mem_data_out_reg[6] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[1].mem_data_out_reg[6] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[2].mem_data_out_reg[6] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[3].mem_data_out_reg[6] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[0].mem_data_out_reg[7] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[1].mem_data_out_reg[7] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[2].mem_data_out_reg[7] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[3].mem_data_out_reg[7] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[0].mem_data_out_reg[8] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[1].mem_data_out_reg[8] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[2].mem_data_out_reg[8] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[3].mem_data_out_reg[8] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[0].mem_data_out_reg[9] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[1].mem_data_out_reg[9] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[2].mem_data_out_reg[9] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[3].mem_data_out_reg[9] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[0].mem_data_out_reg[10] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[1].mem_data_out_reg[10] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[2].mem_data_out_reg[10] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[3].mem_data_out_reg[10] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[0].mem_data_out_reg[11] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[1].mem_data_out_reg[11] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[2].mem_data_out_reg[11] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[3].mem_data_out_reg[11] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[12].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[12].BYTE_BRAM_GEN[0].mem_data_out_reg[12] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[12].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[12].BYTE_BRAM_GEN[1].mem_data_out_reg[12] was removed.  [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:629]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 3146.957 ; gain = 1340.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 3146.957 ; gain = 1340.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 3146.957 ; gain = 1340.523
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3146.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/SoC_zynq_ultra_ps_e_0_0.xdc] for cell 'SoC_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/SoC_zynq_ultra_ps_e_0_0.xdc] for cell 'SoC_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/ila_v6_2/constraints/ila.xdc] for cell 'SoC_i/MY_IP_0/inst/td/ils_test_ins/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/ila_v6_2/constraints/ila.xdc] for cell 'SoC_i/MY_IP_0/inst/td/ils_test_ins/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/tmp_edit_project.srcs/sources_1/ip/ila_test/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_module'. The XDC file d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/ila_module/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/ila_top/ila_v6_2/constraints/ila.xdc] for cell 'SoC_i/MY_IP_0/inst/ila_top_inst/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/ila_top/ila_v6_2/constraints/ila.xdc] for cell 'SoC_i/MY_IP_0/inst/ila_top_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/ila_top/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/cons_axi.xdc] for cell 'SoC_i/MY_IP_0/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/cons_axi.xdc] for cell 'SoC_i/MY_IP_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_MY_IP_0_0/src/cons_axi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/bd_d7be_psr_aclk_0_board.xdc] for cell 'SoC_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/bd_d7be_psr_aclk_0_board.xdc] for cell 'SoC_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/bd_d7be_psr_aclk_0.xdc] for cell 'SoC_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/bd_d7be_psr_aclk_0.xdc] for cell 'SoC_i/axi_smc/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/bd_d7be_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_11/bd_d7be_sarn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_11/bd_d7be_sarn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_11/bd_d7be_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_12/bd_d7be_srn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_12/bd_d7be_srn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_12/bd_d7be_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_13/bd_d7be_sawn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_13/bd_d7be_sawn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_13/bd_d7be_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_14/bd_d7be_swn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_14/bd_d7be_swn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_14/bd_d7be_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_15/bd_d7be_sbn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_15/bd_d7be_sbn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_15/bd_d7be_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_20/bd_d7be_sarn_1_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_20/bd_d7be_sarn_1_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_20/bd_d7be_sarn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_21/bd_d7be_srn_1_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_21/bd_d7be_srn_1_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_21/bd_d7be_srn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_22/bd_d7be_sawn_1_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_22/bd_d7be_sawn_1_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_22/bd_d7be_sawn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_23/bd_d7be_swn_1_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_23/bd_d7be_swn_1_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_23/bd_d7be_swn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_24/bd_d7be_sbn_1_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_24/bd_d7be_sbn_1_clocks.xdc] for cell 'SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_24/bd_d7be_sbn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_26/bd_d7be_m00arn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_26/bd_d7be_m00arn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_26/bd_d7be_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_27/bd_d7be_m00rn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_27/bd_d7be_m00rn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_27/bd_d7be_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_28/bd_d7be_m00awn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_28/bd_d7be_m00awn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_28/bd_d7be_m00awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_29/bd_d7be_m00wn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_29/bd_d7be_m00wn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_29/bd_d7be_m00wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_30/bd_d7be_m00bn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_30/bd_d7be_m00bn_0_clocks.xdc] for cell 'SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_30/bd_d7be_m00bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/smartconnect.xdc] for cell 'SoC_i/axi_smc/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/smartconnect.xdc] for cell 'SoC_i/axi_smc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/SoC_rst_ps8_0_99M_0_board.xdc] for cell 'SoC_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/SoC_rst_ps8_0_99M_0_board.xdc] for cell 'SoC_i/rst_ps8_0_99M/U0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/SoC_rst_ps8_0_99M_0.xdc] for cell 'SoC_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/SoC_rst_ps8_0_99M_0.xdc] for cell 'SoC_i/rst_ps8_0_99M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/SoC_rst_ps8_0_99M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'SoC_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'SoC_i/system_ila_0/inst/ila_lib/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 69 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3944.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2442 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 2216 instances
  CFGLUT5 => SRLC32E: 200 instances
  FDR => FDRE: 24 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.973 . Memory (MB): peak = 3946.055 ; gain = 1.855
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 3946.055 ; gain = 2139.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 3946.055 ; gain = 2139.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for SoC_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/SoC_zynq_ultra_ps_e_0_0.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/zynq_ultra_ps_e_0/inst. (constraint file  D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.runs/synth_1/dont_touch.xdc, line 160).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/ila_top_inst/inst. (constraint file  D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.runs/synth_1/dont_touch.xdc, line 163).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/ils_test_ins/inst. (constraint file  D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.runs/synth_1/dont_touch.xdc, line 179).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst. (constraint file  D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.runs/synth_1/dont_touch.xdc, line 187).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst. (constraint file  D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.runs/synth_1/dont_touch.xdc, line 289).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/rst_ps8_0_99M/U0. (constraint file  D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.runs/synth_1/dont_touch.xdc, line 292).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/ila_lib/inst. (constraint file  D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.runs/synth_1/dont_touch.xdc, line 298).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/ils_test_ins. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[0].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[1].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[2].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[3].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[4].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[5].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[6].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[7].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[8].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[9].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[10].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[11].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[12].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[13].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[14].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/td/dtp/PU_array/\PU_instances[15].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/MY_IP_0/inst/ila_top_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/ila_lib. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/g_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/slot_0_aw. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/slot_0_w. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/slot_0_b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/slot_0_ar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/system_ila_0/inst/slot_0_r. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 3946.055 ; gain = 2139.621
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized39'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized40'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized41'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized42'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized43'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized44'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized45'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized46'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized47'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized48'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized49'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized50'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized51'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized52'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_13_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized53'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized54'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized55'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized56'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized57'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized58'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized59'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized60'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized61'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized62'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized63'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized64'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized65'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized66'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized67'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized68'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized69'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized70'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized71'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized72'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized73'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized74'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized75'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized76'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized77'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized78'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized79'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized80'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized81'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized82'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized83'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized84'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized85'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized86'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized87'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized88'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized89'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized90'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized91'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized92'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized93'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized94'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized95'
INFO: [Common 17-14] Message 'Synth 8-802' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized42'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized44'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized45'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized46'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized47'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized48'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized49'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized50'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized51'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized52'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_13_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized53'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized54'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized55'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized56'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized57'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized58'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized59'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized60'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized61'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized62'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized63'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized65'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized66'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized67'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized68'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized69'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized70'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized71'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized72'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized73'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized74'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized75'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized76'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized77'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized78'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized79'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized80'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized81'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized82'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized83'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized84'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized85'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized86'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized87'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized88'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized89'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized90'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized91'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized92'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized93'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized94'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized95'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized96'
INFO: [Common 17-14] Message 'Synth 8-3898' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:48 ; elapsed = 00:01:56 . Memory (MB): peak = 3946.055 ; gain = 2139.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__parameterized1.
INFO: [Synth 8-5544] ROM "ADV_TRIG.u_adv_trig/sequencer_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1008]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1009]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[992]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[993]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[976]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[977]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[960]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[961]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[944]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[945]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[928]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[929]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[912]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[913]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[896]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[897]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[880]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[881]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[864]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[865]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[848]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[849]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[832]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[833]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[816]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[817]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[800]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[801]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[784]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[785]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[768]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[769]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[752]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[753]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[736]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[737]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[720]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[721]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[704]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[705]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[688]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[689]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[672]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[673]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[656]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[657]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[640]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[641]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[624]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[625]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[608]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[609]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[592]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[593]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[576]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[577]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[560]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[561]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[544]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[545]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[528]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[529]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[512]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[513]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[496]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[497]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[480]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[481]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[464]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[465]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[448]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[449]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[432]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[433]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[416]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[417]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[400]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[401]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[384]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[385]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[368]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[369]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[352]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[353]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[336]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[337]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[320]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[321]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[304]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[305]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[288]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[289]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[272]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[273]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[256]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[257]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[240]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[241]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[224]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[225]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[208]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[209]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[192]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[193]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[176]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[177]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[160]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[161]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[144]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[145]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[128]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[129]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[112]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[113]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[96]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[97]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[80]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[81]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[64]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[65]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[48]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[49]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[32]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[33]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[16]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]' (FDSE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[0]' (FDR) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[1]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1008]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1009]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[992]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[993]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[976]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[977]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[960]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[961]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[944]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[945]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[928]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[929]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[912]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[913]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[896]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[897]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[880]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[881]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[864]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[865]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[848]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[849]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[832]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[833]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[816]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[817]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[800]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[801]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[784]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[785]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[768]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[769]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[752]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[753]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[736]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[737]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[720]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[721]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[704]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[705]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[688]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[689]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[672]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[673]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[656]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[657]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[640]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[641]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[624]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[625]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[608]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[609]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[592]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[593]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[576]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[577]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[560]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[561]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[544]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[545]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[528]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[529]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[512]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[513]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[496]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[497]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[480]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[481]'
INFO: [Synth 8-3886] merging instance 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[464]' (FDRE) to 'ils_test_ins/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[465]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_88c /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[4].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_88d /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_887 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[0].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[1].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[2].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[3].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[7].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[6].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_3 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_4 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_0 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_1 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[0].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[1].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[2].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[3].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_892 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_88d /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_88c /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_887 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[7].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[6].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[4].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[0].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_86 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_14 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_13 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_12 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_11 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_10 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_f /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_e /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_d /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_c /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_b /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_a /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_9 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_8 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_5 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_4 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_3 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_2 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_1 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/reg_0 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ils_test_ins/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
INFO: [Synth 8-4471] merging register 'PU_instances[1].PU_mul_add/valid_reg' into 'PU_instances[0].PU_mul_add/valid_reg' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:49]
INFO: [Synth 8-4471] merging register 'PU_instances[2].PU_mul_add/valid_reg' into 'PU_instances[0].PU_mul_add/valid_reg' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:49]
INFO: [Synth 8-4471] merging register 'PU_instances[3].PU_mul_add/valid_reg' into 'PU_instances[0].PU_mul_add/valid_reg' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:49]
INFO: [Synth 8-4471] merging register 'PU_instances[4].PU_mul_add/valid_reg' into 'PU_instances[0].PU_mul_add/valid_reg' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:49]
INFO: [Synth 8-4471] merging register 'PU_instances[5].PU_mul_add/valid_reg' into 'PU_instances[0].PU_mul_add/valid_reg' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:49]
INFO: [Synth 8-4471] merging register 'PU_instances[6].PU_mul_add/valid_reg' into 'PU_instances[0].PU_mul_add/valid_reg' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:49]
INFO: [Synth 8-4471] merging register 'PU_instances[7].PU_mul_add/valid_reg' into 'PU_instances[0].PU_mul_add/valid_reg' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:49]
INFO: [Synth 8-4471] merging register 'PU_instances[8].PU_mul_add/valid_reg' into 'PU_instances[0].PU_mul_add/valid_reg' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:49]
INFO: [Synth 8-4471] merging register 'PU_instances[9].PU_mul_add/valid_reg' into 'PU_instances[0].PU_mul_add/valid_reg' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:49]
INFO: [Synth 8-4471] merging register 'PU_instances[10].PU_mul_add/valid_reg' into 'PU_instances[0].PU_mul_add/valid_reg' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:49]
INFO: [Synth 8-4471] merging register 'PU_instances[11].PU_mul_add/valid_reg' into 'PU_instances[0].PU_mul_add/valid_reg' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:49]
INFO: [Synth 8-4471] merging register 'PU_instances[12].PU_mul_add/valid_reg' into 'PU_instances[0].PU_mul_add/valid_reg' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:49]
INFO: [Synth 8-4471] merging register 'PU_instances[13].PU_mul_add/valid_reg' into 'PU_instances[0].PU_mul_add/valid_reg' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:49]
INFO: [Synth 8-4471] merging register 'PU_instances[14].PU_mul_add/valid_reg' into 'PU_instances[0].PU_mul_add/valid_reg' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:49]
INFO: [Synth 8-4471] merging register 'PU_instances[15].PU_mul_add/valid_reg' into 'PU_instances[0].PU_mul_add/valid_reg' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/process_unit.sv:49]
INFO: [Synth 8-5544] ROM "ADV_TRIG.u_adv_trig/sequencer_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi_awlen_reg[7:0]' into 'axi_awlen_reg[7:0]' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:252]
INFO: [Synth 8-4471] merging register 'axi_arlen_reg[7:0]' into 'axi_arlen_reg[7:0]' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ipshared/2f94/src/MY_IP.v:485]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:02:48 . Memory (MB): peak = 3946.055 ; gain = 2139.621
---------------------------------------------------------------------------------
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_0 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_10 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_2 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_3 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_4 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_5 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_6 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_7 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_8 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_9 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_a : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_b : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_c : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_d : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_e : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is top_design__GB1 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_f : 0 0 : 1969 1969 : Used 1 time 100
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'SoC_i/MY_IP_0/inst/S_AXI_ACLK' to pin 'zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O'
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 14 of d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:14]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 15 of d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:15]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 86 of d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:86]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 88 of d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:88]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 89 of d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.gen/sources_1/bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:89]
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:54 ; elapsed = 00:03:07 . Memory (MB): peak = 4395.555 ; gain = 2589.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:59 ; elapsed = 00:03:12 . Memory (MB): peak = 4514.211 ; gain = 2707.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:19 ; elapsed = 00:03:37 . Memory (MB): peak = 4549.969 ; gain = 2743.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:25 ; elapsed = 00:03:47 . Memory (MB): peak = 4601.828 ; gain = 2795.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:25 ; elapsed = 00:03:47 . Memory (MB): peak = 4601.828 ; gain = 2795.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:29 ; elapsed = 00:03:51 . Memory (MB): peak = 4601.828 ; gain = 2795.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:29 ; elapsed = 00:03:51 . Memory (MB): peak = 4601.828 ; gain = 2795.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:30 ; elapsed = 00:03:53 . Memory (MB): peak = 4601.828 ; gain = 2795.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:30 ; elapsed = 00:03:53 . Memory (MB): peak = 4601.828 ; gain = 2795.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG_PS         |     2|
|2     |CARRY4          |   754|
|3     |CARRY8          |   128|
|4     |CFGLUT5         |  2416|
|5     |DSP_ALU         |    16|
|6     |DSP_A_B_DATA    |    16|
|7     |DSP_C_DATA      |    16|
|8     |DSP_MULTIPLIER  |    16|
|9     |DSP_M_DATA      |    16|
|10    |DSP_OUTPUT      |    16|
|11    |DSP_PREADD      |    16|
|12    |DSP_PREADD_DATA |    16|
|13    |LUT1            |   859|
|14    |LUT2            |  2149|
|15    |LUT3            |  4176|
|16    |LUT4            |  3660|
|17    |LUT5            |  2843|
|18    |LUT6            |  8632|
|19    |MUXF7           |   464|
|20    |MUXF8           |   102|
|21    |PS8             |     1|
|22    |RAM16X1D        |     2|
|23    |RAM32M          |     2|
|24    |RAM32M16        |   119|
|25    |RAM64M          |    12|
|26    |RAM64M8         |    36|
|27    |RAMB18E2        |     2|
|28    |RAMB36E2        |    21|
|29    |SRL16           |     2|
|30    |SRL16E          |   656|
|31    |SRLC16E         |     6|
|32    |SRLC32E         |   599|
|33    |FDCE            |  4290|
|34    |FDR             |     8|
|35    |FDRE            | 28323|
|36    |FDSE            |   304|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:30 ; elapsed = 00:03:53 . Memory (MB): peak = 4601.828 ; gain = 2795.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10992 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:57 ; elapsed = 00:03:14 . Memory (MB): peak = 4601.828 ; gain = 1996.297
Synthesis Optimization Complete : Time (s): cpu = 00:03:31 ; elapsed = 00:03:57 . Memory (MB): peak = 4601.828 ; gain = 2795.395
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 4601.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4061 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: SoC_i/MY_IP_0/inst/ila_top_inst UUID: b8dd1d6f-2785-5a58-8a95-5027bf6216bc 
INFO: [Chipscope 16-324] Core: SoC_i/MY_IP_0/inst/td/ils_test_ins UUID: 2759072c-bcc0-5f75-9b4e-9222791fc555 
INFO: [Chipscope 16-324] Core: SoC_i/system_ila_0/inst/ila_lib UUID: 22a49896-e084-556e-b272-7b49a8f167cf 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4642.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3056 instances were transformed.
  (CARRY4) => CARRY8: 443 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 2216 instances
  CFGLUT5 => SRLC32E: 200 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  FDR => FDRE: 8 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 119 instances
  RAM64M => RAM64M (RAMD64E(x4)): 12 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 36 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: dbd4d5dd
INFO: [Common 17-83] Releasing license: Synthesis
872 Infos, 648 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:56 ; elapsed = 00:04:28 . Memory (MB): peak = 4642.777 ; gain = 3852.488
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 4642.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/SoC/SoC.runs/synth_1/SoC_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 4642.777 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file SoC_wrapper_utilization_synth.rpt -pb SoC_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  7 01:09:31 2025...
