#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fbf7d472010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fbf7d467600 .scope module, "CPU_tb" "CPU_tb" 3 1;
 .timescale 0 0;
P_0x7fbf7d46e160 .param/str "RAM_INIT_FILE" 0 3 24, "test/5-data/data_lb_1.mem";
P_0x7fbf7d46e1a0 .param/str "ROM_INIT_FILE" 0 3 25, "test/1-binary/lb_1_instructions.mem";
v0x7fbf7d72cd10_0 .net "active", 0 0, v0x7fbf7d724a00_0;  1 drivers
v0x7fbf7d72cdd0_0 .var "clk", 0 0;
v0x7fbf7d72cea0_0 .var "clock_enable", 0 0;
v0x7fbf7d72cf30_0 .net "data_address", 31 0, L_0x7fbf7d507090;  1 drivers
v0x7fbf7d72cfc0_0 .net "data_read", 0 0, v0x7fbf7d724df0_0;  1 drivers
v0x7fbf7d72d0d0_0 .net "data_readdata", 31 0, L_0x7fbf7d733870;  1 drivers
v0x7fbf7d72d160_0 .net "data_write", 0 0, v0x7fbf7d724f10_0;  1 drivers
v0x7fbf7d72d230_0 .net "data_writedata", 31 0, v0x7fbf7d724fa0_0;  1 drivers
v0x7fbf7d72d300_0 .net "instr_address", 31 0, v0x7fbf7d725270_0;  1 drivers
v0x7fbf7d72d410_0 .net "instr_readdata", 31 0, L_0x7fbf7d72fba0;  1 drivers
v0x7fbf7d72d4e0_0 .net "register_v0", 31 0, L_0x7fbf7d73bdb0;  1 drivers
v0x7fbf7d72d570_0 .var "reset", 0 0;
S_0x7fbf7d4484e0 .scope module, "CPU" "mips_cpu_harvard" 3 98, 4 1 0, S_0x7fbf7d467600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_readdata";
    .port_info 1 /INPUT 32 "instr_readdata";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clock_enable";
    .port_info 5 /OUTPUT 32 "register_v0";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 32 "data_writedata";
    .port_info 9 /OUTPUT 1 "active";
    .port_info 10 /OUTPUT 1 "data_read";
    .port_info 11 /OUTPUT 1 "data_write";
enum0x7fbf7f03ddf0 .enum4 (6)
   "R" 6'b000000,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "LW" 6'b100011,
   "XORI" 6'b001110,
   "BEQ" 6'b000100,
   "LUI" 6'b001111,
   "ORI" 6'b001101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "B0" 6'b000001,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111,
   "BNE" 6'b000101,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
enum0x7fbf7f0405a0 .enum4 (6)
   "JR" 6'b001000,
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "OR" 6'b100101,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "JALR" 6'b001001,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010
 ;
enum0x7fbf7d40a510 .enum4 (3)
   "Branch" 3'b000,
   "Imm" 3'b001,
   "Load" 3'b100,
   "Store" 3'b101
 ;
enum0x7fbf7d40ac90 .enum4 (5)
   "BLTZAL" 5'b10000,
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BGEZAL" 5'b10001
 ;
L_0x7fbf7d735d60 .functor OR 1, L_0x7fbf7d7358f0, L_0x7fbf7d735bc0, C4<0>, C4<0>;
L_0x7fbf7d736300 .functor AND 1, L_0x7fbf7d7360e0, L_0x7fbf7d736180, C4<1>, C4<1>;
L_0x7fbf7d5068c0 .functor OR 1, L_0x7fbf7d5066e0, L_0x7fbf7d505f10, C4<0>, C4<0>;
L_0x7fbf7d736a40 .functor AND 1, L_0x7fbf7d506040, L_0x7fbf7d5068c0, C4<1>, C4<1>;
L_0x7fbf7d736e60 .functor OR 1, L_0x7fbf7d736a40, L_0x7fbf7d736b50, C4<0>, C4<0>;
L_0x7fbf7d737370 .functor AND 1, L_0x7fbf7d7371b0, L_0x7fbf7d7374e0, C4<1>, C4<1>;
L_0x7fbf7d7377e0 .functor AND 1, L_0x7fbf7d737370, L_0x7fbf7d737740, C4<1>, C4<1>;
L_0x7fbf7d7375c0 .functor AND 1, L_0x7fbf7d7377e0, L_0x7fbf7d737910, C4<1>, C4<1>;
L_0x7fbf7d7354e0 .functor AND 1, L_0x7fbf7d7375c0, L_0x7fbf7d737b80, C4<1>, C4<1>;
L_0x7fbf7d7379f0 .functor AND 1, L_0x7fbf7d7354e0, L_0x7fbf7d737db0, C4<1>, C4<1>;
L_0x7fbf7d738090 .functor AND 1, L_0x7fbf7d7379f0, L_0x7fbf7d737ff0, C4<1>, C4<1>;
L_0x7fbf7d737e50 .functor AND 1, L_0x7fbf7d738090, L_0x7fbf7d7381e0, C4<1>, C4<1>;
L_0x7fbf7d7384b0 .functor OR 1, L_0x7fbf7d737e50, L_0x7fbf7d737f40, C4<0>, C4<0>;
L_0x7fbf7d738280 .functor OR 1, L_0x7fbf7d7384b0, L_0x7fbf7d738610, C4<0>, C4<0>;
L_0x7fbf7d7388b0 .functor OR 1, L_0x7fbf7d738280, L_0x7fbf7d738370, C4<0>, C4<0>;
L_0x7fbf7d738ac0 .functor OR 1, L_0x7fbf7d7386b0, L_0x7fbf7d738c90, C4<0>, C4<0>;
L_0x7fbf7d738bb0 .functor AND 1, L_0x7fbf7d738a20, L_0x7fbf7d738ac0, C4<1>, C4<1>;
L_0x7fbf7d738fe0 .functor OR 1, L_0x7fbf7d7388b0, L_0x7fbf7d738bb0, C4<0>, C4<0>;
L_0x7fbf7d739490 .functor AND 1, L_0x7fbf7d738dd0, L_0x7fbf7d7312d0, C4<1>, C4<1>;
L_0x7fbf7d739680 .functor AND 1, L_0x7fbf7d739490, L_0x7fbf7d7395e0, C4<1>, C4<1>;
L_0x7fbf7d739930 .functor OR 1, L_0x7fbf7d739bd0, L_0x7fbf7d739850, C4<0>, C4<0>;
L_0x7fbf7d739cb0 .functor OR 1, L_0x7fbf7d739930, L_0x7fbf7d739540, C4<0>, C4<0>;
L_0x7fbf7d73a3d0 .functor OR 1, L_0x7fbf7d739cb0, L_0x7fbf7d739da0, C4<0>, C4<0>;
L_0x7fbf7d73a190 .functor OR 1, L_0x7fbf7d73a3d0, L_0x7fbf7d739ec0, C4<0>, C4<0>;
L_0x7fbf7d73a360 .functor OR 1, L_0x7fbf7d73a190, L_0x7fbf7d73a280, C4<0>, C4<0>;
L_0x7fbf7d73a580 .functor OR 1, L_0x7fbf7d73a360, L_0x7fbf7d73a480, C4<0>, C4<0>;
L_0x7fbf7d73a750 .functor OR 1, L_0x7fbf7d73a580, L_0x7fbf7d73a670, C4<0>, C4<0>;
L_0x7fbf7d73a960 .functor OR 1, L_0x7fbf7d73a750, L_0x7fbf7d73a850, C4<0>, C4<0>;
L_0x7fbf7d73ab30 .functor OR 1, L_0x7fbf7d73a960, L_0x7fbf7d73aa50, C4<0>, C4<0>;
L_0x7fbf7d73ad60 .functor OR 1, L_0x7fbf7d73ab30, L_0x7fbf7d73ac40, C4<0>, C4<0>;
L_0x7fbf7d73af30 .functor OR 1, L_0x7fbf7d73ad60, L_0x7fbf7d73ae50, C4<0>, C4<0>;
L_0x7fbf7d73b130 .functor OR 1, L_0x7fbf7d73af30, L_0x7fbf7d73b050, C4<0>, C4<0>;
L_0x7fbf7d73b540 .functor OR 1, L_0x7fbf7d73b820, L_0x7fbf7d73b900, C4<0>, C4<0>;
L_0x7fbf7d73b480 .functor OR 1, L_0x7fbf7d73b540, L_0x7fbf7d73b740, C4<0>, C4<0>;
v0x7fbf7d7259c0_2 .array/port v0x7fbf7d7259c0, 2;
L_0x7fbf7d73bdb0 .functor BUFZ 32, v0x7fbf7d7259c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fbf7d4861c0_0 .var "ALU_code", 3 0;
v0x7fbf7d486290_0 .net "HI", 31 0, L_0x7fbf7d5060e0;  1 drivers
v0x7fbf7d486320_0 .var/s "HI_reg", 31 0;
v0x7fbf7d4863b0_0 .net "I_type", 0 0, L_0x7fbf7d736450;  1 drivers
v0x7fbf7d486440_0 .net "J_type", 0 0, L_0x7fbf7d735f30;  1 drivers
v0x7fbf7d486520_0 .net "LO", 31 0, L_0x7fbf7d72ea00;  1 drivers
v0x7fbf7d4865c0_0 .var/s "LO_reg", 31 0;
v0x7fbf7d486660_0 .net "MSB", 0 0, L_0x7fbf7d73c5f0;  1 drivers
v0x7fbf7d486700_0 .net "OP", 5 0, L_0x7fbf7d734d10;  1 drivers
v0x7fbf7f01fd40_0 .net "OP_tail", 2 0, L_0x7fbf7d735210;  1 drivers
v0x7fbf7f042830_0 .var "PC_next", 31 0;
v0x7fbf7f02c2e0_0 .net "PC_upper", 3 0, L_0x7fbf7d735560;  1 drivers
v0x7fbf7f0425c0_0 .net "R_type", 0 0, L_0x7fbf7d735a30;  1 drivers
v0x7fbf7f025760_0 .net *"_ivl_1", 7 0, L_0x7fbf7d734660;  1 drivers
L_0x7fbf7d674568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7f0257f0_0 .net *"_ivl_101", 0 0, L_0x7fbf7d674568;  1 drivers
L_0x7fbf7d6745b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7f025880_0 .net/2u *"_ivl_102", 5 0, L_0x7fbf7d6745b0;  1 drivers
v0x7fbf7f025910_0 .net *"_ivl_104", 0 0, L_0x7fbf7d736ab0;  1 drivers
v0x7fbf7f0259a0_0 .net *"_ivl_107", 4 0, L_0x7fbf7d7369a0;  1 drivers
v0x7fbf7f0354f0_0 .net *"_ivl_108", 5 0, L_0x7fbf7d736c70;  1 drivers
L_0x7fbf7d6745f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7f035580_0 .net *"_ivl_111", 0 0, L_0x7fbf7d6745f8;  1 drivers
L_0x7fbf7d674640 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7fbf7f035610_0 .net/2u *"_ivl_112", 5 0, L_0x7fbf7d674640;  1 drivers
v0x7fbf7f01e790_0 .net *"_ivl_114", 0 0, L_0x7fbf7d506040;  1 drivers
L_0x7fbf7d674688 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7fbf7f01e820_0 .net/2u *"_ivl_116", 5 0, L_0x7fbf7d674688;  1 drivers
v0x7fbf7f01e8b0_0 .net *"_ivl_118", 0 0, L_0x7fbf7d5066e0;  1 drivers
L_0x7fbf7d6746d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7f01e940_0 .net/2u *"_ivl_120", 5 0, L_0x7fbf7d6746d0;  1 drivers
v0x7fbf7f01e9d0_0 .net *"_ivl_122", 0 0, L_0x7fbf7d505f10;  1 drivers
v0x7fbf7f0429b0_0 .net *"_ivl_125", 0 0, L_0x7fbf7d5068c0;  1 drivers
v0x7fbf7f042a40_0 .net *"_ivl_127", 0 0, L_0x7fbf7d736a40;  1 drivers
L_0x7fbf7d674718 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7fbf7f042ad0_0 .net/2u *"_ivl_128", 5 0, L_0x7fbf7d674718;  1 drivers
v0x7fbf7f042b60_0 .net *"_ivl_130", 0 0, L_0x7fbf7d736b50;  1 drivers
v0x7fbf7f042bf0_0 .net *"_ivl_133", 0 0, L_0x7fbf7d736e60;  1 drivers
L_0x7fbf7d674760 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x7fbf7f042c80_0 .net/2u *"_ivl_134", 5 0, L_0x7fbf7d674760;  1 drivers
v0x7fbf7f042d10_0 .net *"_ivl_137", 4 0, L_0x7fbf7d736f50;  1 drivers
v0x7fbf7f0353f0_0 .net *"_ivl_138", 5 0, L_0x7fbf7d736ff0;  1 drivers
L_0x7fbf7d6747a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7f042fa0_0 .net *"_ivl_141", 0 0, L_0x7fbf7d6747a8;  1 drivers
v0x7fbf7f043030_0 .net *"_ivl_142", 5 0, L_0x7fbf7d736d50;  1 drivers
L_0x7fbf7d6747f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7f0430c0_0 .net/2u *"_ivl_146", 5 0, L_0x7fbf7d6747f0;  1 drivers
v0x7fbf7f043150_0 .net *"_ivl_148", 0 0, L_0x7fbf7d7371b0;  1 drivers
v0x7fbf7f0431e0_0 .net *"_ivl_15", 2 0, L_0x7fbf7d734f10;  1 drivers
L_0x7fbf7d674838 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7f043270_0 .net/2u *"_ivl_150", 5 0, L_0x7fbf7d674838;  1 drivers
v0x7fbf7f043300_0 .net *"_ivl_152", 0 0, L_0x7fbf7d7374e0;  1 drivers
v0x7fbf7f043390_0 .net *"_ivl_155", 0 0, L_0x7fbf7d737370;  1 drivers
L_0x7fbf7d674880 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x7fbf7f043420_0 .net/2u *"_ivl_156", 5 0, L_0x7fbf7d674880;  1 drivers
v0x7fbf7d71dcf0_0 .net *"_ivl_158", 0 0, L_0x7fbf7d737740;  1 drivers
L_0x7fbf7d674178 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d705490_0 .net/2u *"_ivl_16", 2 0, L_0x7fbf7d674178;  1 drivers
v0x7fbf7d720680_0 .net *"_ivl_161", 0 0, L_0x7fbf7d7377e0;  1 drivers
L_0x7fbf7d6748c8 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d70ef60_0 .net/2u *"_ivl_162", 5 0, L_0x7fbf7d6748c8;  1 drivers
v0x7fbf7d71acd0_0 .net *"_ivl_164", 0 0, L_0x7fbf7d737910;  1 drivers
v0x7fbf7d7155c0_0 .net *"_ivl_167", 0 0, L_0x7fbf7d7375c0;  1 drivers
L_0x7fbf7d674910 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d715050_0 .net/2u *"_ivl_168", 5 0, L_0x7fbf7d674910;  1 drivers
v0x7fbf7d714c10_0 .net *"_ivl_170", 0 0, L_0x7fbf7d737b80;  1 drivers
v0x7fbf7d714ca0_0 .net *"_ivl_173", 0 0, L_0x7fbf7d7354e0;  1 drivers
L_0x7fbf7d674958 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d714800_0 .net/2u *"_ivl_174", 5 0, L_0x7fbf7d674958;  1 drivers
v0x7fbf7d714890_0 .net *"_ivl_176", 0 0, L_0x7fbf7d737db0;  1 drivers
v0x7fbf7d720780_0 .net *"_ivl_179", 0 0, L_0x7fbf7d7379f0;  1 drivers
v0x7fbf7d720810_0 .net *"_ivl_18", 0 0, L_0x7fbf7d734ff0;  1 drivers
L_0x7fbf7d6749a0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7208a0_0 .net/2u *"_ivl_180", 5 0, L_0x7fbf7d6749a0;  1 drivers
v0x7fbf7d70cc00_0 .net *"_ivl_182", 0 0, L_0x7fbf7d737ff0;  1 drivers
v0x7fbf7d70cc90_0 .net *"_ivl_185", 0 0, L_0x7fbf7d738090;  1 drivers
L_0x7fbf7d6749e8 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d70cd20_0 .net/2u *"_ivl_186", 5 0, L_0x7fbf7d6749e8;  1 drivers
v0x7fbf7d70cdb0_0 .net *"_ivl_188", 0 0, L_0x7fbf7d7381e0;  1 drivers
v0x7fbf7d70ce40_0 .net *"_ivl_191", 0 0, L_0x7fbf7d737e50;  1 drivers
L_0x7fbf7d674a30 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d708a50_0 .net/2u *"_ivl_192", 2 0, L_0x7fbf7d674a30;  1 drivers
v0x7fbf7d708ae0_0 .net *"_ivl_194", 0 0, L_0x7fbf7d737f40;  1 drivers
v0x7fbf7d708b70_0 .net *"_ivl_197", 0 0, L_0x7fbf7d7384b0;  1 drivers
L_0x7fbf7d674a78 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d708c00_0 .net/2u *"_ivl_198", 2 0, L_0x7fbf7d674a78;  1 drivers
L_0x7fbf7d6741c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d708c90_0 .net/2s *"_ivl_20", 1 0, L_0x7fbf7d6741c0;  1 drivers
v0x7fbf7d720950_0 .net *"_ivl_200", 0 0, L_0x7fbf7d738610;  1 drivers
v0x7fbf7d7209e0_0 .net *"_ivl_203", 0 0, L_0x7fbf7d738280;  1 drivers
L_0x7fbf7d674ac0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d720a70_0 .net/2u *"_ivl_204", 5 0, L_0x7fbf7d674ac0;  1 drivers
v0x7fbf7d720b00_0 .net *"_ivl_206", 0 0, L_0x7fbf7d738370;  1 drivers
v0x7fbf7d720b90_0 .net *"_ivl_209", 0 0, L_0x7fbf7d7388b0;  1 drivers
L_0x7fbf7d674b08 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d720c20_0 .net/2u *"_ivl_210", 5 0, L_0x7fbf7d674b08;  1 drivers
v0x7fbf7d720cb0_0 .net *"_ivl_212", 0 0, L_0x7fbf7d738a20;  1 drivers
L_0x7fbf7d674b50 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d720d40_0 .net/2u *"_ivl_214", 5 0, L_0x7fbf7d674b50;  1 drivers
v0x7fbf7d720dd0_0 .net *"_ivl_216", 0 0, L_0x7fbf7d7386b0;  1 drivers
L_0x7fbf7d674b98 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d720e60_0 .net/2u *"_ivl_218", 5 0, L_0x7fbf7d674b98;  1 drivers
L_0x7fbf7d674208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d720ef0_0 .net/2s *"_ivl_22", 1 0, L_0x7fbf7d674208;  1 drivers
v0x7fbf7d720f80_0 .net *"_ivl_220", 0 0, L_0x7fbf7d738c90;  1 drivers
v0x7fbf7d721010_0 .net *"_ivl_223", 0 0, L_0x7fbf7d738ac0;  1 drivers
v0x7fbf7d7210a0_0 .net *"_ivl_225", 0 0, L_0x7fbf7d738bb0;  1 drivers
v0x7fbf7d721130_0 .net *"_ivl_227", 0 0, L_0x7fbf7d738fe0;  1 drivers
L_0x7fbf7d674be0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7211c0_0 .net/2s *"_ivl_228", 1 0, L_0x7fbf7d674be0;  1 drivers
L_0x7fbf7d674c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d721250_0 .net/2s *"_ivl_230", 1 0, L_0x7fbf7d674c28;  1 drivers
v0x7fbf7d7212e0_0 .net *"_ivl_232", 1 0, L_0x7fbf7d739050;  1 drivers
L_0x7fbf7d674c70 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d721370_0 .net/2u *"_ivl_238", 5 0, L_0x7fbf7d674c70;  1 drivers
v0x7fbf7d721400_0 .net *"_ivl_24", 1 0, L_0x7fbf7d7311b0;  1 drivers
v0x7fbf7d721490_0 .net *"_ivl_240", 0 0, L_0x7fbf7d738dd0;  1 drivers
v0x7fbf7d721520_0 .net *"_ivl_243", 0 0, L_0x7fbf7d739490;  1 drivers
v0x7fbf7d7215b0_0 .net *"_ivl_245", 0 0, L_0x7fbf7d7395e0;  1 drivers
v0x7fbf7d721640_0 .net *"_ivl_247", 0 0, L_0x7fbf7d739680;  1 drivers
L_0x7fbf7d674cb8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7216d0_0 .net/2u *"_ivl_248", 26 0, L_0x7fbf7d674cb8;  1 drivers
v0x7fbf7d721760_0 .net *"_ivl_250", 31 0, L_0x7fbf7d739730;  1 drivers
v0x7fbf7d7217f0_0 .net *"_ivl_252", 31 0, L_0x7fbf7d739290;  1 drivers
v0x7fbf7d721880_0 .net *"_ivl_254", 6 0, L_0x7fbf7d739330;  1 drivers
L_0x7fbf7d674d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d721910_0 .net *"_ivl_257", 0 0, L_0x7fbf7d674d00;  1 drivers
L_0x7fbf7d674d48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7219a0_0 .net/2u *"_ivl_260", 5 0, L_0x7fbf7d674d48;  1 drivers
v0x7fbf7d721a30_0 .net *"_ivl_262", 0 0, L_0x7fbf7d739bd0;  1 drivers
L_0x7fbf7d674d90 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d721ac0_0 .net/2u *"_ivl_264", 5 0, L_0x7fbf7d674d90;  1 drivers
v0x7fbf7d721b50_0 .net *"_ivl_266", 0 0, L_0x7fbf7d739850;  1 drivers
v0x7fbf7d721be0_0 .net *"_ivl_269", 0 0, L_0x7fbf7d739930;  1 drivers
L_0x7fbf7d674dd8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d721c70_0 .net/2u *"_ivl_270", 5 0, L_0x7fbf7d674dd8;  1 drivers
v0x7fbf7d721d00_0 .net *"_ivl_272", 0 0, L_0x7fbf7d739540;  1 drivers
v0x7fbf7d721d90_0 .net *"_ivl_275", 0 0, L_0x7fbf7d739cb0;  1 drivers
L_0x7fbf7d674e20 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d721e20_0 .net/2u *"_ivl_276", 5 0, L_0x7fbf7d674e20;  1 drivers
v0x7fbf7d721eb0_0 .net *"_ivl_278", 0 0, L_0x7fbf7d739da0;  1 drivers
v0x7fbf7d721f40_0 .net *"_ivl_281", 0 0, L_0x7fbf7d73a3d0;  1 drivers
L_0x7fbf7d674e68 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d721fd0_0 .net/2u *"_ivl_282", 5 0, L_0x7fbf7d674e68;  1 drivers
v0x7fbf7d722060_0 .net *"_ivl_284", 0 0, L_0x7fbf7d739ec0;  1 drivers
v0x7fbf7d7220f0_0 .net *"_ivl_287", 0 0, L_0x7fbf7d73a190;  1 drivers
L_0x7fbf7d674eb0 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d722180_0 .net/2u *"_ivl_288", 5 0, L_0x7fbf7d674eb0;  1 drivers
v0x7fbf7d722210_0 .net *"_ivl_290", 0 0, L_0x7fbf7d73a280;  1 drivers
v0x7fbf7d7222a0_0 .net *"_ivl_293", 0 0, L_0x7fbf7d73a360;  1 drivers
L_0x7fbf7d674ef8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d722330_0 .net/2u *"_ivl_294", 5 0, L_0x7fbf7d674ef8;  1 drivers
v0x7fbf7d7223c0_0 .net *"_ivl_296", 0 0, L_0x7fbf7d73a480;  1 drivers
v0x7fbf7d722450_0 .net *"_ivl_299", 0 0, L_0x7fbf7d73a580;  1 drivers
v0x7fbf7d7224e0_0 .net *"_ivl_3", 7 0, L_0x7fbf7d7349d0;  1 drivers
L_0x7fbf7d674f40 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d722570_0 .net/2u *"_ivl_300", 5 0, L_0x7fbf7d674f40;  1 drivers
v0x7fbf7d722600_0 .net *"_ivl_302", 0 0, L_0x7fbf7d73a670;  1 drivers
v0x7fbf7d722690_0 .net *"_ivl_305", 0 0, L_0x7fbf7d73a750;  1 drivers
L_0x7fbf7d674f88 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d722720_0 .net/2u *"_ivl_306", 5 0, L_0x7fbf7d674f88;  1 drivers
v0x7fbf7d7227b0_0 .net *"_ivl_308", 0 0, L_0x7fbf7d73a850;  1 drivers
v0x7fbf7d722840_0 .net *"_ivl_311", 0 0, L_0x7fbf7d73a960;  1 drivers
L_0x7fbf7d674fd0 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7228d0_0 .net/2u *"_ivl_312", 5 0, L_0x7fbf7d674fd0;  1 drivers
v0x7fbf7d722960_0 .net *"_ivl_314", 0 0, L_0x7fbf7d73aa50;  1 drivers
v0x7fbf7d7229f0_0 .net *"_ivl_317", 0 0, L_0x7fbf7d73ab30;  1 drivers
L_0x7fbf7d675018 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d722a80_0 .net/2u *"_ivl_318", 5 0, L_0x7fbf7d675018;  1 drivers
v0x7fbf7d722b10_0 .net *"_ivl_320", 0 0, L_0x7fbf7d73ac40;  1 drivers
v0x7fbf7d722ba0_0 .net *"_ivl_323", 0 0, L_0x7fbf7d73ad60;  1 drivers
L_0x7fbf7d675060 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d722c30_0 .net/2u *"_ivl_324", 5 0, L_0x7fbf7d675060;  1 drivers
v0x7fbf7d722cc0_0 .net *"_ivl_326", 0 0, L_0x7fbf7d73ae50;  1 drivers
v0x7fbf7d722d50_0 .net *"_ivl_329", 0 0, L_0x7fbf7d73af30;  1 drivers
L_0x7fbf7d6750a8 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d722de0_0 .net/2u *"_ivl_330", 5 0, L_0x7fbf7d6750a8;  1 drivers
v0x7fbf7d722e70_0 .net *"_ivl_332", 0 0, L_0x7fbf7d73b050;  1 drivers
v0x7fbf7d722f00_0 .net *"_ivl_335", 0 0, L_0x7fbf7d73b130;  1 drivers
v0x7fbf7d722f90_0 .net *"_ivl_336", 31 0, L_0x7fbf7d73b220;  1 drivers
v0x7fbf7d723020_0 .net *"_ivl_338", 6 0, L_0x7fbf7d73b2c0;  1 drivers
L_0x7fbf7d674250 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7230b0_0 .net/2u *"_ivl_34", 31 0, L_0x7fbf7d674250;  1 drivers
L_0x7fbf7d6750f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d723140_0 .net *"_ivl_341", 0 0, L_0x7fbf7d6750f0;  1 drivers
L_0x7fbf7d675138 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7231d0_0 .net/2u *"_ivl_342", 5 0, L_0x7fbf7d675138;  1 drivers
v0x7fbf7d723260_0 .net *"_ivl_344", 0 0, L_0x7fbf7d73b820;  1 drivers
L_0x7fbf7d675180 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7232f0_0 .net/2u *"_ivl_346", 5 0, L_0x7fbf7d675180;  1 drivers
v0x7fbf7d723380_0 .net *"_ivl_348", 0 0, L_0x7fbf7d73b900;  1 drivers
v0x7fbf7d723410_0 .net *"_ivl_351", 0 0, L_0x7fbf7d73b540;  1 drivers
L_0x7fbf7d6751c8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7234a0_0 .net/2u *"_ivl_352", 5 0, L_0x7fbf7d6751c8;  1 drivers
v0x7fbf7d723530_0 .net *"_ivl_354", 0 0, L_0x7fbf7d73b740;  1 drivers
v0x7fbf7d7235c0_0 .net *"_ivl_357", 0 0, L_0x7fbf7d73b480;  1 drivers
L_0x7fbf7d675210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d723650_0 .net/2u *"_ivl_358", 15 0, L_0x7fbf7d675210;  1 drivers
v0x7fbf7d7236e0_0 .net *"_ivl_360", 31 0, L_0x7fbf7d73bcd0;  1 drivers
v0x7fbf7d723770_0 .net *"_ivl_363", 0 0, L_0x7fbf7d73b9e0;  1 drivers
v0x7fbf7d723800_0 .net *"_ivl_364", 15 0, L_0x7fbf7d73bb00;  1 drivers
v0x7fbf7d723890_0 .net *"_ivl_366", 31 0, L_0x7fbf7d73c0f0;  1 drivers
v0x7fbf7d723920_0 .net *"_ivl_368", 31 0, L_0x7fbf7d73c3f0;  1 drivers
v0x7fbf7d7239b0_0 .net/s *"_ivl_377", 17 0, L_0x7fbf7d73b630;  1 drivers
L_0x7fbf7d675258 .functor BUFT 1, C4<000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d723a40_0 .net/2s *"_ivl_379", 17 0, L_0x7fbf7d675258;  1 drivers
v0x7fbf7d723ad0_0 .net *"_ivl_384", 0 0, L_0x7fbf7d73ca10;  1 drivers
v0x7fbf7d723b60_0 .net *"_ivl_385", 14 0, L_0x7fbf7d73cab0;  1 drivers
L_0x7fbf7d6752a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d723bf0_0 .net/2u *"_ivl_389", 0 0, L_0x7fbf7d6752a0;  1 drivers
L_0x7fbf7d674298 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d723c80_0 .net/2u *"_ivl_44", 5 0, L_0x7fbf7d674298;  1 drivers
v0x7fbf7d723d10_0 .net *"_ivl_46", 0 0, L_0x7fbf7d7357d0;  1 drivers
L_0x7fbf7d6742e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d723da0_0 .net/2s *"_ivl_48", 1 0, L_0x7fbf7d6742e0;  1 drivers
v0x7fbf7d723e30_0 .net *"_ivl_5", 7 0, L_0x7fbf7d734a70;  1 drivers
L_0x7fbf7d674328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d723ec0_0 .net/2s *"_ivl_50", 1 0, L_0x7fbf7d674328;  1 drivers
v0x7fbf7d723f50_0 .net *"_ivl_52", 1 0, L_0x7fbf7d735990;  1 drivers
L_0x7fbf7d674370 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d723fe0_0 .net/2u *"_ivl_56", 5 0, L_0x7fbf7d674370;  1 drivers
v0x7fbf7d724070_0 .net *"_ivl_58", 0 0, L_0x7fbf7d7358f0;  1 drivers
L_0x7fbf7d6743b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d724100_0 .net/2u *"_ivl_60", 5 0, L_0x7fbf7d6743b8;  1 drivers
v0x7fbf7d724190_0 .net *"_ivl_62", 0 0, L_0x7fbf7d735bc0;  1 drivers
v0x7fbf7d724220_0 .net *"_ivl_65", 0 0, L_0x7fbf7d735d60;  1 drivers
L_0x7fbf7d674400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7242b0_0 .net/2s *"_ivl_66", 1 0, L_0x7fbf7d674400;  1 drivers
L_0x7fbf7d674448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d724340_0 .net/2s *"_ivl_68", 1 0, L_0x7fbf7d674448;  1 drivers
v0x7fbf7d7243d0_0 .net *"_ivl_7", 7 0, L_0x7fbf7d734b10;  1 drivers
v0x7fbf7d724460_0 .net *"_ivl_70", 1 0, L_0x7fbf7d735dd0;  1 drivers
v0x7fbf7d7244f0_0 .net *"_ivl_75", 0 0, L_0x7fbf7d7360e0;  1 drivers
v0x7fbf7d724580_0 .net *"_ivl_77", 0 0, L_0x7fbf7d736180;  1 drivers
v0x7fbf7d724610_0 .net *"_ivl_79", 0 0, L_0x7fbf7d736300;  1 drivers
L_0x7fbf7d674490 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7246a0_0 .net/2s *"_ivl_80", 1 0, L_0x7fbf7d674490;  1 drivers
L_0x7fbf7d6744d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d724730_0 .net/2s *"_ivl_82", 1 0, L_0x7fbf7d6744d8;  1 drivers
v0x7fbf7d7247c0_0 .net *"_ivl_84", 1 0, L_0x7fbf7d736370;  1 drivers
v0x7fbf7d724850_0 .net *"_ivl_91", 4 0, L_0x7fbf7d736220;  1 drivers
L_0x7fbf7d674520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7248e0_0 .net *"_ivl_95", 0 0, L_0x7fbf7d674520;  1 drivers
v0x7fbf7d724970_0 .net *"_ivl_97", 4 0, L_0x7fbf7d736570;  1 drivers
v0x7fbf7d724a00_0 .var "active", 0 0;
v0x7fbf7d724a90_0 .net "astart", 15 0, L_0x7fbf7d736620;  1 drivers
v0x7fbf7d724b20_0 .var "branch_to", 32 0;
v0x7fbf7d724bb0_0 .net "clk", 0 0, v0x7fbf7d72cdd0_0;  1 drivers
v0x7fbf7d724c40_0 .net "clock_enable", 0 0, v0x7fbf7d72cea0_0;  1 drivers
v0x7fbf7d724cd0_0 .net "data", 31 0, L_0x7fbf7d4872c0;  1 drivers
v0x7fbf7d724d60_0 .net "data_address", 31 0, L_0x7fbf7d507090;  alias, 1 drivers
v0x7fbf7d724df0_0 .var "data_read", 0 0;
v0x7fbf7d724e80_0 .net "data_readdata", 31 0, L_0x7fbf7d733870;  alias, 1 drivers
v0x7fbf7d724f10_0 .var "data_write", 0 0;
v0x7fbf7d724fa0_0 .var "data_writedata", 31 0;
v0x7fbf7d725030_0 .var "destination", 31 0;
v0x7fbf7d7250c0_0 .net "funct", 5 0, L_0x7fbf7d734e30;  1 drivers
v0x7fbf7d725150_0 .net "funct_tail", 1 0, L_0x7fbf7d735170;  1 drivers
v0x7fbf7d7251e0_0 .net "instr", 31 0, L_0x7fbf7d734bb0;  1 drivers
v0x7fbf7d725270_0 .var "instr_address", 31 0;
v0x7fbf7d725300_0 .net "instr_address_next", 31 0, L_0x7fbf7d735440;  1 drivers
v0x7fbf7d725390_0 .net "instr_readdata", 31 0, L_0x7fbf7d72fba0;  alias, 1 drivers
v0x7fbf7d725420_0 .var "jump", 0 0;
v0x7fbf7d7254b0_0 .var "jump_now", 0 0;
v0x7fbf7d725540_0 .var "jump_to", 31 0;
v0x7fbf7d7255d0_0 .net "offset", 17 0, L_0x7fbf7d73bf40;  1 drivers
v0x7fbf7d725660_0 .net "op_1", 31 0, L_0x7fbf7d739a70;  1 drivers
v0x7fbf7d7256f0_0 .net "op_2", 31 0, L_0x7fbf7d73c490;  1 drivers
v0x7fbf7d725780_0 .net "out", 31 0, v0x7fbf7d484660_0;  1 drivers
v0x7fbf7d725810_0 .net "reg_addr1", 5 0, L_0x7fbf7d736800;  1 drivers
v0x7fbf7d7258a0_0 .net "reg_addr2", 5 0, L_0x7fbf7d736700;  1 drivers
v0x7fbf7d725930_0 .net "reg_addrw", 5 0, L_0x7fbf7d7372d0;  1 drivers
v0x7fbf7d7259c0 .array "reg_file", 0 31, 31 0;
v0x7fbf7d725b50_0 .var "reg_write", 31 0;
v0x7fbf7d725be0_0 .net "register_v0", 31 0, L_0x7fbf7d73bdb0;  alias, 1 drivers
v0x7fbf7d725c70_0 .net "reset", 0 0, v0x7fbf7d72d570_0;  1 drivers
v0x7fbf7d725d00_0 .var "reset_prev", 0 0;
v0x7fbf7d725d90_0 .net "shamt", 4 0, L_0x7fbf7d738d30;  1 drivers
v0x7fbf7d725e20_0 .net "shift", 0 0, L_0x7fbf7d7312d0;  1 drivers
v0x7fbf7d725eb0_0 .net "shift_op2", 0 0, L_0x7fbf7d735730;  1 drivers
v0x7fbf7d725f40_0 .net "sign_ext_address", 32 0, L_0x7fbf7d73cbd0;  1 drivers
v0x7fbf7d725fd0_0 .net "sign_ext_offset", 32 0, L_0x7fbf7d73cc90;  1 drivers
v0x7fbf7d726060_0 .var "stall", 0 0;
v0x7fbf7d7260f0_0 .var "stall_prev", 0 0;
v0x7fbf7d726180_0 .net "subtype", 2 0, L_0x7fbf7d735320;  1 drivers
v0x7fbf7d726210_0 .net "target", 25 0, L_0x7fbf7d735600;  1 drivers
v0x7fbf7d7262a0_0 .net "write_enable", 0 0, L_0x7fbf7d7391b0;  1 drivers
E_0x7fbf7d475e60 .event posedge, v0x7fbf7d485550_0;
E_0x7fbf7d4763c0/0 .event edge, v0x7fbf7d725c70_0, v0x7fbf7d486040_0, v0x7fbf7d725270_0, v0x7fbf7d7254b0_0;
E_0x7fbf7d4763c0/1 .event edge, v0x7fbf7d484ba0_0, v0x7fbf7d7250c0_0, v0x7fbf7d4844c0_0, v0x7fbf7f02c2e0_0;
E_0x7fbf7d4763c0/2 .event edge, v0x7fbf7d726210_0, v0x7fbf7d725f40_0, v0x7fbf7d725fd0_0, v0x7fbf7f0425c0_0;
E_0x7fbf7d4763c0/3 .event edge, v0x7fbf7d486440_0, v0x7fbf7d7258a0_0, v0x7fbf7d486660_0, v0x7fbf7d4845b0_0;
E_0x7fbf7d4763c0 .event/or E_0x7fbf7d4763c0/0, E_0x7fbf7d4763c0/1, E_0x7fbf7d4763c0/2, E_0x7fbf7d4763c0/3;
E_0x7fbf7d476a30/0 .event edge, v0x7fbf7d484ba0_0, v0x7fbf7d725300_0, v0x7fbf7d7258a0_0, v0x7fbf7d4850d0_0;
E_0x7fbf7d476a30/1 .event edge, v0x7fbf7d7250c0_0, v0x7fbf7d486320_0, v0x7fbf7d4865c0_0, v0x7fbf7d484660_0;
E_0x7fbf7d476a30/2 .event edge, v0x7fbf7d726180_0, v0x7fbf7d4855f0_0;
E_0x7fbf7d476a30 .event/or E_0x7fbf7d476a30/0, E_0x7fbf7d476a30/1, E_0x7fbf7d476a30/2;
E_0x7fbf7d42b980 .event edge, v0x7fbf7d484ba0_0, v0x7fbf7d7260f0_0, v0x7fbf7d725c70_0;
E_0x7fbf7d42baa0/0 .event edge, v0x7fbf7d484ba0_0, v0x7fbf7d725e20_0, v0x7fbf7d725150_0, v0x7fbf7d7250c0_0;
E_0x7fbf7d42baa0/1 .event edge, v0x7fbf7f01fd40_0;
E_0x7fbf7d42baa0 .event/or E_0x7fbf7d42baa0/0, E_0x7fbf7d42baa0/1;
L_0x7fbf7d734660 .part L_0x7fbf7d72fba0, 0, 8;
L_0x7fbf7d7349d0 .part L_0x7fbf7d72fba0, 8, 8;
L_0x7fbf7d734a70 .part L_0x7fbf7d72fba0, 16, 8;
L_0x7fbf7d734b10 .part L_0x7fbf7d72fba0, 24, 8;
L_0x7fbf7d734bb0 .concat [ 8 8 8 8], L_0x7fbf7d734b10, L_0x7fbf7d734a70, L_0x7fbf7d7349d0, L_0x7fbf7d734660;
L_0x7fbf7d734d10 .part L_0x7fbf7d734bb0, 26, 6;
L_0x7fbf7d734e30 .part L_0x7fbf7d734bb0, 0, 6;
L_0x7fbf7d734f10 .part L_0x7fbf7d734e30, 3, 3;
L_0x7fbf7d734ff0 .cmp/eq 3, L_0x7fbf7d734f10, L_0x7fbf7d674178;
L_0x7fbf7d7311b0 .functor MUXZ 2, L_0x7fbf7d674208, L_0x7fbf7d6741c0, L_0x7fbf7d734ff0, C4<>;
L_0x7fbf7d7312d0 .part L_0x7fbf7d7311b0, 0, 1;
L_0x7fbf7d735170 .part L_0x7fbf7d734e30, 0, 2;
L_0x7fbf7d735210 .part L_0x7fbf7d734d10, 0, 3;
L_0x7fbf7d735320 .part L_0x7fbf7d734bb0, 29, 3;
L_0x7fbf7d735440 .arith/sum 32, v0x7fbf7d725270_0, L_0x7fbf7d674250;
L_0x7fbf7d735560 .part L_0x7fbf7d735440, 28, 4;
L_0x7fbf7d735600 .part L_0x7fbf7d734bb0, 0, 26;
L_0x7fbf7d735730 .part L_0x7fbf7d734e30, 2, 1;
L_0x7fbf7d7357d0 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674298;
L_0x7fbf7d735990 .functor MUXZ 2, L_0x7fbf7d674328, L_0x7fbf7d6742e0, L_0x7fbf7d7357d0, C4<>;
L_0x7fbf7d735a30 .part L_0x7fbf7d735990, 0, 1;
L_0x7fbf7d7358f0 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674370;
L_0x7fbf7d735bc0 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d6743b8;
L_0x7fbf7d735dd0 .functor MUXZ 2, L_0x7fbf7d674448, L_0x7fbf7d674400, L_0x7fbf7d735d60, C4<>;
L_0x7fbf7d735f30 .part L_0x7fbf7d735dd0, 0, 1;
L_0x7fbf7d7360e0 .reduce/nor L_0x7fbf7d735f30;
L_0x7fbf7d736180 .reduce/nor L_0x7fbf7d735a30;
L_0x7fbf7d736370 .functor MUXZ 2, L_0x7fbf7d6744d8, L_0x7fbf7d674490, L_0x7fbf7d736300, C4<>;
L_0x7fbf7d736450 .part L_0x7fbf7d736370, 0, 1;
L_0x7fbf7d736620 .part L_0x7fbf7d734bb0, 0, 16;
L_0x7fbf7d736220 .part L_0x7fbf7d734bb0, 21, 5;
L_0x7fbf7d736800 .concat [ 5 1 0 0], L_0x7fbf7d736220, L_0x7fbf7d674520;
L_0x7fbf7d736570 .part L_0x7fbf7d734bb0, 16, 5;
L_0x7fbf7d736700 .concat [ 5 1 0 0], L_0x7fbf7d736570, L_0x7fbf7d674568;
L_0x7fbf7d736ab0 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d6745b0;
L_0x7fbf7d7369a0 .part L_0x7fbf7d734bb0, 11, 5;
L_0x7fbf7d736c70 .concat [ 5 1 0 0], L_0x7fbf7d7369a0, L_0x7fbf7d6745f8;
L_0x7fbf7d506040 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674640;
L_0x7fbf7d5066e0 .cmp/eq 6, L_0x7fbf7d736700, L_0x7fbf7d674688;
L_0x7fbf7d505f10 .cmp/eq 6, L_0x7fbf7d736700, L_0x7fbf7d6746d0;
L_0x7fbf7d736b50 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674718;
L_0x7fbf7d736f50 .part L_0x7fbf7d734bb0, 16, 5;
L_0x7fbf7d736ff0 .concat [ 5 1 0 0], L_0x7fbf7d736f50, L_0x7fbf7d6747a8;
L_0x7fbf7d736d50 .functor MUXZ 6, L_0x7fbf7d736ff0, L_0x7fbf7d674760, L_0x7fbf7d736e60, C4<>;
L_0x7fbf7d7372d0 .functor MUXZ 6, L_0x7fbf7d736d50, L_0x7fbf7d736c70, L_0x7fbf7d736ab0, C4<>;
L_0x7fbf7d7371b0 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d6747f0;
L_0x7fbf7d7374e0 .cmp/ne 6, L_0x7fbf7d734e30, L_0x7fbf7d674838;
L_0x7fbf7d737740 .cmp/ne 6, L_0x7fbf7d734e30, L_0x7fbf7d674880;
L_0x7fbf7d737910 .cmp/ne 6, L_0x7fbf7d734e30, L_0x7fbf7d6748c8;
L_0x7fbf7d737b80 .cmp/ne 6, L_0x7fbf7d734e30, L_0x7fbf7d674910;
L_0x7fbf7d737db0 .cmp/ne 6, L_0x7fbf7d734e30, L_0x7fbf7d674958;
L_0x7fbf7d737ff0 .cmp/ne 6, L_0x7fbf7d734e30, L_0x7fbf7d6749a0;
L_0x7fbf7d7381e0 .cmp/ne 6, L_0x7fbf7d734e30, L_0x7fbf7d6749e8;
L_0x7fbf7d737f40 .cmp/eq 3, L_0x7fbf7d735320, L_0x7fbf7d674a30;
L_0x7fbf7d738610 .cmp/eq 3, L_0x7fbf7d735320, L_0x7fbf7d674a78;
L_0x7fbf7d738370 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674ac0;
L_0x7fbf7d738a20 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674b08;
L_0x7fbf7d7386b0 .cmp/eq 6, L_0x7fbf7d736700, L_0x7fbf7d674b50;
L_0x7fbf7d738c90 .cmp/eq 6, L_0x7fbf7d736700, L_0x7fbf7d674b98;
L_0x7fbf7d739050 .functor MUXZ 2, L_0x7fbf7d674c28, L_0x7fbf7d674be0, L_0x7fbf7d738fe0, C4<>;
L_0x7fbf7d7391b0 .part L_0x7fbf7d739050, 0, 1;
L_0x7fbf7d738d30 .part L_0x7fbf7d734bb0, 6, 5;
L_0x7fbf7d738dd0 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674c70;
L_0x7fbf7d7395e0 .reduce/nor L_0x7fbf7d735730;
L_0x7fbf7d739730 .concat [ 5 27 0 0], L_0x7fbf7d738d30, L_0x7fbf7d674cb8;
L_0x7fbf7d739290 .array/port v0x7fbf7d7259c0, L_0x7fbf7d739330;
L_0x7fbf7d739330 .concat [ 6 1 0 0], L_0x7fbf7d736800, L_0x7fbf7d674d00;
L_0x7fbf7d739a70 .functor MUXZ 32, L_0x7fbf7d739290, L_0x7fbf7d739730, L_0x7fbf7d739680, C4<>;
L_0x7fbf7d739bd0 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674d48;
L_0x7fbf7d739850 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674d90;
L_0x7fbf7d739540 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674dd8;
L_0x7fbf7d739da0 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674e20;
L_0x7fbf7d739ec0 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674e68;
L_0x7fbf7d73a280 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674eb0;
L_0x7fbf7d73a480 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674ef8;
L_0x7fbf7d73a670 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674f40;
L_0x7fbf7d73a850 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674f88;
L_0x7fbf7d73aa50 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d674fd0;
L_0x7fbf7d73ac40 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d675018;
L_0x7fbf7d73ae50 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d675060;
L_0x7fbf7d73b050 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d6750a8;
L_0x7fbf7d73b220 .array/port v0x7fbf7d7259c0, L_0x7fbf7d73b2c0;
L_0x7fbf7d73b2c0 .concat [ 6 1 0 0], L_0x7fbf7d736700, L_0x7fbf7d6750f0;
L_0x7fbf7d73b820 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d675138;
L_0x7fbf7d73b900 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d675180;
L_0x7fbf7d73b740 .cmp/eq 6, L_0x7fbf7d734d10, L_0x7fbf7d6751c8;
L_0x7fbf7d73bcd0 .concat [ 16 16 0 0], L_0x7fbf7d736620, L_0x7fbf7d675210;
L_0x7fbf7d73b9e0 .part L_0x7fbf7d736620, 15, 1;
LS_0x7fbf7d73bb00_0_0 .concat [ 1 1 1 1], L_0x7fbf7d73b9e0, L_0x7fbf7d73b9e0, L_0x7fbf7d73b9e0, L_0x7fbf7d73b9e0;
LS_0x7fbf7d73bb00_0_4 .concat [ 1 1 1 1], L_0x7fbf7d73b9e0, L_0x7fbf7d73b9e0, L_0x7fbf7d73b9e0, L_0x7fbf7d73b9e0;
LS_0x7fbf7d73bb00_0_8 .concat [ 1 1 1 1], L_0x7fbf7d73b9e0, L_0x7fbf7d73b9e0, L_0x7fbf7d73b9e0, L_0x7fbf7d73b9e0;
LS_0x7fbf7d73bb00_0_12 .concat [ 1 1 1 1], L_0x7fbf7d73b9e0, L_0x7fbf7d73b9e0, L_0x7fbf7d73b9e0, L_0x7fbf7d73b9e0;
L_0x7fbf7d73bb00 .concat [ 4 4 4 4], LS_0x7fbf7d73bb00_0_0, LS_0x7fbf7d73bb00_0_4, LS_0x7fbf7d73bb00_0_8, LS_0x7fbf7d73bb00_0_12;
L_0x7fbf7d73c0f0 .concat [ 16 16 0 0], L_0x7fbf7d736620, L_0x7fbf7d73bb00;
L_0x7fbf7d73c3f0 .functor MUXZ 32, L_0x7fbf7d73c0f0, L_0x7fbf7d73bcd0, L_0x7fbf7d73b480, C4<>;
L_0x7fbf7d73c490 .functor MUXZ 32, L_0x7fbf7d73c3f0, L_0x7fbf7d73b220, L_0x7fbf7d73b130, C4<>;
L_0x7fbf7d73c5f0 .part L_0x7fbf7d739a70, 31, 1;
L_0x7fbf7d73b630 .extend/s 18, L_0x7fbf7d736620;
L_0x7fbf7d73bf40 .arith/mult 18, L_0x7fbf7d73b630, L_0x7fbf7d675258;
L_0x7fbf7d73ca10 .part L_0x7fbf7d73bf40, 17, 1;
LS_0x7fbf7d73cab0_0_0 .concat [ 1 1 1 1], L_0x7fbf7d73ca10, L_0x7fbf7d73ca10, L_0x7fbf7d73ca10, L_0x7fbf7d73ca10;
LS_0x7fbf7d73cab0_0_4 .concat [ 1 1 1 1], L_0x7fbf7d73ca10, L_0x7fbf7d73ca10, L_0x7fbf7d73ca10, L_0x7fbf7d73ca10;
LS_0x7fbf7d73cab0_0_8 .concat [ 1 1 1 1], L_0x7fbf7d73ca10, L_0x7fbf7d73ca10, L_0x7fbf7d73ca10, L_0x7fbf7d73ca10;
LS_0x7fbf7d73cab0_0_12 .concat [ 1 1 1 0], L_0x7fbf7d73ca10, L_0x7fbf7d73ca10, L_0x7fbf7d73ca10;
L_0x7fbf7d73cab0 .concat [ 4 4 4 3], LS_0x7fbf7d73cab0_0_0, LS_0x7fbf7d73cab0_0_4, LS_0x7fbf7d73cab0_0_8, LS_0x7fbf7d73cab0_0_12;
L_0x7fbf7d73cc90 .concat [ 18 15 0 0], L_0x7fbf7d73bf40, L_0x7fbf7d73cab0;
L_0x7fbf7d73cbd0 .concat [ 32 1 0 0], v0x7fbf7d725270_0, L_0x7fbf7d6752a0;
S_0x7fbf7d446f10 .scope begin, "$unm_blk_41" "$unm_blk_41" 4 334, 4 334 0, S_0x7fbf7d4484e0;
 .timescale 0 0;
v0x7fbf7d479980_0 .var/2s "i", 31 0;
S_0x7fbf7d483f00 .scope module, "ALU" "mips_cpu_alu" 4 347, 5 1 0, S_0x7fbf7d4484e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "low";
    .port_info 4 /OUTPUT 32 "high";
    .port_info 5 /OUTPUT 32 "out";
v0x7fbf7d4841e0_0 .net "alu_control", 3 0, v0x7fbf7d4861c0_0;  1 drivers
v0x7fbf7d4842a0_0 .var "divmult_out", 63 0;
v0x7fbf7d484350_0 .net "high", 0 31, L_0x7fbf7d5060e0;  alias, 1 drivers
v0x7fbf7d484410_0 .net "low", 0 31, L_0x7fbf7d72ea00;  alias, 1 drivers
v0x7fbf7d4844c0_0 .net "op1", 31 0, L_0x7fbf7d739a70;  alias, 1 drivers
v0x7fbf7d4845b0_0 .net "op2", 31 0, L_0x7fbf7d73c490;  alias, 1 drivers
v0x7fbf7d484660_0 .var "out", 0 31;
E_0x7fbf7d484190 .event edge, v0x7fbf7d4841e0_0, v0x7fbf7d4844c0_0, v0x7fbf7d4845b0_0;
L_0x7fbf7d72ea00 .part v0x7fbf7d4842a0_0, 0, 32;
L_0x7fbf7d5060e0 .part v0x7fbf7d4842a0_0, 32, 32;
S_0x7fbf7d4847a0 .scope module, "ls" "mips_cpu_loadstore" 4 350, 6 1 0, S_0x7fbf7d4484e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op_1";
    .port_info 1 /INPUT 16 "astart";
    .port_info 2 /INPUT 32 "read_data";
    .port_info 3 /INPUT 32 "op_2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 6 "OP";
    .port_info 6 /INPUT 1 "stall";
    .port_info 7 /OUTPUT 32 "data";
    .port_info 8 /OUTPUT 32 "data_address";
enum0x7fbf7d40ba50 .enum4 (6)
   "SW" 6'b101011,
   "LW" 6'b100011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
L_0x7fbf7d4872c0 .functor BUFZ 32, v0x7fbf7d4858e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fbf7d484ba0_0 .net "OP", 5 0, L_0x7fbf7d734d10;  alias, 1 drivers
v0x7fbf7d484c60_0 .net *"_ivl_1", 0 0, L_0x7fbf7d506780;  1 drivers
v0x7fbf7d484d10_0 .net *"_ivl_11", 29 0, L_0x7fbf7d506ff0;  1 drivers
L_0x7fbf7d6752e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d484dd0_0 .net/2u *"_ivl_12", 1 0, L_0x7fbf7d6752e8;  1 drivers
v0x7fbf7d484e80_0 .net *"_ivl_2", 15 0, L_0x7fbf7d506820;  1 drivers
v0x7fbf7d484f70_0 .net *"_ivl_4", 31 0, L_0x7fbf7d506a80;  1 drivers
v0x7fbf7d485020_0 .net "address", 31 0, L_0x7fbf7d506e80;  1 drivers
v0x7fbf7d4850d0_0 .net "astart", 15 0, L_0x7fbf7d736620;  alias, 1 drivers
v0x7fbf7d485180_0 .net "byte0", 7 0, L_0x7fbf7d486790;  1 drivers
v0x7fbf7d485290_0 .net "byte1", 7 0, L_0x7fbf7d507330;  1 drivers
v0x7fbf7d485340_0 .net "byte2", 7 0, L_0x7fbf7d486880;  1 drivers
v0x7fbf7d4853f0_0 .net "byte3", 7 0, L_0x7fbf7d486920;  1 drivers
v0x7fbf7d4854a0_0 .net "byte_enable", 1 0, L_0x7fbf7d506f20;  1 drivers
v0x7fbf7d485550_0 .net "clk", 0 0, v0x7fbf7d72cdd0_0;  alias, 1 drivers
v0x7fbf7d4855f0_0 .net "data", 31 0, L_0x7fbf7d4872c0;  alias, 1 drivers
v0x7fbf7d4856a0_0 .net "data_address", 31 0, L_0x7fbf7d507090;  alias, 1 drivers
v0x7fbf7d485750_0 .var "data_prev", 31 0;
v0x7fbf7d4858e0_0 .var "data_temp", 31 0;
v0x7fbf7d485970_0 .net "op_1", 31 0, L_0x7fbf7d739a70;  alias, 1 drivers
v0x7fbf7d485a30_0 .net "op_2", 31 0, L_0x7fbf7d73c490;  alias, 1 drivers
v0x7fbf7d485ac0_0 .net "op_2_b0", 7 0, L_0x7fbf7d486b20;  1 drivers
v0x7fbf7d485b50_0 .net "op_2_b1", 7 0, L_0x7fbf7d486c40;  1 drivers
v0x7fbf7d485be0_0 .net "op_2_b2", 7 0, L_0x7fbf7d486d50;  1 drivers
v0x7fbf7d485c70_0 .net "op_2_b3", 7 0, L_0x7fbf7d486df0;  1 drivers
v0x7fbf7d485d10_0 .net "read_data", 31 0, L_0x7fbf7d733870;  alias, 1 drivers
v0x7fbf7d485dc0_0 .net "sign0", 0 0, L_0x7fbf7d486f10;  1 drivers
v0x7fbf7d485e60_0 .net "sign1", 0 0, L_0x7fbf7d486fb0;  1 drivers
v0x7fbf7d485f00_0 .net "sign2", 0 0, L_0x7fbf7d4870e0;  1 drivers
v0x7fbf7d485fa0_0 .net "sign3", 0 0, L_0x7fbf7d487180;  1 drivers
v0x7fbf7d486040_0 .net "stall", 0 0, v0x7fbf7d726060_0;  1 drivers
E_0x7fbf7d4840d0/0 .event edge, v0x7fbf7d484ba0_0, v0x7fbf7d485c70_0, v0x7fbf7d485be0_0, v0x7fbf7d485b50_0;
E_0x7fbf7d4840d0/1 .event edge, v0x7fbf7d485ac0_0, v0x7fbf7d486040_0, v0x7fbf7d4854a0_0, v0x7fbf7d4853f0_0;
E_0x7fbf7d4840d0/2 .event edge, v0x7fbf7d485340_0, v0x7fbf7d485290_0, v0x7fbf7d485180_0, v0x7fbf7d485750_0;
E_0x7fbf7d4840d0 .event/or E_0x7fbf7d4840d0/0, E_0x7fbf7d4840d0/1, E_0x7fbf7d4840d0/2;
E_0x7fbf7d484af0/0 .event edge, v0x7fbf7d484ba0_0, v0x7fbf7d4854a0_0, v0x7fbf7d485180_0, v0x7fbf7d485290_0;
E_0x7fbf7d484af0/1 .event edge, v0x7fbf7d485340_0, v0x7fbf7d4853f0_0, v0x7fbf7d485c70_0, v0x7fbf7d485be0_0;
E_0x7fbf7d484af0/2 .event edge, v0x7fbf7d485b50_0, v0x7fbf7d485dc0_0, v0x7fbf7d485e60_0, v0x7fbf7d485f00_0;
E_0x7fbf7d484af0/3 .event edge, v0x7fbf7d485fa0_0, v0x7fbf7d485ac0_0;
E_0x7fbf7d484af0 .event/or E_0x7fbf7d484af0/0, E_0x7fbf7d484af0/1, E_0x7fbf7d484af0/2, E_0x7fbf7d484af0/3;
L_0x7fbf7d506780 .part L_0x7fbf7d736620, 15, 1;
LS_0x7fbf7d506820_0_0 .concat [ 1 1 1 1], L_0x7fbf7d506780, L_0x7fbf7d506780, L_0x7fbf7d506780, L_0x7fbf7d506780;
LS_0x7fbf7d506820_0_4 .concat [ 1 1 1 1], L_0x7fbf7d506780, L_0x7fbf7d506780, L_0x7fbf7d506780, L_0x7fbf7d506780;
LS_0x7fbf7d506820_0_8 .concat [ 1 1 1 1], L_0x7fbf7d506780, L_0x7fbf7d506780, L_0x7fbf7d506780, L_0x7fbf7d506780;
LS_0x7fbf7d506820_0_12 .concat [ 1 1 1 1], L_0x7fbf7d506780, L_0x7fbf7d506780, L_0x7fbf7d506780, L_0x7fbf7d506780;
L_0x7fbf7d506820 .concat [ 4 4 4 4], LS_0x7fbf7d506820_0_0, LS_0x7fbf7d506820_0_4, LS_0x7fbf7d506820_0_8, LS_0x7fbf7d506820_0_12;
L_0x7fbf7d506a80 .concat [ 16 16 0 0], L_0x7fbf7d736620, L_0x7fbf7d506820;
L_0x7fbf7d506e80 .arith/sum 32, L_0x7fbf7d739a70, L_0x7fbf7d506a80;
L_0x7fbf7d506f20 .part L_0x7fbf7d506e80, 0, 2;
L_0x7fbf7d506ff0 .part L_0x7fbf7d506e80, 2, 30;
L_0x7fbf7d507090 .concat [ 2 30 0 0], L_0x7fbf7d6752e8, L_0x7fbf7d506ff0;
L_0x7fbf7d486790 .part L_0x7fbf7d733870, 0, 8;
L_0x7fbf7d507330 .part L_0x7fbf7d733870, 8, 8;
L_0x7fbf7d486880 .part L_0x7fbf7d733870, 16, 8;
L_0x7fbf7d486920 .part L_0x7fbf7d733870, 24, 8;
L_0x7fbf7d486b20 .part L_0x7fbf7d73c490, 24, 8;
L_0x7fbf7d486c40 .part L_0x7fbf7d73c490, 16, 8;
L_0x7fbf7d486d50 .part L_0x7fbf7d73c490, 8, 8;
L_0x7fbf7d486df0 .part L_0x7fbf7d73c490, 0, 8;
L_0x7fbf7d486f10 .part L_0x7fbf7d486790, 7, 1;
L_0x7fbf7d486fb0 .part L_0x7fbf7d507330, 7, 1;
L_0x7fbf7d4870e0 .part L_0x7fbf7d486880, 7, 1;
L_0x7fbf7d487180 .part L_0x7fbf7d486920, 7, 1;
S_0x7fbf7d726330 .scope module, "MEM" "ROM_module" 3 84, 7 1 0, S_0x7fbf7d467600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x7fbf7d70f3e0 .param/str "ROM_INIT_FILE" 0 7 11, "test/1-binary/lb_1_instructions.mem";
v0x7fbf7d7264a0 .array "PRE_RESET_V", -1077936128 -1077936136, 7 0;
v0x7fbf7d726530 .array "ROM_RESET_V", -1077933128 -1077936128, 7 0;
v0x7fbf7d7265c0_0 .net *"_ivl_10", 7 0, L_0x7fbf7d72d850;  1 drivers
L_0x7fbf7d673560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d726650_0 .net *"_ivl_101", 0 0, L_0x7fbf7d673560;  1 drivers
L_0x7fbf7d6735a8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7266e0_0 .net/2u *"_ivl_102", 32 0, L_0x7fbf7d6735a8;  1 drivers
v0x7fbf7d726770_0 .net *"_ivl_104", 32 0, L_0x7fbf7d72f730;  1 drivers
L_0x7fbf7d6735f0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d726800_0 .net/2u *"_ivl_106", 32 0, L_0x7fbf7d6735f0;  1 drivers
v0x7fbf7d726890_0 .net *"_ivl_108", 32 0, L_0x7fbf7d72f610;  1 drivers
v0x7fbf7d726920_0 .net *"_ivl_110", 7 0, L_0x7fbf7d72fa00;  1 drivers
v0x7fbf7d7269b0_0 .net *"_ivl_115", 32 0, L_0x7fbf7d72fd00;  1 drivers
L_0x7fbf7d673638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d726a40_0 .net *"_ivl_118", 0 0, L_0x7fbf7d673638;  1 drivers
L_0x7fbf7d673680 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d726ad0_0 .net/2u *"_ivl_119", 32 0, L_0x7fbf7d673680;  1 drivers
v0x7fbf7d726b60_0 .net *"_ivl_12", 32 0, L_0x7fbf7d72d910;  1 drivers
v0x7fbf7d726bf0_0 .net *"_ivl_121", 0 0, L_0x7fbf7d72fae0;  1 drivers
v0x7fbf7d726c80_0 .net *"_ivl_123", 7 0, L_0x7fbf7d72ff30;  1 drivers
v0x7fbf7d726d10_0 .net *"_ivl_125", 32 0, L_0x7fbf7d72fda0;  1 drivers
L_0x7fbf7d6736c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d726da0_0 .net *"_ivl_128", 0 0, L_0x7fbf7d6736c8;  1 drivers
L_0x7fbf7d673710 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d726f30_0 .net/2u *"_ivl_129", 32 0, L_0x7fbf7d673710;  1 drivers
v0x7fbf7d726fc0_0 .net *"_ivl_131", 32 0, L_0x7fbf7d7300f0;  1 drivers
L_0x7fbf7d673758 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d727050_0 .net/2u *"_ivl_133", 32 0, L_0x7fbf7d673758;  1 drivers
v0x7fbf7d7270e0_0 .net *"_ivl_135", 32 0, L_0x7fbf7d72ffd0;  1 drivers
v0x7fbf7d727170_0 .net *"_ivl_137", 7 0, L_0x7fbf7d7303a0;  1 drivers
v0x7fbf7d727200_0 .net *"_ivl_139", 32 0, L_0x7fbf7d730230;  1 drivers
L_0x7fbf7d6737a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d727290_0 .net *"_ivl_142", 0 0, L_0x7fbf7d6737a0;  1 drivers
L_0x7fbf7d6737e8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d727320_0 .net/2u *"_ivl_143", 32 0, L_0x7fbf7d6737e8;  1 drivers
v0x7fbf7d7273b0_0 .net *"_ivl_145", 32 0, L_0x7fbf7d730580;  1 drivers
L_0x7fbf7d673830 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d727440_0 .net/2u *"_ivl_147", 32 0, L_0x7fbf7d673830;  1 drivers
v0x7fbf7d7274d0_0 .net *"_ivl_149", 32 0, L_0x7fbf7d730440;  1 drivers
L_0x7fbf7d673098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d727560_0 .net *"_ivl_15", 0 0, L_0x7fbf7d673098;  1 drivers
v0x7fbf7d7275f0_0 .net *"_ivl_151", 7 0, L_0x7fbf7d730810;  1 drivers
L_0x7fbf7d6730e0 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d727680_0 .net/2u *"_ivl_16", 32 0, L_0x7fbf7d6730e0;  1 drivers
v0x7fbf7d727710_0 .net *"_ivl_18", 32 0, L_0x7fbf7d72dab0;  1 drivers
v0x7fbf7d7277a0_0 .net *"_ivl_2", 32 0, L_0x7fbf7d72d600;  1 drivers
v0x7fbf7d726e30_0 .net *"_ivl_20", 7 0, L_0x7fbf7d72dc60;  1 drivers
v0x7fbf7d727a30_0 .net *"_ivl_22", 32 0, L_0x7fbf7d72dd00;  1 drivers
L_0x7fbf7d673128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d727ac0_0 .net *"_ivl_25", 0 0, L_0x7fbf7d673128;  1 drivers
L_0x7fbf7d673170 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d727b50_0 .net/2u *"_ivl_26", 32 0, L_0x7fbf7d673170;  1 drivers
v0x7fbf7d727be0_0 .net *"_ivl_28", 32 0, L_0x7fbf7d72de60;  1 drivers
v0x7fbf7d727c70_0 .net *"_ivl_30", 7 0, L_0x7fbf7d72dfe0;  1 drivers
v0x7fbf7d727d00_0 .net *"_ivl_34", 32 0, L_0x7fbf7d72e150;  1 drivers
L_0x7fbf7d6731b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d727d90_0 .net *"_ivl_37", 0 0, L_0x7fbf7d6731b8;  1 drivers
L_0x7fbf7d673200 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d727e20_0 .net/2u *"_ivl_38", 32 0, L_0x7fbf7d673200;  1 drivers
v0x7fbf7d727eb0_0 .net *"_ivl_40", 0 0, L_0x7fbf7d72e230;  1 drivers
v0x7fbf7d727f40_0 .net *"_ivl_42", 7 0, L_0x7fbf7d72e3b0;  1 drivers
v0x7fbf7d727fd0_0 .net *"_ivl_44", 32 0, L_0x7fbf7d72e450;  1 drivers
L_0x7fbf7d673248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d728060_0 .net *"_ivl_47", 0 0, L_0x7fbf7d673248;  1 drivers
L_0x7fbf7d673290 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7280f0_0 .net/2u *"_ivl_48", 32 0, L_0x7fbf7d673290;  1 drivers
L_0x7fbf7d673008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d728180_0 .net *"_ivl_5", 0 0, L_0x7fbf7d673008;  1 drivers
v0x7fbf7d728210_0 .net *"_ivl_50", 32 0, L_0x7fbf7d72e5e0;  1 drivers
L_0x7fbf7d6732d8 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7282a0_0 .net/2u *"_ivl_52", 32 0, L_0x7fbf7d6732d8;  1 drivers
v0x7fbf7d728330_0 .net *"_ivl_54", 32 0, L_0x7fbf7d72e680;  1 drivers
v0x7fbf7d7283c0_0 .net *"_ivl_56", 7 0, L_0x7fbf7d72e880;  1 drivers
v0x7fbf7d728450_0 .net *"_ivl_58", 32 0, L_0x7fbf7d72e920;  1 drivers
L_0x7fbf7d673050 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7284e0_0 .net/2u *"_ivl_6", 32 0, L_0x7fbf7d673050;  1 drivers
L_0x7fbf7d673320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d728570_0 .net *"_ivl_61", 0 0, L_0x7fbf7d673320;  1 drivers
L_0x7fbf7d673368 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d728600_0 .net/2u *"_ivl_62", 32 0, L_0x7fbf7d673368;  1 drivers
v0x7fbf7d728690_0 .net *"_ivl_64", 32 0, L_0x7fbf7d72eb50;  1 drivers
L_0x7fbf7d6733b0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d728720_0 .net/2u *"_ivl_66", 32 0, L_0x7fbf7d6733b0;  1 drivers
v0x7fbf7d7287b0_0 .net *"_ivl_68", 32 0, L_0x7fbf7d72ebf0;  1 drivers
v0x7fbf7d728840_0 .net *"_ivl_70", 7 0, L_0x7fbf7d72edd0;  1 drivers
v0x7fbf7d7288d0_0 .net *"_ivl_74", 32 0, L_0x7fbf7d72ee70;  1 drivers
L_0x7fbf7d6733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d728960_0 .net *"_ivl_77", 0 0, L_0x7fbf7d6733f8;  1 drivers
L_0x7fbf7d673440 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7289f0_0 .net/2u *"_ivl_78", 32 0, L_0x7fbf7d673440;  1 drivers
v0x7fbf7d728a80_0 .net *"_ivl_8", 0 0, L_0x7fbf7d72d710;  1 drivers
v0x7fbf7d728b10_0 .net *"_ivl_80", 0 0, L_0x7fbf7d72ed30;  1 drivers
v0x7fbf7d727830_0 .net *"_ivl_82", 7 0, L_0x7fbf7d72f080;  1 drivers
v0x7fbf7d7278c0_0 .net *"_ivl_84", 32 0, L_0x7fbf7d72ef10;  1 drivers
L_0x7fbf7d673488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d727950_0 .net *"_ivl_87", 0 0, L_0x7fbf7d673488;  1 drivers
L_0x7fbf7d6734d0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d728ba0_0 .net/2u *"_ivl_88", 32 0, L_0x7fbf7d6734d0;  1 drivers
v0x7fbf7d728c30_0 .net *"_ivl_90", 32 0, L_0x7fbf7d72e530;  1 drivers
L_0x7fbf7d673518 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d728cc0_0 .net/2u *"_ivl_92", 32 0, L_0x7fbf7d673518;  1 drivers
v0x7fbf7d728d50_0 .net *"_ivl_94", 32 0, L_0x7fbf7d72f120;  1 drivers
v0x7fbf7d728de0_0 .net *"_ivl_96", 7 0, L_0x7fbf7d72f570;  1 drivers
v0x7fbf7d728e70_0 .net *"_ivl_98", 32 0, L_0x7fbf7d72f3c0;  1 drivers
v0x7fbf7d728f00_0 .net "addr", 31 0, v0x7fbf7d725270_0;  alias, 1 drivers
v0x7fbf7d728f90_0 .net "instruction", 31 0, L_0x7fbf7d72fba0;  alias, 1 drivers
L_0x7fbf7d72d600 .concat [ 32 1 0 0], v0x7fbf7d725270_0, L_0x7fbf7d673008;
L_0x7fbf7d72d710 .cmp/ge 33, L_0x7fbf7d72d600, L_0x7fbf7d673050;
L_0x7fbf7d72d850 .array/port v0x7fbf7d726530, L_0x7fbf7d72dab0;
L_0x7fbf7d72d910 .concat [ 32 1 0 0], v0x7fbf7d725270_0, L_0x7fbf7d673098;
L_0x7fbf7d72dab0 .arith/sub 33, L_0x7fbf7d72d910, L_0x7fbf7d6730e0;
L_0x7fbf7d72dc60 .array/port v0x7fbf7d7264a0, L_0x7fbf7d72de60;
L_0x7fbf7d72dd00 .concat [ 32 1 0 0], v0x7fbf7d725270_0, L_0x7fbf7d673128;
L_0x7fbf7d72de60 .arith/sub 33, L_0x7fbf7d72dd00, L_0x7fbf7d673170;
L_0x7fbf7d72dfe0 .functor MUXZ 8, L_0x7fbf7d72dc60, L_0x7fbf7d72d850, L_0x7fbf7d72d710, C4<>;
L_0x7fbf7d72e150 .concat [ 32 1 0 0], v0x7fbf7d725270_0, L_0x7fbf7d6731b8;
L_0x7fbf7d72e230 .cmp/ge 33, L_0x7fbf7d72e150, L_0x7fbf7d673200;
L_0x7fbf7d72e3b0 .array/port v0x7fbf7d726530, L_0x7fbf7d72e680;
L_0x7fbf7d72e450 .concat [ 32 1 0 0], v0x7fbf7d725270_0, L_0x7fbf7d673248;
L_0x7fbf7d72e5e0 .arith/sum 33, L_0x7fbf7d72e450, L_0x7fbf7d673290;
L_0x7fbf7d72e680 .arith/sub 33, L_0x7fbf7d72e5e0, L_0x7fbf7d6732d8;
L_0x7fbf7d72e880 .array/port v0x7fbf7d7264a0, L_0x7fbf7d72ebf0;
L_0x7fbf7d72e920 .concat [ 32 1 0 0], v0x7fbf7d725270_0, L_0x7fbf7d673320;
L_0x7fbf7d72eb50 .arith/sum 33, L_0x7fbf7d72e920, L_0x7fbf7d673368;
L_0x7fbf7d72ebf0 .arith/sub 33, L_0x7fbf7d72eb50, L_0x7fbf7d6733b0;
L_0x7fbf7d72edd0 .functor MUXZ 8, L_0x7fbf7d72e880, L_0x7fbf7d72e3b0, L_0x7fbf7d72e230, C4<>;
L_0x7fbf7d72ee70 .concat [ 32 1 0 0], v0x7fbf7d725270_0, L_0x7fbf7d6733f8;
L_0x7fbf7d72ed30 .cmp/ge 33, L_0x7fbf7d72ee70, L_0x7fbf7d673440;
L_0x7fbf7d72f080 .array/port v0x7fbf7d726530, L_0x7fbf7d72f120;
L_0x7fbf7d72ef10 .concat [ 32 1 0 0], v0x7fbf7d725270_0, L_0x7fbf7d673488;
L_0x7fbf7d72e530 .arith/sum 33, L_0x7fbf7d72ef10, L_0x7fbf7d6734d0;
L_0x7fbf7d72f120 .arith/sub 33, L_0x7fbf7d72e530, L_0x7fbf7d673518;
L_0x7fbf7d72f570 .array/port v0x7fbf7d7264a0, L_0x7fbf7d72f610;
L_0x7fbf7d72f3c0 .concat [ 32 1 0 0], v0x7fbf7d725270_0, L_0x7fbf7d673560;
L_0x7fbf7d72f730 .arith/sum 33, L_0x7fbf7d72f3c0, L_0x7fbf7d6735a8;
L_0x7fbf7d72f610 .arith/sub 33, L_0x7fbf7d72f730, L_0x7fbf7d6735f0;
L_0x7fbf7d72fa00 .functor MUXZ 8, L_0x7fbf7d72f570, L_0x7fbf7d72f080, L_0x7fbf7d72ed30, C4<>;
L_0x7fbf7d72fba0 .concat8 [ 8 8 8 8], L_0x7fbf7d72dfe0, L_0x7fbf7d72edd0, L_0x7fbf7d72fa00, L_0x7fbf7d730810;
L_0x7fbf7d72fd00 .concat [ 32 1 0 0], v0x7fbf7d725270_0, L_0x7fbf7d673638;
L_0x7fbf7d72fae0 .cmp/ge 33, L_0x7fbf7d72fd00, L_0x7fbf7d673680;
L_0x7fbf7d72ff30 .array/port v0x7fbf7d726530, L_0x7fbf7d72ffd0;
L_0x7fbf7d72fda0 .concat [ 32 1 0 0], v0x7fbf7d725270_0, L_0x7fbf7d6736c8;
L_0x7fbf7d7300f0 .arith/sum 33, L_0x7fbf7d72fda0, L_0x7fbf7d673710;
L_0x7fbf7d72ffd0 .arith/sub 33, L_0x7fbf7d7300f0, L_0x7fbf7d673758;
L_0x7fbf7d7303a0 .array/port v0x7fbf7d7264a0, L_0x7fbf7d730440;
L_0x7fbf7d730230 .concat [ 32 1 0 0], v0x7fbf7d725270_0, L_0x7fbf7d6737a0;
L_0x7fbf7d730580 .arith/sum 33, L_0x7fbf7d730230, L_0x7fbf7d6737e8;
L_0x7fbf7d730440 .arith/sub 33, L_0x7fbf7d730580, L_0x7fbf7d673830;
L_0x7fbf7d730810 .functor MUXZ 8, L_0x7fbf7d7303a0, L_0x7fbf7d72ff30, L_0x7fbf7d72fae0, C4<>;
S_0x7fbf7d729020 .scope module, "ramx" "RAM_module" 3 90, 8 1 0, S_0x7fbf7d467600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /INPUT 1 "data_read";
    .port_info 3 /INPUT 1 "data_write";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x7fbf7d709630 .param/str "RAM_INIT_FILE" 0 8 17, "test/5-data/data_lb_1.mem";
L_0x7fbf7d730760 .functor AND 1, v0x7fbf7d724df0_0, L_0x7fbf7d730d10, C4<1>, C4<1>;
L_0x7fbf7d731d60 .functor AND 1, v0x7fbf7d724df0_0, L_0x7fbf7d731bb0, C4<1>, C4<1>;
L_0x7fbf7d732c00 .functor AND 1, v0x7fbf7d724df0_0, L_0x7fbf7d732a70, C4<1>, C4<1>;
L_0x7fbf7d733710 .functor AND 1, v0x7fbf7d724df0_0, L_0x7fbf7d733670, C4<1>, C4<1>;
v0x7fbf7d729190 .array "RAM", 1500 0, 7 0;
v0x7fbf7d729220 .array "RAM_big", -1356857244 -1356857344, 7 0;
v0x7fbf7d7292b0_0 .net *"_ivl_101", 0 0, L_0x7fbf7d732c00;  1 drivers
v0x7fbf7d729340_0 .net *"_ivl_102", 32 0, L_0x7fbf7d7328b0;  1 drivers
L_0x7fbf7d673cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7293d0_0 .net *"_ivl_105", 0 0, L_0x7fbf7d673cf8;  1 drivers
L_0x7fbf7d673d40 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d729460_0 .net/2u *"_ivl_106", 32 0, L_0x7fbf7d673d40;  1 drivers
v0x7fbf7d7294f0_0 .net *"_ivl_108", 0 0, L_0x7fbf7d732cb0;  1 drivers
v0x7fbf7d729580_0 .net *"_ivl_11", 0 0, L_0x7fbf7d730d10;  1 drivers
v0x7fbf7d729610_0 .net *"_ivl_110", 7 0, L_0x7fbf7d732ed0;  1 drivers
v0x7fbf7d7296a0_0 .net *"_ivl_112", 32 0, L_0x7fbf7d732b10;  1 drivers
L_0x7fbf7d673d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d729730_0 .net *"_ivl_115", 0 0, L_0x7fbf7d673d88;  1 drivers
L_0x7fbf7d673dd0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d7297c0_0 .net/2u *"_ivl_116", 32 0, L_0x7fbf7d673dd0;  1 drivers
v0x7fbf7d729850_0 .net *"_ivl_118", 32 0, L_0x7fbf7d732e10;  1 drivers
v0x7fbf7d7298e0_0 .net *"_ivl_120", 7 0, L_0x7fbf7d733160;  1 drivers
v0x7fbf7d729970_0 .net *"_ivl_122", 32 0, L_0x7fbf7d732f70;  1 drivers
L_0x7fbf7d673e18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d729a00_0 .net *"_ivl_125", 0 0, L_0x7fbf7d673e18;  1 drivers
L_0x7fbf7d673e60 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d729a90_0 .net/2u *"_ivl_126", 32 0, L_0x7fbf7d673e60;  1 drivers
v0x7fbf7d729c20_0 .net *"_ivl_128", 32 0, L_0x7fbf7d733320;  1 drivers
v0x7fbf7d729cb0_0 .net *"_ivl_13", 0 0, L_0x7fbf7d730760;  1 drivers
L_0x7fbf7d673ea8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d729d40_0 .net/2u *"_ivl_130", 32 0, L_0x7fbf7d673ea8;  1 drivers
v0x7fbf7d729dd0_0 .net *"_ivl_132", 32 0, L_0x7fbf7d733200;  1 drivers
v0x7fbf7d729e60_0 .net *"_ivl_134", 7 0, L_0x7fbf7d7335d0;  1 drivers
L_0x7fbf7d673ef0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d729ef0_0 .net/2u *"_ivl_136", 7 0, L_0x7fbf7d673ef0;  1 drivers
v0x7fbf7d729f80_0 .net *"_ivl_138", 7 0, L_0x7fbf7d7334e0;  1 drivers
v0x7fbf7d72a010_0 .net *"_ivl_14", 32 0, L_0x7fbf7d730db0;  1 drivers
v0x7fbf7d72a0a0_0 .net *"_ivl_144", 0 0, L_0x7fbf7d733670;  1 drivers
v0x7fbf7d72a130_0 .net *"_ivl_146", 0 0, L_0x7fbf7d733710;  1 drivers
v0x7fbf7d72a1c0_0 .net *"_ivl_147", 32 0, L_0x7fbf7d733ba0;  1 drivers
L_0x7fbf7d673f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72a250_0 .net *"_ivl_150", 0 0, L_0x7fbf7d673f38;  1 drivers
L_0x7fbf7d673f80 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72a2e0_0 .net/2u *"_ivl_151", 32 0, L_0x7fbf7d673f80;  1 drivers
v0x7fbf7d72a370_0 .net *"_ivl_153", 0 0, L_0x7fbf7d733a50;  1 drivers
v0x7fbf7d72a400_0 .net *"_ivl_155", 7 0, L_0x7fbf7d733de0;  1 drivers
v0x7fbf7d72a490_0 .net *"_ivl_157", 32 0, L_0x7fbf7d733c40;  1 drivers
L_0x7fbf7d673fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d729b20_0 .net *"_ivl_160", 0 0, L_0x7fbf7d673fc8;  1 drivers
L_0x7fbf7d674010 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72a720_0 .net/2u *"_ivl_161", 32 0, L_0x7fbf7d674010;  1 drivers
v0x7fbf7d72a7b0_0 .net *"_ivl_163", 32 0, L_0x7fbf7d733ff0;  1 drivers
v0x7fbf7d72a840_0 .net *"_ivl_165", 7 0, L_0x7fbf7d733e80;  1 drivers
v0x7fbf7d72a8d0_0 .net *"_ivl_167", 32 0, L_0x7fbf7d733f20;  1 drivers
L_0x7fbf7d673878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72a960_0 .net *"_ivl_17", 0 0, L_0x7fbf7d673878;  1 drivers
L_0x7fbf7d674058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72a9f0_0 .net *"_ivl_170", 0 0, L_0x7fbf7d674058;  1 drivers
L_0x7fbf7d6740a0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72aa80_0 .net/2u *"_ivl_171", 32 0, L_0x7fbf7d6740a0;  1 drivers
v0x7fbf7d72ab10_0 .net *"_ivl_173", 32 0, L_0x7fbf7d7342a0;  1 drivers
L_0x7fbf7d6740e8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72aba0_0 .net/2u *"_ivl_175", 32 0, L_0x7fbf7d6740e8;  1 drivers
v0x7fbf7d72ac30_0 .net *"_ivl_177", 32 0, L_0x7fbf7d7343e0;  1 drivers
v0x7fbf7d72acc0_0 .net *"_ivl_179", 7 0, L_0x7fbf7d7340d0;  1 drivers
L_0x7fbf7d6738c0 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72ad50_0 .net/2u *"_ivl_18", 32 0, L_0x7fbf7d6738c0;  1 drivers
L_0x7fbf7d674130 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72ade0_0 .net/2u *"_ivl_181", 7 0, L_0x7fbf7d674130;  1 drivers
v0x7fbf7d72ae70_0 .net *"_ivl_183", 7 0, L_0x7fbf7d734700;  1 drivers
v0x7fbf7d72af10_0 .net *"_ivl_20", 0 0, L_0x7fbf7d730ed0;  1 drivers
v0x7fbf7d72afb0_0 .net *"_ivl_22", 7 0, L_0x7fbf7d731030;  1 drivers
v0x7fbf7d72b060_0 .net *"_ivl_24", 32 0, L_0x7fbf7d7310d0;  1 drivers
L_0x7fbf7d673908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72b110_0 .net *"_ivl_27", 0 0, L_0x7fbf7d673908;  1 drivers
L_0x7fbf7d673950 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72b1c0_0 .net/2u *"_ivl_28", 32 0, L_0x7fbf7d673950;  1 drivers
v0x7fbf7d72b270_0 .net *"_ivl_30", 32 0, L_0x7fbf7d72f220;  1 drivers
v0x7fbf7d72b320_0 .net *"_ivl_32", 7 0, L_0x7fbf7d731440;  1 drivers
v0x7fbf7d72b3d0_0 .net *"_ivl_34", 32 0, L_0x7fbf7d731540;  1 drivers
L_0x7fbf7d673998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72b480_0 .net *"_ivl_37", 0 0, L_0x7fbf7d673998;  1 drivers
L_0x7fbf7d6739e0 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72b530_0 .net/2u *"_ivl_38", 32 0, L_0x7fbf7d6739e0;  1 drivers
v0x7fbf7d72b5e0_0 .net *"_ivl_40", 32 0, L_0x7fbf7d7315e0;  1 drivers
L_0x7fbf7d673a28 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72b690_0 .net/2u *"_ivl_42", 32 0, L_0x7fbf7d673a28;  1 drivers
v0x7fbf7d72b740_0 .net *"_ivl_44", 32 0, L_0x7fbf7d731790;  1 drivers
v0x7fbf7d72b7f0_0 .net *"_ivl_46", 7 0, L_0x7fbf7d7318b0;  1 drivers
L_0x7fbf7d673a70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72b8a0_0 .net/2u *"_ivl_48", 7 0, L_0x7fbf7d673a70;  1 drivers
v0x7fbf7d72b950_0 .net *"_ivl_50", 7 0, L_0x7fbf7d731a50;  1 drivers
v0x7fbf7d72ba00_0 .net *"_ivl_55", 0 0, L_0x7fbf7d731bb0;  1 drivers
v0x7fbf7d72a530_0 .net *"_ivl_57", 0 0, L_0x7fbf7d731d60;  1 drivers
v0x7fbf7d72a5d0_0 .net *"_ivl_58", 32 0, L_0x7fbf7d731dd0;  1 drivers
L_0x7fbf7d673ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72a680_0 .net *"_ivl_61", 0 0, L_0x7fbf7d673ab8;  1 drivers
L_0x7fbf7d673b00 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72baa0_0 .net/2u *"_ivl_62", 32 0, L_0x7fbf7d673b00;  1 drivers
v0x7fbf7d72bb50_0 .net *"_ivl_64", 0 0, L_0x7fbf7d731e70;  1 drivers
v0x7fbf7d72bbf0_0 .net *"_ivl_66", 7 0, L_0x7fbf7d732030;  1 drivers
v0x7fbf7d72bca0_0 .net *"_ivl_68", 32 0, L_0x7fbf7d7320d0;  1 drivers
L_0x7fbf7d673b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72bd50_0 .net *"_ivl_71", 0 0, L_0x7fbf7d673b48;  1 drivers
L_0x7fbf7d673b90 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72be00_0 .net/2u *"_ivl_72", 32 0, L_0x7fbf7d673b90;  1 drivers
v0x7fbf7d72beb0_0 .net *"_ivl_74", 32 0, L_0x7fbf7d731f90;  1 drivers
v0x7fbf7d72bf60_0 .net *"_ivl_76", 7 0, L_0x7fbf7d732320;  1 drivers
v0x7fbf7d72c010_0 .net *"_ivl_78", 32 0, L_0x7fbf7d732270;  1 drivers
L_0x7fbf7d673bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72c0c0_0 .net *"_ivl_81", 0 0, L_0x7fbf7d673bd8;  1 drivers
L_0x7fbf7d673c20 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72c170_0 .net/2u *"_ivl_82", 32 0, L_0x7fbf7d673c20;  1 drivers
v0x7fbf7d72c220_0 .net *"_ivl_84", 32 0, L_0x7fbf7d7324c0;  1 drivers
L_0x7fbf7d673c68 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72c2d0_0 .net/2u *"_ivl_86", 32 0, L_0x7fbf7d673c68;  1 drivers
v0x7fbf7d72c380_0 .net *"_ivl_88", 32 0, L_0x7fbf7d7323c0;  1 drivers
v0x7fbf7d72c430_0 .net *"_ivl_90", 7 0, L_0x7fbf7d7327d0;  1 drivers
L_0x7fbf7d673cb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7d72c4e0_0 .net/2u *"_ivl_92", 7 0, L_0x7fbf7d673cb0;  1 drivers
v0x7fbf7d72c590_0 .net *"_ivl_94", 7 0, L_0x7fbf7d732950;  1 drivers
v0x7fbf7d72c640_0 .net *"_ivl_99", 0 0, L_0x7fbf7d732a70;  1 drivers
v0x7fbf7d72c6e0_0 .net "addr", 31 0, L_0x7fbf7d507090;  alias, 1 drivers
v0x7fbf7d72c7c0_0 .net "byte0_in", 7 0, L_0x7fbf7d730a10;  1 drivers
v0x7fbf7d72c850_0 .net "byte1_in", 7 0, L_0x7fbf7d730ab0;  1 drivers
v0x7fbf7d72c8e0_0 .net "byte2_in", 7 0, L_0x7fbf7d730bd0;  1 drivers
v0x7fbf7d72c970_0 .net "byte3_in", 7 0, L_0x7fbf7d730c70;  1 drivers
v0x7fbf7d72ca00_0 .net "data_in", 31 0, v0x7fbf7d724fa0_0;  alias, 1 drivers
v0x7fbf7d72caa0_0 .net "data_out", 31 0, L_0x7fbf7d733870;  alias, 1 drivers
v0x7fbf7d72cb70_0 .net "data_read", 0 0, v0x7fbf7d724df0_0;  alias, 1 drivers
v0x7fbf7d72cc00_0 .net "data_write", 0 0, v0x7fbf7d724f10_0;  alias, 1 drivers
E_0x7fbf7d7045c0/0 .event edge, v0x7fbf7d724df0_0, v0x7fbf7d724f10_0, v0x7fbf7d4856a0_0, v0x7fbf7d72c7c0_0;
E_0x7fbf7d7045c0/1 .event edge, v0x7fbf7d72c850_0, v0x7fbf7d72c8e0_0, v0x7fbf7d72c970_0;
E_0x7fbf7d7045c0 .event/or E_0x7fbf7d7045c0/0, E_0x7fbf7d7045c0/1;
L_0x7fbf7d730a10 .part v0x7fbf7d724fa0_0, 0, 8;
L_0x7fbf7d730ab0 .part v0x7fbf7d724fa0_0, 8, 8;
L_0x7fbf7d730bd0 .part v0x7fbf7d724fa0_0, 16, 8;
L_0x7fbf7d730c70 .part v0x7fbf7d724fa0_0, 24, 8;
L_0x7fbf7d730d10 .reduce/nor v0x7fbf7d724f10_0;
L_0x7fbf7d730db0 .concat [ 32 1 0 0], L_0x7fbf7d507090, L_0x7fbf7d673878;
L_0x7fbf7d730ed0 .cmp/gt 33, L_0x7fbf7d6738c0, L_0x7fbf7d730db0;
L_0x7fbf7d731030 .array/port v0x7fbf7d729190, L_0x7fbf7d72f220;
L_0x7fbf7d7310d0 .concat [ 32 1 0 0], L_0x7fbf7d507090, L_0x7fbf7d673908;
L_0x7fbf7d72f220 .arith/sum 33, L_0x7fbf7d7310d0, L_0x7fbf7d673950;
L_0x7fbf7d731440 .array/port v0x7fbf7d729220, L_0x7fbf7d731790;
L_0x7fbf7d731540 .concat [ 32 1 0 0], L_0x7fbf7d507090, L_0x7fbf7d673998;
L_0x7fbf7d7315e0 .arith/sum 33, L_0x7fbf7d731540, L_0x7fbf7d6739e0;
L_0x7fbf7d731790 .arith/sub 33, L_0x7fbf7d7315e0, L_0x7fbf7d673a28;
L_0x7fbf7d7318b0 .functor MUXZ 8, L_0x7fbf7d731440, L_0x7fbf7d731030, L_0x7fbf7d730ed0, C4<>;
L_0x7fbf7d731a50 .functor MUXZ 8, L_0x7fbf7d673a70, L_0x7fbf7d7318b0, L_0x7fbf7d730760, C4<>;
L_0x7fbf7d731bb0 .reduce/nor v0x7fbf7d724f10_0;
L_0x7fbf7d731dd0 .concat [ 32 1 0 0], L_0x7fbf7d507090, L_0x7fbf7d673ab8;
L_0x7fbf7d731e70 .cmp/gt 33, L_0x7fbf7d673b00, L_0x7fbf7d731dd0;
L_0x7fbf7d732030 .array/port v0x7fbf7d729190, L_0x7fbf7d731f90;
L_0x7fbf7d7320d0 .concat [ 32 1 0 0], L_0x7fbf7d507090, L_0x7fbf7d673b48;
L_0x7fbf7d731f90 .arith/sum 33, L_0x7fbf7d7320d0, L_0x7fbf7d673b90;
L_0x7fbf7d732320 .array/port v0x7fbf7d729220, L_0x7fbf7d7323c0;
L_0x7fbf7d732270 .concat [ 32 1 0 0], L_0x7fbf7d507090, L_0x7fbf7d673bd8;
L_0x7fbf7d7324c0 .arith/sum 33, L_0x7fbf7d732270, L_0x7fbf7d673c20;
L_0x7fbf7d7323c0 .arith/sub 33, L_0x7fbf7d7324c0, L_0x7fbf7d673c68;
L_0x7fbf7d7327d0 .functor MUXZ 8, L_0x7fbf7d732320, L_0x7fbf7d732030, L_0x7fbf7d731e70, C4<>;
L_0x7fbf7d732950 .functor MUXZ 8, L_0x7fbf7d673cb0, L_0x7fbf7d7327d0, L_0x7fbf7d731d60, C4<>;
L_0x7fbf7d732a70 .reduce/nor v0x7fbf7d724f10_0;
L_0x7fbf7d7328b0 .concat [ 32 1 0 0], L_0x7fbf7d507090, L_0x7fbf7d673cf8;
L_0x7fbf7d732cb0 .cmp/gt 33, L_0x7fbf7d673d40, L_0x7fbf7d7328b0;
L_0x7fbf7d732ed0 .array/port v0x7fbf7d729190, L_0x7fbf7d732e10;
L_0x7fbf7d732b10 .concat [ 32 1 0 0], L_0x7fbf7d507090, L_0x7fbf7d673d88;
L_0x7fbf7d732e10 .arith/sum 33, L_0x7fbf7d732b10, L_0x7fbf7d673dd0;
L_0x7fbf7d733160 .array/port v0x7fbf7d729220, L_0x7fbf7d733200;
L_0x7fbf7d732f70 .concat [ 32 1 0 0], L_0x7fbf7d507090, L_0x7fbf7d673e18;
L_0x7fbf7d733320 .arith/sum 33, L_0x7fbf7d732f70, L_0x7fbf7d673e60;
L_0x7fbf7d733200 .arith/sub 33, L_0x7fbf7d733320, L_0x7fbf7d673ea8;
L_0x7fbf7d7335d0 .functor MUXZ 8, L_0x7fbf7d733160, L_0x7fbf7d732ed0, L_0x7fbf7d732cb0, C4<>;
L_0x7fbf7d7334e0 .functor MUXZ 8, L_0x7fbf7d673ef0, L_0x7fbf7d7335d0, L_0x7fbf7d732c00, C4<>;
L_0x7fbf7d733870 .concat8 [ 8 8 8 8], L_0x7fbf7d731a50, L_0x7fbf7d732950, L_0x7fbf7d7334e0, L_0x7fbf7d734700;
L_0x7fbf7d733670 .reduce/nor v0x7fbf7d724f10_0;
L_0x7fbf7d733ba0 .concat [ 32 1 0 0], L_0x7fbf7d507090, L_0x7fbf7d673f38;
L_0x7fbf7d733a50 .cmp/gt 33, L_0x7fbf7d673f80, L_0x7fbf7d733ba0;
L_0x7fbf7d733de0 .array/port v0x7fbf7d729190, L_0x7fbf7d733ff0;
L_0x7fbf7d733c40 .concat [ 32 1 0 0], L_0x7fbf7d507090, L_0x7fbf7d673fc8;
L_0x7fbf7d733ff0 .arith/sum 33, L_0x7fbf7d733c40, L_0x7fbf7d674010;
L_0x7fbf7d733e80 .array/port v0x7fbf7d729220, L_0x7fbf7d7343e0;
L_0x7fbf7d733f20 .concat [ 32 1 0 0], L_0x7fbf7d507090, L_0x7fbf7d674058;
L_0x7fbf7d7342a0 .arith/sum 33, L_0x7fbf7d733f20, L_0x7fbf7d6740a0;
L_0x7fbf7d7343e0 .arith/sub 33, L_0x7fbf7d7342a0, L_0x7fbf7d6740e8;
L_0x7fbf7d7340d0 .functor MUXZ 8, L_0x7fbf7d733e80, L_0x7fbf7d733de0, L_0x7fbf7d733a50, C4<>;
L_0x7fbf7d734700 .functor MUXZ 8, L_0x7fbf7d674130, L_0x7fbf7d7340d0, L_0x7fbf7d733710, C4<>;
    .scope S_0x7fbf7d726330;
T_0 ;
    %vpi_call/w 7 23 "$readmemh", P_0x7fbf7d70f3e0, v0x7fbf7d726530, 33'sb010111111110000000000000000000000 {0 0 0};
    %vpi_call/w 7 24 "$readmemh", "test/pre_reset_v.mem", v0x7fbf7d7264a0, 33'sb010111111101111111111111111111000 {0 0 0};
    %vpi_call/w 7 25 "$display", "Instruction = %h", &A<v0x7fbf7d726530, 0> {0 0 0};
    %vpi_call/w 7 26 "$display", "Instruction r = %h", &A<v0x7fbf7d726530, 0> {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fbf7d729020;
T_1 ;
Ewait_0 .event/or E_0x7fbf7d7045c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fbf7d72cb70_0;
    %nor/r;
    %load/vec4 v0x7fbf7d72cc00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fbf7d72c6e0_0;
    %pad/u 33;
    %cmpi/u 2938109952, 0, 33;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x7fbf7d72c7c0_0;
    %ix/getv 4, v0x7fbf7d72c6e0_0;
    %store/vec4a v0x7fbf7d729190, 4, 0;
    %load/vec4 v0x7fbf7d72c850_0;
    %load/vec4 v0x7fbf7d72c6e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbf7d729190, 4, 0;
    %load/vec4 v0x7fbf7d72c8e0_0;
    %load/vec4 v0x7fbf7d72c6e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbf7d729190, 4, 0;
    %load/vec4 v0x7fbf7d72c970_0;
    %load/vec4 v0x7fbf7d72c6e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbf7d729190, 4, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fbf7d72c7c0_0;
    %load/vec4 v0x7fbf7d72c6e0_0;
    %pad/u 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbf7d729220, 4, 0;
    %load/vec4 v0x7fbf7d72c850_0;
    %load/vec4 v0x7fbf7d72c6e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbf7d729220, 4, 0;
    %load/vec4 v0x7fbf7d72c8e0_0;
    %load/vec4 v0x7fbf7d72c6e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbf7d729220, 4, 0;
    %load/vec4 v0x7fbf7d72c970_0;
    %load/vec4 v0x7fbf7d72c6e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fbf7d729220, 4, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fbf7d729020;
T_2 ;
    %vpi_call/w 8 56 "$readmemh", P_0x7fbf7d709630, v0x7fbf7d729190, 32'sb00000000000000000000000100000000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fbf7d483f00;
T_3 ;
Ewait_1 .event/or E_0x7fbf7d484190, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7fbf7d4841e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.1 ;
    %load/vec4 v0x7fbf7d4844c0_0;
    %pad/s 64;
    %load/vec4 v0x7fbf7d4845b0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7fbf7d4842a0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf7d484660_0, 0, 32;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x7fbf7d4844c0_0;
    %pad/u 64;
    %load/vec4 v0x7fbf7d4845b0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7fbf7d4842a0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf7d484660_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x7fbf7d4844c0_0;
    %load/vec4 v0x7fbf7d4845b0_0;
    %div/s;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbf7d4842a0_0, 4, 32;
    %load/vec4 v0x7fbf7d4844c0_0;
    %load/vec4 v0x7fbf7d4845b0_0;
    %mod/s;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbf7d4842a0_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf7d484660_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x7fbf7d4844c0_0;
    %load/vec4 v0x7fbf7d4845b0_0;
    %div;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbf7d4842a0_0, 4, 32;
    %load/vec4 v0x7fbf7d4844c0_0;
    %load/vec4 v0x7fbf7d4845b0_0;
    %mod;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbf7d4842a0_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf7d484660_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x7fbf7d4844c0_0;
    %load/vec4 v0x7fbf7d4845b0_0;
    %add;
    %store/vec4 v0x7fbf7d484660_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x7fbf7d4844c0_0;
    %load/vec4 v0x7fbf7d4845b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fbf7d484660_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x7fbf7d4844c0_0;
    %load/vec4 v0x7fbf7d4845b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fbf7d484660_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x7fbf7d4844c0_0;
    %load/vec4 v0x7fbf7d4845b0_0;
    %and;
    %store/vec4 v0x7fbf7d484660_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x7fbf7d4844c0_0;
    %load/vec4 v0x7fbf7d4845b0_0;
    %or;
    %store/vec4 v0x7fbf7d484660_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x7fbf7d4844c0_0;
    %load/vec4 v0x7fbf7d4845b0_0;
    %xor;
    %store/vec4 v0x7fbf7d484660_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x7fbf7d4845b0_0;
    %ix/getv 4, v0x7fbf7d4844c0_0;
    %shiftl 4;
    %store/vec4 v0x7fbf7d484660_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x7fbf7d4845b0_0;
    %ix/getv 4, v0x7fbf7d4844c0_0;
    %shiftr 4;
    %store/vec4 v0x7fbf7d484660_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x7fbf7d4845b0_0;
    %ix/getv 4, v0x7fbf7d4844c0_0;
    %shiftr/s 4;
    %store/vec4 v0x7fbf7d484660_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x7fbf7d4844c0_0;
    %load/vec4 v0x7fbf7d4845b0_0;
    %sub;
    %store/vec4 v0x7fbf7d484660_0, 0, 32;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fbf7d4847a0;
T_4 ;
Ewait_2 .event/or E_0x7fbf7d484af0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7fbf7d484ba0_0;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x7fbf7d4854a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x7fbf7d485180_0;
    %load/vec4 v0x7fbf7d485290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d4853f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x7fbf7d485290_0;
    %load/vec4 v0x7fbf7d485340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d4853f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485c70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x7fbf7d485340_0;
    %load/vec4 v0x7fbf7d4853f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485c70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x7fbf7d4853f0_0;
    %load/vec4 v0x7fbf7d485b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485c70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x7fbf7d4854a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x7fbf7d485dc0_0;
    %replicate 24;
    %load/vec4 v0x7fbf7d485180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x7fbf7d485e60_0;
    %replicate 24;
    %load/vec4 v0x7fbf7d485290_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x7fbf7d485f00_0;
    %replicate 24;
    %load/vec4 v0x7fbf7d485340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x7fbf7d485fa0_0;
    %replicate 24;
    %load/vec4 v0x7fbf7d4853f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x7fbf7d4854a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fbf7d485180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fbf7d485290_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fbf7d485340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fbf7d4853f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x7fbf7d4854a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.23 ;
    %load/vec4 v0x7fbf7d485ac0_0;
    %load/vec4 v0x7fbf7d485b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x7fbf7d485ac0_0;
    %load/vec4 v0x7fbf7d485b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485290_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.27;
T_4.25 ;
    %load/vec4 v0x7fbf7d485ac0_0;
    %load/vec4 v0x7fbf7d485180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x7fbf7d485180_0;
    %load/vec4 v0x7fbf7d485290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d4853f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x7fbf7d485180_0;
    %load/vec4 v0x7fbf7d485290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d4853f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x7fbf7d485f00_0;
    %replicate 16;
    %load/vec4 v0x7fbf7d485340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d4853f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fbf7d485340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d4853f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fbf7d4847a0;
T_5 ;
Ewait_3 .event/or E_0x7fbf7d4840d0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x7fbf7d484ba0_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x7fbf7d485c70_0;
    %load/vec4 v0x7fbf7d485be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485ac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x7fbf7d486040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7fbf7d4854a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x7fbf7d4853f0_0;
    %load/vec4 v0x7fbf7d485340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485c70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d485750_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x7fbf7d4853f0_0;
    %load/vec4 v0x7fbf7d485340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485c70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d485750_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7fbf7d4853f0_0;
    %load/vec4 v0x7fbf7d485c70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d485750_0, 0, 32;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7fbf7d485c70_0;
    %load/vec4 v0x7fbf7d485340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d485750_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fbf7d485750_0;
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fbf7d486040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x7fbf7d485c70_0;
    %load/vec4 v0x7fbf7d485be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf7d485180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d485750_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x7fbf7d485750_0;
    %store/vec4 v0x7fbf7d4858e0_0, 0, 32;
T_5.12 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fbf7d4484e0;
T_6 ;
Ewait_4 .event/or E_0x7fbf7d42baa0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x7fbf7d486700_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fbf7d725e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x7fbf7d725150_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4861c0_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fbf7d7250c0_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %jmp T_6.15;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbf7d4861c0_0, 0, 4;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbf7d4861c0_0, 0, 4;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fbf7d4861c0_0, 0, 4;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fbf7d4861c0_0, 0, 4;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fbf7d4861c0_0, 0, 4;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fbf7d4861c0_0, 0, 4;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fbf7d4861c0_0, 0, 4;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fbf7d4861c0_0, 0, 4;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fbf7d4861c0_0, 0, 4;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fbf7d4861c0_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fbf7d4861c0_0, 0, 4;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fbf7f01fd40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf7d4861c0_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fbf7d4484e0;
T_7 ;
Ewait_5 .event/or E_0x7fbf7d42b980, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbf7d7260f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0x7fbf7d726060_0, 0, 1;
    %load/vec4 v0x7fbf7d725c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fbf7d486700_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbf7d726060_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %load/vec4 v0x7fbf7d486700_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 10;
    %flag_mov 9, 4;
    %load/vec4 v0x7fbf7d486700_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fbf7d486700_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fbf7d486700_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fbf7d486700_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fbf7d486700_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %jmp/0 T_7.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 9;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 9;
 ; End of false expr.
    %blend;
T_7.5;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v0x7fbf7d724df0_0, 0, 1;
    %load/vec4 v0x7fbf7d725c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbf7d726060_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_7.8, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 9;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 9;
 ; End of false expr.
    %blend;
T_7.9;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %store/vec4 v0x7fbf7d724f10_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fbf7d4484e0;
T_8 ;
    %wait E_0x7fbf7d475e60;
    %load/vec4 v0x7fbf7d726060_0;
    %assign/vec4 v0x7fbf7d7260f0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fbf7d4484e0;
T_9 ;
Ewait_6 .event/or E_0x7fbf7d476a30, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x7fbf7d486700_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %load/vec4 v0x7fbf7d726180_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7fbf7d724cd0_0;
    %store/vec4 v0x7fbf7d725b50_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7fbf7d726180_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7fbf7d724cd0_0;
    %store/vec4 v0x7fbf7d724fa0_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7fbf7d725780_0;
    %store/vec4 v0x7fbf7d725b50_0, 0, 32;
T_9.9 ;
T_9.7 ;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x7fbf7d725300_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fbf7d725b50_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x7fbf7d7258a0_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fbf7d7258a0_0;
    %cmpi/e 16, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x7fbf7d725300_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fbf7d725b50_0, 0, 32;
T_9.10 ;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x7fbf7d724a90_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7fbf7d725b50_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x7fbf7d7250c0_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x7fbf7d725300_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fbf7d725b50_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x7fbf7d7250c0_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_9.14, 4;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x7fbf7d7250c0_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_9.16, 4;
    %load/vec4 v0x7fbf7d486320_0;
    %store/vec4 v0x7fbf7d725b50_0, 0, 32;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x7fbf7d7250c0_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_9.18, 4;
    %load/vec4 v0x7fbf7d4865c0_0;
    %store/vec4 v0x7fbf7d725b50_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x7fbf7d725780_0;
    %store/vec4 v0x7fbf7d725b50_0, 0, 32;
T_9.19 ;
T_9.17 ;
T_9.15 ;
T_9.13 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fbf7d4484e0;
T_10 ;
    %wait E_0x7fbf7d475e60;
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d7250c0_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d7250c0_0;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbf7d7250c0_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbf7d7250c0_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fbf7d486290_0;
    %assign/vec4 v0x7fbf7d486320_0, 0;
    %load/vec4 v0x7fbf7d486520_0;
    %assign/vec4 v0x7fbf7d4865c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d7250c0_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7fbf7d725660_0;
    %assign/vec4 v0x7fbf7d4865c0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d7250c0_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7fbf7d725660_0;
    %assign/vec4 v0x7fbf7d486320_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fbf7d4484e0;
T_11 ;
Ewait_7 .event/or E_0x7fbf7d4763c0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x7fbf7d725c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x7fbf7f042830_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf7d725420_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fbf7d726060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fbf7d725270_0;
    %store/vec4 v0x7fbf7f042830_0, 0, 32;
    %load/vec4 v0x7fbf7d7254b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbf7d725420_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf7d725420_0, 0, 1;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d7250c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d7250c0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %load/vec4 v0x7fbf7d725660_0;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %load/vec4 v0x7fbf7f02c2e0_0;
    %load/vec4 v0x7fbf7d726210_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %store/vec4 v0x7fbf7d725540_0, 0, 32;
    %load/vec4 v0x7fbf7d725f40_0;
    %load/vec4 v0x7fbf7d725fd0_0;
    %add;
    %addi 4, 0, 33;
    %store/vec4 v0x7fbf7d724b20_0, 0, 33;
    %load/vec4 v0x7fbf7f0425c0_0;
    %load/vec4 v0x7fbf7d7250c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d7250c0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fbf7d486440_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d7258a0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d7258a0_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbf7d486660_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fbf7d7258a0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d7258a0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fbf7d486660_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d725660_0;
    %load/vec4 v0x7fbf7d7256f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fbf7d725660_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d725660_0;
    %load/vec4 v0x7fbf7d7256f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fbf7d486700_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d725660_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %pad/s 1;
    %store/vec4 v0x7fbf7d725420_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fbf7d4484e0;
T_12 ;
    %wait E_0x7fbf7d475e60;
    %load/vec4 v0x7fbf7d726060_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x7fbf7d725030_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x7fbf7d486440_0;
    %flag_set/vec4 9;
    %load/vec4 v0x7fbf7f0425c0_0;
    %load/vec4 v0x7fbf7d7250c0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf7d7250c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %jmp/0 T_12.2, 10;
    %load/vec4 v0x7fbf7d725540_0;
    %jmp/1 T_12.3, 10;
T_12.2 ; End of true expr.
    %load/vec4 v0x7fbf7d724b20_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_12.3, 10;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v0x7fbf7d725030_0, 0;
    %load/vec4 v0x7fbf7d725420_0;
    %assign/vec4 v0x7fbf7d7254b0_0, 0;
    %load/vec4 v0x7fbf7d7254b0_0;
    %load/vec4 v0x7fbf7d726060_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fbf7d725c70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7fbf7d725030_0;
    %assign/vec4 v0x7fbf7d725270_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7fbf7d725c70_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fbf7d726060_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x7fbf7f042830_0;
    %jmp/1 T_12.7, 9;
T_12.6 ; End of true expr.
    %load/vec4 v0x7fbf7d725300_0;
    %jmp/0 T_12.7, 9;
 ; End of false expr.
    %blend;
T_12.7;
    %assign/vec4 v0x7fbf7d725270_0, 0;
T_12.5 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fbf7d4484e0;
T_13 ;
    %wait E_0x7fbf7d475e60;
    %load/vec4 v0x7fbf7d725c70_0;
    %assign/vec4 v0x7fbf7d725d00_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fbf7d4484e0;
T_14 ;
    %wait E_0x7fbf7d475e60;
    %load/vec4 v0x7fbf7d725c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x7fbf7d725270_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_14.2, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x7fbf7d724a00_0;
    %pad/u 2;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/u 1;
    %assign/vec4 v0x7fbf7d724a00_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fbf7d4484e0;
T_15 ;
    %wait E_0x7fbf7d475e60;
    %load/vec4 v0x7fbf7d725c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %fork t_1, S_0x7fbf7d446f10;
    %jmp t_0;
    .scope S_0x7fbf7d446f10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf7d479980_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x7fbf7d479980_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fbf7d479980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbf7d7259c0, 0, 4;
    %load/vec4 v0x7fbf7d479980_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fbf7d479980_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0x7fbf7d4484e0;
t_0 %join;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fbf7d7262a0_0;
    %load/vec4 v0x7fbf7d724c40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x7fbf7d725b50_0;
    %load/vec4 v0x7fbf7d725930_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbf7d7259c0, 0, 4;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fbf7d467600;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf7d72cdd0_0, 0, 1;
    %pushi/vec4 100000, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x7fbf7d72cdd0_0;
    %nor/r;
    %store/vec4 v0x7fbf7d72cdd0_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %end;
    .thread T_16;
    .scope S_0x7fbf7d467600;
T_17 ;
    %vpi_call/w 3 39 "$dumpfile", "CPU_TB.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbf7d467600 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbf7d72cea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbf7d72d570_0, 0, 1;
    %vpi_call/w 3 60 "$display", "ROM MODULE RESULTS:" {0 0 0};
    %wait E_0x7fbf7d475e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf7d72d570_0, 0, 1;
    %vpi_call/w 3 65 "$display", "CPU started" {0 0 0};
    %pushi/vec4 500, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fbf7d475e60;
    %load/vec4 v0x7fbf7d72cd10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %vpi_call/w 3 71 "$display", "RESULT = %h", v0x7fbf7d72d4e0_0 {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
T_17.2 ;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 78 "$fatal" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/CPU_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu_alu.v";
    "rtl/mips_cpu_loadstore.v";
    "test/ROM.v";
    "test/RAM.v";
