
gTACTILEbox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08020000  08020000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .gInfoHeader  00000080  08020300  08020300  00001300  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000be34  08020380  08020380  00001380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00001fc0  0802c1b4  0802c1b4  0000d1b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 CMOX_CTA_PROTECTED_DATA 00000500  0802e174  0802e174  0000f174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  0802e674  0802e674  00010084  2**0
                  CONTENTS
  6 .ARM          00000008  0802e674  0802e674  0000f674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  0802e67c  0802e67c  00010084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0802e67c  0802e67c  0000f67c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .fini_array   00000004  0802e680  0802e680  0000f680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .data         00000084  20000000  0802e684  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000445ac  20000084  0802e708  00010084  2**2
                  ALLOC
 12 ._user_heap_stack 00002400  20044630  0802e708  00010630  2**0
                  ALLOC
 13 .ARM.attributes 0000003a  00000000  00000000  00010084  2**0
                  CONTENTS, READONLY
 14 .debug_info   000397f7  00000000  00000000  000100be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000077c0  00000000  00000000  000498b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 000140de  00000000  00000000  00051075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002050  00000000  00000000  00065158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002181  00000000  00000000  000671a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000381cc  00000000  00000000  00069329  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0003fac1  00000000  00000000  000a14f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0015106c  00000000  00000000  000e0fb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  00232022  2**0
                  CONTENTS, READONLY
 23 .iar_vfe_header 00000020  00000000  00000000  00232068  2**2
                  CONTENTS, READONLY
 24 .debug_frame  00006124  00000000  00000000  00232088  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_line_str 0000007a  00000000  00000000  002381ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08020380 <__do_global_dtors_aux>:
 8020380:	b510      	push	{r4, lr}
 8020382:	4c05      	ldr	r4, [pc, #20]	@ (8020398 <__do_global_dtors_aux+0x18>)
 8020384:	7823      	ldrb	r3, [r4, #0]
 8020386:	b933      	cbnz	r3, 8020396 <__do_global_dtors_aux+0x16>
 8020388:	4b04      	ldr	r3, [pc, #16]	@ (802039c <__do_global_dtors_aux+0x1c>)
 802038a:	b113      	cbz	r3, 8020392 <__do_global_dtors_aux+0x12>
 802038c:	4804      	ldr	r0, [pc, #16]	@ (80203a0 <__do_global_dtors_aux+0x20>)
 802038e:	f3af 8000 	nop.w
 8020392:	2301      	movs	r3, #1
 8020394:	7023      	strb	r3, [r4, #0]
 8020396:	bd10      	pop	{r4, pc}
 8020398:	20000084 	.word	0x20000084
 802039c:	00000000 	.word	0x00000000
 80203a0:	0802c19c 	.word	0x0802c19c

080203a4 <frame_dummy>:
 80203a4:	b508      	push	{r3, lr}
 80203a6:	4b03      	ldr	r3, [pc, #12]	@ (80203b4 <frame_dummy+0x10>)
 80203a8:	b11b      	cbz	r3, 80203b2 <frame_dummy+0xe>
 80203aa:	4903      	ldr	r1, [pc, #12]	@ (80203b8 <frame_dummy+0x14>)
 80203ac:	4803      	ldr	r0, [pc, #12]	@ (80203bc <frame_dummy+0x18>)
 80203ae:	f3af 8000 	nop.w
 80203b2:	bd08      	pop	{r3, pc}
 80203b4:	00000000 	.word	0x00000000
 80203b8:	20000088 	.word	0x20000088
 80203bc:	0802c19c 	.word	0x0802c19c

080203c0 <cmox_cipher_encrypt>:
 80203c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80203c2:	460c      	mov	r4, r1
 80203c4:	4611      	mov	r1, r2
 80203c6:	461a      	mov	r2, r3
 80203c8:	b084      	sub	sp, #16
 80203ca:	0005      	movs	r5, r0
 80203cc:	4b10      	ldr	r3, [pc, #64]	@ (8020410 <cmox_cipher_encrypt+0x50>)
 80203ce:	d01b      	beq.n	8020408 <cmox_cipher_encrypt+0x48>
 80203d0:	6868      	ldr	r0, [r5, #4]
 80203d2:	283a      	cmp	r0, #58	@ 0x3a
 80203d4:	bf18      	it	ne
 80203d6:	4b0f      	ldrne	r3, [pc, #60]	@ (8020414 <cmox_cipher_encrypt+0x54>)
 80203d8:	d116      	bne.n	8020408 <cmox_cipher_encrypt+0x48>
 80203da:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80203dc:	b90c      	cbnz	r4, 80203e2 <cmox_cipher_encrypt+0x22>
 80203de:	b109      	cbz	r1, 80203e4 <cmox_cipher_encrypt+0x24>
 80203e0:	e012      	b.n	8020408 <cmox_cipher_encrypt+0x48>
 80203e2:	b188      	cbz	r0, 8020408 <cmox_cipher_encrypt+0x48>
 80203e4:	b182      	cbz	r2, 8020408 <cmox_cipher_encrypt+0x48>
 80203e6:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80203e8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80203ea:	b907      	cbnz	r7, 80203ee <cmox_cipher_encrypt+0x2e>
 80203ec:	b966      	cbnz	r6, 8020408 <cmox_cipher_encrypt+0x48>
 80203ee:	b158      	cbz	r0, 8020408 <cmox_cipher_encrypt+0x48>
 80203f0:	f8dd c038 	ldr.w	ip, [sp, #56]	@ 0x38
 80203f4:	9002      	str	r0, [sp, #8]
 80203f6:	9601      	str	r6, [sp, #4]
 80203f8:	f8cd c00c 	str.w	ip, [sp, #12]
 80203fc:	9700      	str	r7, [sp, #0]
 80203fe:	4620      	mov	r0, r4
 8020400:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8020402:	682c      	ldr	r4, [r5, #0]
 8020404:	47a0      	blx	r4
 8020406:	4603      	mov	r3, r0
 8020408:	4618      	mov	r0, r3
 802040a:	b005      	add	sp, #20
 802040c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802040e:	bf00      	nop
 8020410:	00010003 	.word	0x00010003
 8020414:	00010002 	.word	0x00010002

08020418 <cmox_cipher_decrypt>:
 8020418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802041a:	460c      	mov	r4, r1
 802041c:	4611      	mov	r1, r2
 802041e:	461a      	mov	r2, r3
 8020420:	b084      	sub	sp, #16
 8020422:	0005      	movs	r5, r0
 8020424:	4b10      	ldr	r3, [pc, #64]	@ (8020468 <cmox_cipher_decrypt+0x50>)
 8020426:	d01c      	beq.n	8020462 <cmox_cipher_decrypt+0x4a>
 8020428:	6868      	ldr	r0, [r5, #4]
 802042a:	f110 0f3b 	cmn.w	r0, #59	@ 0x3b
 802042e:	bf18      	it	ne
 8020430:	4b0e      	ldrne	r3, [pc, #56]	@ (802046c <cmox_cipher_decrypt+0x54>)
 8020432:	d116      	bne.n	8020462 <cmox_cipher_decrypt+0x4a>
 8020434:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8020436:	b90c      	cbnz	r4, 802043c <cmox_cipher_decrypt+0x24>
 8020438:	b109      	cbz	r1, 802043e <cmox_cipher_decrypt+0x26>
 802043a:	e012      	b.n	8020462 <cmox_cipher_decrypt+0x4a>
 802043c:	b188      	cbz	r0, 8020462 <cmox_cipher_decrypt+0x4a>
 802043e:	b182      	cbz	r2, 8020462 <cmox_cipher_decrypt+0x4a>
 8020440:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8020442:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8020444:	b907      	cbnz	r7, 8020448 <cmox_cipher_decrypt+0x30>
 8020446:	b966      	cbnz	r6, 8020462 <cmox_cipher_decrypt+0x4a>
 8020448:	b158      	cbz	r0, 8020462 <cmox_cipher_decrypt+0x4a>
 802044a:	f8dd c038 	ldr.w	ip, [sp, #56]	@ 0x38
 802044e:	9002      	str	r0, [sp, #8]
 8020450:	9601      	str	r6, [sp, #4]
 8020452:	f8cd c00c 	str.w	ip, [sp, #12]
 8020456:	9700      	str	r7, [sp, #0]
 8020458:	4620      	mov	r0, r4
 802045a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802045c:	682c      	ldr	r4, [r5, #0]
 802045e:	47a0      	blx	r4
 8020460:	4603      	mov	r3, r0
 8020462:	4618      	mov	r0, r3
 8020464:	b005      	add	sp, #20
 8020466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020468:	00010003 	.word	0x00010003
 802046c:	00010002 	.word	0x00010002

08020470 <cmox_cipher_innerCompute>:
 8020470:	e92d 41fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, lr}
 8020474:	4604      	mov	r4, r0
 8020476:	460d      	mov	r5, r1
 8020478:	6821      	ldr	r1, [r4, #0]
 802047a:	4616      	mov	r6, r2
 802047c:	461f      	mov	r7, r3
 802047e:	684a      	ldr	r2, [r1, #4]
 8020480:	4790      	blx	r2
 8020482:	4680      	mov	r8, r0
 8020484:	f5b8 3f80 	cmp.w	r8, #65536	@ 0x10000
 8020488:	d11d      	bne.n	80204c6 <cmox_cipher_innerCompute+0x56>
 802048a:	6823      	ldr	r3, [r4, #0]
 802048c:	4639      	mov	r1, r7
 802048e:	9a08      	ldr	r2, [sp, #32]
 8020490:	689f      	ldr	r7, [r3, #8]
 8020492:	4620      	mov	r0, r4
 8020494:	47b8      	blx	r7
 8020496:	4680      	mov	r8, r0
 8020498:	f5b8 3f80 	cmp.w	r8, #65536	@ 0x10000
 802049c:	d113      	bne.n	80204c6 <cmox_cipher_innerCompute+0x56>
 802049e:	6823      	ldr	r3, [r4, #0]
 80204a0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80204a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80204a4:	68df      	ldr	r7, [r3, #12]
 80204a6:	4620      	mov	r0, r4
 80204a8:	47b8      	blx	r7
 80204aa:	4680      	mov	r8, r0
 80204ac:	f5b8 3f80 	cmp.w	r8, #65536	@ 0x10000
 80204b0:	d109      	bne.n	80204c6 <cmox_cipher_innerCompute+0x56>
 80204b2:	4629      	mov	r1, r5
 80204b4:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80204b6:	4632      	mov	r2, r6
 80204b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80204ba:	9000      	str	r0, [sp, #0]
 80204bc:	6825      	ldr	r5, [r4, #0]
 80204be:	4620      	mov	r0, r4
 80204c0:	6a2e      	ldr	r6, [r5, #32]
 80204c2:	47b0      	blx	r6
 80204c4:	4680      	mov	r8, r0
 80204c6:	6821      	ldr	r1, [r4, #0]
 80204c8:	4620      	mov	r0, r4
 80204ca:	680a      	ldr	r2, [r1, #0]
 80204cc:	4790      	blx	r2
 80204ce:	4640      	mov	r0, r8
 80204d0:	e8bd 81f6 	ldmia.w	sp!, {r1, r2, r4, r5, r6, r7, r8, pc}

080204d4 <CMOX_CTR_ENC_AESFAST_IMPL>:
 80204d4:	099d 0802 c214 0802                         ........

080204dc <cmox_ctr_compute>:
 80204dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80204de:	b0cb      	sub	sp, #300	@ 0x12c
 80204e0:	4604      	mov	r4, r0
 80204e2:	460d      	mov	r5, r1
 80204e4:	4616      	mov	r6, r2
 80204e6:	461f      	mov	r7, r3
 80204e8:	4909      	ldr	r1, [pc, #36]	@ (8020510 <cmox_ctr_compute+0x34>)
 80204ea:	a805      	add	r0, sp, #20
 80204ec:	f000 fa66 	bl	80209bc <cmox_ctr_construct>
 80204f0:	9953      	ldr	r1, [sp, #332]	@ 0x14c
 80204f2:	9a52      	ldr	r2, [sp, #328]	@ 0x148
 80204f4:	9104      	str	r1, [sp, #16]
 80204f6:	9951      	ldr	r1, [sp, #324]	@ 0x144
 80204f8:	9203      	str	r2, [sp, #12]
 80204fa:	9a50      	ldr	r2, [sp, #320]	@ 0x140
 80204fc:	9102      	str	r1, [sp, #8]
 80204fe:	9700      	str	r7, [sp, #0]
 8020500:	9201      	str	r2, [sp, #4]
 8020502:	4633      	mov	r3, r6
 8020504:	462a      	mov	r2, r5
 8020506:	4621      	mov	r1, r4
 8020508:	f7ff ffb2 	bl	8020470 <cmox_cipher_innerCompute>
 802050c:	b04b      	add	sp, #300	@ 0x12c
 802050e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020510:	080204d4 	.word	0x080204d4

08020514 <cmox_initialize>:
 8020514:	b140      	cbz	r0, 8020528 <cmox_initialize+0x14>
 8020516:	6801      	ldr	r1, [r0, #0]
 8020518:	b129      	cbz	r1, 8020526 <cmox_initialize+0x12>
 802051a:	4a04      	ldr	r2, [pc, #16]	@ (802052c <cmox_initialize+0x18>)
 802051c:	4291      	cmp	r1, r2
 802051e:	d102      	bne.n	8020526 <cmox_initialize+0x12>
 8020520:	2101      	movs	r1, #1
 8020522:	4b03      	ldr	r3, [pc, #12]	@ (8020530 <cmox_initialize+0x1c>)
 8020524:	7019      	strb	r1, [r3, #0]
 8020526:	6840      	ldr	r0, [r0, #4]
 8020528:	f009 bd64 	b.w	8029ff4 <cmox_ll_init>
 802052c:	48370000 	.word	0x48370000
 8020530:	200000a0 	.word	0x200000a0

08020534 <cmox_aesFast_encrypt>:
 8020534:	f100 030c 	add.w	r3, r0, #12
 8020538:	e92d 4ff4 	stmdb	sp!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802053c:	b08c      	sub	sp, #48	@ 0x30
 802053e:	681a      	ldr	r2, [r3, #0]
 8020540:	684c      	ldr	r4, [r1, #4]
 8020542:	6845      	ldr	r5, [r0, #4]
 8020544:	6808      	ldr	r0, [r1, #0]
 8020546:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 802054a:	688f      	ldr	r7, [r1, #8]
 802054c:	4050      	eors	r0, r2
 802054e:	685a      	ldr	r2, [r3, #4]
 8020550:	68d9      	ldr	r1, [r3, #12]
 8020552:	08ed      	lsrs	r5, r5, #3
 8020554:	4054      	eors	r4, r2
 8020556:	689a      	ldr	r2, [r3, #8]
 8020558:	1ced      	adds	r5, r5, #3
 802055a:	ea81 0e0e 	eor.w	lr, r1, lr
 802055e:	4057      	eors	r7, r2
 8020560:	4ab9      	ldr	r2, [pc, #740]	@ (8020848 <cmox_aesFast_encrypt+0x314>)
 8020562:	9500      	str	r5, [sp, #0]
 8020564:	4621      	mov	r1, r4
 8020566:	e061      	b.n	802062c <cmox_aesFast_encrypt+0xf8>
 8020568:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 802056a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 802056e:	f852 8028 	ldr.w	r8, [r2, r8, lsl #2]
 8020572:	f852 c020 	ldr.w	ip, [r2, r0, lsl #2]
 8020576:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 802057a:	f852 7027 	ldr.w	r7, [r2, r7, lsl #2]
 802057e:	ea4f 203c 	mov.w	r0, ip, ror #8
 8020582:	f852 c02a 	ldr.w	ip, [r2, sl, lsl #2]
 8020586:	ea80 0008 	eor.w	r0, r0, r8
 802058a:	9c03      	ldr	r4, [sp, #12]
 802058c:	ea80 403c 	eor.w	r0, r0, ip, ror #16
 8020590:	f8dd c024 	ldr.w	ip, [sp, #36]	@ 0x24
 8020594:	9d02      	ldr	r5, [sp, #8]
 8020596:	ea90 6031 	eors.w	r0, r0, r1, ror #24
 802059a:	6819      	ldr	r1, [r3, #0]
 802059c:	9e01      	ldr	r6, [sp, #4]
 802059e:	4048      	eors	r0, r1
 80205a0:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 80205a4:	f852 c02e 	ldr.w	ip, [r2, lr, lsl #2]
 80205a8:	f852 e029 	ldr.w	lr, [r2, r9, lsl #2]
 80205ac:	ea97 2131 	eors.w	r1, r7, r1, ror #8
 80205b0:	9f08      	ldr	r7, [sp, #32]
 80205b2:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80205b6:	ea81 413c 	eor.w	r1, r1, ip, ror #16
 80205ba:	f8d3 c004 	ldr.w	ip, [r3, #4]
 80205be:	ea81 613e 	eor.w	r1, r1, lr, ror #24
 80205c2:	f8dd e01c 	ldr.w	lr, [sp, #28]
 80205c6:	ea8c 0101 	eor.w	r1, ip, r1
 80205ca:	f852 c027 	ldr.w	ip, [r2, r7, lsl #2]
 80205ce:	ea4f 273c 	mov.w	r7, ip, ror #8
 80205d2:	f852 c02e 	ldr.w	ip, [r2, lr, lsl #2]
 80205d6:	f8dd e018 	ldr.w	lr, [sp, #24]
 80205da:	f852 802e 	ldr.w	r8, [r2, lr, lsl #2]
 80205de:	ea4f 6e38 	mov.w	lr, r8, ror #24
 80205e2:	f852 8029 	ldr.w	r8, [r2, r9, lsl #2]
 80205e6:	ea87 0708 	eor.w	r7, r7, r8
 80205ea:	ea87 473c 	eor.w	r7, r7, ip, ror #16
 80205ee:	f8d3 c008 	ldr.w	ip, [r3, #8]
 80205f2:	ea8e 0707 	eor.w	r7, lr, r7
 80205f6:	f8dd e010 	ldr.w	lr, [sp, #16]
 80205fa:	ea8c 0707 	eor.w	r7, ip, r7
 80205fe:	f852 c02e 	ldr.w	ip, [r2, lr, lsl #2]
 8020602:	ea4f 2e3c 	mov.w	lr, ip, ror #8
 8020606:	f852 c024 	ldr.w	ip, [r2, r4, lsl #2]
 802060a:	ea4f 443c 	mov.w	r4, ip, ror #16
 802060e:	f852 c025 	ldr.w	ip, [r2, r5, lsl #2]
 8020612:	ea4f 653c 	mov.w	r5, ip, ror #24
 8020616:	f852 c026 	ldr.w	ip, [r2, r6, lsl #2]
 802061a:	ea8e 0e0c 	eor.w	lr, lr, ip
 802061e:	ea84 0e0e 	eor.w	lr, r4, lr
 8020622:	68dc      	ldr	r4, [r3, #12]
 8020624:	ea85 0e0e 	eor.w	lr, r5, lr
 8020628:	ea84 0e0e 	eor.w	lr, r4, lr
 802062c:	020d      	lsls	r5, r1, #8
 802062e:	fa5f f88e 	uxtb.w	r8, lr
 8020632:	0e2d      	lsrs	r5, r5, #24
 8020634:	f852 a028 	ldr.w	sl, [r2, r8, lsl #2]
 8020638:	f852 6025 	ldr.w	r6, [r2, r5, lsl #2]
 802063c:	ea4f 4c07 	mov.w	ip, r7, lsl #16
 8020640:	ea4f 683a 	mov.w	r8, sl, ror #24
 8020644:	ea4f 6b10 	mov.w	fp, r0, lsr #24
 8020648:	ea4f 2936 	mov.w	r9, r6, ror #8
 802064c:	ea4f 6c1c 	mov.w	ip, ip, lsr #24
 8020650:	f852 a02b 	ldr.w	sl, [r2, fp, lsl #2]
 8020654:	f852 602c 	ldr.w	r6, [r2, ip, lsl #2]
 8020658:	f8d3 c010 	ldr.w	ip, [r3, #16]
 802065c:	ea89 090a 	eor.w	r9, r9, sl
 8020660:	ea89 4936 	eor.w	r9, r9, r6, ror #16
 8020664:	ea88 0909 	eor.w	r9, r8, r9
 8020668:	ea8c 0909 	eor.w	r9, ip, r9
 802066c:	ea4f 2807 	mov.w	r8, r7, lsl #8
 8020670:	ea4f 6818 	mov.w	r8, r8, lsr #24
 8020674:	ea4f 4c0e 	mov.w	ip, lr, lsl #16
 8020678:	f852 a028 	ldr.w	sl, [r2, r8, lsl #2]
 802067c:	ea4f 6c1c 	mov.w	ip, ip, lsr #24
 8020680:	f852 802c 	ldr.w	r8, [r2, ip, lsl #2]
 8020684:	ea4f 4c38 	mov.w	ip, r8, ror #16
 8020688:	fa5f f880 	uxtb.w	r8, r0
 802068c:	f852 b028 	ldr.w	fp, [r2, r8, lsl #2]
 8020690:	ea4f 683b 	mov.w	r8, fp, ror #24
 8020694:	ea4f 6b11 	mov.w	fp, r1, lsr #24
 8020698:	f852 b02b 	ldr.w	fp, [r2, fp, lsl #2]
 802069c:	ea8b 2a3a 	eor.w	sl, fp, sl, ror #8
 80206a0:	ea8c 0a0a 	eor.w	sl, ip, sl
 80206a4:	f8d3 c014 	ldr.w	ip, [r3, #20]
 80206a8:	ea88 0a0a 	eor.w	sl, r8, sl
 80206ac:	ea4f 280e 	mov.w	r8, lr, lsl #8
 80206b0:	ea8c 0a0a 	eor.w	sl, ip, sl
 80206b4:	ea4f 6818 	mov.w	r8, r8, lsr #24
 80206b8:	ea4f 4c00 	mov.w	ip, r0, lsl #16
 80206bc:	f852 b028 	ldr.w	fp, [r2, r8, lsl #2]
 80206c0:	ea4f 6c1c 	mov.w	ip, ip, lsr #24
 80206c4:	f852 802c 	ldr.w	r8, [r2, ip, lsl #2]
 80206c8:	fa5f fc81 	uxtb.w	ip, r1
 80206cc:	0409      	lsls	r1, r1, #16
 80206ce:	ea4f 4838 	mov.w	r8, r8, ror #16
 80206d2:	f8cd 8004 	str.w	r8, [sp, #4]
 80206d6:	f852 802c 	ldr.w	r8, [r2, ip, lsl #2]
 80206da:	0e09      	lsrs	r1, r1, #24
 80206dc:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80206e0:	ea4f 6c38 	mov.w	ip, r8, ror #24
 80206e4:	ea4f 6817 	mov.w	r8, r7, lsr #24
 80206e8:	f852 8028 	ldr.w	r8, [r2, r8, lsl #2]
 80206ec:	0200      	lsls	r0, r0, #8
 80206ee:	0e00      	lsrs	r0, r0, #24
 80206f0:	ea88 2b3b 	eor.w	fp, r8, fp, ror #8
 80206f4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80206f8:	ea4f 6e1e 	mov.w	lr, lr, lsr #24
 80206fc:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8020700:	ea88 0b0b 	eor.w	fp, r8, fp
 8020704:	ea8c 0b0b 	eor.w	fp, ip, fp
 8020708:	f8d3 c018 	ldr.w	ip, [r3, #24]
 802070c:	b2ff      	uxtb	r7, r7
 802070e:	f852 7027 	ldr.w	r7, [r2, r7, lsl #2]
 8020712:	ea8c 0b0b 	eor.w	fp, ip, fp
 8020716:	ea4f 4c31 	mov.w	ip, r1, ror #16
 802071a:	f852 102e 	ldr.w	r1, [r2, lr, lsl #2]
 802071e:	ea4f 280b 	mov.w	r8, fp, lsl #8
 8020722:	ea4f 6818 	mov.w	r8, r8, lsr #24
 8020726:	ea91 2030 	eors.w	r0, r1, r0, ror #8
 802072a:	ea8c 0100 	eor.w	r1, ip, r0
 802072e:	ea91 6137 	eors.w	r1, r1, r7, ror #24
 8020732:	9f00      	ldr	r7, [sp, #0]
 8020734:	69d8      	ldr	r0, [r3, #28]
 8020736:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 802073a:	1e7f      	subs	r7, r7, #1
 802073c:	9700      	str	r7, [sp, #0]
 802073e:	4041      	eors	r1, r0
 8020740:	ea4f 470a 	mov.w	r7, sl, lsl #16
 8020744:	ea4f 6e11 	mov.w	lr, r1, lsr #24
 8020748:	0e3f      	lsrs	r7, r7, #24
 802074a:	f8cd e004 	str.w	lr, [sp, #4]
 802074e:	9703      	str	r7, [sp, #12]
 8020750:	ea4f 2e09 	mov.w	lr, r9, lsl #8
 8020754:	ea4f 671b 	mov.w	r7, fp, lsr #24
 8020758:	ea4f 6e1e 	mov.w	lr, lr, lsr #24
 802075c:	9705      	str	r7, [sp, #20]
 802075e:	ea4f 400b 	mov.w	r0, fp, lsl #16
 8020762:	f8cd e010 	str.w	lr, [sp, #16]
 8020766:	020f      	lsls	r7, r1, #8
 8020768:	0e00      	lsrs	r0, r0, #24
 802076a:	ea4f 4e09 	mov.w	lr, r9, lsl #16
 802076e:	0e3f      	lsrs	r7, r7, #24
 8020770:	900a      	str	r0, [sp, #40]	@ 0x28
 8020772:	ea4f 6e1e 	mov.w	lr, lr, lsr #24
 8020776:	9708      	str	r7, [sp, #32]
 8020778:	9800      	ldr	r0, [sp, #0]
 802077a:	f8cd e01c 	str.w	lr, [sp, #28]
 802077e:	ea4f 671a 	mov.w	r7, sl, lsr #24
 8020782:	ea4f 2c0a 	mov.w	ip, sl, lsl #8
 8020786:	3320      	adds	r3, #32
 8020788:	ea4f 4e01 	mov.w	lr, r1, lsl #16
 802078c:	ea4f 6819 	mov.w	r8, r9, lsr #24
 8020790:	ea4f 6c1c 	mov.w	ip, ip, lsr #24
 8020794:	fa5f fb8b 	uxtb.w	fp, fp
 8020798:	fa5f fa8a 	uxtb.w	sl, sl
 802079c:	ea4f 6e1e 	mov.w	lr, lr, lsr #24
 80207a0:	f8cd c02c 	str.w	ip, [sp, #44]	@ 0x2c
 80207a4:	f8cd b008 	str.w	fp, [sp, #8]
 80207a8:	f8cd a018 	str.w	sl, [sp, #24]
 80207ac:	fa5f f989 	uxtb.w	r9, r9
 80207b0:	b2c9      	uxtb	r1, r1
 80207b2:	2800      	cmp	r0, #0
 80207b4:	f47f aed8 	bne.w	8020568 <cmox_aesFast_encrypt+0x34>
 80207b8:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80207ba:	4c24      	ldr	r4, [pc, #144]	@ (802084c <cmox_aesFast_encrypt+0x318>)
 80207bc:	f814 0008 	ldrb.w	r0, [r4, r8]
 80207c0:	5d66      	ldrb	r6, [r4, r5]
 80207c2:	5c61      	ldrb	r1, [r4, r1]
 80207c4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80207c6:	0436      	lsls	r6, r6, #16
 80207c8:	ea46 6600 	orr.w	r6, r6, r0, lsl #24
 80207cc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80207ce:	5c25      	ldrb	r5, [r4, r0]
 80207d0:	6818      	ldr	r0, [r3, #0]
 80207d2:	ea46 2605 	orr.w	r6, r6, r5, lsl #8
 80207d6:	430e      	orrs	r6, r1
 80207d8:	4046      	eors	r6, r0
 80207da:	6016      	str	r6, [r2, #0]
 80207dc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80207de:	5de5      	ldrb	r5, [r4, r7]
 80207e0:	f814 1009 	ldrb.w	r1, [r4, r9]
 80207e4:	5c26      	ldrb	r6, [r4, r0]
 80207e6:	6858      	ldr	r0, [r3, #4]
 80207e8:	0436      	lsls	r6, r6, #16
 80207ea:	ea46 6605 	orr.w	r6, r6, r5, lsl #24
 80207ee:	f814 500e 	ldrb.w	r5, [r4, lr]
 80207f2:	ea46 2605 	orr.w	r6, r6, r5, lsl #8
 80207f6:	430e      	orrs	r6, r1
 80207f8:	4046      	eors	r6, r0
 80207fa:	6056      	str	r6, [r2, #4]
 80207fc:	9905      	ldr	r1, [sp, #20]
 80207fe:	9e06      	ldr	r6, [sp, #24]
 8020800:	5c60      	ldrb	r0, [r4, r1]
 8020802:	9908      	ldr	r1, [sp, #32]
 8020804:	5c65      	ldrb	r5, [r4, r1]
 8020806:	042d      	lsls	r5, r5, #16
 8020808:	ea45 6500 	orr.w	r5, r5, r0, lsl #24
 802080c:	9807      	ldr	r0, [sp, #28]
 802080e:	5c21      	ldrb	r1, [r4, r0]
 8020810:	6898      	ldr	r0, [r3, #8]
 8020812:	ea45 2501 	orr.w	r5, r5, r1, lsl #8
 8020816:	5da1      	ldrb	r1, [r4, r6]
 8020818:	430d      	orrs	r5, r1
 802081a:	4045      	eors	r5, r0
 802081c:	6095      	str	r5, [r2, #8]
 802081e:	9901      	ldr	r1, [sp, #4]
 8020820:	9e02      	ldr	r6, [sp, #8]
 8020822:	5c60      	ldrb	r0, [r4, r1]
 8020824:	9904      	ldr	r1, [sp, #16]
 8020826:	5c65      	ldrb	r5, [r4, r1]
 8020828:	042d      	lsls	r5, r5, #16
 802082a:	ea45 6500 	orr.w	r5, r5, r0, lsl #24
 802082e:	9803      	ldr	r0, [sp, #12]
 8020830:	5c21      	ldrb	r1, [r4, r0]
 8020832:	5da0      	ldrb	r0, [r4, r6]
 8020834:	ea45 2501 	orr.w	r5, r5, r1, lsl #8
 8020838:	68d9      	ldr	r1, [r3, #12]
 802083a:	4305      	orrs	r5, r0
 802083c:	404d      	eors	r5, r1
 802083e:	60d5      	str	r5, [r2, #12]
 8020840:	b00d      	add	sp, #52	@ 0x34
 8020842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020846:	bf00      	nop
 8020848:	0802e174 	.word	0x0802e174
 802084c:	0802e574 	.word	0x0802e574

08020850 <cmox_ctr_cleanup>:
 8020850:	b510      	push	{r4, lr}
 8020852:	f000 f8ab 	bl	80209ac <cmox_ctr_getByCipher>
 8020856:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 802085a:	2800      	cmp	r0, #0
 802085c:	bf0e      	itee	eq
 802085e:	4c03      	ldreq	r4, [pc, #12]	@ (802086c <cmox_ctr_cleanup+0x1c>)
 8020860:	f44f 718a 	movne.w	r1, #276	@ 0x114
 8020864:	f00a fe9f 	blne	802b5a6 <__aeabi_memclr>
 8020868:	4620      	mov	r0, r4
 802086a:	bd10      	pop	{r4, pc}
 802086c:	00010003 	.word	0x00010003

08020870 <cmox_ctr_init>:
 8020870:	b510      	push	{r4, lr}
 8020872:	0004      	movs	r4, r0
 8020874:	d101      	bne.n	802087a <cmox_ctr_init+0xa>
 8020876:	4805      	ldr	r0, [pc, #20]	@ (802088c <cmox_ctr_init+0x1c>)
 8020878:	bd10      	pop	{r4, pc}
 802087a:	f000 f897 	bl	80209ac <cmox_ctr_getByCipher>
 802087e:	f100 0108 	add.w	r1, r0, #8
 8020882:	4620      	mov	r0, r4
 8020884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020888:	f000 b932 	b.w	8020af0 <cmox_cipherMode_init>
 802088c:	00010003 	.word	0x00010003

08020890 <cmox_ctr_setKey>:
 8020890:	b538      	push	{r3, r4, r5, lr}
 8020892:	460c      	mov	r4, r1
 8020894:	4615      	mov	r5, r2
 8020896:	b908      	cbnz	r0, 802089c <cmox_ctr_setKey+0xc>
 8020898:	4805      	ldr	r0, [pc, #20]	@ (80208b0 <cmox_ctr_setKey+0x20>)
 802089a:	bd32      	pop	{r1, r4, r5, pc}
 802089c:	f000 f886 	bl	80209ac <cmox_ctr_getByCipher>
 80208a0:	462a      	mov	r2, r5
 80208a2:	4621      	mov	r1, r4
 80208a4:	3008      	adds	r0, #8
 80208a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80208aa:	f000 b929 	b.w	8020b00 <cmox_cipherMode_setKey>
 80208ae:	bf00      	nop
 80208b0:	00010003 	.word	0x00010003

080208b4 <cmox_ctr_setIV>:
 80208b4:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 80208b6:	0004      	movs	r4, r0
 80208b8:	460d      	mov	r5, r1
 80208ba:	4616      	mov	r6, r2
 80208bc:	d002      	beq.n	80208c4 <cmox_ctr_setIV+0x10>
 80208be:	f000 f875 	bl	80209ac <cmox_ctr_getByCipher>
 80208c2:	b908      	cbnz	r0, 80208c8 <cmox_ctr_setIV+0x14>
 80208c4:	4807      	ldr	r0, [pc, #28]	@ (80208e4 <cmox_ctr_setIV+0x30>)
 80208c6:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 80208c8:	2e10      	cmp	r6, #16
 80208ca:	4633      	mov	r3, r6
 80208cc:	462a      	mov	r2, r5
 80208ce:	bf0c      	ite	eq
 80208d0:	2101      	moveq	r1, #1
 80208d2:	2100      	movne	r1, #0
 80208d4:	9100      	str	r1, [sp, #0]
 80208d6:	f500 7182 	add.w	r1, r0, #260	@ 0x104
 80208da:	4620      	mov	r0, r4
 80208dc:	f000 faf4 	bl	8020ec8 <cmox_cipherMode_setIV>
 80208e0:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 80208e2:	bf00      	nop
 80208e4:	00010003 	.word	0x00010003

080208e8 <cmox_ctr_append>:
 80208e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80208ec:	b088      	sub	sp, #32
 80208ee:	4604      	mov	r4, r0
 80208f0:	7920      	ldrb	r0, [r4, #4]
 80208f2:	468b      	mov	fp, r1
 80208f4:	4690      	mov	r8, r2
 80208f6:	07c1      	lsls	r1, r0, #31
 80208f8:	4699      	mov	r9, r3
 80208fa:	bf58      	it	pl
 80208fc:	4825      	ldrpl	r0, [pc, #148]	@ (8020994 <cmox_ctr_append+0xac>)
 80208fe:	d545      	bpl.n	802098c <cmox_ctr_append+0xa4>
 8020900:	4620      	mov	r0, r4
 8020902:	f000 f853 	bl	80209ac <cmox_ctr_getByCipher>
 8020906:	4605      	mov	r5, r0
 8020908:	7c28      	ldrb	r0, [r5, #16]
 802090a:	f000 0005 	and.w	r0, r0, #5
 802090e:	2805      	cmp	r0, #5
 8020910:	bf18      	it	ne
 8020912:	4821      	ldrne	r0, [pc, #132]	@ (8020998 <cmox_ctr_append+0xb0>)
 8020914:	d13a      	bne.n	802098c <cmox_ctr_append+0xa4>
 8020916:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 8020918:	b10f      	cbz	r7, 802091e <cmox_ctr_append+0x36>
 802091a:	2000      	movs	r0, #0
 802091c:	6038      	str	r0, [r7, #0]
 802091e:	2600      	movs	r6, #0
 8020920:	e011      	b.n	8020946 <cmox_ctr_append+0x5e>
 8020922:	f81d 0001 	ldrb.w	r0, [sp, r1]
 8020926:	f81b 3002 	ldrb.w	r3, [fp, r2]
 802092a:	4058      	eors	r0, r3
 802092c:	f809 0002 	strb.w	r0, [r9, r2]
 8020930:	b117      	cbz	r7, 8020938 <cmox_ctr_append+0x50>
 8020932:	683a      	ldr	r2, [r7, #0]
 8020934:	1c52      	adds	r2, r2, #1
 8020936:	603a      	str	r2, [r7, #0]
 8020938:	1c49      	adds	r1, r1, #1
 802093a:	4551      	cmp	r1, sl
 802093c:	d202      	bcs.n	8020944 <cmox_ctr_append+0x5c>
 802093e:	198a      	adds	r2, r1, r6
 8020940:	4590      	cmp	r8, r2
 8020942:	d2ee      	bcs.n	8020922 <cmox_ctr_append+0x3a>
 8020944:	3610      	adds	r6, #16
 8020946:	4546      	cmp	r6, r8
 8020948:	d21a      	bcs.n	8020980 <cmox_ctr_append+0x98>
 802094a:	68ab      	ldr	r3, [r5, #8]
 802094c:	eba8 0a06 	sub.w	sl, r8, r6
 8020950:	f1ba 0f10 	cmp.w	sl, #16
 8020954:	f8d3 c000 	ldr.w	ip, [r3]
 8020958:	aa04      	add	r2, sp, #16
 802095a:	bf88      	it	hi
 802095c:	f04f 0a10 	movhi.w	sl, #16
 8020960:	f505 7182 	add.w	r1, r5, #260	@ 0x104
 8020964:	f105 0008 	add.w	r0, r5, #8
 8020968:	47e0      	blx	ip
 802096a:	f8d5 0110 	ldr.w	r0, [r5, #272]	@ 0x110
 802096e:	4669      	mov	r1, sp
 8020970:	1c40      	adds	r0, r0, #1
 8020972:	f8c5 0110 	str.w	r0, [r5, #272]	@ 0x110
 8020976:	a804      	add	r0, sp, #16
 8020978:	f000 fae2 	bl	8020f40 <convert_block_2_bytes>
 802097c:	2100      	movs	r1, #0
 802097e:	e7dc      	b.n	802093a <cmox_ctr_append+0x52>
 8020980:	45b0      	cmp	r8, r6
 8020982:	bf3c      	itt	cc
 8020984:	2000      	movcc	r0, #0
 8020986:	6060      	strcc	r0, [r4, #4]
 8020988:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 802098c:	b009      	add	sp, #36	@ 0x24
 802098e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020992:	bf00      	nop
 8020994:	00010003 	.word	0x00010003
 8020998:	00010004 	.word	0x00010004

0802099c <cmox_ctr_general_dir>:
 802099c:	b110      	cbz	r0, 80209a4 <cmox_ctr_general_dir+0x8>
 802099e:	4a02      	ldr	r2, [pc, #8]	@ (80209a8 <cmox_ctr_general_dir+0xc>)
 80209a0:	6002      	str	r2, [r0, #0]
 80209a2:	6081      	str	r1, [r0, #8]
 80209a4:	4770      	bx	lr
 80209a6:	bf00      	nop
 80209a8:	0802c218 	.word	0x0802c218

080209ac <cmox_ctr_getByCipher>:
 80209ac:	6801      	ldr	r1, [r0, #0]
 80209ae:	4a02      	ldr	r2, [pc, #8]	@ (80209b8 <cmox_ctr_getByCipher+0xc>)
 80209b0:	4291      	cmp	r1, r2
 80209b2:	bf18      	it	ne
 80209b4:	2000      	movne	r0, #0
 80209b6:	4770      	bx	lr
 80209b8:	0802c218 	.word	0x0802c218

080209bc <cmox_ctr_construct>:
 80209bc:	460a      	mov	r2, r1
 80209be:	6853      	ldr	r3, [r2, #4]
 80209c0:	6812      	ldr	r2, [r2, #0]
 80209c2:	6819      	ldr	r1, [r3, #0]

080209c4 <__iar_annotation$$tailcall>:
 80209c4:	4710      	bx	r2
	...

080209c8 <cmox_aesSmall_keySchedule>:
 80209c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80209cc:	f100 050c 	add.w	r5, r0, #12
 80209d0:	2400      	movs	r4, #0
 80209d2:	0892      	lsrs	r2, r2, #2
 80209d4:	4b43      	ldr	r3, [pc, #268]	@ (8020ae4 <cmox_aesSmall_keySchedule+0x11c>)
 80209d6:	2000      	movs	r0, #0
 80209d8:	e010      	b.n	80209fc <cmox_aesSmall_keySchedule+0x34>
 80209da:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 80209de:	f896 c001 	ldrb.w	ip, [r6, #1]
 80209e2:	7837      	ldrb	r7, [r6, #0]
 80209e4:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
 80209e8:	ea4c 6c07 	orr.w	ip, ip, r7, lsl #24
 80209ec:	78b7      	ldrb	r7, [r6, #2]
 80209ee:	78f6      	ldrb	r6, [r6, #3]
 80209f0:	ea4c 2707 	orr.w	r7, ip, r7, lsl #8
 80209f4:	433e      	orrs	r6, r7
 80209f6:	f845 6020 	str.w	r6, [r5, r0, lsl #2]
 80209fa:	1c40      	adds	r0, r0, #1
 80209fc:	4290      	cmp	r0, r2
 80209fe:	d3ec      	bcc.n	80209da <cmox_aesSmall_keySchedule+0x12>
 8020a00:	eb05 0882 	add.w	r8, r5, r2, lsl #2
 8020a04:	f858 0c04 	ldr.w	r0, [r8, #-4]
 8020a08:	4f37      	ldr	r7, [pc, #220]	@ (8020ae8 <cmox_aesSmall_keySchedule+0x120>)
 8020a0a:	f8d5 c000 	ldr.w	ip, [r5]
 8020a0e:	0406      	lsls	r6, r0, #16
 8020a10:	0201      	lsls	r1, r0, #8
 8020a12:	0e36      	lsrs	r6, r6, #24
 8020a14:	0e09      	lsrs	r1, r1, #24
 8020a16:	5dbe      	ldrb	r6, [r7, r6]
 8020a18:	5c79      	ldrb	r1, [r7, r1]
 8020a1a:	0436      	lsls	r6, r6, #16
 8020a1c:	ea46 6601 	orr.w	r6, r6, r1, lsl #24
 8020a20:	b2c1      	uxtb	r1, r0
 8020a22:	5c79      	ldrb	r1, [r7, r1]
 8020a24:	0e00      	lsrs	r0, r0, #24
 8020a26:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
 8020a2a:	5c39      	ldrb	r1, [r7, r0]
 8020a2c:	ea41 0006 	orr.w	r0, r1, r6
 8020a30:	ea80 010c 	eor.w	r1, r0, ip
 8020a34:	4e2d      	ldr	r6, [pc, #180]	@ (8020aec <cmox_aesSmall_keySchedule+0x124>)
 8020a36:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8020a3a:	1c64      	adds	r4, r4, #1
 8020a3c:	4048      	eors	r0, r1
 8020a3e:	f845 0022 	str.w	r0, [r5, r2, lsl #2]
 8020a42:	2001      	movs	r0, #1
 8020a44:	1881      	adds	r1, r0, r2
 8020a46:	1f2e      	subs	r6, r5, #4
 8020a48:	f856 6021 	ldr.w	r6, [r6, r1, lsl #2]
 8020a4c:	f855 c020 	ldr.w	ip, [r5, r0, lsl #2]
 8020a50:	1c40      	adds	r0, r0, #1
 8020a52:	2804      	cmp	r0, #4
 8020a54:	ea8c 0606 	eor.w	r6, ip, r6
 8020a58:	f845 6021 	str.w	r6, [r5, r1, lsl #2]
 8020a5c:	d3f2      	bcc.n	8020a44 <cmox_aesSmall_keySchedule+0x7c>
 8020a5e:	2a04      	cmp	r2, #4
 8020a60:	d004      	beq.n	8020a6c <cmox_aesSmall_keySchedule+0xa4>
 8020a62:	2a06      	cmp	r2, #6
 8020a64:	d00b      	beq.n	8020a7e <cmox_aesSmall_keySchedule+0xb6>
 8020a66:	2a08      	cmp	r2, #8
 8020a68:	d014      	beq.n	8020a94 <cmox_aesSmall_keySchedule+0xcc>
 8020a6a:	e037      	b.n	8020adc <cmox_aesSmall_keySchedule+0x114>
 8020a6c:	2c0a      	cmp	r4, #10
 8020a6e:	d204      	bcs.n	8020a7a <cmox_aesSmall_keySchedule+0xb2>
 8020a70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8020a74:	d001      	beq.n	8020a7a <cmox_aesSmall_keySchedule+0xb2>
 8020a76:	4645      	mov	r5, r8
 8020a78:	e7c2      	b.n	8020a00 <cmox_aesSmall_keySchedule+0x38>
 8020a7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020a7e:	2c07      	cmp	r4, #7
 8020a80:	d8fb      	bhi.n	8020a7a <cmox_aesSmall_keySchedule+0xb2>
 8020a82:	6a6f      	ldr	r7, [r5, #36]	@ 0x24
 8020a84:	6928      	ldr	r0, [r5, #16]
 8020a86:	4047      	eors	r7, r0
 8020a88:	62af      	str	r7, [r5, #40]	@ 0x28
 8020a8a:	6968      	ldr	r0, [r5, #20]
 8020a8c:	ea80 0107 	eor.w	r1, r0, r7
 8020a90:	62e9      	str	r1, [r5, #44]	@ 0x2c
 8020a92:	e7ed      	b.n	8020a70 <cmox_aesSmall_keySchedule+0xa8>
 8020a94:	2c07      	cmp	r4, #7
 8020a96:	d2f0      	bcs.n	8020a7a <cmox_aesSmall_keySchedule+0xb2>
 8020a98:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8020a9a:	6929      	ldr	r1, [r5, #16]
 8020a9c:	0e06      	lsrs	r6, r0, #24
 8020a9e:	f817 e006 	ldrb.w	lr, [r7, r6]
 8020aa2:	0206      	lsls	r6, r0, #8
 8020aa4:	0e36      	lsrs	r6, r6, #24
 8020aa6:	5dbe      	ldrb	r6, [r7, r6]
 8020aa8:	0436      	lsls	r6, r6, #16
 8020aaa:	ea46 6c0e 	orr.w	ip, r6, lr, lsl #24
 8020aae:	0406      	lsls	r6, r0, #16
 8020ab0:	ea4f 6e16 	mov.w	lr, r6, lsr #24
 8020ab4:	f817 600e 	ldrb.w	r6, [r7, lr]
 8020ab8:	b2c0      	uxtb	r0, r0
 8020aba:	5c38      	ldrb	r0, [r7, r0]
 8020abc:	ea4c 2606 	orr.w	r6, ip, r6, lsl #8
 8020ac0:	4330      	orrs	r0, r6
 8020ac2:	4041      	eors	r1, r0
 8020ac4:	6329      	str	r1, [r5, #48]	@ 0x30
 8020ac6:	2005      	movs	r0, #5
 8020ac8:	eb05 0180 	add.w	r1, r5, r0, lsl #2
 8020acc:	69cf      	ldr	r7, [r1, #28]
 8020ace:	680e      	ldr	r6, [r1, #0]
 8020ad0:	1c40      	adds	r0, r0, #1
 8020ad2:	4077      	eors	r7, r6
 8020ad4:	620f      	str	r7, [r1, #32]
 8020ad6:	2807      	cmp	r0, #7
 8020ad8:	d9f6      	bls.n	8020ac8 <cmox_aesSmall_keySchedule+0x100>
 8020ada:	e7c9      	b.n	8020a70 <cmox_aesSmall_keySchedule+0xa8>
 8020adc:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8020ae0:	e7c9      	b.n	8020a76 <cmox_aesSmall_keySchedule+0xae>
 8020ae2:	bf00      	nop
 8020ae4:	00010004 	.word	0x00010004
 8020ae8:	0802e574 	.word	0x0802e574
 8020aec:	0802c244 	.word	0x0802c244

08020af0 <cmox_cipherMode_init>:
 8020af0:	2200      	movs	r2, #0
 8020af2:	6042      	str	r2, [r0, #4]
 8020af4:	2001      	movs	r0, #1
 8020af6:	6088      	str	r0, [r1, #8]
 8020af8:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8020afc:	4770      	bx	lr
	...

08020b00 <cmox_cipherMode_setKey>:
 8020b00:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020b04:	b08c      	sub	sp, #48	@ 0x30
 8020b06:	4692      	mov	sl, r2
 8020b08:	4ae8      	ldr	r2, [pc, #928]	@ (8020eac <cmox_cipherMode_setKey+0x3ac>)
 8020b0a:	4be9      	ldr	r3, [pc, #932]	@ (8020eb0 <cmox_cipherMode_setKey+0x3b0>)
 8020b0c:	4de9      	ldr	r5, [pc, #932]	@ (8020eb4 <cmox_cipherMode_setKey+0x3b4>)
 8020b0e:	f8df 83a8 	ldr.w	r8, [pc, #936]	@ 8020eb8 <cmox_cipherMode_setKey+0x3b8>
 8020b12:	4eea      	ldr	r6, [pc, #936]	@ (8020ebc <cmox_cipherMode_setKey+0x3bc>)
 8020b14:	f8df b3a8 	ldr.w	fp, [pc, #936]	@ 8020ec0 <cmox_cipherMode_setKey+0x3c0>
 8020b18:	f10d 0c04 	add.w	ip, sp, #4
 8020b1c:	f1ba 0f10 	cmp.w	sl, #16
 8020b20:	d008      	beq.n	8020b34 <cmox_cipherMode_setKey+0x34>
 8020b22:	f1ba 0f18 	cmp.w	sl, #24
 8020b26:	f000 8092 	beq.w	8020c4e <cmox_cipherMode_setKey+0x14e>
 8020b2a:	f1ba 0f20 	cmp.w	sl, #32
 8020b2e:	f000 8118 	beq.w	8020d62 <cmox_cipherMode_setKey+0x262>
 8020b32:	e1a8      	b.n	8020e86 <cmox_cipherMode_setKey+0x386>
 8020b34:	e9db 0400 	ldrd	r0, r4, [fp]
 8020b38:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8020b3c:	4fe1      	ldr	r7, [pc, #900]	@ (8020ec4 <cmox_cipherMode_setKey+0x3c4>)
 8020b3e:	e9ce 0400 	strd	r0, r4, [lr]
 8020b42:	7838      	ldrb	r0, [r7, #0]
 8020b44:	2800      	cmp	r0, #0
 8020b46:	bf0c      	ite	eq
 8020b48:	f04f 0900 	moveq.w	r9, #0
 8020b4c:	f04f 0904 	movne.w	r9, #4
 8020b50:	f856 4009 	ldr.w	r4, [r6, r9]
 8020b54:	f85e 7009 	ldr.w	r7, [lr, r9]
 8020b58:	443c      	add	r4, r7
 8020b5a:	6023      	str	r3, [r4, #0]
 8020b5c:	6827      	ldr	r7, [r4, #0]
 8020b5e:	2301      	movs	r3, #1
 8020b60:	60a3      	str	r3, [r4, #8]
 8020b62:	7b8c      	ldrb	r4, [r1, #14]
 8020b64:	6873      	ldr	r3, [r6, #4]
 8020b66:	f8d6 9000 	ldr.w	r9, [r6]
 8020b6a:	9400      	str	r4, [sp, #0]
 8020b6c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8020b6e:	405f      	eors	r7, r3
 8020b70:	407c      	eors	r4, r7
 8020b72:	f8de 7004 	ldr.w	r7, [lr, #4]
 8020b76:	f084 0404 	eor.w	r4, r4, #4
 8020b7a:	ea87 0709 	eor.w	r7, r7, r9
 8020b7e:	f087 0efc 	eor.w	lr, r7, #252	@ 0xfc
 8020b82:	9f00      	ldr	r7, [sp, #0]
 8020b84:	4474      	add	r4, lr
 8020b86:	f084 0e52 	eor.w	lr, r4, #82	@ 0x52
 8020b8a:	44be      	add	lr, r7
 8020b8c:	f88c e00e 	strb.w	lr, [ip, #14]
 8020b90:	f04f 0e01 	mov.w	lr, #1
 8020b94:	f811 400e 	ldrb.w	r4, [r1, lr]
 8020b98:	f80c 400e 	strb.w	r4, [ip, lr]
 8020b9c:	f10e 0e01 	add.w	lr, lr, #1
 8020ba0:	f1be 0f0e 	cmp.w	lr, #14
 8020ba4:	d3f6      	bcc.n	8020b94 <cmox_cipherMode_setKey+0x94>
 8020ba6:	e9db 4700 	ldrd	r4, r7, [fp]
 8020baa:	2800      	cmp	r0, #0
 8020bac:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8020bb0:	e9ce 4700 	strd	r4, r7, [lr]
 8020bb4:	bf0c      	ite	eq
 8020bb6:	2700      	moveq	r7, #0
 8020bb8:	2704      	movne	r7, #4
 8020bba:	463c      	mov	r4, r7
 8020bbc:	59f7      	ldr	r7, [r6, r7]
 8020bbe:	f85e 4004 	ldr.w	r4, [lr, r4]
 8020bc2:	19e4      	adds	r4, r4, r7
 8020bc4:	f8c4 8000 	str.w	r8, [r4]
 8020bc8:	f8d4 8000 	ldr.w	r8, [r4]
 8020bcc:	2701      	movs	r7, #1
 8020bce:	60a7      	str	r7, [r4, #8]
 8020bd0:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8020bd2:	ea83 0808 	eor.w	r8, r3, r8
 8020bd6:	780f      	ldrb	r7, [r1, #0]
 8020bd8:	ea84 0408 	eor.w	r4, r4, r8
 8020bdc:	f084 0804 	eor.w	r8, r4, #4
 8020be0:	f8de 4004 	ldr.w	r4, [lr, #4]
 8020be4:	2800      	cmp	r0, #0
 8020be6:	ea84 0409 	eor.w	r4, r4, r9
 8020bea:	f084 04fc 	eor.w	r4, r4, #252	@ 0xfc
 8020bee:	4444      	add	r4, r8
 8020bf0:	f084 080b 	eor.w	r8, r4, #11
 8020bf4:	e9db 4e00 	ldrd	r4, lr, [fp]
 8020bf8:	44b8      	add	r8, r7
 8020bfa:	af09      	add	r7, sp, #36	@ 0x24
 8020bfc:	e9c7 4e00 	strd	r4, lr, [r7]
 8020c00:	f88d 8004 	strb.w	r8, [sp, #4]
 8020c04:	bf0e      	itee	eq
 8020c06:	f04f 0e00 	moveq.w	lr, #0
 8020c0a:	2004      	movne	r0, #4
 8020c0c:	4686      	movne	lr, r0
 8020c0e:	ac09      	add	r4, sp, #36	@ 0x24
 8020c10:	5836      	ldr	r6, [r6, r0]
 8020c12:	f854 000e 	ldr.w	r0, [r4, lr]
 8020c16:	1986      	adds	r6, r0, r6
 8020c18:	6035      	str	r5, [r6, #0]
 8020c1a:	6830      	ldr	r0, [r6, #0]
 8020c1c:	2501      	movs	r5, #1
 8020c1e:	60b5      	str	r5, [r6, #8]
 8020c20:	7bce      	ldrb	r6, [r1, #15]
 8020c22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8020c24:	4043      	eors	r3, r0
 8020c26:	6860      	ldr	r0, [r4, #4]
 8020c28:	404b      	eors	r3, r1
 8020c2a:	f083 0304 	eor.w	r3, r3, #4
 8020c2e:	ea80 0009 	eor.w	r0, r0, r9
 8020c32:	f080 00fc 	eor.w	r0, r0, #252	@ 0xfc
 8020c36:	4403      	add	r3, r0
 8020c38:	f083 0385 	eor.w	r3, r3, #133	@ 0x85
 8020c3c:	199b      	adds	r3, r3, r6
 8020c3e:	f88c 300f 	strb.w	r3, [ip, #15]
 8020c42:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8020c44:	7a28      	ldrb	r0, [r5, #8]
 8020c46:	07c1      	lsls	r1, r0, #31
 8020c48:	f100 811f 	bmi.w	8020e8a <cmox_cipherMode_setKey+0x38a>
 8020c4c:	e11b      	b.n	8020e86 <cmox_cipherMode_setKey+0x386>
 8020c4e:	e9db e900 	ldrd	lr, r9, [fp]
 8020c52:	a809      	add	r0, sp, #36	@ 0x24
 8020c54:	4c9b      	ldr	r4, [pc, #620]	@ (8020ec4 <cmox_cipherMode_setKey+0x3c4>)
 8020c56:	e9c0 e900 	strd	lr, r9, [r0]
 8020c5a:	7820      	ldrb	r0, [r4, #0]
 8020c5c:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8020c60:	2800      	cmp	r0, #0
 8020c62:	bf0c      	ite	eq
 8020c64:	f04f 0900 	moveq.w	r9, #0
 8020c68:	f04f 0904 	movne.w	r9, #4
 8020c6c:	f856 4009 	ldr.w	r4, [r6, r9]
 8020c70:	f85e 7009 	ldr.w	r7, [lr, r9]
 8020c74:	443c      	add	r4, r7
 8020c76:	6025      	str	r5, [r4, #0]
 8020c78:	6827      	ldr	r7, [r4, #0]
 8020c7a:	2501      	movs	r5, #1
 8020c7c:	60a5      	str	r5, [r4, #8]
 8020c7e:	7b8c      	ldrb	r4, [r1, #14]
 8020c80:	6875      	ldr	r5, [r6, #4]
 8020c82:	f8d6 9000 	ldr.w	r9, [r6]
 8020c86:	9400      	str	r4, [sp, #0]
 8020c88:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8020c8a:	406f      	eors	r7, r5
 8020c8c:	407c      	eors	r4, r7
 8020c8e:	f8de 7004 	ldr.w	r7, [lr, #4]
 8020c92:	f084 0404 	eor.w	r4, r4, #4
 8020c96:	ea87 0709 	eor.w	r7, r7, r9
 8020c9a:	f087 0efc 	eor.w	lr, r7, #252	@ 0xfc
 8020c9e:	9f00      	ldr	r7, [sp, #0]
 8020ca0:	4474      	add	r4, lr
 8020ca2:	f084 0e85 	eor.w	lr, r4, #133	@ 0x85
 8020ca6:	44be      	add	lr, r7
 8020ca8:	f88c e00e 	strb.w	lr, [ip, #14]
 8020cac:	f04f 0e01 	mov.w	lr, #1
 8020cb0:	f811 400e 	ldrb.w	r4, [r1, lr]
 8020cb4:	f80c 400e 	strb.w	r4, [ip, lr]
 8020cb8:	f10e 0e01 	add.w	lr, lr, #1
 8020cbc:	f1be 0f0e 	cmp.w	lr, #14
 8020cc0:	d3f6      	bcc.n	8020cb0 <cmox_cipherMode_setKey+0x1b0>
 8020cc2:	e9db 4700 	ldrd	r4, r7, [fp]
 8020cc6:	2800      	cmp	r0, #0
 8020cc8:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8020ccc:	e9ce 4700 	strd	r4, r7, [lr]
 8020cd0:	bf0c      	ite	eq
 8020cd2:	2700      	moveq	r7, #0
 8020cd4:	2704      	movne	r7, #4
 8020cd6:	463c      	mov	r4, r7
 8020cd8:	59f7      	ldr	r7, [r6, r7]
 8020cda:	f85e 4004 	ldr.w	r4, [lr, r4]
 8020cde:	19e4      	adds	r4, r4, r7
 8020ce0:	6023      	str	r3, [r4, #0]
 8020ce2:	6827      	ldr	r7, [r4, #0]
 8020ce4:	2301      	movs	r3, #1
 8020ce6:	60a3      	str	r3, [r4, #8]
 8020ce8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020cea:	406f      	eors	r7, r5
 8020cec:	780c      	ldrb	r4, [r1, #0]
 8020cee:	405f      	eors	r7, r3
 8020cf0:	f8de 3004 	ldr.w	r3, [lr, #4]
 8020cf4:	f087 0704 	eor.w	r7, r7, #4
 8020cf8:	ea83 0309 	eor.w	r3, r3, r9
 8020cfc:	f083 03fc 	eor.w	r3, r3, #252	@ 0xfc
 8020d00:	441f      	add	r7, r3
 8020d02:	f087 0752 	eor.w	r7, r7, #82	@ 0x52
 8020d06:	193f      	adds	r7, r7, r4
 8020d08:	f88d 7004 	strb.w	r7, [sp, #4]
 8020d0c:	e9db 7300 	ldrd	r7, r3, [fp]
 8020d10:	2800      	cmp	r0, #0
 8020d12:	ac09      	add	r4, sp, #36	@ 0x24
 8020d14:	e9c4 7300 	strd	r7, r3, [r4]
 8020d18:	bf0e      	itee	eq
 8020d1a:	2300      	moveq	r3, #0
 8020d1c:	2004      	movne	r0, #4
 8020d1e:	2304      	movne	r3, #4
 8020d20:	5836      	ldr	r6, [r6, r0]
 8020d22:	58e0      	ldr	r0, [r4, r3]
 8020d24:	2301      	movs	r3, #1
 8020d26:	1986      	adds	r6, r0, r6
 8020d28:	f8c6 8000 	str.w	r8, [r6]
 8020d2c:	6830      	ldr	r0, [r6, #0]
 8020d2e:	60b3      	str	r3, [r6, #8]
 8020d30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020d32:	4045      	eors	r5, r0
 8020d34:	6860      	ldr	r0, [r4, #4]
 8020d36:	405d      	eors	r5, r3
 8020d38:	7bce      	ldrb	r6, [r1, #15]
 8020d3a:	ea80 0009 	eor.w	r0, r0, r9
 8020d3e:	f085 0504 	eor.w	r5, r5, #4
 8020d42:	f080 00fc 	eor.w	r0, r0, #252	@ 0xfc
 8020d46:	4405      	add	r5, r0
 8020d48:	f085 050b 	eor.w	r5, r5, #11
 8020d4c:	19ad      	adds	r5, r5, r6
 8020d4e:	f88c 500f 	strb.w	r5, [ip, #15]
 8020d52:	2010      	movs	r0, #16
 8020d54:	5c0b      	ldrb	r3, [r1, r0]
 8020d56:	f80c 3000 	strb.w	r3, [ip, r0]
 8020d5a:	1c40      	adds	r0, r0, #1
 8020d5c:	2818      	cmp	r0, #24
 8020d5e:	d3f9      	bcc.n	8020d54 <cmox_cipherMode_setKey+0x254>
 8020d60:	e76f      	b.n	8020c42 <cmox_cipherMode_setKey+0x142>
 8020d62:	e9db e900 	ldrd	lr, r9, [fp]
 8020d66:	a809      	add	r0, sp, #36	@ 0x24
 8020d68:	4c56      	ldr	r4, [pc, #344]	@ (8020ec4 <cmox_cipherMode_setKey+0x3c4>)
 8020d6a:	e9c0 e900 	strd	lr, r9, [r0]
 8020d6e:	7820      	ldrb	r0, [r4, #0]
 8020d70:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8020d74:	2800      	cmp	r0, #0
 8020d76:	bf0c      	ite	eq
 8020d78:	f04f 0900 	moveq.w	r9, #0
 8020d7c:	f04f 0904 	movne.w	r9, #4
 8020d80:	f856 4009 	ldr.w	r4, [r6, r9]
 8020d84:	f85e 7009 	ldr.w	r7, [lr, r9]
 8020d88:	443c      	add	r4, r7
 8020d8a:	f8c4 8000 	str.w	r8, [r4]
 8020d8e:	6827      	ldr	r7, [r4, #0]
 8020d90:	f04f 0801 	mov.w	r8, #1
 8020d94:	f8c4 8008 	str.w	r8, [r4, #8]
 8020d98:	7fcc      	ldrb	r4, [r1, #31]
 8020d9a:	f8d6 8004 	ldr.w	r8, [r6, #4]
 8020d9e:	f8d6 9000 	ldr.w	r9, [r6]
 8020da2:	9400      	str	r4, [sp, #0]
 8020da4:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8020da6:	ea88 0707 	eor.w	r7, r8, r7
 8020daa:	407c      	eors	r4, r7
 8020dac:	f8de 7004 	ldr.w	r7, [lr, #4]
 8020db0:	f084 0404 	eor.w	r4, r4, #4
 8020db4:	ea87 0709 	eor.w	r7, r7, r9
 8020db8:	f087 0efc 	eor.w	lr, r7, #252	@ 0xfc
 8020dbc:	9f00      	ldr	r7, [sp, #0]
 8020dbe:	4474      	add	r4, lr
 8020dc0:	f084 0e0b 	eor.w	lr, r4, #11
 8020dc4:	44be      	add	lr, r7
 8020dc6:	f88c e01f 	strb.w	lr, [ip, #31]
 8020dca:	f04f 0e00 	mov.w	lr, #0
 8020dce:	f811 400e 	ldrb.w	r4, [r1, lr]
 8020dd2:	f80c 400e 	strb.w	r4, [ip, lr]
 8020dd6:	f10e 0e01 	add.w	lr, lr, #1
 8020dda:	f1be 0f10 	cmp.w	lr, #16
 8020dde:	d3f6      	bcc.n	8020dce <cmox_cipherMode_setKey+0x2ce>
 8020de0:	e9db 4700 	ldrd	r4, r7, [fp]
 8020de4:	2800      	cmp	r0, #0
 8020de6:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8020dea:	e9ce 4700 	strd	r4, r7, [lr]
 8020dee:	bf0c      	ite	eq
 8020df0:	2700      	moveq	r7, #0
 8020df2:	2704      	movne	r7, #4
 8020df4:	463c      	mov	r4, r7
 8020df6:	59f7      	ldr	r7, [r6, r7]
 8020df8:	f85e 4004 	ldr.w	r4, [lr, r4]
 8020dfc:	19e4      	adds	r4, r4, r7
 8020dfe:	6025      	str	r5, [r4, #0]
 8020e00:	6827      	ldr	r7, [r4, #0]
 8020e02:	2501      	movs	r5, #1
 8020e04:	60a5      	str	r5, [r4, #8]
 8020e06:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8020e08:	ea88 0707 	eor.w	r7, r8, r7
 8020e0c:	7c4c      	ldrb	r4, [r1, #17]
 8020e0e:	406f      	eors	r7, r5
 8020e10:	f8de 5004 	ldr.w	r5, [lr, #4]
 8020e14:	f087 0704 	eor.w	r7, r7, #4
 8020e18:	ea85 0509 	eor.w	r5, r5, r9
 8020e1c:	f085 05fc 	eor.w	r5, r5, #252	@ 0xfc
 8020e20:	442f      	add	r7, r5
 8020e22:	f087 0785 	eor.w	r7, r7, #133	@ 0x85
 8020e26:	193f      	adds	r7, r7, r4
 8020e28:	f88c 7011 	strb.w	r7, [ip, #17]
 8020e2c:	e9db 4700 	ldrd	r4, r7, [fp]
 8020e30:	2800      	cmp	r0, #0
 8020e32:	ad09      	add	r5, sp, #36	@ 0x24
 8020e34:	e9c5 4700 	strd	r4, r7, [r5]
 8020e38:	bf0e      	itee	eq
 8020e3a:	f04f 0b00 	moveq.w	fp, #0
 8020e3e:	2004      	movne	r0, #4
 8020e40:	4683      	movne	fp, r0
 8020e42:	5836      	ldr	r6, [r6, r0]
 8020e44:	f855 000b 	ldr.w	r0, [r5, fp]
 8020e48:	1986      	adds	r6, r0, r6
 8020e4a:	6033      	str	r3, [r6, #0]
 8020e4c:	6830      	ldr	r0, [r6, #0]
 8020e4e:	2301      	movs	r3, #1
 8020e50:	60b3      	str	r3, [r6, #8]
 8020e52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020e54:	ea88 0000 	eor.w	r0, r8, r0
 8020e58:	7c0e      	ldrb	r6, [r1, #16]
 8020e5a:	4058      	eors	r0, r3
 8020e5c:	f080 0804 	eor.w	r8, r0, #4
 8020e60:	6868      	ldr	r0, [r5, #4]
 8020e62:	ea80 0009 	eor.w	r0, r0, r9
 8020e66:	f080 00fc 	eor.w	r0, r0, #252	@ 0xfc
 8020e6a:	4440      	add	r0, r8
 8020e6c:	f080 0852 	eor.w	r8, r0, #82	@ 0x52
 8020e70:	44b0      	add	r8, r6
 8020e72:	f88c 8010 	strb.w	r8, [ip, #16]
 8020e76:	2012      	movs	r0, #18
 8020e78:	5c0b      	ldrb	r3, [r1, r0]
 8020e7a:	f80c 3000 	strb.w	r3, [ip, r0]
 8020e7e:	1c40      	adds	r0, r0, #1
 8020e80:	281f      	cmp	r0, #31
 8020e82:	d3f9      	bcc.n	8020e78 <cmox_cipherMode_setKey+0x378>
 8020e84:	e6dd      	b.n	8020c42 <cmox_cipherMode_setKey+0x142>
 8020e86:	4610      	mov	r0, r2
 8020e88:	e00d      	b.n	8020ea6 <cmox_cipherMode_setKey+0x3a6>
 8020e8a:	682b      	ldr	r3, [r5, #0]
 8020e8c:	4652      	mov	r2, sl
 8020e8e:	a901      	add	r1, sp, #4
 8020e90:	685e      	ldr	r6, [r3, #4]
 8020e92:	4628      	mov	r0, r5
 8020e94:	47b0      	blx	r6
 8020e96:	68a8      	ldr	r0, [r5, #8]
 8020e98:	f8c5 a004 	str.w	sl, [r5, #4]
 8020e9c:	f040 0004 	orr.w	r0, r0, #4
 8020ea0:	60a8      	str	r0, [r5, #8]
 8020ea2:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8020ea6:	b00d      	add	sp, #52	@ 0x34
 8020ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020eac:	00010003 	.word	0x00010003
 8020eb0:	f78e2254 	.word	0xf78e2254
 8020eb4:	2e8f137d 	.word	0x2e8f137d
 8020eb8:	910e0ba4 	.word	0x910e0ba4
 8020ebc:	0802c204 	.word	0x0802c204
 8020ec0:	08020f38 	.word	0x08020f38
 8020ec4:	200000a0 	.word	0x200000a0

08020ec8 <cmox_cipherMode_setIV>:
 8020ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8020eca:	9c05      	ldr	r4, [sp, #20]
 8020ecc:	2c00      	cmp	r4, #0
 8020ece:	bf18      	it	ne
 8020ed0:	2a00      	cmpne	r2, #0
 8020ed2:	d101      	bne.n	8020ed8 <cmox_cipherMode_setIV+0x10>
 8020ed4:	480d      	ldr	r0, [pc, #52]	@ (8020f0c <cmox_cipherMode_setIV+0x44>)
 8020ed6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020ed8:	2400      	movs	r4, #0
 8020eda:	e00d      	b.n	8020ef8 <cmox_cipherMode_setIV+0x30>
 8020edc:	4415      	add	r5, r2
 8020ede:	786f      	ldrb	r7, [r5, #1]
 8020ee0:	782e      	ldrb	r6, [r5, #0]
 8020ee2:	043f      	lsls	r7, r7, #16
 8020ee4:	ea47 6706 	orr.w	r7, r7, r6, lsl #24
 8020ee8:	78ae      	ldrb	r6, [r5, #2]
 8020eea:	78ed      	ldrb	r5, [r5, #3]
 8020eec:	ea47 2706 	orr.w	r7, r7, r6, lsl #8
 8020ef0:	432f      	orrs	r7, r5
 8020ef2:	f841 7024 	str.w	r7, [r1, r4, lsl #2]
 8020ef6:	1c64      	adds	r4, r4, #1
 8020ef8:	00a5      	lsls	r5, r4, #2
 8020efa:	429d      	cmp	r5, r3
 8020efc:	d3ee      	bcc.n	8020edc <cmox_cipherMode_setIV+0x14>
 8020efe:	6841      	ldr	r1, [r0, #4]
 8020f00:	f041 0101 	orr.w	r1, r1, #1
 8020f04:	6041      	str	r1, [r0, #4]
 8020f06:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8020f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020f0c:	00010003 	.word	0x00010003

08020f10 <cmox_cipher_setTagLen_empty>:
 8020f10:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8020f14:	4770      	bx	lr

08020f16 <cmox_cipher_setPayloadLen_empty>:
 8020f16:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8020f1a:	4770      	bx	lr

08020f1c <cmox_cipher_setADLen_empty>:
 8020f1c:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8020f20:	4770      	bx	lr

08020f22 <cmox_cipher_appendAD_empty>:
 8020f22:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8020f26:	4770      	bx	lr

08020f28 <cmox_cipher_generateTag_empty>:
 8020f28:	4800      	ldr	r0, [pc, #0]	@ (8020f2c <cmox_cipher_generateTag_empty+0x4>)
 8020f2a:	4770      	bx	lr
 8020f2c:	00010002 	.word	0x00010002

08020f30 <cmox_cipher_verifyTag_empty>:
 8020f30:	4800      	ldr	r0, [pc, #0]	@ (8020f34 <cmox_cipher_verifyTag_empty+0x4>)
 8020f32:	4770      	bx	lr
 8020f34:	00010002 	.word	0x00010002
 8020f38:	0101b004 	.word	0x0101b004
 8020f3c:	45011700 	.word	0x45011700

08020f40 <convert_block_2_bytes>:
 8020f40:	b530      	push	{r4, r5, lr}
 8020f42:	2200      	movs	r2, #0
 8020f44:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8020f48:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8020f4c:	70dc      	strb	r4, [r3, #3]
 8020f4e:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 8020f52:	0a2d      	lsrs	r5, r5, #8
 8020f54:	709d      	strb	r5, [r3, #2]
 8020f56:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8020f5a:	0c24      	lsrs	r4, r4, #16
 8020f5c:	705c      	strb	r4, [r3, #1]
 8020f5e:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8020f62:	1c52      	adds	r2, r2, #1
 8020f64:	0e24      	lsrs	r4, r4, #24
 8020f66:	701c      	strb	r4, [r3, #0]
 8020f68:	2a04      	cmp	r2, #4
 8020f6a:	d3eb      	bcc.n	8020f44 <convert_block_2_bytes+0x4>
 8020f6c:	bd30      	pop	{r4, r5, pc}

08020f6e <strlen>:
 8020f6e:	4603      	mov	r3, r0
 8020f70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020f74:	2a00      	cmp	r2, #0
 8020f76:	d1fb      	bne.n	8020f70 <strlen+0x2>
 8020f78:	1a18      	subs	r0, r3, r0
 8020f7a:	3801      	subs	r0, #1
 8020f7c:	4770      	bx	lr

08020f7e <__aeabi_memset>:
 8020f7e:	b470      	push	{r4, r5, r6}
 8020f80:	0784      	lsls	r4, r0, #30
 8020f82:	d046      	beq.n	8021012 <__aeabi_memset+0x94>
 8020f84:	1e4c      	subs	r4, r1, #1
 8020f86:	2900      	cmp	r1, #0
 8020f88:	d041      	beq.n	802100e <__aeabi_memset+0x90>
 8020f8a:	b2d5      	uxtb	r5, r2
 8020f8c:	4603      	mov	r3, r0
 8020f8e:	e002      	b.n	8020f96 <__aeabi_memset+0x18>
 8020f90:	1e61      	subs	r1, r4, #1
 8020f92:	b3e4      	cbz	r4, 802100e <__aeabi_memset+0x90>
 8020f94:	460c      	mov	r4, r1
 8020f96:	f803 5b01 	strb.w	r5, [r3], #1
 8020f9a:	0799      	lsls	r1, r3, #30
 8020f9c:	d1f8      	bne.n	8020f90 <__aeabi_memset+0x12>
 8020f9e:	2c03      	cmp	r4, #3
 8020fa0:	d92e      	bls.n	8021000 <__aeabi_memset+0x82>
 8020fa2:	b2d5      	uxtb	r5, r2
 8020fa4:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8020fa8:	2c0f      	cmp	r4, #15
 8020faa:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8020fae:	d919      	bls.n	8020fe4 <__aeabi_memset+0x66>
 8020fb0:	4626      	mov	r6, r4
 8020fb2:	f103 0110 	add.w	r1, r3, #16
 8020fb6:	3e10      	subs	r6, #16
 8020fb8:	2e0f      	cmp	r6, #15
 8020fba:	f841 5c10 	str.w	r5, [r1, #-16]
 8020fbe:	f841 5c0c 	str.w	r5, [r1, #-12]
 8020fc2:	f841 5c08 	str.w	r5, [r1, #-8]
 8020fc6:	f841 5c04 	str.w	r5, [r1, #-4]
 8020fca:	f101 0110 	add.w	r1, r1, #16
 8020fce:	d8f2      	bhi.n	8020fb6 <__aeabi_memset+0x38>
 8020fd0:	f1a4 0110 	sub.w	r1, r4, #16
 8020fd4:	f021 010f 	bic.w	r1, r1, #15
 8020fd8:	f004 040f 	and.w	r4, r4, #15
 8020fdc:	3110      	adds	r1, #16
 8020fde:	2c03      	cmp	r4, #3
 8020fe0:	440b      	add	r3, r1
 8020fe2:	d90d      	bls.n	8021000 <__aeabi_memset+0x82>
 8020fe4:	461e      	mov	r6, r3
 8020fe6:	4621      	mov	r1, r4
 8020fe8:	3904      	subs	r1, #4
 8020fea:	2903      	cmp	r1, #3
 8020fec:	f846 5b04 	str.w	r5, [r6], #4
 8020ff0:	d8fa      	bhi.n	8020fe8 <__aeabi_memset+0x6a>
 8020ff2:	1f21      	subs	r1, r4, #4
 8020ff4:	f021 0103 	bic.w	r1, r1, #3
 8020ff8:	3104      	adds	r1, #4
 8020ffa:	440b      	add	r3, r1
 8020ffc:	f004 0403 	and.w	r4, r4, #3
 8021000:	b12c      	cbz	r4, 802100e <__aeabi_memset+0x90>
 8021002:	b2d2      	uxtb	r2, r2
 8021004:	441c      	add	r4, r3
 8021006:	f803 2b01 	strb.w	r2, [r3], #1
 802100a:	42a3      	cmp	r3, r4
 802100c:	d1fb      	bne.n	8021006 <__aeabi_memset+0x88>
 802100e:	bc70      	pop	{r4, r5, r6}
 8021010:	4770      	bx	lr
 8021012:	460c      	mov	r4, r1
 8021014:	4603      	mov	r3, r0
 8021016:	e7c2      	b.n	8020f9e <__aeabi_memset+0x20>

08021018 <__aeabi_uldivmod>:
 8021018:	b953      	cbnz	r3, 8021030 <__aeabi_uldivmod+0x18>
 802101a:	b94a      	cbnz	r2, 8021030 <__aeabi_uldivmod+0x18>
 802101c:	2900      	cmp	r1, #0
 802101e:	bf08      	it	eq
 8021020:	2800      	cmpeq	r0, #0
 8021022:	bf1c      	itt	ne
 8021024:	f04f 31ff 	movne.w	r1, #4294967295
 8021028:	f04f 30ff 	movne.w	r0, #4294967295
 802102c:	f000 b97e 	b.w	802132c <__aeabi_idiv0>
 8021030:	f1ad 0c08 	sub.w	ip, sp, #8
 8021034:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8021038:	f000 f806 	bl	8021048 <__udivmoddi4>
 802103c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8021040:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8021044:	b004      	add	sp, #16
 8021046:	4770      	bx	lr

08021048 <__udivmoddi4>:
 8021048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802104c:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 802104e:	460c      	mov	r4, r1
 8021050:	2b00      	cmp	r3, #0
 8021052:	d14d      	bne.n	80210f0 <__udivmoddi4+0xa8>
 8021054:	428a      	cmp	r2, r1
 8021056:	460f      	mov	r7, r1
 8021058:	4684      	mov	ip, r0
 802105a:	4696      	mov	lr, r2
 802105c:	fab2 f382 	clz	r3, r2
 8021060:	d960      	bls.n	8021124 <__udivmoddi4+0xdc>
 8021062:	b14b      	cbz	r3, 8021078 <__udivmoddi4+0x30>
 8021064:	fa02 fe03 	lsl.w	lr, r2, r3
 8021068:	f1c3 0220 	rsb	r2, r3, #32
 802106c:	409f      	lsls	r7, r3
 802106e:	fa00 fc03 	lsl.w	ip, r0, r3
 8021072:	fa20 f202 	lsr.w	r2, r0, r2
 8021076:	4317      	orrs	r7, r2
 8021078:	ea4f 461e 	mov.w	r6, lr, lsr #16
 802107c:	fa1f f48e 	uxth.w	r4, lr
 8021080:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8021084:	fbb7 f1f6 	udiv	r1, r7, r6
 8021088:	fb06 7711 	mls	r7, r6, r1, r7
 802108c:	fb01 f004 	mul.w	r0, r1, r4
 8021090:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8021094:	4290      	cmp	r0, r2
 8021096:	d908      	bls.n	80210aa <__udivmoddi4+0x62>
 8021098:	eb1e 0202 	adds.w	r2, lr, r2
 802109c:	f101 37ff 	add.w	r7, r1, #4294967295
 80210a0:	d202      	bcs.n	80210a8 <__udivmoddi4+0x60>
 80210a2:	4290      	cmp	r0, r2
 80210a4:	f200 812d 	bhi.w	8021302 <__udivmoddi4+0x2ba>
 80210a8:	4639      	mov	r1, r7
 80210aa:	1a12      	subs	r2, r2, r0
 80210ac:	fa1f fc8c 	uxth.w	ip, ip
 80210b0:	fbb2 f0f6 	udiv	r0, r2, r6
 80210b4:	fb06 2210 	mls	r2, r6, r0, r2
 80210b8:	fb00 f404 	mul.w	r4, r0, r4
 80210bc:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 80210c0:	4564      	cmp	r4, ip
 80210c2:	d908      	bls.n	80210d6 <__udivmoddi4+0x8e>
 80210c4:	eb1e 0c0c 	adds.w	ip, lr, ip
 80210c8:	f100 32ff 	add.w	r2, r0, #4294967295
 80210cc:	d202      	bcs.n	80210d4 <__udivmoddi4+0x8c>
 80210ce:	4564      	cmp	r4, ip
 80210d0:	f200 811a 	bhi.w	8021308 <__udivmoddi4+0x2c0>
 80210d4:	4610      	mov	r0, r2
 80210d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80210da:	ebac 0c04 	sub.w	ip, ip, r4
 80210de:	2100      	movs	r1, #0
 80210e0:	b125      	cbz	r5, 80210ec <__udivmoddi4+0xa4>
 80210e2:	fa2c f303 	lsr.w	r3, ip, r3
 80210e6:	2200      	movs	r2, #0
 80210e8:	e9c5 3200 	strd	r3, r2, [r5]
 80210ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80210f0:	428b      	cmp	r3, r1
 80210f2:	d905      	bls.n	8021100 <__udivmoddi4+0xb8>
 80210f4:	b10d      	cbz	r5, 80210fa <__udivmoddi4+0xb2>
 80210f6:	e9c5 0100 	strd	r0, r1, [r5]
 80210fa:	2100      	movs	r1, #0
 80210fc:	4608      	mov	r0, r1
 80210fe:	e7f5      	b.n	80210ec <__udivmoddi4+0xa4>
 8021100:	fab3 f183 	clz	r1, r3
 8021104:	2900      	cmp	r1, #0
 8021106:	d14d      	bne.n	80211a4 <__udivmoddi4+0x15c>
 8021108:	42a3      	cmp	r3, r4
 802110a:	f0c0 80f2 	bcc.w	80212f2 <__udivmoddi4+0x2aa>
 802110e:	4290      	cmp	r0, r2
 8021110:	f080 80ef 	bcs.w	80212f2 <__udivmoddi4+0x2aa>
 8021114:	4606      	mov	r6, r0
 8021116:	4623      	mov	r3, r4
 8021118:	4608      	mov	r0, r1
 802111a:	2d00      	cmp	r5, #0
 802111c:	d0e6      	beq.n	80210ec <__udivmoddi4+0xa4>
 802111e:	e9c5 6300 	strd	r6, r3, [r5]
 8021122:	e7e3      	b.n	80210ec <__udivmoddi4+0xa4>
 8021124:	2b00      	cmp	r3, #0
 8021126:	f040 80a2 	bne.w	802126e <__udivmoddi4+0x226>
 802112a:	1a8a      	subs	r2, r1, r2
 802112c:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8021130:	fa1f f68e 	uxth.w	r6, lr
 8021134:	2101      	movs	r1, #1
 8021136:	fbb2 f4f7 	udiv	r4, r2, r7
 802113a:	fb07 2014 	mls	r0, r7, r4, r2
 802113e:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8021142:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8021146:	fb06 f004 	mul.w	r0, r6, r4
 802114a:	4290      	cmp	r0, r2
 802114c:	d90f      	bls.n	802116e <__udivmoddi4+0x126>
 802114e:	eb1e 0202 	adds.w	r2, lr, r2
 8021152:	f104 38ff 	add.w	r8, r4, #4294967295
 8021156:	bf2c      	ite	cs
 8021158:	f04f 0901 	movcs.w	r9, #1
 802115c:	f04f 0900 	movcc.w	r9, #0
 8021160:	4290      	cmp	r0, r2
 8021162:	d903      	bls.n	802116c <__udivmoddi4+0x124>
 8021164:	f1b9 0f00 	cmp.w	r9, #0
 8021168:	f000 80c8 	beq.w	80212fc <__udivmoddi4+0x2b4>
 802116c:	4644      	mov	r4, r8
 802116e:	1a12      	subs	r2, r2, r0
 8021170:	fa1f fc8c 	uxth.w	ip, ip
 8021174:	fbb2 f0f7 	udiv	r0, r2, r7
 8021178:	fb07 2210 	mls	r2, r7, r0, r2
 802117c:	fb00 f606 	mul.w	r6, r0, r6
 8021180:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8021184:	4566      	cmp	r6, ip
 8021186:	d908      	bls.n	802119a <__udivmoddi4+0x152>
 8021188:	eb1e 0c0c 	adds.w	ip, lr, ip
 802118c:	f100 32ff 	add.w	r2, r0, #4294967295
 8021190:	d202      	bcs.n	8021198 <__udivmoddi4+0x150>
 8021192:	4566      	cmp	r6, ip
 8021194:	f200 80bb 	bhi.w	802130e <__udivmoddi4+0x2c6>
 8021198:	4610      	mov	r0, r2
 802119a:	ebac 0c06 	sub.w	ip, ip, r6
 802119e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80211a2:	e79d      	b.n	80210e0 <__udivmoddi4+0x98>
 80211a4:	f1c1 0620 	rsb	r6, r1, #32
 80211a8:	408b      	lsls	r3, r1
 80211aa:	fa04 fe01 	lsl.w	lr, r4, r1
 80211ae:	fa22 f706 	lsr.w	r7, r2, r6
 80211b2:	fa20 fc06 	lsr.w	ip, r0, r6
 80211b6:	40f4      	lsrs	r4, r6
 80211b8:	408a      	lsls	r2, r1
 80211ba:	431f      	orrs	r7, r3
 80211bc:	ea4e 030c 	orr.w	r3, lr, ip
 80211c0:	fa00 fe01 	lsl.w	lr, r0, r1
 80211c4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80211c8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80211cc:	fa1f fc87 	uxth.w	ip, r7
 80211d0:	fbb4 f0f8 	udiv	r0, r4, r8
 80211d4:	fb08 4410 	mls	r4, r8, r0, r4
 80211d8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80211dc:	fb00 f90c 	mul.w	r9, r0, ip
 80211e0:	45a1      	cmp	r9, r4
 80211e2:	d90e      	bls.n	8021202 <__udivmoddi4+0x1ba>
 80211e4:	193c      	adds	r4, r7, r4
 80211e6:	f100 3aff 	add.w	sl, r0, #4294967295
 80211ea:	bf2c      	ite	cs
 80211ec:	f04f 0b01 	movcs.w	fp, #1
 80211f0:	f04f 0b00 	movcc.w	fp, #0
 80211f4:	45a1      	cmp	r9, r4
 80211f6:	d903      	bls.n	8021200 <__udivmoddi4+0x1b8>
 80211f8:	f1bb 0f00 	cmp.w	fp, #0
 80211fc:	f000 8093 	beq.w	8021326 <__udivmoddi4+0x2de>
 8021200:	4650      	mov	r0, sl
 8021202:	eba4 0409 	sub.w	r4, r4, r9
 8021206:	fa1f f983 	uxth.w	r9, r3
 802120a:	fbb4 f3f8 	udiv	r3, r4, r8
 802120e:	fb08 4413 	mls	r4, r8, r3, r4
 8021212:	fb03 fc0c 	mul.w	ip, r3, ip
 8021216:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 802121a:	45a4      	cmp	ip, r4
 802121c:	d906      	bls.n	802122c <__udivmoddi4+0x1e4>
 802121e:	193c      	adds	r4, r7, r4
 8021220:	f103 38ff 	add.w	r8, r3, #4294967295
 8021224:	d201      	bcs.n	802122a <__udivmoddi4+0x1e2>
 8021226:	45a4      	cmp	ip, r4
 8021228:	d87a      	bhi.n	8021320 <__udivmoddi4+0x2d8>
 802122a:	4643      	mov	r3, r8
 802122c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8021230:	eba4 040c 	sub.w	r4, r4, ip
 8021234:	fba0 9802 	umull	r9, r8, r0, r2
 8021238:	4544      	cmp	r4, r8
 802123a:	46cc      	mov	ip, r9
 802123c:	4643      	mov	r3, r8
 802123e:	d302      	bcc.n	8021246 <__udivmoddi4+0x1fe>
 8021240:	d106      	bne.n	8021250 <__udivmoddi4+0x208>
 8021242:	45ce      	cmp	lr, r9
 8021244:	d204      	bcs.n	8021250 <__udivmoddi4+0x208>
 8021246:	3801      	subs	r0, #1
 8021248:	ebb9 0c02 	subs.w	ip, r9, r2
 802124c:	eb68 0307 	sbc.w	r3, r8, r7
 8021250:	b15d      	cbz	r5, 802126a <__udivmoddi4+0x222>
 8021252:	ebbe 020c 	subs.w	r2, lr, ip
 8021256:	eb64 0403 	sbc.w	r4, r4, r3
 802125a:	fa04 f606 	lsl.w	r6, r4, r6
 802125e:	fa22 f301 	lsr.w	r3, r2, r1
 8021262:	40cc      	lsrs	r4, r1
 8021264:	431e      	orrs	r6, r3
 8021266:	e9c5 6400 	strd	r6, r4, [r5]
 802126a:	2100      	movs	r1, #0
 802126c:	e73e      	b.n	80210ec <__udivmoddi4+0xa4>
 802126e:	fa02 fe03 	lsl.w	lr, r2, r3
 8021272:	f1c3 0120 	rsb	r1, r3, #32
 8021276:	fa04 f203 	lsl.w	r2, r4, r3
 802127a:	fa00 fc03 	lsl.w	ip, r0, r3
 802127e:	40cc      	lsrs	r4, r1
 8021280:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8021284:	fa20 f101 	lsr.w	r1, r0, r1
 8021288:	fa1f f68e 	uxth.w	r6, lr
 802128c:	fbb4 f0f7 	udiv	r0, r4, r7
 8021290:	430a      	orrs	r2, r1
 8021292:	fb07 4410 	mls	r4, r7, r0, r4
 8021296:	0c11      	lsrs	r1, r2, #16
 8021298:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 802129c:	fb00 f406 	mul.w	r4, r0, r6
 80212a0:	428c      	cmp	r4, r1
 80212a2:	d90e      	bls.n	80212c2 <__udivmoddi4+0x27a>
 80212a4:	eb1e 0101 	adds.w	r1, lr, r1
 80212a8:	f100 38ff 	add.w	r8, r0, #4294967295
 80212ac:	bf2c      	ite	cs
 80212ae:	f04f 0901 	movcs.w	r9, #1
 80212b2:	f04f 0900 	movcc.w	r9, #0
 80212b6:	428c      	cmp	r4, r1
 80212b8:	d902      	bls.n	80212c0 <__udivmoddi4+0x278>
 80212ba:	f1b9 0f00 	cmp.w	r9, #0
 80212be:	d02c      	beq.n	802131a <__udivmoddi4+0x2d2>
 80212c0:	4640      	mov	r0, r8
 80212c2:	1b09      	subs	r1, r1, r4
 80212c4:	b292      	uxth	r2, r2
 80212c6:	fbb1 f4f7 	udiv	r4, r1, r7
 80212ca:	fb07 1114 	mls	r1, r7, r4, r1
 80212ce:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80212d2:	fb04 f106 	mul.w	r1, r4, r6
 80212d6:	4291      	cmp	r1, r2
 80212d8:	d907      	bls.n	80212ea <__udivmoddi4+0x2a2>
 80212da:	eb1e 0202 	adds.w	r2, lr, r2
 80212de:	f104 38ff 	add.w	r8, r4, #4294967295
 80212e2:	d201      	bcs.n	80212e8 <__udivmoddi4+0x2a0>
 80212e4:	4291      	cmp	r1, r2
 80212e6:	d815      	bhi.n	8021314 <__udivmoddi4+0x2cc>
 80212e8:	4644      	mov	r4, r8
 80212ea:	1a52      	subs	r2, r2, r1
 80212ec:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 80212f0:	e721      	b.n	8021136 <__udivmoddi4+0xee>
 80212f2:	1a86      	subs	r6, r0, r2
 80212f4:	eb64 0303 	sbc.w	r3, r4, r3
 80212f8:	2001      	movs	r0, #1
 80212fa:	e70e      	b.n	802111a <__udivmoddi4+0xd2>
 80212fc:	3c02      	subs	r4, #2
 80212fe:	4472      	add	r2, lr
 8021300:	e735      	b.n	802116e <__udivmoddi4+0x126>
 8021302:	3902      	subs	r1, #2
 8021304:	4472      	add	r2, lr
 8021306:	e6d0      	b.n	80210aa <__udivmoddi4+0x62>
 8021308:	44f4      	add	ip, lr
 802130a:	3802      	subs	r0, #2
 802130c:	e6e3      	b.n	80210d6 <__udivmoddi4+0x8e>
 802130e:	44f4      	add	ip, lr
 8021310:	3802      	subs	r0, #2
 8021312:	e742      	b.n	802119a <__udivmoddi4+0x152>
 8021314:	3c02      	subs	r4, #2
 8021316:	4472      	add	r2, lr
 8021318:	e7e7      	b.n	80212ea <__udivmoddi4+0x2a2>
 802131a:	3802      	subs	r0, #2
 802131c:	4471      	add	r1, lr
 802131e:	e7d0      	b.n	80212c2 <__udivmoddi4+0x27a>
 8021320:	3b02      	subs	r3, #2
 8021322:	443c      	add	r4, r7
 8021324:	e782      	b.n	802122c <__udivmoddi4+0x1e4>
 8021326:	3802      	subs	r0, #2
 8021328:	443c      	add	r4, r7
 802132a:	e76a      	b.n	8021202 <__udivmoddi4+0x1ba>

0802132c <__aeabi_idiv0>:
 802132c:	4770      	bx	lr
 802132e:	bf00      	nop

08021330 <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8021330:	b500      	push	{lr}
 8021332:	b089      	sub	sp, #36	@ 0x24

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8021334:	2220      	movs	r2, #32
 8021336:	2100      	movs	r1, #0
 8021338:	4668      	mov	r0, sp
 802133a:	f00a f88d 	bl	802b458 <memset>
  hadc2.Instance = ADC2;
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 802133e:	2204      	movs	r2, #4
  hadc2.Instance = ADC2;
 8021340:	4818      	ldr	r0, [pc, #96]	@ (80213a4 <MX_ADC2_Init+0x74>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8021342:	2300      	movs	r3, #0
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8021344:	6142      	str	r2, [r0, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
  hadc2.Init.ContinuousConvMode = DISABLE;
  hadc2.Init.NbrOfConversion = 1;
 8021346:	2201      	movs	r2, #1
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8021348:	f8df c060 	ldr.w	ip, [pc, #96]	@ 80213ac <MX_ADC2_Init+0x7c>
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 802134c:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8021350:	e9c0 c300 	strd	ip, r3, [r0]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8021354:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8021358:	6103      	str	r3, [r0, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 802135a:	8303      	strh	r3, [r0, #24]
  hadc2.Init.NbrOfConversion = 1;
 802135c:	61c2      	str	r2, [r0, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 802135e:	f880 3020 	strb.w	r3, [r0, #32]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8021362:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  hadc2.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8021366:	6303      	str	r3, [r0, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8021368:	6383      	str	r3, [r0, #56]	@ 0x38
  hadc2.Init.OversamplingMode = DISABLE;
 802136a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 802136e:	f000 fdc9 	bl	8021f04 <HAL_ADC_Init>
 8021372:	b108      	cbz	r0, 8021378 <MX_ADC2_Init+0x48>
  {
    Error_Handler();
 8021374:	f000 faa4 	bl	80218c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8021378:	2306      	movs	r3, #6
 802137a:	4a0b      	ldr	r2, [pc, #44]	@ (80213a8 <MX_ADC2_Init+0x78>)
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 802137c:	2103      	movs	r1, #3
  sConfig.Rank = ADC_REGULAR_RANK_1;
 802137e:	e9cd 2300 	strd	r2, r3, [sp]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8021382:	237f      	movs	r3, #127	@ 0x7f
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
 8021384:	2004      	movs	r0, #4
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8021386:	e9cd 1302 	strd	r1, r3, [sp, #8]
  sConfig.Offset = 0;
 802138a:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 802138c:	4669      	mov	r1, sp
  sConfig.Offset = 0;
 802138e:	e9cd 0304 	strd	r0, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8021392:	4804      	ldr	r0, [pc, #16]	@ (80213a4 <MX_ADC2_Init+0x74>)
 8021394:	f000 ff0a 	bl	80221ac <HAL_ADC_ConfigChannel>
 8021398:	b108      	cbz	r0, 802139e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 802139a:	f000 fa91 	bl	80218c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 802139e:	b009      	add	sp, #36	@ 0x24
 80213a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80213a4:	200000a4 	.word	0x200000a4
 80213a8:	2e300800 	.word	0x2e300800
 80213ac:	42028100 	.word	0x42028100

080213b0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80213b0:	b510      	push	{r4, lr}
 80213b2:	4604      	mov	r4, r0
 80213b4:	b0ca      	sub	sp, #296	@ 0x128

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80213b6:	2214      	movs	r2, #20
 80213b8:	2100      	movs	r1, #0
 80213ba:	a803      	add	r0, sp, #12
 80213bc:	f00a f84c 	bl	802b458 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80213c0:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80213c4:	2100      	movs	r1, #0
 80213c6:	a808      	add	r0, sp, #32
 80213c8:	f00a f846 	bl	802b458 <memset>
  if(adcHandle->Instance==ADC2)
 80213cc:	6822      	ldr	r2, [r4, #0]
 80213ce:	4b21      	ldr	r3, [pc, #132]	@ (8021454 <HAL_ADC_MspInit+0xa4>)
 80213d0:	429a      	cmp	r2, r3
 80213d2:	d13d      	bne.n	8021450 <HAL_ADC_MspInit+0xa0>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80213d4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80213d8:	2300      	movs	r3, #0
    PeriphClkInitStruct.PLL2.PLL2M = 3;
    PeriphClkInitStruct.PLL2.PLL2N = 64;
    PeriphClkInitStruct.PLL2.PLL2P = 2;
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
    PeriphClkInitStruct.PLL2.PLL2R = 4;
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 80213da:	2004      	movs	r0, #4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80213dc:	e9cd 2308 	strd	r2, r3, [sp, #32]
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSE;
 80213e0:	2303      	movs	r3, #3
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 80213e2:	2208      	movs	r2, #8
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80213e4:	2140      	movs	r1, #64	@ 0x40
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 80213e6:	e9cd 020f 	strd	r0, r2, [sp, #60]	@ 0x3c
    PeriphClkInitStruct.PLL2.PLL2M = 3;
 80213ea:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVR;
 80213ee:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80213f2:	2302      	movs	r3, #2
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_PLL2R;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80213f4:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80213f6:	e9cd 130c 	strd	r1, r3, [sp, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80213fa:	930e      	str	r3, [sp, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVR;
 80213fc:	9213      	str	r2, [sp, #76]	@ 0x4c
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_PLL2R;
 80213fe:	933c      	str	r3, [sp, #240]	@ 0xf0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8021400:	f003 fce4 	bl	8024dcc <HAL_RCCEx_PeriphCLKConfig>
 8021404:	b108      	cbz	r0, 802140a <HAL_ADC_MspInit+0x5a>
    {
      Error_Handler();
 8021406:	f000 fa5b 	bl	80218c0 <Error_Handler>
    }

    /* ADC2 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 802140a:	4b13      	ldr	r3, [pc, #76]	@ (8021458 <HAL_ADC_MspInit+0xa8>)
    PC1     ------> ADC2_INP11
    */
    GPIO_InitStruct.Pin = TEMP_ADC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(TEMP_ADC_GPIO_Port, &GPIO_InitStruct);
 802140c:	4813      	ldr	r0, [pc, #76]	@ (802145c <HAL_ADC_MspInit+0xac>)
    __HAL_RCC_ADC_CLK_ENABLE();
 802140e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
    HAL_GPIO_Init(TEMP_ADC_GPIO_Port, &GPIO_InitStruct);
 8021412:	a903      	add	r1, sp, #12
    __HAL_RCC_ADC_CLK_ENABLE();
 8021414:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8021418:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 802141c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8021420:	f402 6280 	and.w	r2, r2, #1024	@ 0x400
 8021424:	9201      	str	r2, [sp, #4]
 8021426:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021428:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 802142c:	f042 0204 	orr.w	r2, r2, #4
 8021430:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8021434:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8021438:	2202      	movs	r2, #2
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802143a:	f003 0304 	and.w	r3, r3, #4
 802143e:	9302      	str	r3, [sp, #8]
 8021440:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8021442:	2303      	movs	r3, #3
 8021444:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021448:	2300      	movs	r3, #0
 802144a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(TEMP_ADC_GPIO_Port, &GPIO_InitStruct);
 802144c:	f002 f962 	bl	8023714 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8021450:	b04a      	add	sp, #296	@ 0x128
 8021452:	bd10      	pop	{r4, pc}
 8021454:	42028100 	.word	0x42028100
 8021458:	44020c00 	.word	0x44020c00
 802145c:	42020800 	.word	0x42020800

08021460 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8021460:	b508      	push	{r3, lr}
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8021462:	4808      	ldr	r0, [pc, #32]	@ (8021484 <MX_CRC_Init+0x24>)
 8021464:	4b08      	ldr	r3, [pc, #32]	@ (8021488 <MX_CRC_Init+0x28>)
 8021466:	6003      	str	r3, [r0, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8021468:	2300      	movs	r3, #0
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 802146a:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 802146e:	8083      	strh	r3, [r0, #4]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8021470:	2301      	movs	r3, #1
 8021472:	6203      	str	r3, [r0, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8021474:	f001 fb5a 	bl	8022b2c <HAL_CRC_Init>
 8021478:	b118      	cbz	r0, 8021482 <MX_CRC_Init+0x22>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 802147a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 802147e:	f000 ba1f 	b.w	80218c0 <Error_Handler>
}
 8021482:	bd08      	pop	{r3, pc}
 8021484:	2000010c 	.word	0x2000010c
 8021488:	40023000 	.word	0x40023000

0802148c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{

  if(crcHandle->Instance==CRC)
 802148c:	6802      	ldr	r2, [r0, #0]
 802148e:	4b09      	ldr	r3, [pc, #36]	@ (80214b4 <HAL_CRC_MspInit+0x28>)
{
 8021490:	b082      	sub	sp, #8
  if(crcHandle->Instance==CRC)
 8021492:	429a      	cmp	r2, r3
 8021494:	d10c      	bne.n	80214b0 <HAL_CRC_MspInit+0x24>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8021496:	4b08      	ldr	r3, [pc, #32]	@ (80214b8 <HAL_CRC_MspInit+0x2c>)
 8021498:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 802149c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80214a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 80214a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80214a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80214ac:	9301      	str	r3, [sp, #4]
 80214ae:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80214b0:	b002      	add	sp, #8
 80214b2:	4770      	bx	lr
 80214b4:	40023000 	.word	0x40023000
 80214b8:	44020c00 	.word	0x44020c00

080214bc <MX_GPDMA1_Init>:
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 80214bc:	4b10      	ldr	r3, [pc, #64]	@ (8021500 <MX_GPDMA1_Init+0x44>)
{
 80214be:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 80214c0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel6_IRQn, 2, 0);
 80214c4:	2102      	movs	r1, #2
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 80214c6:	f042 0201 	orr.w	r2, r2, #1
 80214ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 80214ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
    HAL_NVIC_SetPriority(GPDMA1_Channel6_IRQn, 2, 0);
 80214d2:	2200      	movs	r2, #0
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 80214d4:	f003 0301 	and.w	r3, r3, #1
 80214d8:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(GPDMA1_Channel6_IRQn, 2, 0);
 80214da:	2021      	movs	r0, #33	@ 0x21
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 80214dc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(GPDMA1_Channel6_IRQn, 2, 0);
 80214de:	f001 fa2b 	bl	8022938 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel6_IRQn);
 80214e2:	2021      	movs	r0, #33	@ 0x21
 80214e4:	f001 fa58 	bl	8022998 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPDMA1_Channel7_IRQn, 3, 0);
 80214e8:	2200      	movs	r2, #0
 80214ea:	2103      	movs	r1, #3
 80214ec:	2022      	movs	r0, #34	@ 0x22
 80214ee:	f001 fa23 	bl	8022938 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel7_IRQn);
 80214f2:	2022      	movs	r0, #34	@ 0x22
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 80214f4:	b003      	add	sp, #12
 80214f6:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(GPDMA1_Channel7_IRQn);
 80214fa:	f001 ba4d 	b.w	8022998 <HAL_NVIC_EnableIRQ>
 80214fe:	bf00      	nop
 8021500:	44020c00 	.word	0x44020c00

08021504 <MX_GPIO_Init>:
     PB3(JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021504:	2214      	movs	r2, #20
{
 8021506:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802150a:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802150c:	eb0d 0002 	add.w	r0, sp, r2
 8021510:	2100      	movs	r1, #0
 8021512:	f009 ffa1 	bl	802b458 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8021516:	4b50      	ldr	r3, [pc, #320]	@ (8021658 <MX_GPIO_Init+0x154>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_STATE_GPIO_Port, LED_STATE_Pin, GPIO_PIN_SET);
 8021518:	4d50      	ldr	r5, [pc, #320]	@ (802165c <MX_GPIO_Init+0x158>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 802151a:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VIB_01_Pin|VIB_02_Pin|VIB_03_Pin|VIB_04_Pin
 802151e:	4e50      	ldr	r6, [pc, #320]	@ (8021660 <MX_GPIO_Init+0x15c>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8021520:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8021524:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8021528:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
  HAL_GPIO_WritePin(LED_STATE_GPIO_Port, LED_STATE_Pin, GPIO_PIN_SET);
 802152c:	4628      	mov	r0, r5
  __HAL_RCC_GPIOH_CLK_ENABLE();
 802152e:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8021532:	9200      	str	r2, [sp, #0]
 8021534:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8021536:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FTDI_RESET_GPIO_Port, FTDI_RESET_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_ERR_Pin|LED_SYS_Pin, GPIO_PIN_SET);
 802153a:	f8df 812c 	ldr.w	r8, [pc, #300]	@ 8021668 <MX_GPIO_Init+0x164>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 802153e:	f042 0204 	orr.w	r2, r2, #4
 8021542:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8021546:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_STATE_Pin|TRIG_01_Pin|TRIG_02_Pin|DCDC_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802154a:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 802154c:	f002 0204 	and.w	r2, r2, #4
 8021550:	9201      	str	r2, [sp, #4]
 8021552:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8021554:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8021558:	2701      	movs	r7, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 802155a:	f042 0201 	orr.w	r2, r2, #1
 802155e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8021562:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8021566:	f002 0201 	and.w	r2, r2, #1
 802156a:	9202      	str	r2, [sp, #8]
 802156c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 802156e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8021572:	f042 0208 	orr.w	r2, r2, #8
 8021576:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 802157a:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 802157e:	f002 0208 	and.w	r2, r2, #8
 8021582:	9203      	str	r2, [sp, #12]
 8021584:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8021586:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 802158a:	f042 0202 	orr.w	r2, r2, #2
 802158e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  HAL_GPIO_WritePin(LED_STATE_GPIO_Port, LED_STATE_Pin, GPIO_PIN_SET);
 8021592:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8021594:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
  HAL_GPIO_WritePin(LED_STATE_GPIO_Port, LED_STATE_Pin, GPIO_PIN_SET);
 8021598:	4611      	mov	r1, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 802159a:	f003 0302 	and.w	r3, r3, #2
 802159e:	9304      	str	r3, [sp, #16]
 80215a0:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LED_STATE_GPIO_Port, LED_STATE_Pin, GPIO_PIN_SET);
 80215a2:	f002 f9c9 	bl	8023938 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, VIB_01_Pin|VIB_02_Pin|VIB_03_Pin|VIB_04_Pin
 80215a6:	4630      	mov	r0, r6
 80215a8:	2200      	movs	r2, #0
 80215aa:	217f      	movs	r1, #127	@ 0x7f
 80215ac:	f002 f9c4 	bl	8023938 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, TRIG_01_Pin|TRIG_02_Pin|DCDC_EN_Pin, GPIO_PIN_RESET);
 80215b0:	4628      	mov	r0, r5
 80215b2:	2200      	movs	r2, #0
 80215b4:	2170      	movs	r1, #112	@ 0x70
 80215b6:	f002 f9bf 	bl	8023938 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FTDI_RESET_GPIO_Port, FTDI_RESET_Pin, GPIO_PIN_SET);
 80215ba:	4630      	mov	r0, r6
 80215bc:	2201      	movs	r2, #1
 80215be:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80215c2:	f002 f9b9 	bl	8023938 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED_ERR_Pin|LED_SYS_Pin, GPIO_PIN_SET);
 80215c6:	2201      	movs	r2, #1
 80215c8:	4640      	mov	r0, r8
 80215ca:	2130      	movs	r1, #48	@ 0x30
 80215cc:	f002 f9b4 	bl	8023938 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80215d0:	2371      	movs	r3, #113	@ 0x71
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80215d2:	4628      	mov	r0, r5
 80215d4:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80215d6:	e9cd 3705 	strd	r3, r7, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80215da:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80215de:	f002 f899 	bl	8023714 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCDC_ALT_Pin;
 80215e2:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(DCDC_ALT_GPIO_Port, &GPIO_InitStruct);
 80215e4:	4628      	mov	r0, r5
 80215e6:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80215e8:	e9cd 3405 	strd	r3, r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80215ec:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(DCDC_ALT_GPIO_Port, &GPIO_InitStruct);
 80215ee:	f002 f891 	bl	8023714 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = VIB_01_Pin|VIB_02_Pin|VIB_03_Pin|VIB_04_Pin
 80215f2:	237f      	movs	r3, #127	@ 0x7f
                          |VIB_05_Pin|VIB_06_Pin|VIB_07_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80215f4:	4630      	mov	r0, r6
 80215f6:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80215f8:	e9cd 3705 	strd	r3, r7, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80215fc:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021600:	f002 f888 	bl	8023714 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FTDI_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8021604:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8021608:	2311      	movs	r3, #17
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(FTDI_RESET_GPIO_Port, &GPIO_InitStruct);
 802160a:	4630      	mov	r0, r6
 802160c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 802160e:	e9cd 2305 	strd	r2, r3, [sp, #20]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FTDI_GPIO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8021612:	2602      	movs	r6, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021614:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(FTDI_RESET_GPIO_Port, &GPIO_InitStruct);
 8021618:	f002 f87c 	bl	8023714 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FTDI_GPIO3_Pin;
 802161c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  HAL_GPIO_Init(FTDI_GPIO3_GPIO_Port, &GPIO_InitStruct);
 8021620:	4628      	mov	r0, r5
 8021622:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8021624:	e9cd 3405 	strd	r3, r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8021628:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(FTDI_GPIO3_GPIO_Port, &GPIO_InitStruct);
 802162a:	f002 f873 	bl	8023714 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FTDI_GPIO2_Pin;
 802162e:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(FTDI_GPIO2_GPIO_Port, &GPIO_InitStruct);
 8021630:	a905      	add	r1, sp, #20
 8021632:	480c      	ldr	r0, [pc, #48]	@ (8021664 <MX_GPIO_Init+0x160>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8021634:	e9cd 3405 	strd	r3, r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8021638:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(FTDI_GPIO2_GPIO_Port, &GPIO_InitStruct);
 802163a:	f002 f86b 	bl	8023714 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_ERR_Pin|LED_SYS_Pin;
 802163e:	2330      	movs	r3, #48	@ 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8021640:	4640      	mov	r0, r8
 8021642:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8021644:	e9cd 3705 	strd	r3, r7, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021648:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802164c:	f002 f862 	bl	8023714 <HAL_GPIO_Init>

}
 8021650:	b00a      	add	sp, #40	@ 0x28
 8021652:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8021656:	bf00      	nop
 8021658:	44020c00 	.word	0x44020c00
 802165c:	42020800 	.word	0x42020800
 8021660:	42020000 	.word	0x42020000
 8021664:	42020c00 	.word	0x42020c00
 8021668:	42020400 	.word	0x42020400

0802166c <MX_GTZC_Init>:
  /* USER CODE END GTZC_Init 1 */
  /* USER CODE BEGIN GTZC_Init 2 */

  /* USER CODE END GTZC_Init 2 */

}
 802166c:	4770      	bx	lr
	...

08021670 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8021670:	b508      	push	{r3, lr}
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8021672:	4812      	ldr	r0, [pc, #72]	@ (80216bc <MX_I2C3_Init+0x4c>)
  hi2c3.Init.Timing = 0x10C043E5;
 8021674:	4a12      	ldr	r2, [pc, #72]	@ (80216c0 <MX_I2C3_Init+0x50>)
 8021676:	4b13      	ldr	r3, [pc, #76]	@ (80216c4 <MX_I2C3_Init+0x54>)
 8021678:	e9c0 2300 	strd	r2, r3, [r0]
  hi2c3.Init.OwnAddress1 = 0;
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 802167c:	2300      	movs	r3, #0
 802167e:	2201      	movs	r2, #1
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c3.Init.OwnAddress2 = 0;
 8021680:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8021684:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8021688:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 802168c:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 802168e:	f002 fa94 	bl	8023bba <HAL_I2C_Init>
 8021692:	b108      	cbz	r0, 8021698 <MX_I2C3_Init+0x28>
  {
    Error_Handler();
 8021694:	f000 f914 	bl	80218c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8021698:	2100      	movs	r1, #0
 802169a:	4808      	ldr	r0, [pc, #32]	@ (80216bc <MX_I2C3_Init+0x4c>)
 802169c:	f002 fd1b 	bl	80240d6 <HAL_I2CEx_ConfigAnalogFilter>
 80216a0:	b108      	cbz	r0, 80216a6 <MX_I2C3_Init+0x36>
  {
    Error_Handler();
 80216a2:	f000 f90d 	bl	80218c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80216a6:	2100      	movs	r1, #0
 80216a8:	4804      	ldr	r0, [pc, #16]	@ (80216bc <MX_I2C3_Init+0x4c>)
 80216aa:	f002 fd3a 	bl	8024122 <HAL_I2CEx_ConfigDigitalFilter>
 80216ae:	b118      	cbz	r0, 80216b8 <MX_I2C3_Init+0x48>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80216b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80216b4:	f000 b904 	b.w	80218c0 <Error_Handler>
}
 80216b8:	bd08      	pop	{r3, pc}
 80216ba:	bf00      	nop
 80216bc:	20000130 	.word	0x20000130
 80216c0:	44002800 	.word	0x44002800
 80216c4:	10c043e5 	.word	0x10c043e5

080216c8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80216c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80216ca:	4604      	mov	r4, r0
 80216cc:	b0cb      	sub	sp, #300	@ 0x12c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80216ce:	2214      	movs	r2, #20
 80216d0:	2100      	movs	r1, #0
 80216d2:	a803      	add	r0, sp, #12
 80216d4:	f009 fec0 	bl	802b458 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80216d8:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80216dc:	2100      	movs	r1, #0
 80216de:	a808      	add	r0, sp, #32
 80216e0:	f009 feba 	bl	802b458 <memset>
  if(i2cHandle->Instance==I2C3)
 80216e4:	6822      	ldr	r2, [r4, #0]
 80216e6:	4b27      	ldr	r3, [pc, #156]	@ (8021784 <HAL_I2C_MspInit+0xbc>)
 80216e8:	429a      	cmp	r2, r3
 80216ea:	d148      	bne.n	802177e <HAL_I2C_MspInit+0xb6>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80216ec:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80216f0:	2300      	movs	r3, #0
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK3;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80216f2:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80216f4:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80216f8:	f003 fb68 	bl	8024dcc <HAL_RCCEx_PeriphCLKConfig>
 80216fc:	b108      	cbz	r0, 8021702 <HAL_I2C_MspInit+0x3a>
    {
      Error_Handler();
 80216fe:	f000 f8df 	bl	80218c0 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021702:	4c21      	ldr	r4, [pc, #132]	@ (8021788 <HAL_I2C_MspInit+0xc0>)
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8021704:	2712      	movs	r7, #18
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021706:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802170a:	2500      	movs	r5, #0
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802170c:	f043 0304 	orr.w	r3, r3, #4
 8021710:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
 8021714:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8021718:	2604      	movs	r6, #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802171a:	f003 0304 	and.w	r3, r3, #4
 802171e:	9300      	str	r3, [sp, #0]
 8021720:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021722:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8021726:	4819      	ldr	r0, [pc, #100]	@ (802178c <HAL_I2C_MspInit+0xc4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021728:	f043 0301 	orr.w	r3, r3, #1
 802172c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
 8021730:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8021734:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021736:	f003 0301 	and.w	r3, r3, #1
 802173a:	9301      	str	r3, [sp, #4]
 802173c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802173e:	f44f 7300 	mov.w	r3, #512	@ 0x200
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021742:	e9cd 5505 	strd	r5, r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8021746:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 802174a:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802174c:	f001 ffe2 	bl	8023714 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8021750:	f44f 7380 	mov.w	r3, #256	@ 0x100
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021754:	480e      	ldr	r0, [pc, #56]	@ (8021790 <HAL_I2C_MspInit+0xc8>)
 8021756:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8021758:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802175c:	e9cd 5505 	strd	r5, r5, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8021760:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021762:	f001 ffd7 	bl	8023714 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8021766:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 802176a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802176e:	f8c4 30a8 	str.w	r3, [r4, #168]	@ 0xa8
 8021772:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 8021776:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802177a:	9302      	str	r3, [sp, #8]
 802177c:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 802177e:	b04b      	add	sp, #300	@ 0x12c
 8021780:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8021782:	bf00      	nop
 8021784:	44002800 	.word	0x44002800
 8021788:	44020c00 	.word	0x44020c00
 802178c:	42020800 	.word	0x42020800
 8021790:	42020000 	.word	0x42020000

08021794 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8021794:	b508      	push	{r3, lr}

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 8021796:	f002 fce9 	bl	802416c <HAL_ICACHE_Enable>
 802179a:	b118      	cbz	r0, 80217a4 <MX_ICACHE_Init+0x10>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 802179c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80217a0:	f000 b88e 	b.w	80218c0 <Error_Handler>
}
 80217a4:	bd08      	pop	{r3, pc}
	...

080217a8 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80217a8:	b508      	push	{r3, lr}

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
  hiwdg.Init.Prescaler = IWDG_PRESCALER_8;
 80217aa:	2301      	movs	r3, #1
  hiwdg.Instance = IWDG;
 80217ac:	4808      	ldr	r0, [pc, #32]	@ (80217d0 <MX_IWDG_Init+0x28>)
  hiwdg.Init.Prescaler = IWDG_PRESCALER_8;
 80217ae:	4a09      	ldr	r2, [pc, #36]	@ (80217d4 <MX_IWDG_Init+0x2c>)
 80217b0:	e9c0 2300 	strd	r2, r3, [r0]
  hiwdg.Init.Window = 4095;
 80217b4:	f640 73ff 	movw	r3, #4095	@ 0xfff
  hiwdg.Init.Reload = 4095;
 80217b8:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hiwdg.Init.EWI = 0;
 80217bc:	2300      	movs	r3, #0
 80217be:	6103      	str	r3, [r0, #16]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80217c0:	f002 fcfb 	bl	80241ba <HAL_IWDG_Init>
 80217c4:	b118      	cbz	r0, 80217ce <MX_IWDG_Init+0x26>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80217c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80217ca:	f000 b879 	b.w	80218c0 <Error_Handler>
}
 80217ce:	bd08      	pop	{r3, pc}
 80217d0:	20000184 	.word	0x20000184
 80217d4:	40003000 	.word	0x40003000

080217d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80217d8:	b510      	push	{r4, lr}
 80217da:	b09c      	sub	sp, #112	@ 0x70
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80217dc:	2220      	movs	r2, #32
 80217de:	2100      	movs	r1, #0
 80217e0:	a80a      	add	r0, sp, #40	@ 0x28
 80217e2:	f009 fe39 	bl	802b458 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80217e6:	2218      	movs	r2, #24
 80217e8:	2100      	movs	r1, #0
 80217ea:	a802      	add	r0, sp, #8
 80217ec:	f009 fe34 	bl	802b458 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80217f0:	4b21      	ldr	r3, [pc, #132]	@ (8021878 <SystemClock_Config+0xa0>)
 80217f2:	691a      	ldr	r2, [r3, #16]
 80217f4:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 80217f8:	611a      	str	r2, [r3, #16]
 80217fa:	691a      	ldr	r2, [r3, #16]
 80217fc:	f002 0230 	and.w	r2, r2, #48	@ 0x30
 8021800:	9201      	str	r2, [sp, #4]
 8021802:	9a01      	ldr	r2, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8021804:	695a      	ldr	r2, [r3, #20]
 8021806:	0714      	lsls	r4, r2, #28
 8021808:	d5fc      	bpl.n	8021804 <SystemClock_Config+0x2c>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 802180a:	2209      	movs	r2, #9
 802180c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8021810:	e9cd 2308 	strd	r2, r3, [sp, #32]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8021814:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8021818:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLM = 3;
  RCC_OscInitStruct.PLL.PLLN = 125;
 802181a:	227d      	movs	r2, #125	@ 0x7d
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 802181c:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 802181e:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8021820:	2008      	movs	r0, #8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8021822:	e9cd 3412 	strd	r3, r4, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = 2;
 8021826:	e9cd 2315 	strd	r2, r3, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLR = 2;
 802182a:	e9cd 3317 	strd	r3, r3, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 802182e:	2300      	movs	r3, #0
 8021830:	e9cd 0319 	strd	r0, r3, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8021834:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 3;
 8021836:	9414      	str	r4, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8021838:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 802183a:	f002 feef 	bl	802461c <HAL_RCC_OscConfig>
 802183e:	b108      	cbz	r0, 8021844 <SystemClock_Config+0x6c>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8021840:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8021842:	e7fe      	b.n	8021842 <SystemClock_Config+0x6a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8021844:	231f      	movs	r3, #31
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8021846:	e9cd 0004 	strd	r0, r0, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 802184a:	e9cd 0006 	strd	r0, r0, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 802184e:	2105      	movs	r1, #5
 8021850:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8021852:	e9cd 3402 	strd	r3, r4, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8021856:	f002 fdab 	bl	80243b0 <HAL_RCC_ClockConfig>
 802185a:	b108      	cbz	r0, 8021860 <SystemClock_Config+0x88>
 802185c:	b672      	cpsid	i
  while (1)
 802185e:	e7fe      	b.n	802185e <SystemClock_Config+0x86>
  HAL_RCC_EnableCSS();
 8021860:	f003 f9c6 	bl	8024bf0 <HAL_RCC_EnableCSS>
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8021864:	4a05      	ldr	r2, [pc, #20]	@ (802187c <SystemClock_Config+0xa4>)
 8021866:	6813      	ldr	r3, [r2, #0]
 8021868:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 802186c:	f043 0320 	orr.w	r3, r3, #32
 8021870:	6013      	str	r3, [r2, #0]
}
 8021872:	b01c      	add	sp, #112	@ 0x70
 8021874:	bd10      	pop	{r4, pc}
 8021876:	bf00      	nop
 8021878:	44020800 	.word	0x44020800
 802187c:	40022000 	.word	0x40022000

08021880 <main>:
{
 8021880:	b508      	push	{r3, lr}
	gCorePreInit();
 8021882:	f008 ffab 	bl	802a7dc <gCorePreInit>
  HAL_Init();
 8021886:	f000 fadd 	bl	8021e44 <HAL_Init>
  SystemClock_Config();
 802188a:	f7ff ffa5 	bl	80217d8 <SystemClock_Config>
  MX_GTZC_Init();
 802188e:	f7ff feed 	bl	802166c <MX_GTZC_Init>
  MX_GPIO_Init();
 8021892:	f7ff fe37 	bl	8021504 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8021896:	f7ff fe11 	bl	80214bc <MX_GPDMA1_Init>
  MX_ADC2_Init();
 802189a:	f7ff fd49 	bl	8021330 <MX_ADC2_Init>
  MX_CRC_Init();
 802189e:	f7ff fddf 	bl	8021460 <MX_CRC_Init>
  MX_USART1_UART_Init();
 80218a2:	f000 f95f 	bl	8021b64 <MX_USART1_UART_Init>
  MX_I2C3_Init();
 80218a6:	f7ff fee3 	bl	8021670 <MX_I2C3_Init>
  MX_ICACHE_Init();
 80218aa:	f7ff ff73 	bl	8021794 <MX_ICACHE_Init>
  MX_TIM4_Init();
 80218ae:	f000 f907 	bl	8021ac0 <MX_TIM4_Init>
  MX_IWDG_Init();
 80218b2:	f7ff ff79 	bl	80217a8 <MX_IWDG_Init>
  gCoreInit();
 80218b6:	f008 fffd 	bl	802a8b4 <gCoreInit>
  	gCoreLoop();
 80218ba:	f008 ffc3 	bl	802a844 <gCoreLoop>
  while (1)
 80218be:	e7fc      	b.n	80218ba <main+0x3a>

080218c0 <Error_Handler>:
 80218c0:	b672      	cpsid	i
  while (1)
 80218c2:	e7fe      	b.n	80218c2 <Error_Handler+0x2>

080218c4 <HAL_MspInit>:

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80218c4:	2200      	movs	r2, #0
{
 80218c6:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80218c8:	2009      	movs	r0, #9
 80218ca:	4611      	mov	r1, r2
 80218cc:	f001 f834 	bl	8022938 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80218d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80218d4:	2009      	movs	r0, #9
 80218d6:	f001 b85f 	b.w	8022998 <HAL_NVIC_EnableIRQ>

080218da <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80218da:	b508      	push	{r3, lr}
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80218dc:	f003 f990 	bl	8024c00 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80218e0:	e7fe      	b.n	80218e0 <NMI_Handler+0x6>

080218e2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80218e2:	e7fe      	b.n	80218e2 <HardFault_Handler>

080218e4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80218e4:	e7fe      	b.n	80218e4 <MemManage_Handler>

080218e6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80218e6:	e7fe      	b.n	80218e6 <BusFault_Handler>

080218e8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80218e8:	e7fe      	b.n	80218e8 <UsageFault_Handler>

080218ea <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80218ea:	4770      	bx	lr

080218ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 80218ec:	4770      	bx	lr

080218ee <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80218ee:	4770      	bx	lr

080218f0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80218f0:	f000 bacc 	b.w	8021e8c <HAL_IncTick>

080218f4 <RCC_IRQHandler>:
/******************************************************************************/

/**
  * @brief This function handles RCC non-secure global interrupt.
  */
void RCC_IRQHandler(void)
 80218f4:	4770      	bx	lr
	...

080218f8 <GPDMA1_Channel6_IRQHandler>:
void GPDMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel6_IRQn 0 */

  /* USER CODE END GPDMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel6);
 80218f8:	4801      	ldr	r0, [pc, #4]	@ (8021900 <GPDMA1_Channel6_IRQHandler+0x8>)
 80218fa:	f001 bc62 	b.w	80231c2 <HAL_DMA_IRQHandler>
 80218fe:	bf00      	nop
 8021900:	20000268 	.word	0x20000268

08021904 <GPDMA1_Channel7_IRQHandler>:
void GPDMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel7_IRQn 0 */

  /* USER CODE END GPDMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel7);
 8021904:	4801      	ldr	r0, [pc, #4]	@ (802190c <GPDMA1_Channel7_IRQHandler+0x8>)
 8021906:	f001 bc5c 	b.w	80231c2 <HAL_DMA_IRQHandler>
 802190a:	bf00      	nop
 802190c:	200002e0 	.word	0x200002e0

08021910 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8021910:	4801      	ldr	r0, [pc, #4]	@ (8021918 <USART1_IRQHandler+0x8>)
 8021912:	f006 bfdf 	b.w	80288d4 <HAL_UART_IRQHandler>
 8021916:	bf00      	nop
 8021918:	20000358 	.word	0x20000358

0802191c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 802191c:	b570      	push	{r4, r5, r6, lr}
 802191e:	460d      	mov	r5, r1
 8021920:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8021922:	460e      	mov	r6, r1
 8021924:	1b73      	subs	r3, r6, r5
 8021926:	429c      	cmp	r4, r3
 8021928:	dc01      	bgt.n	802192e <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 802192a:	4620      	mov	r0, r4
 802192c:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 802192e:	f3af 8000 	nop.w
 8021932:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8021936:	e7f5      	b.n	8021924 <_read+0x8>

08021938 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8021938:	b570      	push	{r4, r5, r6, lr}
 802193a:	460d      	mov	r5, r1
 802193c:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 802193e:	460e      	mov	r6, r1
 8021940:	1b73      	subs	r3, r6, r5
 8021942:	429c      	cmp	r4, r3
 8021944:	dc01      	bgt.n	802194a <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8021946:	4620      	mov	r0, r4
 8021948:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 802194a:	f816 0b01 	ldrb.w	r0, [r6], #1
 802194e:	f008 ffc2 	bl	802a8d6 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8021952:	e7f5      	b.n	8021940 <_write+0x8>

08021954 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8021954:	f04f 30ff 	mov.w	r0, #4294967295
 8021958:	4770      	bx	lr

0802195a <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 802195a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 802195e:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8021960:	604b      	str	r3, [r1, #4]
}
 8021962:	4770      	bx	lr

08021964 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8021964:	2001      	movs	r0, #1
 8021966:	4770      	bx	lr

08021968 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8021968:	2000      	movs	r0, #0
 802196a:	4770      	bx	lr

0802196c <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 802196c:	4a0b      	ldr	r2, [pc, #44]	@ (802199c <_sbrk+0x30>)
{
 802196e:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8021970:	6811      	ldr	r1, [r2, #0]
{
 8021972:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8021974:	b909      	cbnz	r1, 802197a <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8021976:	490a      	ldr	r1, [pc, #40]	@ (80219a0 <_sbrk+0x34>)
 8021978:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 802197a:	6810      	ldr	r0, [r2, #0]
 802197c:	4909      	ldr	r1, [pc, #36]	@ (80219a4 <_sbrk+0x38>)
 802197e:	4c0a      	ldr	r4, [pc, #40]	@ (80219a8 <_sbrk+0x3c>)
 8021980:	4403      	add	r3, r0
 8021982:	1b09      	subs	r1, r1, r4
 8021984:	428b      	cmp	r3, r1
 8021986:	d906      	bls.n	8021996 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8021988:	f009 fdd8 	bl	802b53c <__errno>
 802198c:	230c      	movs	r3, #12
 802198e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8021990:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8021994:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8021996:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8021998:	e7fc      	b.n	8021994 <_sbrk+0x28>
 802199a:	bf00      	nop
 802199c:	20000198 	.word	0x20000198
 80219a0:	20044630 	.word	0x20044630
 80219a4:	200a0000 	.word	0x200a0000
 80219a8:	00000400 	.word	0x00000400

080219ac <SystemInit>:
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80219ac:	2201      	movs	r2, #1
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80219ae:	491d      	ldr	r1, [pc, #116]	@ (8021a24 <SystemInit+0x78>)
{
 80219b0:	b510      	push	{r4, lr}
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80219b2:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
  RCC->CFGR1 = 0U;
  RCC->CFGR2 = 0U;

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80219b6:	481c      	ldr	r0, [pc, #112]	@ (8021a28 <SystemInit+0x7c>)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80219b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80219bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  RCC->CR = RCC_CR_HSION;
 80219c0:	4b1a      	ldr	r3, [pc, #104]	@ (8021a2c <SystemInit+0x80>)
 80219c2:	601a      	str	r2, [r3, #0]
  RCC->CFGR1 = 0U;
 80219c4:	2200      	movs	r2, #0
 80219c6:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80219c8:	621a      	str	r2, [r3, #32]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80219ca:	681c      	ldr	r4, [r3, #0]
 80219cc:	4020      	ands	r0, r4
 80219ce:	6018      	str	r0, [r3, #0]
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80219d0:	4817      	ldr	r0, [pc, #92]	@ (8021a30 <SystemInit+0x84>)
  RCC->PLL1CFGR = 0U;
 80219d2:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80219d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC->PLL3CFGR = 0U;
 80219d6:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->PLL1DIVR = 0x01010280U;
 80219d8:	6358      	str	r0, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 80219da:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 80219dc:	63d8      	str	r0, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80219de:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 80219e0:	6458      	str	r0, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 80219e2:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80219e4:	6818      	ldr	r0, [r3, #0]
 80219e6:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
 80219ea:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80219ec:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80219ee:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80219f2:	608b      	str	r3, [r1, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80219f4:	4b0f      	ldr	r3, [pc, #60]	@ (8021a34 <SystemInit+0x88>)
 80219f6:	699a      	ldr	r2, [r3, #24]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80219f8:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 80219fc:	f1b2 4f40 	cmp.w	r2, #3221225472	@ 0xc0000000
 8021a00:	d10f      	bne.n	8021a22 <SystemInit+0x76>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8021a02:	69da      	ldr	r2, [r3, #28]
 8021a04:	07d2      	lsls	r2, r2, #31
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8021a06:	bf41      	itttt	mi
 8021a08:	4a0b      	ldrmi	r2, [pc, #44]	@ (8021a38 <SystemInit+0x8c>)
 8021a0a:	60da      	strmi	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8021a0c:	f102 3244 	addmi.w	r2, r2, #1145324612	@ 0x44444444
 8021a10:	60da      	strmi	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8021a12:	69da      	ldr	r2, [r3, #28]
 8021a14:	f042 0202 	orr.w	r2, r2, #2
 8021a18:	61da      	str	r2, [r3, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8021a1a:	69da      	ldr	r2, [r3, #28]
 8021a1c:	f042 0201 	orr.w	r2, r2, #1
 8021a20:	61da      	str	r2, [r3, #28]
  }
}
 8021a22:	bd10      	pop	{r4, pc}
 8021a24:	e000ed00 	.word	0xe000ed00
 8021a28:	eae2eae3 	.word	0xeae2eae3
 8021a2c:	44020c00 	.word	0x44020c00
 8021a30:	01010280 	.word	0x01010280
 8021a34:	40022000 	.word	0x40022000
 8021a38:	08192a3b 	.word	0x08192a3b

08021a3c <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM4)
 8021a3c:	6802      	ldr	r2, [r0, #0]
 8021a3e:	4b09      	ldr	r3, [pc, #36]	@ (8021a64 <HAL_TIM_Base_MspInit+0x28>)
{
 8021a40:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM4)
 8021a42:	429a      	cmp	r2, r3
 8021a44:	d10c      	bne.n	8021a60 <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8021a46:	4b08      	ldr	r3, [pc, #32]	@ (8021a68 <HAL_TIM_Base_MspInit+0x2c>)
 8021a48:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8021a4c:	f042 0204 	orr.w	r2, r2, #4
 8021a50:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
 8021a54:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8021a58:	f003 0304 	and.w	r3, r3, #4
 8021a5c:	9301      	str	r3, [sp, #4]
 8021a5e:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8021a60:	b002      	add	sp, #8
 8021a62:	4770      	bx	lr
 8021a64:	40000800 	.word	0x40000800
 8021a68:	44020c00 	.word	0x44020c00

08021a6c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8021a6c:	b510      	push	{r4, lr}
 8021a6e:	4604      	mov	r4, r0
 8021a70:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021a72:	2214      	movs	r2, #20
 8021a74:	2100      	movs	r1, #0
 8021a76:	a801      	add	r0, sp, #4
 8021a78:	f009 fcee 	bl	802b458 <memset>
  if(timHandle->Instance==TIM4)
 8021a7c:	6822      	ldr	r2, [r4, #0]
 8021a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8021ab4 <HAL_TIM_MspPostInit+0x48>)
 8021a80:	429a      	cmp	r2, r3
 8021a82:	d115      	bne.n	8021ab0 <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021a84:	4b0c      	ldr	r3, [pc, #48]	@ (8021ab8 <HAL_TIM_MspPostInit+0x4c>)
    GPIO_InitStruct.Pin = BUZZ_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 8021a86:	480d      	ldr	r0, [pc, #52]	@ (8021abc <HAL_TIM_MspPostInit+0x50>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021a88:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 8021a8c:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021a8e:	f042 0204 	orr.w	r2, r2, #4
 8021a92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8021a96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021a9a:	2204      	movs	r2, #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021a9c:	f003 0304 	and.w	r3, r3, #4
 8021aa0:	9300      	str	r3, [sp, #0]
 8021aa2:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021aa4:	2302      	movs	r3, #2
 8021aa6:	e9cd 2301 	strd	r2, r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8021aaa:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 8021aac:	f001 fe32 	bl	8023714 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8021ab0:	b006      	add	sp, #24
 8021ab2:	bd10      	pop	{r4, pc}
 8021ab4:	40000800 	.word	0x40000800
 8021ab8:	44020c00 	.word	0x44020c00
 8021abc:	42020800 	.word	0x42020800

08021ac0 <MX_TIM4_Init>:
{
 8021ac0:	b510      	push	{r4, lr}
 8021ac2:	b08e      	sub	sp, #56	@ 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8021ac4:	2210      	movs	r2, #16
 8021ac6:	2100      	movs	r1, #0
 8021ac8:	a803      	add	r0, sp, #12
 8021aca:	f009 fcc5 	bl	802b458 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8021ace:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8021ad0:	221c      	movs	r2, #28
 8021ad2:	4621      	mov	r1, r4
 8021ad4:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8021ad8:	e9cd 4400 	strd	r4, r4, [sp]
 8021adc:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8021ade:	f009 fcbb 	bl	802b458 <memset>
  htim4.Init.Prescaler = 250-1;
 8021ae2:	23f9      	movs	r3, #249	@ 0xf9
  htim4.Instance = TIM4;
 8021ae4:	481d      	ldr	r0, [pc, #116]	@ (8021b5c <MX_TIM4_Init+0x9c>)
  htim4.Init.Prescaler = 250-1;
 8021ae6:	4a1e      	ldr	r2, [pc, #120]	@ (8021b60 <MX_TIM4_Init+0xa0>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021ae8:	6084      	str	r4, [r0, #8]
  htim4.Init.Prescaler = 250-1;
 8021aea:	e9c0 2300 	strd	r2, r3, [r0]
  htim4.Init.Period = 65535;
 8021aee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8021af2:	6184      	str	r4, [r0, #24]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8021af4:	e9c0 3403 	strd	r3, r4, [r0, #12]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8021af8:	f006 fb3c 	bl	8028174 <HAL_TIM_Base_Init>
 8021afc:	b108      	cbz	r0, 8021b02 <MX_TIM4_Init+0x42>
    Error_Handler();
 8021afe:	f7ff fedf 	bl	80218c0 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8021b02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8021b06:	4815      	ldr	r0, [pc, #84]	@ (8021b5c <MX_TIM4_Init+0x9c>)
 8021b08:	a903      	add	r1, sp, #12
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8021b0a:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8021b0c:	f006 f936 	bl	8027d7c <HAL_TIM_ConfigClockSource>
 8021b10:	b108      	cbz	r0, 8021b16 <MX_TIM4_Init+0x56>
    Error_Handler();
 8021b12:	f7ff fed5 	bl	80218c0 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8021b16:	4811      	ldr	r0, [pc, #68]	@ (8021b5c <MX_TIM4_Init+0x9c>)
 8021b18:	f006 fb66 	bl	80281e8 <HAL_TIM_PWM_Init>
 8021b1c:	b108      	cbz	r0, 8021b22 <MX_TIM4_Init+0x62>
    Error_Handler();
 8021b1e:	f7ff fecf 	bl	80218c0 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8021b22:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8021b24:	4669      	mov	r1, sp
 8021b26:	480d      	ldr	r0, [pc, #52]	@ (8021b5c <MX_TIM4_Init+0x9c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8021b28:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8021b2a:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8021b2c:	f006 fb96 	bl	802825c <HAL_TIMEx_MasterConfigSynchronization>
 8021b30:	b108      	cbz	r0, 8021b36 <MX_TIM4_Init+0x76>
    Error_Handler();
 8021b32:	f7ff fec5 	bl	80218c0 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8021b36:	2360      	movs	r3, #96	@ 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8021b38:	220c      	movs	r2, #12
 8021b3a:	4808      	ldr	r0, [pc, #32]	@ (8021b5c <MX_TIM4_Init+0x9c>)
 8021b3c:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 0;
 8021b3e:	e9cd 3407 	strd	r3, r4, [sp, #28]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8021b42:	9409      	str	r4, [sp, #36]	@ 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8021b44:	940b      	str	r4, [sp, #44]	@ 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8021b46:	f006 f893 	bl	8027c70 <HAL_TIM_PWM_ConfigChannel>
 8021b4a:	b108      	cbz	r0, 8021b50 <MX_TIM4_Init+0x90>
    Error_Handler();
 8021b4c:	f7ff feb8 	bl	80218c0 <Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 8021b50:	4802      	ldr	r0, [pc, #8]	@ (8021b5c <MX_TIM4_Init+0x9c>)
 8021b52:	f7ff ff8b 	bl	8021a6c <HAL_TIM_MspPostInit>
}
 8021b56:	b00e      	add	sp, #56	@ 0x38
 8021b58:	bd10      	pop	{r4, pc}
 8021b5a:	bf00      	nop
 8021b5c:	2000019c 	.word	0x2000019c
 8021b60:	40000800 	.word	0x40000800

08021b64 <MX_USART1_UART_Init>:
DMA_HandleTypeDef handle_GPDMA1_Channel6;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8021b64:	b508      	push	{r3, lr}

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
  huart1.Init.BaudRate = 921600;
 8021b66:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
  huart1.Instance = USART1;
 8021b6a:	4815      	ldr	r0, [pc, #84]	@ (8021bc0 <MX_USART1_UART_Init+0x5c>)
  huart1.Init.BaudRate = 921600;
 8021b6c:	4a15      	ldr	r2, [pc, #84]	@ (8021bc4 <MX_USART1_UART_Init+0x60>)
 8021b6e:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8021b72:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8021b74:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8021b76:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8021b7a:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8021b7e:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8021b82:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  huart1.Init.Parity = UART_PARITY_NONE;
 8021b86:	6103      	str	r3, [r0, #16]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8021b88:	f007 fa40 	bl	802900c <HAL_UART_Init>
 8021b8c:	b108      	cbz	r0, 8021b92 <MX_USART1_UART_Init+0x2e>
  {
    Error_Handler();
 8021b8e:	f7ff fe97 	bl	80218c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8021b92:	2100      	movs	r1, #0
 8021b94:	480a      	ldr	r0, [pc, #40]	@ (8021bc0 <MX_USART1_UART_Init+0x5c>)
 8021b96:	f007 fb1f 	bl	80291d8 <HAL_UARTEx_SetTxFifoThreshold>
 8021b9a:	b108      	cbz	r0, 8021ba0 <MX_USART1_UART_Init+0x3c>
  {
    Error_Handler();
 8021b9c:	f7ff fe90 	bl	80218c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8021ba0:	2100      	movs	r1, #0
 8021ba2:	4807      	ldr	r0, [pc, #28]	@ (8021bc0 <MX_USART1_UART_Init+0x5c>)
 8021ba4:	f007 fb38 	bl	8029218 <HAL_UARTEx_SetRxFifoThreshold>
 8021ba8:	b108      	cbz	r0, 8021bae <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 8021baa:	f7ff fe89 	bl	80218c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8021bae:	4804      	ldr	r0, [pc, #16]	@ (8021bc0 <MX_USART1_UART_Init+0x5c>)
 8021bb0:	f007 faf7 	bl	80291a2 <HAL_UARTEx_DisableFifoMode>
 8021bb4:	b118      	cbz	r0, 8021bbe <MX_USART1_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8021bb6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8021bba:	f7ff be81 	b.w	80218c0 <Error_Handler>
}
 8021bbe:	bd08      	pop	{r3, pc}
 8021bc0:	20000358 	.word	0x20000358
 8021bc4:	40013800 	.word	0x40013800

08021bc8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8021bc8:	b570      	push	{r4, r5, r6, lr}
 8021bca:	4606      	mov	r6, r0
 8021bcc:	b0ca      	sub	sp, #296	@ 0x128

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021bce:	2214      	movs	r2, #20
 8021bd0:	2100      	movs	r1, #0
 8021bd2:	a803      	add	r0, sp, #12
 8021bd4:	f009 fc40 	bl	802b458 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8021bd8:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8021bdc:	2100      	movs	r1, #0
 8021bde:	a808      	add	r0, sp, #32
 8021be0:	f009 fc3a 	bl	802b458 <memset>
  if(uartHandle->Instance==USART1)
 8021be4:	6832      	ldr	r2, [r6, #0]
 8021be6:	4b44      	ldr	r3, [pc, #272]	@ (8021cf8 <HAL_UART_MspInit+0x130>)
 8021be8:	429a      	cmp	r2, r3
 8021bea:	f040 8082 	bne.w	8021cf2 <HAL_UART_MspInit+0x12a>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8021bee:	2201      	movs	r2, #1
 8021bf0:	2300      	movs	r3, #0
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8021bf2:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8021bf4:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8021bf8:	f003 f8e8 	bl	8024dcc <HAL_RCCEx_PeriphCLKConfig>
 8021bfc:	b108      	cbz	r0, 8021c02 <HAL_UART_MspInit+0x3a>
    {
      Error_Handler();
 8021bfe:	f7ff fe5f 	bl	80218c0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8021c02:	4b3e      	ldr	r3, [pc, #248]	@ (8021cfc <HAL_UART_MspInit+0x134>)
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021c04:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
    __HAL_RCC_USART1_CLK_ENABLE();
 8021c08:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021c0c:	2500      	movs	r5, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8021c0e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8021c12:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8021c16:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021c1a:	4839      	ldr	r0, [pc, #228]	@ (8021d00 <HAL_UART_MspInit+0x138>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8021c1c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8021c20:	9201      	str	r2, [sp, #4]
 8021c22:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021c24:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c

    /* USART1 DMA Init */
    /* GPDMA1_REQUEST_USART1_RX Init */
    handle_GPDMA1_Channel7.Instance = GPDMA1_Channel7;
 8021c28:	4c36      	ldr	r4, [pc, #216]	@ (8021d04 <HAL_UART_MspInit+0x13c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021c2a:	f042 0201 	orr.w	r2, r2, #1
 8021c2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8021c32:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021c36:	e9cd 5505 	strd	r5, r5, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021c3a:	f003 0301 	and.w	r3, r3, #1
 8021c3e:	9302      	str	r3, [sp, #8]
 8021c40:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021c42:	2302      	movs	r3, #2
 8021c44:	e9cd 1303 	strd	r1, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8021c48:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021c4a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8021c4c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021c4e:	f001 fd61 	bl	8023714 <HAL_GPIO_Init>
    handle_GPDMA1_Channel7.Init.Request = GPDMA1_REQUEST_USART1_RX;
 8021c52:	2315      	movs	r3, #21
 8021c54:	482c      	ldr	r0, [pc, #176]	@ (8021d08 <HAL_UART_MspInit+0x140>)
    handle_GPDMA1_Channel7.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
    handle_GPDMA1_Channel7.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8021c56:	e9c4 5502 	strd	r5, r5, [r4, #8]
    handle_GPDMA1_Channel7.Init.Request = GPDMA1_REQUEST_USART1_RX;
 8021c5a:	e9c4 0300 	strd	r0, r3, [r4]
    handle_GPDMA1_Channel7.Init.SrcInc = DMA_SINC_FIXED;
    handle_GPDMA1_Channel7.Init.DestInc = DMA_DINC_INCREMENTED;
 8021c5e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
    handle_GPDMA1_Channel7.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8021c62:	e9c4 3505 	strd	r3, r5, [r4, #20]
    handle_GPDMA1_Channel7.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
    handle_GPDMA1_Channel7.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
    handle_GPDMA1_Channel7.Init.SrcBurstLength = 1;
 8021c66:	2301      	movs	r3, #1
    handle_GPDMA1_Channel7.Init.DestBurstLength = 1;
    handle_GPDMA1_Channel7.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
    handle_GPDMA1_Channel7.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
    handle_GPDMA1_Channel7.Init.Mode = DMA_NORMAL;
    if (HAL_DMA_Init(&handle_GPDMA1_Channel7) != HAL_OK)
 8021c68:	4620      	mov	r0, r4
    handle_GPDMA1_Channel7.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8021c6a:	e9c4 5507 	strd	r5, r5, [r4, #28]
    handle_GPDMA1_Channel7.Init.DestBurstLength = 1;
 8021c6e:	e9c4 3309 	strd	r3, r3, [r4, #36]	@ 0x24
    handle_GPDMA1_Channel7.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8021c72:	e9c4 550b 	strd	r5, r5, [r4, #44]	@ 0x2c
    handle_GPDMA1_Channel7.Init.SrcInc = DMA_SINC_FIXED;
 8021c76:	6125      	str	r5, [r4, #16]
    handle_GPDMA1_Channel7.Init.Mode = DMA_NORMAL;
 8021c78:	6365      	str	r5, [r4, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel7) != HAL_OK)
 8021c7a:	f000 ffdd 	bl	8022c38 <HAL_DMA_Init>
 8021c7e:	b108      	cbz	r0, 8021c84 <HAL_UART_MspInit+0xbc>
    {
      Error_Handler();
 8021c80:	f7ff fe1e 	bl	80218c0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel7);

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel7, DMA_CHANNEL_NPRIV) != HAL_OK)
 8021c84:	2110      	movs	r1, #16
 8021c86:	481f      	ldr	r0, [pc, #124]	@ (8021d04 <HAL_UART_MspInit+0x13c>)
    __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel7);
 8021c88:	f8c6 4080 	str.w	r4, [r6, #128]	@ 0x80
 8021c8c:	65e6      	str	r6, [r4, #92]	@ 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel7, DMA_CHANNEL_NPRIV) != HAL_OK)
 8021c8e:	f001 fb59 	bl	8023344 <HAL_DMA_ConfigChannelAttributes>
 8021c92:	b108      	cbz	r0, 8021c98 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8021c94:	f7ff fe14 	bl	80218c0 <Error_Handler>
    }

    /* GPDMA1_REQUEST_USART1_TX Init */
    handle_GPDMA1_Channel6.Instance = GPDMA1_Channel6;
    handle_GPDMA1_Channel6.Init.Request = GPDMA1_REQUEST_USART1_TX;
 8021c98:	2316      	movs	r3, #22
    handle_GPDMA1_Channel6.Instance = GPDMA1_Channel6;
 8021c9a:	4c1c      	ldr	r4, [pc, #112]	@ (8021d0c <HAL_UART_MspInit+0x144>)
    handle_GPDMA1_Channel6.Init.Request = GPDMA1_REQUEST_USART1_TX;
 8021c9c:	4a1c      	ldr	r2, [pc, #112]	@ (8021d10 <HAL_UART_MspInit+0x148>)
    handle_GPDMA1_Channel6.Init.SrcBurstLength = 1;
    handle_GPDMA1_Channel6.Init.DestBurstLength = 1;
    handle_GPDMA1_Channel6.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
    handle_GPDMA1_Channel6.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
    handle_GPDMA1_Channel6.Init.Mode = DMA_NORMAL;
    if (HAL_DMA_Init(&handle_GPDMA1_Channel6) != HAL_OK)
 8021c9e:	4620      	mov	r0, r4
    handle_GPDMA1_Channel6.Init.Request = GPDMA1_REQUEST_USART1_TX;
 8021ca0:	e9c4 2300 	strd	r2, r3, [r4]
    handle_GPDMA1_Channel6.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8021ca4:	2300      	movs	r3, #0
 8021ca6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8021caa:	e9c4 3202 	strd	r3, r2, [r4, #8]
    handle_GPDMA1_Channel6.Init.SrcInc = DMA_SINC_INCREMENTED;
 8021cae:	2208      	movs	r2, #8
    handle_GPDMA1_Channel6.Init.DestInc = DMA_DINC_FIXED;
 8021cb0:	e9c4 2304 	strd	r2, r3, [r4, #16]
    handle_GPDMA1_Channel6.Init.SrcBurstLength = 1;
 8021cb4:	2201      	movs	r2, #1
    handle_GPDMA1_Channel6.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8021cb6:	e9c4 3306 	strd	r3, r3, [r4, #24]
    handle_GPDMA1_Channel6.Init.DestBurstLength = 1;
 8021cba:	e9c4 2209 	strd	r2, r2, [r4, #36]	@ 0x24
    handle_GPDMA1_Channel6.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8021cbe:	e9c4 330b 	strd	r3, r3, [r4, #44]	@ 0x2c
    handle_GPDMA1_Channel6.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8021cc2:	6223      	str	r3, [r4, #32]
    handle_GPDMA1_Channel6.Init.Mode = DMA_NORMAL;
 8021cc4:	6363      	str	r3, [r4, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel6) != HAL_OK)
 8021cc6:	f000 ffb7 	bl	8022c38 <HAL_DMA_Init>
 8021cca:	b108      	cbz	r0, 8021cd0 <HAL_UART_MspInit+0x108>
    {
      Error_Handler();
 8021ccc:	f7ff fdf8 	bl	80218c0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle, hdmatx, handle_GPDMA1_Channel6);

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel6, DMA_CHANNEL_NPRIV) != HAL_OK)
 8021cd0:	2110      	movs	r1, #16
 8021cd2:	480e      	ldr	r0, [pc, #56]	@ (8021d0c <HAL_UART_MspInit+0x144>)
    __HAL_LINKDMA(uartHandle, hdmatx, handle_GPDMA1_Channel6);
 8021cd4:	67f4      	str	r4, [r6, #124]	@ 0x7c
 8021cd6:	65e6      	str	r6, [r4, #92]	@ 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel6, DMA_CHANNEL_NPRIV) != HAL_OK)
 8021cd8:	f001 fb34 	bl	8023344 <HAL_DMA_ConfigChannelAttributes>
 8021cdc:	b108      	cbz	r0, 8021ce2 <HAL_UART_MspInit+0x11a>
    {
      Error_Handler();
 8021cde:	f7ff fdef 	bl	80218c0 <Error_Handler>
    }

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8021ce2:	203a      	movs	r0, #58	@ 0x3a
 8021ce4:	2200      	movs	r2, #0
 8021ce6:	2101      	movs	r1, #1
 8021ce8:	f000 fe26 	bl	8022938 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8021cec:	203a      	movs	r0, #58	@ 0x3a
 8021cee:	f000 fe53 	bl	8022998 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8021cf2:	b04a      	add	sp, #296	@ 0x128
 8021cf4:	bd70      	pop	{r4, r5, r6, pc}
 8021cf6:	bf00      	nop
 8021cf8:	40013800 	.word	0x40013800
 8021cfc:	44020c00 	.word	0x44020c00
 8021d00:	42020000 	.word	0x42020000
 8021d04:	200002e0 	.word	0x200002e0
 8021d08:	400203d0 	.word	0x400203d0
 8021d0c:	20000268 	.word	0x20000268
 8021d10:	40020350 	.word	0x40020350

08021d14 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART1)
 8021d14:	6802      	ldr	r2, [r0, #0]
 8021d16:	4b0f      	ldr	r3, [pc, #60]	@ (8021d54 <HAL_UART_MspDeInit+0x40>)
{
 8021d18:	b510      	push	{r4, lr}
  if(uartHandle->Instance==USART1)
 8021d1a:	429a      	cmp	r2, r3
{
 8021d1c:	4604      	mov	r4, r0
  if(uartHandle->Instance==USART1)
 8021d1e:	d117      	bne.n	8021d50 <HAL_UART_MspDeInit+0x3c>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8021d20:	4a0d      	ldr	r2, [pc, #52]	@ (8021d58 <HAL_UART_MspDeInit+0x44>)

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8021d22:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
    __HAL_RCC_USART1_CLK_DISABLE();
 8021d26:	f8d2 30a4 	ldr.w	r3, [r2, #164]	@ 0xa4
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8021d2a:	480c      	ldr	r0, [pc, #48]	@ (8021d5c <HAL_UART_MspDeInit+0x48>)
    __HAL_RCC_USART1_CLK_DISABLE();
 8021d2c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8021d30:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8021d34:	f001 fd92 	bl	802385c <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8021d38:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8021d3c:	f001 f932 	bl	8022fa4 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8021d40:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8021d42:	f001 f92f 	bl	8022fa4 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8021d46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8021d4a:	203a      	movs	r0, #58	@ 0x3a
 8021d4c:	f000 be32 	b.w	80229b4 <HAL_NVIC_DisableIRQ>
}
 8021d50:	bd10      	pop	{r4, pc}
 8021d52:	bf00      	nop
 8021d54:	40013800 	.word	0x40013800
 8021d58:	44020c00 	.word	0x44020c00
 8021d5c:	42020000 	.word	0x42020000

08021d60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8021d60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8021d98 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8021d64:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8021d66:	e003      	b.n	8021d70 <LoopCopyDataInit>

08021d68 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8021d68:	4b0c      	ldr	r3, [pc, #48]	@ (8021d9c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8021d6a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8021d6c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8021d6e:	3104      	adds	r1, #4

08021d70 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8021d70:	480b      	ldr	r0, [pc, #44]	@ (8021da0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8021d72:	4b0c      	ldr	r3, [pc, #48]	@ (8021da4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8021d74:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8021d76:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8021d78:	d3f6      	bcc.n	8021d68 <CopyDataInit>
	ldr	r2, =_sbss
 8021d7a:	4a0b      	ldr	r2, [pc, #44]	@ (8021da8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8021d7c:	e002      	b.n	8021d84 <LoopFillZerobss>

08021d7e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8021d7e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8021d80:	f842 3b04 	str.w	r3, [r2], #4

08021d84 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8021d84:	4b09      	ldr	r3, [pc, #36]	@ (8021dac <LoopForever+0x16>)
	cmp	r2, r3
 8021d86:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8021d88:	d3f9      	bcc.n	8021d7e <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8021d8a:	f7ff fe0f 	bl	80219ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8021d8e:	f009 fbdb 	bl	802b548 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8021d92:	f7ff fd75 	bl	8021880 <main>

08021d96 <LoopForever>:

LoopForever:
    b LoopForever
 8021d96:	e7fe      	b.n	8021d96 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8021d98:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8021d9c:	0802e684 	.word	0x0802e684
	ldr	r0, =_sdata
 8021da0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8021da4:	20000084 	.word	0x20000084
	ldr	r2, =_sbss
 8021da8:	20000084 	.word	0x20000084
	ldr	r3, = _ebss
 8021dac:	20044630 	.word	0x20044630

08021db0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8021db0:	e7fe      	b.n	8021db0 <ADC1_IRQHandler>
	...

08021db4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8021db4:	b570      	push	{r4, r5, r6, lr}
  uint32_t ticknumber = 0U;
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8021db6:	4e20      	ldr	r6, [pc, #128]	@ (8021e38 <HAL_InitTick+0x84>)
{
 8021db8:	4605      	mov	r5, r0
  if ((uint32_t)uwTickFreq == 0UL)
 8021dba:	7832      	ldrb	r2, [r6, #0]
 8021dbc:	b90a      	cbnz	r2, 8021dc2 <HAL_InitTick+0xe>
  {
    return HAL_ERROR;
 8021dbe:	2001      	movs	r0, #1
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
  uwTickPrio = TickPriority;

  /* Return function status */
  return HAL_OK;
}
 8021dc0:	bd70      	pop	{r4, r5, r6, pc}
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8021dc2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8021dc6:	691c      	ldr	r4, [r3, #16]
 8021dc8:	f014 0404 	ands.w	r4, r4, #4
 8021dcc:	d017      	beq.n	8021dfe <HAL_InitTick+0x4a>
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8021dce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8021dd2:	fbb3 f3f2 	udiv	r3, r3, r2
 8021dd6:	4a19      	ldr	r2, [pc, #100]	@ (8021e3c <HAL_InitTick+0x88>)
 8021dd8:	6814      	ldr	r4, [r2, #0]
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8021dda:	fbb4 f4f3 	udiv	r4, r4, r3
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8021dde:	4620      	mov	r0, r4
 8021de0:	f000 fdfa 	bl	80229d8 <HAL_SYSTICK_Config>
 8021de4:	4604      	mov	r4, r0
 8021de6:	2800      	cmp	r0, #0
 8021de8:	d1e9      	bne.n	8021dbe <HAL_InitTick+0xa>
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8021dea:	4602      	mov	r2, r0
 8021dec:	4629      	mov	r1, r5
 8021dee:	f04f 30ff 	mov.w	r0, #4294967295
 8021df2:	f000 fda1 	bl	8022938 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8021df6:	4b12      	ldr	r3, [pc, #72]	@ (8021e40 <HAL_InitTick+0x8c>)
  return HAL_OK;
 8021df8:	4620      	mov	r0, r4
  uwTickPrio = TickPriority;
 8021dfa:	601d      	str	r5, [r3, #0]
  return HAL_OK;
 8021dfc:	e7e0      	b.n	8021dc0 <HAL_InitTick+0xc>
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8021dfe:	f000 fe35 	bl	8022a6c <HAL_SYSTICK_GetCLKSourceConfig>
    switch (systicksel)
 8021e02:	2801      	cmp	r0, #1
 8021e04:	d007      	beq.n	8021e16 <HAL_InitTick+0x62>
 8021e06:	2802      	cmp	r0, #2
 8021e08:	d00d      	beq.n	8021e26 <HAL_InitTick+0x72>
 8021e0a:	2800      	cmp	r0, #0
 8021e0c:	d1e7      	bne.n	8021dde <HAL_InitTick+0x2a>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8021e0e:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8021e12:	7832      	ldrb	r2, [r6, #0]
 8021e14:	e7dd      	b.n	8021dd2 <HAL_InitTick+0x1e>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8021e16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8021e1a:	7832      	ldrb	r2, [r6, #0]
 8021e1c:	f44f 44fa 	mov.w	r4, #32000	@ 0x7d00
 8021e20:	fbb3 f3f2 	udiv	r3, r3, r2
 8021e24:	e7d9      	b.n	8021dda <HAL_InitTick+0x26>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8021e26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8021e2a:	7832      	ldrb	r2, [r6, #0]
 8021e2c:	f44f 4400 	mov.w	r4, #32768	@ 0x8000
 8021e30:	fbb3 f3f2 	udiv	r3, r3, r2
 8021e34:	e7d1      	b.n	8021dda <HAL_InitTick+0x26>
 8021e36:	bf00      	nop
 8021e38:	20000004 	.word	0x20000004
 8021e3c:	20000000 	.word	0x20000000
 8021e40:	20000008 	.word	0x20000008

08021e44 <HAL_Init>:
{
 8021e44:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8021e46:	2003      	movs	r0, #3
 8021e48:	f000 fd64 	bl	8022914 <HAL_NVIC_SetPriorityGrouping>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8021e4c:	f002 fa04 	bl	8024258 <HAL_RCC_GetSysClockFreq>
 8021e50:	4b0b      	ldr	r3, [pc, #44]	@ (8021e80 <HAL_Init+0x3c>)
 8021e52:	4a0c      	ldr	r2, [pc, #48]	@ (8021e84 <HAL_Init+0x40>)
 8021e54:	6a1b      	ldr	r3, [r3, #32]
 8021e56:	f003 030f 	and.w	r3, r3, #15
 8021e5a:	5cd3      	ldrb	r3, [r2, r3]
 8021e5c:	40d8      	lsrs	r0, r3
 8021e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8021e88 <HAL_Init+0x44>)
 8021e60:	6018      	str	r0, [r3, #0]
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8021e62:	2004      	movs	r0, #4
 8021e64:	f000 fdc8 	bl	80229f8 <HAL_SYSTICK_CLKSourceConfig>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8021e68:	200f      	movs	r0, #15
 8021e6a:	f7ff ffa3 	bl	8021db4 <HAL_InitTick>
 8021e6e:	4604      	mov	r4, r0
 8021e70:	b918      	cbnz	r0, 8021e7a <HAL_Init+0x36>
  HAL_MspInit();
 8021e72:	f7ff fd27 	bl	80218c4 <HAL_MspInit>
}
 8021e76:	4620      	mov	r0, r4
 8021e78:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8021e7a:	2401      	movs	r4, #1
 8021e7c:	e7fb      	b.n	8021e76 <HAL_Init+0x32>
 8021e7e:	bf00      	nop
 8021e80:	44020c00 	.word	0x44020c00
 8021e84:	0802c274 	.word	0x0802c274
 8021e88:	20000000 	.word	0x20000000

08021e8c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8021e8c:	4a03      	ldr	r2, [pc, #12]	@ (8021e9c <HAL_IncTick+0x10>)
 8021e8e:	4b04      	ldr	r3, [pc, #16]	@ (8021ea0 <HAL_IncTick+0x14>)
 8021e90:	6811      	ldr	r1, [r2, #0]
 8021e92:	781b      	ldrb	r3, [r3, #0]
 8021e94:	440b      	add	r3, r1
 8021e96:	6013      	str	r3, [r2, #0]
}
 8021e98:	4770      	bx	lr
 8021e9a:	bf00      	nop
 8021e9c:	20000424 	.word	0x20000424
 8021ea0:	20000004 	.word	0x20000004

08021ea4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8021ea4:	4b01      	ldr	r3, [pc, #4]	@ (8021eac <HAL_GetTick+0x8>)
 8021ea6:	6818      	ldr	r0, [r3, #0]
}
 8021ea8:	4770      	bx	lr
 8021eaa:	bf00      	nop
 8021eac:	20000424 	.word	0x20000424

08021eb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8021eb0:	b538      	push	{r3, r4, r5, lr}
 8021eb2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8021eb4:	f7ff fff6 	bl	8021ea4 <HAL_GetTick>
 8021eb8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8021eba:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8021ebc:	bf1e      	ittt	ne
 8021ebe:	4b04      	ldrne	r3, [pc, #16]	@ (8021ed0 <HAL_Delay+0x20>)
 8021ec0:	781b      	ldrbne	r3, [r3, #0]
 8021ec2:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8021ec4:	f7ff ffee 	bl	8021ea4 <HAL_GetTick>
 8021ec8:	1b43      	subs	r3, r0, r5
 8021eca:	42a3      	cmp	r3, r4
 8021ecc:	d3fa      	bcc.n	8021ec4 <HAL_Delay+0x14>
  {
  }
}
 8021ece:	bd38      	pop	{r3, r4, r5, pc}
 8021ed0:	20000004 	.word	0x20000004

08021ed4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8021ed4:	b530      	push	{r4, r5, lr}
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8021ed6:	2507      	movs	r5, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8021ed8:	0dcc      	lsrs	r4, r1, #23
 8021eda:	f004 0404 	and.w	r4, r4, #4
 8021ede:	3014      	adds	r0, #20
  MODIFY_REG(*preg,
 8021ee0:	5903      	ldr	r3, [r0, r4]
 8021ee2:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8021ee6:	408d      	lsls	r5, r1
 8021ee8:	ea23 0305 	bic.w	r3, r3, r5
 8021eec:	408a      	lsls	r2, r1
 8021eee:	4313      	orrs	r3, r2
 8021ef0:	5103      	str	r3, [r0, r4]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8021ef2:	bd30      	pop	{r4, r5, pc}

08021ef4 <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8021ef4:	6880      	ldr	r0, [r0, #8]
}
 8021ef6:	f000 0001 	and.w	r0, r0, #1
 8021efa:	4770      	bx	lr

08021efc <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8021efc:	6880      	ldr	r0, [r0, #8]
}
 8021efe:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8021f02:	4770      	bx	lr

08021f04 <HAL_ADC_Init>:
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8021f04:	2300      	movs	r3, #0
{
 8021f06:	b537      	push	{r0, r1, r2, r4, r5, lr}

  /* Check ADC handle */
  if (hadc == NULL)
 8021f08:	4604      	mov	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 8021f0a:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8021f0c:	2800      	cmp	r0, #0
 8021f0e:	f000 80c8 	beq.w	80220a2 <HAL_ADC_Init+0x19e>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8021f12:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8021f14:	b925      	cbnz	r5, 8021f20 <HAL_ADC_Init+0x1c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8021f16:	f7ff fa4b 	bl	80213b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8021f1a:	65e5      	str	r5, [r4, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8021f1c:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8021f20:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8021f22:	689a      	ldr	r2, [r3, #8]
 8021f24:	0095      	lsls	r5, r2, #2
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8021f26:	bf41      	itttt	mi
 8021f28:	689a      	ldrmi	r2, [r3, #8]
 8021f2a:	f022 4220 	bicmi.w	r2, r2, #2684354560	@ 0xa0000000
 8021f2e:	f022 023f 	bicmi.w	r2, r2, #63	@ 0x3f
 8021f32:	609a      	strmi	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8021f34:	689a      	ldr	r2, [r3, #8]
 8021f36:	00d0      	lsls	r0, r2, #3
 8021f38:	f140 8092 	bpl.w	8022060 <HAL_ADC_Init+0x15c>
 8021f3c:	689a      	ldr	r2, [r3, #8]
 8021f3e:	00d1      	lsls	r1, r2, #3
 8021f40:	f100 80a5 	bmi.w	802208e <HAL_ADC_Init+0x18a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);

    tmp_hal_status = HAL_ERROR;
 8021f44:	2101      	movs	r1, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8021f46:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8021f48:	f042 0210 	orr.w	r2, r2, #16
 8021f4c:	65a2      	str	r2, [r4, #88]	@ 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8021f4e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8021f50:	f042 0201 	orr.w	r2, r2, #1
 8021f54:	65e2      	str	r2, [r4, #92]	@ 0x5c

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8021f56:	4618      	mov	r0, r3
 8021f58:	f7ff ffd0 	bl	8021efc <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8021f5c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8021f5e:	f002 0210 	and.w	r2, r2, #16
 8021f62:	4302      	orrs	r2, r0
 8021f64:	f040 8099 	bne.w	802209a <HAL_ADC_Init+0x196>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8021f68:	6da2      	ldr	r2, [r4, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8021f6a:	4618      	mov	r0, r3
    ADC_STATE_CLR_SET(hadc->State,
 8021f6c:	f422 7281 	bic.w	r2, r2, #258	@ 0x102
 8021f70:	f042 0202 	orr.w	r2, r2, #2
 8021f74:	65a2      	str	r2, [r4, #88]	@ 0x58
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8021f76:	f7ff ffbd 	bl	8021ef4 <LL_ADC_IsEnabled>
 8021f7a:	b978      	cbnz	r0, 8021f9c <HAL_ADC_Init+0x98>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8021f7c:	484a      	ldr	r0, [pc, #296]	@ (80220a8 <HAL_ADC_Init+0x1a4>)
 8021f7e:	f7ff ffb9 	bl	8021ef4 <LL_ADC_IsEnabled>
 8021f82:	4602      	mov	r2, r0
 8021f84:	4849      	ldr	r0, [pc, #292]	@ (80220ac <HAL_ADC_Init+0x1a8>)
 8021f86:	f7ff ffb5 	bl	8021ef4 <LL_ADC_IsEnabled>
 8021f8a:	4302      	orrs	r2, r0
 8021f8c:	d106      	bne.n	8021f9c <HAL_ADC_Init+0x98>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8021f8e:	4848      	ldr	r0, [pc, #288]	@ (80220b0 <HAL_ADC_Init+0x1ac>)
 8021f90:	6865      	ldr	r5, [r4, #4]
 8021f92:	6882      	ldr	r2, [r0, #8]
 8021f94:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 8021f98:	432a      	orrs	r2, r5
 8021f9a:	6082      	str	r2, [r0, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                 hadc->Init.Overrun                                                     |
                 hadc->Init.DataAlign                                                   |
 8021f9c:	68e5      	ldr	r5, [r4, #12]
 8021f9e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
                 hadc->Init.Resolution                                                  |
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8021fa0:	f894 0020 	ldrb.w	r0, [r4, #32]
                 hadc->Init.DataAlign                                                   |
 8021fa4:	432a      	orrs	r2, r5
 8021fa6:	68a5      	ldr	r5, [r4, #8]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8021fa8:	2801      	cmp	r0, #1
                 hadc->Init.DataAlign                                                   |
 8021faa:	ea42 0205 	orr.w	r2, r2, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8021fae:	7e65      	ldrb	r5, [r4, #25]
                 hadc->Init.DataAlign                                                   |
 8021fb0:	ea42 3245 	orr.w	r2, r2, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8021fb4:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8021fb8:	bf02      	ittt	eq
 8021fba:	6a60      	ldreq	r0, [r4, #36]	@ 0x24
 8021fbc:	f100 30ff 	addeq.w	r0, r0, #4294967295
 8021fc0:	ea42 4240 	orreq.w	r2, r2, r0, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8021fc4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8021fc6:	b120      	cbz	r0, 8021fd2 <HAL_ADC_Init+0xce>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                   | hadc->Init.ExternalTrigConvEdge
 8021fc8:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8021fca:	f400 7078 	and.w	r0, r0, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8021fce:	4328      	orrs	r0, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8021fd0:	4302      	orrs	r2, r0
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8021fd2:	68dd      	ldr	r5, [r3, #12]
 8021fd4:	4837      	ldr	r0, [pc, #220]	@ (80220b4 <HAL_ADC_Init+0x1b0>)
 8021fd6:	4028      	ands	r0, r5
 8021fd8:	4310      	orrs	r0, r2
 8021fda:	60d8      	str	r0, [r3, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8021fdc:	691a      	ldr	r2, [r3, #16]
 8021fde:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8021fe0:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8021fe4:	4302      	orrs	r2, r0
 8021fe6:	611a      	str	r2, [r3, #16]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8021fe8:	689a      	ldr	r2, [r3, #8]
 8021fea:	0712      	lsls	r2, r2, #28
 8021fec:	d420      	bmi.n	8022030 <HAL_ADC_Init+0x12c>
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8021fee:	68d8      	ldr	r0, [r3, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8021ff0:	f894 2034 	ldrb.w	r2, [r4, #52]	@ 0x34
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8021ff4:	7e25      	ldrb	r5, [r4, #24]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8021ff6:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8021ff8:	f420 4080 	bic.w	r0, r0, #16384	@ 0x4000
      tmp_cfgr = (
 8021ffc:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8022000:	f020 0002 	bic.w	r0, r0, #2
 8022004:	4302      	orrs	r2, r0
 8022006:	60da      	str	r2, [r3, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8022008:	f894 203c 	ldrb.w	r2, [r4, #60]	@ 0x3c
 802200c:	2a01      	cmp	r2, #1
 802200e:	d140      	bne.n	8022092 <HAL_ADC_Init+0x18e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8022010:	e9d4 2510 	ldrd	r2, r5, [r4, #64]	@ 0x40
 8022014:	6918      	ldr	r0, [r3, #16]
 8022016:	432a      	orrs	r2, r5
 8022018:	f420 60ff 	bic.w	r0, r0, #2040	@ 0x7f8
 802201c:	f020 0004 	bic.w	r0, r0, #4
 8022020:	4302      	orrs	r2, r0
 8022022:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8022024:	4302      	orrs	r2, r0
 8022026:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8022028:	4302      	orrs	r2, r0
 802202a:	f042 0201 	orr.w	r2, r2, #1
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 802202e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8022030:	6922      	ldr	r2, [r4, #16]
 8022032:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8022034:	bf05      	ittet	eq
 8022036:	6b18      	ldreq	r0, [r3, #48]	@ 0x30
 8022038:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 802203a:	6b1a      	ldrne	r2, [r3, #48]	@ 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 802203c:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8022040:	bf06      	itte	eq
 8022042:	f020 000f 	biceq.w	r0, r0, #15
 8022046:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8022048:	f022 020f 	bicne.w	r2, r2, #15
 802204c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 802204e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8022050:	f023 0303 	bic.w	r3, r3, #3
 8022054:	f043 0301 	orr.w	r3, r3, #1
 8022058:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 802205a:	4608      	mov	r0, r1
 802205c:	b003      	add	sp, #12
 802205e:	bd30      	pop	{r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8022060:	689a      	ldr	r2, [r3, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8022062:	4915      	ldr	r1, [pc, #84]	@ (80220b8 <HAL_ADC_Init+0x1b4>)
 8022064:	f022 4210 	bic.w	r2, r2, #2415919104	@ 0x90000000
 8022068:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 802206c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8022070:	609a      	str	r2, [r3, #8]
 8022072:	4a12      	ldr	r2, [pc, #72]	@ (80220bc <HAL_ADC_Init+0x1b8>)
 8022074:	6812      	ldr	r2, [r2, #0]
 8022076:	fbb2 f2f1 	udiv	r2, r2, r1
 802207a:	3201      	adds	r2, #1
 802207c:	0052      	lsls	r2, r2, #1
      wait_loop_index--;
 802207e:	9201      	str	r2, [sp, #4]
    while (wait_loop_index != 0UL)
 8022080:	9a01      	ldr	r2, [sp, #4]
 8022082:	2a00      	cmp	r2, #0
 8022084:	f43f af5a 	beq.w	8021f3c <HAL_ADC_Init+0x38>
      wait_loop_index--;
 8022088:	9a01      	ldr	r2, [sp, #4]
 802208a:	3a01      	subs	r2, #1
 802208c:	e7f7      	b.n	802207e <HAL_ADC_Init+0x17a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 802208e:	2100      	movs	r1, #0
 8022090:	e761      	b.n	8021f56 <HAL_ADC_Init+0x52>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8022092:	691a      	ldr	r2, [r3, #16]
 8022094:	f022 0201 	bic.w	r2, r2, #1
 8022098:	e7c9      	b.n	802202e <HAL_ADC_Init+0x12a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 802209a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 802209c:	f043 0310 	orr.w	r3, r3, #16
 80220a0:	65a3      	str	r3, [r4, #88]	@ 0x58
    return HAL_ERROR;
 80220a2:	2101      	movs	r1, #1
 80220a4:	e7d9      	b.n	802205a <HAL_ADC_Init+0x156>
 80220a6:	bf00      	nop
 80220a8:	42028000 	.word	0x42028000
 80220ac:	42028100 	.word	0x42028100
 80220b0:	42028300 	.word	0x42028300
 80220b4:	fff04007 	.word	0xfff04007
 80220b8:	00030d40 	.word	0x00030d40
 80220bc:	20000000 	.word	0x20000000

080220c0 <HAL_ADC_PollForConversion>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80220c0:	4a35      	ldr	r2, [pc, #212]	@ (8022198 <HAL_ADC_PollForConversion+0xd8>)
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80220c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80220c6:	6945      	ldr	r5, [r0, #20]
 80220c8:	6897      	ldr	r7, [r2, #8]
 80220ca:	2d08      	cmp	r5, #8
{
 80220cc:	4604      	mov	r4, r0
 80220ce:	460e      	mov	r6, r1
 80220d0:	f007 071f 	and.w	r7, r7, #31
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80220d4:	d015      	beq.n	8022102 <HAL_ADC_PollForConversion+0x42>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80220d6:	f240 2321 	movw	r3, #545	@ 0x221
 80220da:	40fb      	lsrs	r3, r7
 80220dc:	07d9      	lsls	r1, r3, #31
 80220de:	d50b      	bpl.n	80220f8 <HAL_ADC_PollForConversion+0x38>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80220e0:	6803      	ldr	r3, [r0, #0]
 80220e2:	68db      	ldr	r3, [r3, #12]
 80220e4:	f013 0f01 	tst.w	r3, #1
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80220e8:	d00a      	beq.n	8022100 <HAL_ADC_PollForConversion+0x40>
        return HAL_ERROR;
 80220ea:	2001      	movs	r0, #1
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80220ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80220ee:	f043 0320 	orr.w	r3, r3, #32
 80220f2:	65a3      	str	r3, [r4, #88]	@ 0x58
    }
  }

  /* Return function status */
  return HAL_OK;
}
 80220f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80220f8:	6893      	ldr	r3, [r2, #8]
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80220fa:	f413 4f60 	tst.w	r3, #57344	@ 0xe000
 80220fe:	e7f3      	b.n	80220e8 <HAL_ADC_PollForConversion+0x28>
        tmp_Flag_End = (ADC_FLAG_EOC);
 8022100:	2504      	movs	r5, #4
  tickstart = HAL_GetTick();
 8022102:	f7ff fecf 	bl	8021ea4 <HAL_GetTick>
 8022106:	4680      	mov	r8, r0
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8022108:	6823      	ldr	r3, [r4, #0]
 802210a:	681a      	ldr	r2, [r3, #0]
 802210c:	422a      	tst	r2, r5
 802210e:	d025      	beq.n	802215c <HAL_ADC_PollForConversion+0x9c>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8022110:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8022112:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8022116:	65a2      	str	r2, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8022118:	68da      	ldr	r2, [r3, #12]
 802211a:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 802211e:	d10f      	bne.n	8022140 <HAL_ADC_PollForConversion+0x80>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8022120:	7e62      	ldrb	r2, [r4, #25]
 8022122:	b96a      	cbnz	r2, 8022140 <HAL_ADC_PollForConversion+0x80>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8022124:	681a      	ldr	r2, [r3, #0]
 8022126:	0716      	lsls	r6, r2, #28
 8022128:	d50a      	bpl.n	8022140 <HAL_ADC_PollForConversion+0x80>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 802212a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 802212c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8022130:	65a2      	str	r2, [r4, #88]	@ 0x58
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8022132:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8022134:	04d0      	lsls	r0, r2, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8022136:	bf5e      	ittt	pl
 8022138:	6da2      	ldrpl	r2, [r4, #88]	@ 0x58
 802213a:	f042 0201 	orrpl.w	r2, r2, #1
 802213e:	65a2      	strpl	r2, [r4, #88]	@ 0x58
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8022140:	4a16      	ldr	r2, [pc, #88]	@ (802219c <HAL_ADC_PollForConversion+0xdc>)
 8022142:	4293      	cmp	r3, r2
 8022144:	d104      	bne.n	8022150 <HAL_ADC_PollForConversion+0x90>
 8022146:	f240 2221 	movw	r2, #545	@ 0x221
 802214a:	40fa      	lsrs	r2, r7
 802214c:	07d1      	lsls	r1, r2, #31
 802214e:	d51b      	bpl.n	8022188 <HAL_ADC_PollForConversion+0xc8>
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8022150:	68da      	ldr	r2, [r3, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8022152:	2d08      	cmp	r5, #8
 8022154:	d11b      	bne.n	802218e <HAL_ADC_PollForConversion+0xce>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8022156:	601d      	str	r5, [r3, #0]
  return HAL_OK;
 8022158:	2000      	movs	r0, #0
 802215a:	e7cb      	b.n	80220f4 <HAL_ADC_PollForConversion+0x34>
    if (Timeout != HAL_MAX_DELAY)
 802215c:	1c72      	adds	r2, r6, #1
 802215e:	d0d4      	beq.n	802210a <HAL_ADC_PollForConversion+0x4a>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8022160:	f7ff fea0 	bl	8021ea4 <HAL_GetTick>
 8022164:	eba0 0008 	sub.w	r0, r0, r8
 8022168:	42b0      	cmp	r0, r6
 802216a:	d801      	bhi.n	8022170 <HAL_ADC_PollForConversion+0xb0>
 802216c:	2e00      	cmp	r6, #0
 802216e:	d1cb      	bne.n	8022108 <HAL_ADC_PollForConversion+0x48>
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8022170:	6823      	ldr	r3, [r4, #0]
 8022172:	681b      	ldr	r3, [r3, #0]
 8022174:	402b      	ands	r3, r5
 8022176:	d1c7      	bne.n	8022108 <HAL_ADC_PollForConversion+0x48>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8022178:	6da2      	ldr	r2, [r4, #88]	@ 0x58
          return HAL_TIMEOUT;
 802217a:	2003      	movs	r0, #3
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 802217c:	f042 0204 	orr.w	r2, r2, #4
 8022180:	65a2      	str	r2, [r4, #88]	@ 0x58
          __HAL_UNLOCK(hadc);
 8022182:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
          return HAL_TIMEOUT;
 8022186:	e7b5      	b.n	80220f4 <HAL_ADC_PollForConversion+0x34>
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8022188:	4a05      	ldr	r2, [pc, #20]	@ (80221a0 <HAL_ADC_PollForConversion+0xe0>)
 802218a:	68d2      	ldr	r2, [r2, #12]
 802218c:	e7e1      	b.n	8022152 <HAL_ADC_PollForConversion+0x92>
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 802218e:	0452      	lsls	r2, r2, #17
 8022190:	d4e2      	bmi.n	8022158 <HAL_ADC_PollForConversion+0x98>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8022192:	220c      	movs	r2, #12
 8022194:	601a      	str	r2, [r3, #0]
 8022196:	e7df      	b.n	8022158 <HAL_ADC_PollForConversion+0x98>
 8022198:	42028300 	.word	0x42028300
 802219c:	42028100 	.word	0x42028100
 80221a0:	42028000 	.word	0x42028000

080221a4 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80221a4:	6803      	ldr	r3, [r0, #0]
 80221a6:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 80221a8:	4770      	bx	lr
	...

080221ac <HAL_ADC_ConfigChannel>:
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80221ac:	2300      	movs	r3, #0
{
 80221ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0UL;
 80221b0:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80221b2:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
{
 80221b6:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 80221b8:	2b01      	cmp	r3, #1
{
 80221ba:	460e      	mov	r6, r1
  __HAL_LOCK(hadc);
 80221bc:	f000 81ce 	beq.w	802255c <HAL_ADC_ConfigChannel+0x3b0>
 80221c0:	2301      	movs	r3, #1
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80221c2:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(hadc);
 80221c4:	f880 3054 	strb.w	r3, [r0, #84]	@ 0x54
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80221c8:	4620      	mov	r0, r4
 80221ca:	f7ff fe97 	bl	8021efc <LL_ADC_REG_IsConversionOngoing>
 80221ce:	2800      	cmp	r0, #0
 80221d0:	f040 81be 	bne.w	8022550 <HAL_ADC_ConfigChannel+0x3a4>
  MODIFY_REG(*preg,
 80221d4:	271f      	movs	r7, #31
  {
    if (pConfig->Channel == ADC_CHANNEL_0)
 80221d6:	680b      	ldr	r3, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80221d8:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 80221dc:	2b01      	cmp	r3, #1
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 80221de:	bf08      	it	eq
 80221e0:	49b9      	ldreq	r1, [pc, #740]	@ (80224c8 <HAL_ADC_ConfigChannel+0x31c>)
  MODIFY_REG(*preg,
 80221e2:	f3c3 6384 	ubfx	r3, r3, #26, #5
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 80221e6:	bf02      	ittt	eq
 80221e8:	f8d1 20c8 	ldreq.w	r2, [r1, #200]	@ 0xc8
 80221ec:	f042 0201 	orreq.w	r2, r2, #1
 80221f0:	f8c1 20c8 	streq.w	r2, [r1, #200]	@ 0xc8
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80221f4:	6871      	ldr	r1, [r6, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80221f6:	0988      	lsrs	r0, r1, #6
 80221f8:	f000 000c 	and.w	r0, r0, #12
  MODIFY_REG(*preg,
 80221fc:	f85c 2000 	ldr.w	r2, [ip, r0]
 8022200:	f001 011f 	and.w	r1, r1, #31
 8022204:	408f      	lsls	r7, r1
 8022206:	ea22 0207 	bic.w	r2, r2, r7
 802220a:	408b      	lsls	r3, r1
 802220c:	4313      	orrs	r3, r2
 802220e:	f84c 3000 	str.w	r3, [ip, r0]
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8022212:	4620      	mov	r0, r4
 8022214:	f7ff fe72 	bl	8021efc <LL_ADC_REG_IsConversionOngoing>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8022218:	68a2      	ldr	r2, [r4, #8]
 802221a:	f002 0208 	and.w	r2, r2, #8
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 802221e:	4302      	orrs	r2, r0
 8022220:	d13b      	bne.n	802229a <HAL_ADC_ConfigChannel+0xee>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8022222:	68b3      	ldr	r3, [r6, #8]
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8022224:	6831      	ldr	r1, [r6, #0]
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8022226:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 802222a:	d17a      	bne.n	8022322 <HAL_ADC_ConfigChannel+0x176>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 802222c:	4620      	mov	r0, r4
 802222e:	f7ff fe51 	bl	8021ed4 <LL_ADC_SetChannelSamplingTime>
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8022232:	6963      	ldr	r3, [r4, #20]
 8022234:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8022238:	6163      	str	r3, [r4, #20]

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 802223a:	6937      	ldr	r7, [r6, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 802223c:	6971      	ldr	r1, [r6, #20]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 802223e:	2f04      	cmp	r7, #4
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8022240:	68e0      	ldr	r0, [r4, #12]
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8022242:	6832      	ldr	r2, [r6, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8022244:	f104 0360 	add.w	r3, r4, #96	@ 0x60
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8022248:	d073      	beq.n	8022332 <HAL_ADC_ConfigChannel+0x186>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 802224a:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 802224e:	0040      	lsls	r0, r0, #1
  MODIFY_REG(*preg,
 8022250:	f853 c027 	ldr.w	ip, [r3, r7, lsl #2]
 8022254:	4081      	lsls	r1, r0
 8022256:	489d      	ldr	r0, [pc, #628]	@ (80224cc <HAL_ADC_ConfigChannel+0x320>)
 8022258:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 802225c:	ea0c 0000 	and.w	r0, ip, r0
 8022260:	4310      	orrs	r0, r2
 8022262:	ea41 0200 	orr.w	r2, r1, r0
 8022266:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 802226a:	f843 2027 	str.w	r2, [r3, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 802226e:	6931      	ldr	r1, [r6, #16]
  MODIFY_REG(*preg,
 8022270:	69b0      	ldr	r0, [r6, #24]
 8022272:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8022276:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 802227a:	4302      	orrs	r2, r0
 802227c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8022280:	7f31      	ldrb	r1, [r6, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8022282:	6930      	ldr	r0, [r6, #16]
 8022284:	1e4f      	subs	r7, r1, #1
  MODIFY_REG(*preg,
 8022286:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 802228a:	4279      	negs	r1, r7
 802228c:	4179      	adcs	r1, r7
 802228e:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8022292:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
 8022296:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 802229a:	4620      	mov	r0, r4
 802229c:	f7ff fe2a 	bl	8021ef4 <LL_ADC_IsEnabled>
 80222a0:	bba0      	cbnz	r0, 802230c <HAL_ADC_ConfigChannel+0x160>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80222a2:	68f7      	ldr	r7, [r6, #12]
 80222a4:	6833      	ldr	r3, [r6, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80222a6:	4a8a      	ldr	r2, [pc, #552]	@ (80224d0 <HAL_ADC_ConfigChannel+0x324>)
 80222a8:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
 80222ac:	f007 0c18 	and.w	ip, r7, #24
 80222b0:	f3c3 0113 	ubfx	r1, r3, #0, #20
 80222b4:	fa22 f20c 	lsr.w	r2, r2, ip
 80222b8:	401a      	ands	r2, r3
 80222ba:	ea20 0001 	bic.w	r0, r0, r1
 80222be:	4302      	orrs	r2, r0
 80222c0:	f8c4 20b0 	str.w	r2, [r4, #176]	@ 0xb0

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80222c4:	4a83      	ldr	r2, [pc, #524]	@ (80224d4 <HAL_ADC_ConfigChannel+0x328>)
 80222c6:	4297      	cmp	r7, r2
 80222c8:	d120      	bne.n	802230c <HAL_ADC_ConfigChannel+0x160>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80222ca:	2900      	cmp	r1, #0
 80222cc:	f040 8090 	bne.w	80223f0 <HAL_ADC_ConfigChannel+0x244>
 80222d0:	0e9a      	lsrs	r2, r3, #26
 80222d2:	3201      	adds	r2, #1
 80222d4:	f002 071f 	and.w	r7, r2, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80222d8:	2f09      	cmp	r7, #9
 80222da:	f04f 0001 	mov.w	r0, #1
 80222de:	ea4f 6282 	mov.w	r2, r2, lsl #26
 80222e2:	f200 80a5 	bhi.w	8022430 <HAL_ADC_ConfigChannel+0x284>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80222e6:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 80222ea:	40b8      	lsls	r0, r7
 80222ec:	4302      	orrs	r2, r0
 80222ee:	2900      	cmp	r1, #0
 80222f0:	f040 8099 	bne.w	8022426 <HAL_ADC_ConfigChannel+0x27a>
 80222f4:	0e99      	lsrs	r1, r3, #26
 80222f6:	3101      	adds	r1, #1
 80222f8:	f001 011f 	and.w	r1, r1, #31
 80222fc:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8022300:	0509      	lsls	r1, r1, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8022302:	4311      	orrs	r1, r2
 8022304:	4620      	mov	r0, r4
 8022306:	68b2      	ldr	r2, [r6, #8]
 8022308:	f7ff fde4 	bl	8021ed4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 802230c:	6832      	ldr	r2, [r6, #0]
 802230e:	4b72      	ldr	r3, [pc, #456]	@ (80224d8 <HAL_ADC_ConfigChannel+0x32c>)
 8022310:	421a      	tst	r2, r3
 8022312:	f040 80b5 	bne.w	8022480 <HAL_ADC_ConfigChannel+0x2d4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8022316:	2000      	movs	r0, #0

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8022318:	2300      	movs	r3, #0
 802231a:	f885 3054 	strb.w	r3, [r5, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
}
 802231e:	b003      	add	sp, #12
 8022320:	bdf0      	pop	{r4, r5, r6, r7, pc}
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8022322:	461a      	mov	r2, r3
 8022324:	4620      	mov	r0, r4
 8022326:	f7ff fdd5 	bl	8021ed4 <LL_ADC_SetChannelSamplingTime>
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 802232a:	6963      	ldr	r3, [r4, #20]
 802232c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8022330:	e782      	b.n	8022238 <HAL_ADC_ConfigChannel+0x8c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8022332:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8022334:	6e21      	ldr	r1, [r4, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8022336:	f3c2 0013 	ubfx	r0, r2, #0, #20
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 802233a:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 802233e:	2800      	cmp	r0, #0
 8022340:	d139      	bne.n	80223b6 <HAL_ADC_ConfigChannel+0x20a>
 8022342:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8022346:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8022348:	bf02      	ittt	eq
 802234a:	6e22      	ldreq	r2, [r4, #96]	@ 0x60
 802234c:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8022350:	6622      	streq	r2, [r4, #96]	@ 0x60
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8022352:	685a      	ldr	r2, [r3, #4]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8022354:	6832      	ldr	r2, [r6, #0]
 8022356:	6859      	ldr	r1, [r3, #4]
 8022358:	f3c2 0013 	ubfx	r0, r2, #0, #20
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 802235c:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8022360:	2800      	cmp	r0, #0
 8022362:	d12f      	bne.n	80223c4 <HAL_ADC_ConfigChannel+0x218>
 8022364:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8022368:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 802236a:	bf02      	ittt	eq
 802236c:	685a      	ldreq	r2, [r3, #4]
 802236e:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8022372:	605a      	streq	r2, [r3, #4]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8022374:	689a      	ldr	r2, [r3, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8022376:	6832      	ldr	r2, [r6, #0]
 8022378:	6899      	ldr	r1, [r3, #8]
 802237a:	f3c2 0013 	ubfx	r0, r2, #0, #20
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 802237e:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8022382:	bb30      	cbnz	r0, 80223d2 <HAL_ADC_ConfigChannel+0x226>
 8022384:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8022388:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 802238a:	bf02      	ittt	eq
 802238c:	689a      	ldreq	r2, [r3, #8]
 802238e:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8022392:	609a      	streq	r2, [r3, #8]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8022394:	68da      	ldr	r2, [r3, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8022396:	6832      	ldr	r2, [r6, #0]
 8022398:	68d9      	ldr	r1, [r3, #12]
 802239a:	f3c2 0013 	ubfx	r0, r2, #0, #20
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 802239e:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80223a2:	b9e8      	cbnz	r0, 80223e0 <HAL_ADC_ConfigChannel+0x234>
 80223a4:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80223a8:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 80223aa:	bf02      	ittt	eq
 80223ac:	68da      	ldreq	r2, [r3, #12]
 80223ae:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 80223b2:	60da      	streq	r2, [r3, #12]
}
 80223b4:	e771      	b.n	802229a <HAL_ADC_ConfigChannel+0xee>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80223b6:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80223ba:	2a00      	cmp	r2, #0
 80223bc:	d0c9      	beq.n	8022352 <HAL_ADC_ConfigChannel+0x1a6>
  return __builtin_clz(value);
 80223be:	fab2 f282 	clz	r2, r2
 80223c2:	e7c0      	b.n	8022346 <HAL_ADC_ConfigChannel+0x19a>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80223c4:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80223c8:	2a00      	cmp	r2, #0
 80223ca:	d0d3      	beq.n	8022374 <HAL_ADC_ConfigChannel+0x1c8>
  return __builtin_clz(value);
 80223cc:	fab2 f282 	clz	r2, r2
 80223d0:	e7ca      	b.n	8022368 <HAL_ADC_ConfigChannel+0x1bc>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80223d2:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80223d6:	2a00      	cmp	r2, #0
 80223d8:	d0dc      	beq.n	8022394 <HAL_ADC_ConfigChannel+0x1e8>
  return __builtin_clz(value);
 80223da:	fab2 f282 	clz	r2, r2
 80223de:	e7d3      	b.n	8022388 <HAL_ADC_ConfigChannel+0x1dc>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80223e0:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80223e4:	2a00      	cmp	r2, #0
 80223e6:	f43f af58 	beq.w	802229a <HAL_ADC_ConfigChannel+0xee>
  return __builtin_clz(value);
 80223ea:	fab2 f282 	clz	r2, r2
 80223ee:	e7db      	b.n	80223a8 <HAL_ADC_ConfigChannel+0x1fc>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80223f0:	fa93 f0a3 	rbit	r0, r3
  if (value == 0U)
 80223f4:	b130      	cbz	r0, 8022404 <HAL_ADC_ConfigChannel+0x258>
  return __builtin_clz(value);
 80223f6:	fab0 f280 	clz	r2, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80223fa:	1c57      	adds	r7, r2, #1
 80223fc:	f007 071f 	and.w	r7, r7, #31
 8022400:	2f09      	cmp	r7, #9
 8022402:	d825      	bhi.n	8022450 <HAL_ADC_ConfigChannel+0x2a4>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8022404:	fa93 f2a3 	rbit	r2, r3
 8022408:	fa93 f7a3 	rbit	r7, r3
  return __builtin_clz(value);
 802240c:	fab2 f282 	clz	r2, r2
 8022410:	fab7 f787 	clz	r7, r7
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8022414:	3201      	adds	r2, #1
 8022416:	0692      	lsls	r2, r2, #26
 8022418:	3701      	adds	r7, #1
 802241a:	2001      	movs	r0, #1
 802241c:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8022420:	f007 071f 	and.w	r7, r7, #31
 8022424:	e761      	b.n	80222ea <HAL_ADC_ConfigChannel+0x13e>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8022426:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 802242a:	fab1 f181 	clz	r1, r1
 802242e:	e762      	b.n	80222f6 <HAL_ADC_ConfigChannel+0x14a>
 8022430:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8022434:	40b8      	lsls	r0, r7
 8022436:	4302      	orrs	r2, r0
 8022438:	b9a9      	cbnz	r1, 8022466 <HAL_ADC_ConfigChannel+0x2ba>
 802243a:	0e99      	lsrs	r1, r3, #26
 802243c:	3101      	adds	r1, #1
 802243e:	f001 011f 	and.w	r1, r1, #31
 8022442:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8022446:	391e      	subs	r1, #30
 8022448:	0509      	lsls	r1, r1, #20
 802244a:	f041 7100 	orr.w	r1, r1, #33554432	@ 0x2000000
 802244e:	e758      	b.n	8022302 <HAL_ADC_ConfigChannel+0x156>
 8022450:	fab0 f780 	clz	r7, r0
 8022454:	3201      	adds	r2, #1
 8022456:	0692      	lsls	r2, r2, #26
 8022458:	3701      	adds	r7, #1
 802245a:	2001      	movs	r0, #1
 802245c:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8022460:	f007 071f 	and.w	r7, r7, #31
 8022464:	e7e6      	b.n	8022434 <HAL_ADC_ConfigChannel+0x288>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8022466:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
 802246a:	fab3 f383 	clz	r3, r3
 802246e:	2103      	movs	r1, #3
 8022470:	f06f 001d 	mvn.w	r0, #29
 8022474:	3301      	adds	r3, #1
 8022476:	f003 031f 	and.w	r3, r3, #31
 802247a:	fb11 0103 	smlabb	r1, r1, r3, r0
 802247e:	e7e3      	b.n	8022448 <HAL_ADC_ConfigChannel+0x29c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8022480:	4b16      	ldr	r3, [pc, #88]	@ (80224dc <HAL_ADC_ConfigChannel+0x330>)
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8022482:	4e17      	ldr	r6, [pc, #92]	@ (80224e0 <HAL_ADC_ConfigChannel+0x334>)
 8022484:	6899      	ldr	r1, [r3, #8]
 8022486:	42b2      	cmp	r2, r6
 8022488:	f001 70e0 	and.w	r0, r1, #29360128	@ 0x1c00000
 802248c:	d12e      	bne.n	80224ec <HAL_ADC_ConfigChannel+0x340>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 802248e:	020e      	lsls	r6, r1, #8
 8022490:	f53f af41 	bmi.w	8022316 <HAL_ADC_ConfigChannel+0x16a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8022494:	4a0c      	ldr	r2, [pc, #48]	@ (80224c8 <HAL_ADC_ConfigChannel+0x31c>)
 8022496:	4294      	cmp	r4, r2
 8022498:	f47f af3d 	bne.w	8022316 <HAL_ADC_ConfigChannel+0x16a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 802249c:	689a      	ldr	r2, [r3, #8]
 802249e:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80224a2:	4302      	orrs	r2, r0
 80224a4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80224a8:	609a      	str	r2, [r3, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80224aa:	4b0e      	ldr	r3, [pc, #56]	@ (80224e4 <HAL_ADC_ConfigChannel+0x338>)
 80224ac:	4a0e      	ldr	r2, [pc, #56]	@ (80224e8 <HAL_ADC_ConfigChannel+0x33c>)
 80224ae:	681b      	ldr	r3, [r3, #0]
 80224b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80224b4:	3301      	adds	r3, #1
 80224b6:	005b      	lsls	r3, r3, #1
            wait_loop_index--;
 80224b8:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 80224ba:	9b01      	ldr	r3, [sp, #4]
 80224bc:	2b00      	cmp	r3, #0
 80224be:	f43f af2a 	beq.w	8022316 <HAL_ADC_ConfigChannel+0x16a>
            wait_loop_index--;
 80224c2:	9b01      	ldr	r3, [sp, #4]
 80224c4:	3b01      	subs	r3, #1
 80224c6:	e7f7      	b.n	80224b8 <HAL_ADC_ConfigChannel+0x30c>
 80224c8:	42028000 	.word	0x42028000
 80224cc:	03fff000 	.word	0x03fff000
 80224d0:	000fffff 	.word	0x000fffff
 80224d4:	407f0000 	.word	0x407f0000
 80224d8:	80080000 	.word	0x80080000
 80224dc:	42028300 	.word	0x42028300
 80224e0:	c3210000 	.word	0xc3210000
 80224e4:	20000000 	.word	0x20000000
 80224e8:	00030d40 	.word	0x00030d40
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80224ec:	4e1c      	ldr	r6, [pc, #112]	@ (8022560 <HAL_ADC_ConfigChannel+0x3b4>)
 80224ee:	42b2      	cmp	r2, r6
 80224f0:	d10e      	bne.n	8022510 <HAL_ADC_ConfigChannel+0x364>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80224f2:	01c9      	lsls	r1, r1, #7
 80224f4:	f53f af0f 	bmi.w	8022316 <HAL_ADC_ConfigChannel+0x16a>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80224f8:	4a1a      	ldr	r2, [pc, #104]	@ (8022564 <HAL_ADC_ConfigChannel+0x3b8>)
 80224fa:	4294      	cmp	r4, r2
 80224fc:	f47f af0b 	bne.w	8022316 <HAL_ADC_ConfigChannel+0x16a>
 8022500:	689a      	ldr	r2, [r3, #8]
 8022502:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8022506:	4302      	orrs	r2, r0
 8022508:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 802250c:	609a      	str	r2, [r3, #8]
}
 802250e:	e702      	b.n	8022316 <HAL_ADC_ConfigChannel+0x16a>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8022510:	4e15      	ldr	r6, [pc, #84]	@ (8022568 <HAL_ADC_ConfigChannel+0x3bc>)
 8022512:	42b2      	cmp	r2, r6
 8022514:	d10d      	bne.n	8022532 <HAL_ADC_ConfigChannel+0x386>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8022516:	024a      	lsls	r2, r1, #9
 8022518:	f53f aefd 	bmi.w	8022316 <HAL_ADC_ConfigChannel+0x16a>
        if (ADC_VREFINT_INSTANCE(hadc))
 802251c:	4a13      	ldr	r2, [pc, #76]	@ (802256c <HAL_ADC_ConfigChannel+0x3c0>)
 802251e:	4294      	cmp	r4, r2
 8022520:	f47f aef9 	bne.w	8022316 <HAL_ADC_ConfigChannel+0x16a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8022524:	689a      	ldr	r2, [r3, #8]
 8022526:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 802252a:	4302      	orrs	r2, r0
 802252c:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8022530:	e7ec      	b.n	802250c <HAL_ADC_ConfigChannel+0x360>
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8022532:	4b0f      	ldr	r3, [pc, #60]	@ (8022570 <HAL_ADC_ConfigChannel+0x3c4>)
 8022534:	429a      	cmp	r2, r3
 8022536:	f47f aeee 	bne.w	8022316 <HAL_ADC_ConfigChannel+0x16a>
        if (ADC_VDDCORE_INSTANCE(hadc))
 802253a:	4b0c      	ldr	r3, [pc, #48]	@ (802256c <HAL_ADC_ConfigChannel+0x3c0>)
 802253c:	429c      	cmp	r4, r3
 802253e:	f43f aeea 	beq.w	8022316 <HAL_ADC_ConfigChannel+0x16a>
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 8022542:	f8d4 30c8 	ldr.w	r3, [r4, #200]	@ 0xc8
 8022546:	f043 0301 	orr.w	r3, r3, #1
 802254a:	f8c4 30c8 	str.w	r3, [r4, #200]	@ 0xc8
}
 802254e:	e6e2      	b.n	8022316 <HAL_ADC_ConfigChannel+0x16a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8022550:	6daa      	ldr	r2, [r5, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8022552:	4618      	mov	r0, r3
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8022554:	f042 0220 	orr.w	r2, r2, #32
 8022558:	65aa      	str	r2, [r5, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 802255a:	e6dd      	b.n	8022318 <HAL_ADC_ConfigChannel+0x16c>
  __HAL_LOCK(hadc);
 802255c:	2002      	movs	r0, #2
 802255e:	e6de      	b.n	802231e <HAL_ADC_ConfigChannel+0x172>
 8022560:	43290000 	.word	0x43290000
 8022564:	42028100 	.word	0x42028100
 8022568:	c7520000 	.word	0xc7520000
 802256c:	42028000 	.word	0x42028000
 8022570:	475a0000 	.word	0x475a0000

08022574 <ADC_ConversionStop>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8022574:	6803      	ldr	r3, [r0, #0]
{
 8022576:	b570      	push	{r4, r5, r6, lr}
 8022578:	4604      	mov	r4, r0
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 802257a:	4618      	mov	r0, r3
 802257c:	f7ff fcbe 	bl	8021efc <LL_ADC_REG_IsConversionOngoing>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8022580:	689a      	ldr	r2, [r3, #8]
 8022582:	f002 0208 	and.w	r2, r2, #8
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8022586:	4302      	orrs	r2, r0
 8022588:	d101      	bne.n	802258e <ADC_ConversionStop+0x1a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 802258a:	2000      	movs	r0, #0
}
 802258c:	bd70      	pop	{r4, r5, r6, pc}
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 802258e:	68da      	ldr	r2, [r3, #12]
 8022590:	0192      	lsls	r2, r2, #6
 8022592:	d53a      	bpl.n	802260a <ADC_ConversionStop+0x96>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8022594:	f240 1201 	movw	r2, #257	@ 0x101
 8022598:	8b20      	ldrh	r0, [r4, #24]
 802259a:	4290      	cmp	r0, r2
 802259c:	d135      	bne.n	802260a <ADC_ConversionStop+0x96>
 802259e:	4a27      	ldr	r2, [pc, #156]	@ (802263c <ADC_ConversionStop+0xc8>)
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80225a0:	6819      	ldr	r1, [r3, #0]
 80225a2:	064e      	lsls	r6, r1, #25
 80225a4:	d525      	bpl.n	80225f2 <ADC_ConversionStop+0x7e>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80225a6:	2240      	movs	r2, #64	@ 0x40
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80225a8:	2101      	movs	r1, #1
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80225aa:	601a      	str	r2, [r3, #0]
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80225ac:	4618      	mov	r0, r3
 80225ae:	f7ff fca5 	bl	8021efc <LL_ADC_REG_IsConversionOngoing>
 80225b2:	b150      	cbz	r0, 80225ca <ADC_ConversionStop+0x56>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80225b4:	689a      	ldr	r2, [r3, #8]
 80225b6:	0795      	lsls	r5, r2, #30
 80225b8:	d407      	bmi.n	80225ca <ADC_ConversionStop+0x56>
  MODIFY_REG(ADCx->CR,
 80225ba:	689a      	ldr	r2, [r3, #8]
 80225bc:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80225c0:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80225c4:	f042 0210 	orr.w	r2, r2, #16
 80225c8:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80225ca:	2901      	cmp	r1, #1
 80225cc:	d11f      	bne.n	802260e <ADC_ConversionStop+0x9a>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80225ce:	2504      	movs	r5, #4
    tickstart = HAL_GetTick();
 80225d0:	f7ff fc68 	bl	8021ea4 <HAL_GetTick>
 80225d4:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80225d6:	6823      	ldr	r3, [r4, #0]
 80225d8:	689b      	ldr	r3, [r3, #8]
 80225da:	422b      	tst	r3, r5
 80225dc:	d0d5      	beq.n	802258a <ADC_ConversionStop+0x16>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80225de:	f7ff fc61 	bl	8021ea4 <HAL_GetTick>
 80225e2:	1b80      	subs	r0, r0, r6
 80225e4:	2805      	cmp	r0, #5
 80225e6:	d9f6      	bls.n	80225d6 <ADC_ConversionStop+0x62>
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80225e8:	6823      	ldr	r3, [r4, #0]
 80225ea:	689b      	ldr	r3, [r3, #8]
 80225ec:	422b      	tst	r3, r5
 80225ee:	d0f2      	beq.n	80225d6 <ADC_ConversionStop+0x62>
 80225f0:	e001      	b.n	80225f6 <ADC_ConversionStop+0x82>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80225f2:	3a01      	subs	r2, #1
 80225f4:	d1d4      	bne.n	80225a0 <ADC_ConversionStop+0x2c>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80225f6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
          return HAL_ERROR;
 80225f8:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80225fa:	f043 0310 	orr.w	r3, r3, #16
 80225fe:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8022600:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8022602:	f043 0301 	orr.w	r3, r3, #1
 8022606:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8022608:	e7c0      	b.n	802258c <ADC_ConversionStop+0x18>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 802260a:	2902      	cmp	r1, #2
 802260c:	d1ce      	bne.n	80225ac <ADC_ConversionStop+0x38>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 802260e:	689a      	ldr	r2, [r3, #8]
 8022610:	0710      	lsls	r0, r2, #28
 8022612:	d50a      	bpl.n	802262a <ADC_ConversionStop+0xb6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8022614:	689a      	ldr	r2, [r3, #8]
 8022616:	0792      	lsls	r2, r2, #30
 8022618:	d407      	bmi.n	802262a <ADC_ConversionStop+0xb6>
  MODIFY_REG(ADCx->CR,
 802261a:	689a      	ldr	r2, [r3, #8]
 802261c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8022620:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8022624:	f042 0220 	orr.w	r2, r2, #32
 8022628:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 802262a:	2902      	cmp	r1, #2
 802262c:	d003      	beq.n	8022636 <ADC_ConversionStop+0xc2>
 802262e:	2903      	cmp	r1, #3
 8022630:	d1cd      	bne.n	80225ce <ADC_ConversionStop+0x5a>
 8022632:	250c      	movs	r5, #12
 8022634:	e7cc      	b.n	80225d0 <ADC_ConversionStop+0x5c>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8022636:	2508      	movs	r5, #8
 8022638:	e7ca      	b.n	80225d0 <ADC_ConversionStop+0x5c>
 802263a:	bf00      	nop
 802263c:	a3400001 	.word	0xa3400001

08022640 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8022640:	2300      	movs	r3, #0
{
 8022642:	b573      	push	{r0, r1, r4, r5, r6, lr}

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8022644:	6802      	ldr	r2, [r0, #0]
{
 8022646:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8022648:	4610      	mov	r0, r2
  __IO uint32_t wait_loop_index = 0UL;
 802264a:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 802264c:	f7ff fc52 	bl	8021ef4 <LL_ADC_IsEnabled>
 8022650:	b110      	cbz	r0, 8022658 <ADC_Enable+0x18>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8022652:	2000      	movs	r0, #0
}
 8022654:	b002      	add	sp, #8
 8022656:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8022658:	6891      	ldr	r1, [r2, #8]
 802265a:	4b21      	ldr	r3, [pc, #132]	@ (80226e0 <ADC_Enable+0xa0>)
 802265c:	4219      	tst	r1, r3
 802265e:	d009      	beq.n	8022674 <ADC_Enable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8022660:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      return HAL_ERROR;
 8022662:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8022664:	f043 0310 	orr.w	r3, r3, #16
 8022668:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 802266a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 802266c:	f043 0301 	orr.w	r3, r3, #1
 8022670:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8022672:	e7ef      	b.n	8022654 <ADC_Enable+0x14>
  MODIFY_REG(ADCx->CR,
 8022674:	6893      	ldr	r3, [r2, #8]
 8022676:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 802267a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 802267e:	f043 0301 	orr.w	r3, r3, #1
 8022682:	6093      	str	r3, [r2, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8022684:	4b17      	ldr	r3, [pc, #92]	@ (80226e4 <ADC_Enable+0xa4>)
 8022686:	689b      	ldr	r3, [r3, #8]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8022688:	0219      	lsls	r1, r3, #8
 802268a:	d41a      	bmi.n	80226c2 <ADC_Enable+0x82>
    tickstart = HAL_GetTick();
 802268c:	f7ff fc0a 	bl	8021ea4 <HAL_GetTick>
 8022690:	4605      	mov	r5, r0
  MODIFY_REG(ADCx->CR,
 8022692:	4e15      	ldr	r6, [pc, #84]	@ (80226e8 <ADC_Enable+0xa8>)
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8022694:	6822      	ldr	r2, [r4, #0]
 8022696:	6813      	ldr	r3, [r2, #0]
 8022698:	07db      	lsls	r3, r3, #31
 802269a:	d4da      	bmi.n	8022652 <ADC_Enable+0x12>
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 802269c:	4610      	mov	r0, r2
 802269e:	f7ff fc29 	bl	8021ef4 <LL_ADC_IsEnabled>
 80226a2:	b920      	cbnz	r0, 80226ae <ADC_Enable+0x6e>
 80226a4:	6893      	ldr	r3, [r2, #8]
 80226a6:	4033      	ands	r3, r6
 80226a8:	f043 0301 	orr.w	r3, r3, #1
 80226ac:	6093      	str	r3, [r2, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80226ae:	f7ff fbf9 	bl	8021ea4 <HAL_GetTick>
 80226b2:	1b40      	subs	r0, r0, r5
 80226b4:	2802      	cmp	r0, #2
 80226b6:	d9ed      	bls.n	8022694 <ADC_Enable+0x54>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80226b8:	6823      	ldr	r3, [r4, #0]
 80226ba:	681b      	ldr	r3, [r3, #0]
 80226bc:	07da      	lsls	r2, r3, #31
 80226be:	d4e9      	bmi.n	8022694 <ADC_Enable+0x54>
 80226c0:	e7ce      	b.n	8022660 <ADC_Enable+0x20>
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80226c2:	4b0a      	ldr	r3, [pc, #40]	@ (80226ec <ADC_Enable+0xac>)
 80226c4:	4a0a      	ldr	r2, [pc, #40]	@ (80226f0 <ADC_Enable+0xb0>)
 80226c6:	681b      	ldr	r3, [r3, #0]
 80226c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80226cc:	3301      	adds	r3, #1
 80226ce:	005b      	lsls	r3, r3, #1
        wait_loop_index--;
 80226d0:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80226d2:	9b01      	ldr	r3, [sp, #4]
 80226d4:	2b00      	cmp	r3, #0
 80226d6:	d0d9      	beq.n	802268c <ADC_Enable+0x4c>
        wait_loop_index--;
 80226d8:	9b01      	ldr	r3, [sp, #4]
 80226da:	3b01      	subs	r3, #1
 80226dc:	e7f8      	b.n	80226d0 <ADC_Enable+0x90>
 80226de:	bf00      	nop
 80226e0:	8000003f 	.word	0x8000003f
 80226e4:	42028300 	.word	0x42028300
 80226e8:	7fffffc0 	.word	0x7fffffc0
 80226ec:	20000000 	.word	0x20000000
 80226f0:	00030d40 	.word	0x00030d40

080226f4 <HAL_ADC_Start>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80226f4:	4b34      	ldr	r3, [pc, #208]	@ (80227c8 <HAL_ADC_Start+0xd4>)
{
 80226f6:	b570      	push	{r4, r5, r6, lr}
 80226f8:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80226fa:	6800      	ldr	r0, [r0, #0]
 80226fc:	689e      	ldr	r6, [r3, #8]
 80226fe:	f7ff fbfd 	bl	8021efc <LL_ADC_REG_IsConversionOngoing>
 8022702:	4605      	mov	r5, r0
 8022704:	2800      	cmp	r0, #0
 8022706:	d15c      	bne.n	80227c2 <HAL_ADC_Start+0xce>
    __HAL_LOCK(hadc);
 8022708:	f894 3054 	ldrb.w	r3, [r4, #84]	@ 0x54
 802270c:	2b01      	cmp	r3, #1
 802270e:	d058      	beq.n	80227c2 <HAL_ADC_Start+0xce>
 8022710:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8022712:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8022714:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
    tmp_hal_status = ADC_Enable(hadc);
 8022718:	f7ff ff92 	bl	8022640 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 802271c:	2800      	cmp	r0, #0
 802271e:	d14d      	bne.n	80227bc <HAL_ADC_Start+0xc8>
      ADC_STATE_CLR_SET(hadc->State,
 8022720:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8022722:	4a2a      	ldr	r2, [pc, #168]	@ (80227cc <HAL_ADC_Start+0xd8>)
      ADC_STATE_CLR_SET(hadc->State,
 8022724:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8022728:	f023 0301 	bic.w	r3, r3, #1
 802272c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8022730:	65a3      	str	r3, [r4, #88]	@ 0x58
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8022732:	6823      	ldr	r3, [r4, #0]
 8022734:	f006 011f 	and.w	r1, r6, #31
 8022738:	4293      	cmp	r3, r2
 802273a:	d12d      	bne.n	8022798 <HAL_ADC_Start+0xa4>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 802273c:	bb71      	cbnz	r1, 802279c <HAL_ADC_Start+0xa8>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 802273e:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8022742:	6da5      	ldr	r5, [r4, #88]	@ 0x58
 8022744:	f425 1580 	bic.w	r5, r5, #1048576	@ 0x100000
 8022748:	65a5      	str	r5, [r4, #88]	@ 0x58
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 802274a:	6da5      	ldr	r5, [r4, #88]	@ 0x58
 802274c:	f415 5580 	ands.w	r5, r5, #4096	@ 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8022750:	bf1c      	itt	ne
 8022752:	6de5      	ldrne	r5, [r4, #92]	@ 0x5c
 8022754:	f025 0506 	bicne.w	r5, r5, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8022758:	65e5      	str	r5, [r4, #92]	@ 0x5c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 802275a:	251c      	movs	r5, #28
 802275c:	601d      	str	r5, [r3, #0]
      __HAL_UNLOCK(hadc);
 802275e:	2500      	movs	r5, #0
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8022760:	4293      	cmp	r3, r2
      __HAL_UNLOCK(hadc);
 8022762:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8022766:	d005      	beq.n	8022774 <HAL_ADC_Start+0x80>
 8022768:	f240 2521 	movw	r5, #545	@ 0x221
 802276c:	fa25 f101 	lsr.w	r1, r5, r1
 8022770:	07c9      	lsls	r1, r1, #31
 8022772:	d515      	bpl.n	80227a0 <HAL_ADC_Start+0xac>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8022774:	68da      	ldr	r2, [r3, #12]
 8022776:	0192      	lsls	r2, r2, #6
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8022778:	bf41      	itttt	mi
 802277a:	6da2      	ldrmi	r2, [r4, #88]	@ 0x58
 802277c:	f422 5240 	bicmi.w	r2, r2, #12288	@ 0x3000
 8022780:	f442 5280 	orrmi.w	r2, r2, #4096	@ 0x1000
 8022784:	65a2      	strmi	r2, [r4, #88]	@ 0x58
  MODIFY_REG(ADCx->CR,
 8022786:	689a      	ldr	r2, [r3, #8]
 8022788:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 802278c:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8022790:	f042 0204 	orr.w	r2, r2, #4
 8022794:	609a      	str	r2, [r3, #8]
}
 8022796:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8022798:	461a      	mov	r2, r3
 802279a:	e7d2      	b.n	8022742 <HAL_ADC_Start+0x4e>
 802279c:	4a0c      	ldr	r2, [pc, #48]	@ (80227d0 <HAL_ADC_Start+0xdc>)
 802279e:	e7d4      	b.n	802274a <HAL_ADC_Start+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80227a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80227a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80227a6:	65a3      	str	r3, [r4, #88]	@ 0x58
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80227a8:	68d3      	ldr	r3, [r2, #12]
 80227aa:	019b      	lsls	r3, r3, #6
 80227ac:	d5f3      	bpl.n	8022796 <HAL_ADC_Start+0xa2>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80227ae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80227b0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80227b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80227b8:	65a3      	str	r3, [r4, #88]	@ 0x58
 80227ba:	e7ec      	b.n	8022796 <HAL_ADC_Start+0xa2>
      __HAL_UNLOCK(hadc);
 80227bc:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
 80227c0:	e7e9      	b.n	8022796 <HAL_ADC_Start+0xa2>
    __HAL_LOCK(hadc);
 80227c2:	2002      	movs	r0, #2
 80227c4:	e7e7      	b.n	8022796 <HAL_ADC_Start+0xa2>
 80227c6:	bf00      	nop
 80227c8:	42028300 	.word	0x42028300
 80227cc:	42028100 	.word	0x42028100
 80227d0:	42028000 	.word	0x42028000

080227d4 <ADC_Disable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80227d4:	6802      	ldr	r2, [r0, #0]
{
 80227d6:	b538      	push	{r3, r4, r5, lr}
 80227d8:	4604      	mov	r4, r0

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80227da:	4610      	mov	r0, r2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80227dc:	6893      	ldr	r3, [r2, #8]
 80227de:	f7ff fb89 	bl	8021ef4 <LL_ADC_IsEnabled>
 80227e2:	b908      	cbnz	r0, 80227e8 <ADC_Disable+0x14>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80227e4:	2000      	movs	r0, #0
}
 80227e6:	bd38      	pop	{r3, r4, r5, pc}
      && (tmp_adc_is_disable_on_going == 0UL)
 80227e8:	0799      	lsls	r1, r3, #30
 80227ea:	d4fb      	bmi.n	80227e4 <ADC_Disable+0x10>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80227ec:	6893      	ldr	r3, [r2, #8]
 80227ee:	f003 030d 	and.w	r3, r3, #13
 80227f2:	2b01      	cmp	r3, #1
 80227f4:	d119      	bne.n	802282a <ADC_Disable+0x56>
  MODIFY_REG(ADCx->CR,
 80227f6:	6893      	ldr	r3, [r2, #8]
 80227f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80227fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8022800:	f043 0302 	orr.w	r3, r3, #2
 8022804:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8022806:	2303      	movs	r3, #3
 8022808:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 802280a:	f7ff fb4b 	bl	8021ea4 <HAL_GetTick>
 802280e:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8022810:	6823      	ldr	r3, [r4, #0]
 8022812:	689b      	ldr	r3, [r3, #8]
 8022814:	07db      	lsls	r3, r3, #31
 8022816:	d5e5      	bpl.n	80227e4 <ADC_Disable+0x10>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8022818:	f7ff fb44 	bl	8021ea4 <HAL_GetTick>
 802281c:	1b40      	subs	r0, r0, r5
 802281e:	2802      	cmp	r0, #2
 8022820:	d9f6      	bls.n	8022810 <ADC_Disable+0x3c>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8022822:	6823      	ldr	r3, [r4, #0]
 8022824:	689b      	ldr	r3, [r3, #8]
 8022826:	07da      	lsls	r2, r3, #31
 8022828:	d5f2      	bpl.n	8022810 <ADC_Disable+0x3c>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 802282a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      return HAL_ERROR;
 802282c:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 802282e:	f043 0310 	orr.w	r3, r3, #16
 8022832:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8022834:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8022836:	f043 0301 	orr.w	r3, r3, #1
 802283a:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 802283c:	e7d3      	b.n	80227e6 <ADC_Disable+0x12>

0802283e <HAL_ADC_Stop>:
{
 802283e:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8022840:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
{
 8022844:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8022846:	2b01      	cmp	r3, #1
 8022848:	d016      	beq.n	8022878 <HAL_ADC_Stop+0x3a>
 802284a:	2301      	movs	r3, #1
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 802284c:	2103      	movs	r1, #3
  __HAL_LOCK(hadc);
 802284e:	f880 3054 	strb.w	r3, [r0, #84]	@ 0x54
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8022852:	f7ff fe8f 	bl	8022574 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8022856:	b958      	cbnz	r0, 8022870 <HAL_ADC_Stop+0x32>
    tmp_hal_status = ADC_Disable(hadc);
 8022858:	4620      	mov	r0, r4
 802285a:	f7ff ffbb 	bl	80227d4 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 802285e:	b938      	cbnz	r0, 8022870 <HAL_ADC_Stop+0x32>
      ADC_STATE_CLR_SET(hadc->State,
 8022860:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8022862:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8022866:	f023 0301 	bic.w	r3, r3, #1
 802286a:	f043 0301 	orr.w	r3, r3, #1
 802286e:	65a3      	str	r3, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 8022870:	2300      	movs	r3, #0
 8022872:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
}
 8022876:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8022878:	2002      	movs	r0, #2
 802287a:	e7fc      	b.n	8022876 <HAL_ADC_Stop+0x38>

0802287c <HAL_ADCEx_Calibration_Start>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 802287c:	2300      	movs	r3, #0
{
 802287e:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8022880:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8022882:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
{
 8022886:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8022888:	2b01      	cmp	r3, #1
{
 802288a:	460d      	mov	r5, r1
  __HAL_LOCK(hadc);
 802288c:	d03d      	beq.n	802290a <HAL_ADCEx_Calibration_Start+0x8e>
 802288e:	2301      	movs	r3, #1
 8022890:	f880 3054 	strb.w	r3, [r0, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8022894:	f7ff ff9e 	bl	80227d4 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8022898:	6da3      	ldr	r3, [r4, #88]	@ 0x58
  if (tmp_hal_status == HAL_OK)
 802289a:	2800      	cmp	r0, #0
 802289c:	d132      	bne.n	8022904 <HAL_ADCEx_Calibration_Start+0x88>
    ADC_STATE_CLR_SET(hadc->State,
 802289e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80228a2:	f023 0302 	bic.w	r3, r3, #2
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80228a6:	6822      	ldr	r2, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 80228a8:	f043 0302 	orr.w	r3, r3, #2
 80228ac:	65a3      	str	r3, [r4, #88]	@ 0x58
  MODIFY_REG(ADCx->CR,
 80228ae:	6893      	ldr	r3, [r2, #8]
 80228b0:	f005 4580 	and.w	r5, r5, #1073741824	@ 0x40000000
 80228b4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80228b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80228bc:	432b      	orrs	r3, r5
 80228be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80228c2:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80228c4:	6893      	ldr	r3, [r2, #8]
 80228c6:	2b00      	cmp	r3, #0
 80228c8:	da12      	bge.n	80228f0 <HAL_ADCEx_Calibration_Start+0x74>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
 80228ca:	9b01      	ldr	r3, [sp, #4]
 80228cc:	3301      	adds	r3, #1
 80228ce:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80228d0:	9901      	ldr	r1, [sp, #4]
 80228d2:	4b0f      	ldr	r3, [pc, #60]	@ (8022910 <HAL_ADCEx_Calibration_Start+0x94>)
 80228d4:	4299      	cmp	r1, r3
 80228d6:	d3f5      	bcc.n	80228c4 <HAL_ADCEx_Calibration_Start+0x48>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80228d8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);

        return HAL_ERROR;
 80228da:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 80228dc:	f023 0312 	bic.w	r3, r3, #18
 80228e0:	f043 0310 	orr.w	r3, r3, #16
 80228e4:	65a3      	str	r3, [r4, #88]	@ 0x58
        __HAL_UNLOCK(hadc);
 80228e6:	2300      	movs	r3, #0
 80228e8:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80228ec:	b003      	add	sp, #12
 80228ee:	bd30      	pop	{r4, r5, pc}
    ADC_STATE_CLR_SET(hadc->State,
 80228f0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80228f2:	f023 0303 	bic.w	r3, r3, #3
 80228f6:	f043 0301 	orr.w	r3, r3, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80228fa:	65a3      	str	r3, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 80228fc:	2300      	movs	r3, #0
 80228fe:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
  return tmp_hal_status;
 8022902:	e7f3      	b.n	80228ec <HAL_ADCEx_Calibration_Start+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8022904:	f043 0310 	orr.w	r3, r3, #16
 8022908:	e7f7      	b.n	80228fa <HAL_ADCEx_Calibration_Start+0x7e>
  __HAL_LOCK(hadc);
 802290a:	2002      	movs	r0, #2
 802290c:	e7ee      	b.n	80228ec <HAL_ADCEx_Calibration_Start+0x70>
 802290e:	bf00      	nop
 8022910:	25c3f800 	.word	0x25c3f800

08022914 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8022914:	4907      	ldr	r1, [pc, #28]	@ (8022934 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8022916:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8022918:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 802291a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 802291e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8022922:	0412      	lsls	r2, r2, #16
 8022924:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8022926:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8022928:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 802292c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8022930:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8022932:	4770      	bx	lr
 8022934:	e000ed00 	.word	0xe000ed00

08022938 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8022938:	4b15      	ldr	r3, [pc, #84]	@ (8022990 <HAL_NVIC_SetPriority+0x58>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 802293a:	b530      	push	{r4, r5, lr}
 802293c:	68dc      	ldr	r4, [r3, #12]
 802293e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8022942:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8022946:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8022948:	2b04      	cmp	r3, #4
 802294a:	bf28      	it	cs
 802294c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 802294e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8022950:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8022954:	bf94      	ite	ls
 8022956:	2400      	movls	r4, #0
 8022958:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 802295a:	fa05 f303 	lsl.w	r3, r5, r3
 802295e:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8022962:	40a5      	lsls	r5, r4
 8022964:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8022968:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 802296a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 802296c:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8022970:	bfac      	ite	ge
 8022972:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8022976:	4a07      	ldrlt	r2, [pc, #28]	@ (8022994 <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8022978:	ea4f 1303 	mov.w	r3, r3, lsl #4
 802297c:	b2db      	uxtb	r3, r3
 802297e:	bfab      	itete	ge
 8022980:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8022984:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8022988:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802298c:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 802298e:	bd30      	pop	{r4, r5, pc}
 8022990:	e000ed00 	.word	0xe000ed00
 8022994:	e000ed14 	.word	0xe000ed14

08022998 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8022998:	2800      	cmp	r0, #0
 802299a:	db07      	blt.n	80229ac <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 802299c:	2301      	movs	r3, #1
 802299e:	0941      	lsrs	r1, r0, #5
 80229a0:	4a03      	ldr	r2, [pc, #12]	@ (80229b0 <HAL_NVIC_EnableIRQ+0x18>)
 80229a2:	f000 001f 	and.w	r0, r0, #31
 80229a6:	4083      	lsls	r3, r0
 80229a8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80229ac:	4770      	bx	lr
 80229ae:	bf00      	nop
 80229b0:	e000e100 	.word	0xe000e100

080229b4 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80229b4:	2800      	cmp	r0, #0
 80229b6:	db0c      	blt.n	80229d2 <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80229b8:	2201      	movs	r2, #1
 80229ba:	4906      	ldr	r1, [pc, #24]	@ (80229d4 <HAL_NVIC_DisableIRQ+0x20>)
 80229bc:	0943      	lsrs	r3, r0, #5
 80229be:	f000 001f 	and.w	r0, r0, #31
 80229c2:	4082      	lsls	r2, r0
 80229c4:	3320      	adds	r3, #32
 80229c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80229ca:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80229ce:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 80229d2:	4770      	bx	lr
 80229d4:	e000e100 	.word	0xe000e100

080229d8 <HAL_SYSTICK_Config>:
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80229d8:	3801      	subs	r0, #1
 80229da:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
    /* Reload value impossible */
    return (1UL);
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80229de:	bf3f      	itttt	cc
 80229e0:	f04f 23e0 	movcc.w	r3, #3758153728	@ 0xe000e000
 80229e4:	6158      	strcc	r0, [r3, #20]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80229e6:	2000      	movcc	r0, #0
 80229e8:	6198      	strcc	r0, [r3, #24]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80229ea:	bf37      	itett	cc
 80229ec:	691a      	ldrcc	r2, [r3, #16]
    return (1UL);
 80229ee:	2001      	movcs	r0, #1
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80229f0:	f042 0203 	orrcc.w	r2, r2, #3
 80229f4:	611a      	strcc	r2, [r3, #16]

  /* Function successful */
  return (0UL);
}
 80229f6:	4770      	bx	lr

080229f8 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80229f8:	2804      	cmp	r0, #4
 80229fa:	d818      	bhi.n	8022a2e <HAL_SYSTICK_CLKSourceConfig+0x36>
 80229fc:	e8df f000 	tbb	[pc, r0]
 8022a00:	1726180a 	.word	0x1726180a
 8022a04:	03          	.byte	0x03
 8022a05:	00          	.byte	0x00
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8022a06:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8022a0a:	6913      	ldr	r3, [r2, #16]
 8022a0c:	f043 0304 	orr.w	r3, r3, #4
 8022a10:	6113      	str	r3, [r2, #16]
      break;
 8022a12:	4770      	bx	lr
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8022a14:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8022a18:	6913      	ldr	r3, [r2, #16]
 8022a1a:	f023 0304 	bic.w	r3, r3, #4
 8022a1e:	6113      	str	r3, [r2, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8022a20:	4a11      	ldr	r2, [pc, #68]	@ (8022a68 <HAL_SYSTICK_CLKSourceConfig+0x70>)
 8022a22:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8022a26:	f023 030c 	bic.w	r3, r3, #12
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
      break;
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8022a2a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
    default:
      /* Nothing to do */
      break;
  }
}
 8022a2e:	4770      	bx	lr
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8022a30:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8022a34:	6913      	ldr	r3, [r2, #16]
 8022a36:	f023 0304 	bic.w	r3, r3, #4
 8022a3a:	6113      	str	r3, [r2, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8022a3c:	4a0a      	ldr	r2, [pc, #40]	@ (8022a68 <HAL_SYSTICK_CLKSourceConfig+0x70>)
 8022a3e:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8022a42:	f023 030c 	bic.w	r3, r3, #12
 8022a46:	f043 0304 	orr.w	r3, r3, #4
 8022a4a:	e7ee      	b.n	8022a2a <HAL_SYSTICK_CLKSourceConfig+0x32>
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8022a4c:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8022a50:	6913      	ldr	r3, [r2, #16]
 8022a52:	f023 0304 	bic.w	r3, r3, #4
 8022a56:	6113      	str	r3, [r2, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8022a58:	4a03      	ldr	r2, [pc, #12]	@ (8022a68 <HAL_SYSTICK_CLKSourceConfig+0x70>)
 8022a5a:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8022a5e:	f023 030c 	bic.w	r3, r3, #12
 8022a62:	f043 0308 	orr.w	r3, r3, #8
 8022a66:	e7e0      	b.n	8022a2a <HAL_SYSTICK_CLKSourceConfig+0x32>
 8022a68:	44020c00 	.word	0x44020c00

08022a6c <HAL_SYSTICK_GetCLKSourceConfig>:
{
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8022a6c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8022a70:	691b      	ldr	r3, [r3, #16]
 8022a72:	075a      	lsls	r2, r3, #29
 8022a74:	d40c      	bmi.n	8022a90 <HAL_SYSTICK_GetCLKSourceConfig+0x24>
    systick_source = SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8022a76:	4b08      	ldr	r3, [pc, #32]	@ (8022a98 <HAL_SYSTICK_GetCLKSourceConfig+0x2c>)
 8022a78:	f8d3 00e4 	ldr.w	r0, [r3, #228]	@ 0xe4
 8022a7c:	f000 000c 	and.w	r0, r0, #12

    switch (systick_rcc_source)
 8022a80:	2804      	cmp	r0, #4
 8022a82:	d007      	beq.n	8022a94 <HAL_SYSTICK_GetCLKSourceConfig+0x28>
 8022a84:	f1a0 0308 	sub.w	r3, r0, #8
 8022a88:	4258      	negs	r0, r3
 8022a8a:	4158      	adcs	r0, r3
 8022a8c:	0040      	lsls	r0, r0, #1
 8022a8e:	4770      	bx	lr
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8022a90:	2004      	movs	r0, #4
 8022a92:	4770      	bx	lr
    switch (systick_rcc_source)
 8022a94:	2001      	movs	r0, #1
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
        break;
    }
  }
  return systick_source;
}
 8022a96:	4770      	bx	lr
 8022a98:	44020c00 	.word	0x44020c00

08022a9c <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8022a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8022a9e:	460c      	mov	r4, r1
 8022aa0:	f022 0503 	bic.w	r5, r2, #3
  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8022aa4:	6806      	ldr	r6, [r0, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8022aa6:	0897      	lsrs	r7, r2, #2
 8022aa8:	440d      	add	r5, r1
 8022aaa:	42a5      	cmp	r5, r4
 8022aac:	d108      	bne.n	8022ac0 <CRC_Handle_8+0x24>
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
                         (uint32_t)pBuffer[(4U * i) + 3U];
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8022aae:	f012 0203 	ands.w	r2, r2, #3
 8022ab2:	d01e      	beq.n	8022af2 <CRC_Handle_8+0x56>
  {
    if ((BufferLength % 4U) == 1U)
 8022ab4:	2a01      	cmp	r2, #1
 8022ab6:	d114      	bne.n	8022ae2 <CRC_Handle_8+0x46>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8022ab8:	f811 3027 	ldrb.w	r3, [r1, r7, lsl #2]
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
      *pReg = data;

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8022abc:	7033      	strb	r3, [r6, #0]
 8022abe:	e018      	b.n	8022af2 <CRC_Handle_8+0x56>
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8022ac0:	7863      	ldrb	r3, [r4, #1]
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8022ac2:	f894 c000 	ldrb.w	ip, [r4]
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8022ac6:	041b      	lsls	r3, r3, #16
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8022ac8:	ea43 630c 	orr.w	r3, r3, ip, lsl #24
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8022acc:	f894 c003 	ldrb.w	ip, [r4, #3]
 8022ad0:	3404      	adds	r4, #4
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8022ad2:	ea43 030c 	orr.w	r3, r3, ip
 8022ad6:	f814 cc02 	ldrb.w	ip, [r4, #-2]
 8022ada:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8022ade:	6033      	str	r3, [r6, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8022ae0:	e7e3      	b.n	8022aaa <CRC_Handle_8+0xe>
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8022ae2:	786b      	ldrb	r3, [r5, #1]
    if ((BufferLength % 4U) == 2U)
 8022ae4:	2a02      	cmp	r2, #2
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8022ae6:	f811 2027 	ldrb.w	r2, [r1, r7, lsl #2]
 8022aea:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
      *pReg = data;
 8022aee:	8033      	strh	r3, [r6, #0]
    if ((BufferLength % 4U) == 2U)
 8022af0:	d102      	bne.n	8022af8 <CRC_Handle_8+0x5c>
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8022af2:	6803      	ldr	r3, [r0, #0]
 8022af4:	6818      	ldr	r0, [r3, #0]
}
 8022af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8022af8:	78ab      	ldrb	r3, [r5, #2]
 8022afa:	e7df      	b.n	8022abc <CRC_Handle_8+0x20>

08022afc <CRC_Handle_16>:
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8022afc:	2300      	movs	r3, #0
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8022afe:	6800      	ldr	r0, [r0, #0]
{
 8022b00:	b5f0      	push	{r4, r5, r6, r7, lr}
  for (i = 0U; i < (BufferLength / 2U); i++)
 8022b02:	0855      	lsrs	r5, r2, #1
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8022b04:	1c8e      	adds	r6, r1, #2
  for (i = 0U; i < (BufferLength / 2U); i++)
 8022b06:	429d      	cmp	r5, r3
 8022b08:	d106      	bne.n	8022b18 <CRC_Handle_16+0x1c>
  }
  if ((BufferLength % 2U) != 0U)
 8022b0a:	07d3      	lsls	r3, r2, #31
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
    *pReg = pBuffer[2U * i];
 8022b0c:	bf44      	itt	mi
 8022b0e:	f831 3025 	ldrhmi.w	r3, [r1, r5, lsl #2]
 8022b12:	8003      	strhmi	r3, [r0, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8022b14:	6800      	ldr	r0, [r0, #0]
}
 8022b16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8022b18:	f831 7023 	ldrh.w	r7, [r1, r3, lsl #2]
 8022b1c:	f836 4023 	ldrh.w	r4, [r6, r3, lsl #2]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8022b20:	3301      	adds	r3, #1
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8022b22:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8022b26:	6004      	str	r4, [r0, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8022b28:	e7ed      	b.n	8022b06 <CRC_Handle_16+0xa>
	...

08022b2c <HAL_CRC_Init>:
{
 8022b2c:	b510      	push	{r4, lr}
  if (hcrc == NULL)
 8022b2e:	4604      	mov	r4, r0
 8022b30:	b908      	cbnz	r0, 8022b36 <HAL_CRC_Init+0xa>
    return HAL_ERROR;
 8022b32:	2001      	movs	r0, #1
}
 8022b34:	bd10      	pop	{r4, pc}
  if (hcrc->State == HAL_CRC_STATE_RESET)
 8022b36:	7f43      	ldrb	r3, [r0, #29]
 8022b38:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8022b3c:	b913      	cbnz	r3, 8022b44 <HAL_CRC_Init+0x18>
    hcrc->Lock = HAL_UNLOCKED;
 8022b3e:	7702      	strb	r2, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 8022b40:	f7fe fca4 	bl	802148c <HAL_CRC_MspInit>
  hcrc->State = HAL_CRC_STATE_BUSY;
 8022b44:	2302      	movs	r3, #2
 8022b46:	7763      	strb	r3, [r4, #29]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8022b48:	7923      	ldrb	r3, [r4, #4]
 8022b4a:	b9e3      	cbnz	r3, 8022b86 <HAL_CRC_Init+0x5a>
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8022b4c:	6823      	ldr	r3, [r4, #0]
 8022b4e:	4a13      	ldr	r2, [pc, #76]	@ (8022b9c <HAL_CRC_Init+0x70>)
 8022b50:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8022b52:	689a      	ldr	r2, [r3, #8]
 8022b54:	f022 0218 	bic.w	r2, r2, #24
 8022b58:	609a      	str	r2, [r3, #8]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8022b5a:	7962      	ldrb	r2, [r4, #5]
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8022b5c:	6823      	ldr	r3, [r4, #0]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8022b5e:	b9d2      	cbnz	r2, 8022b96 <HAL_CRC_Init+0x6a>
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8022b60:	f04f 32ff 	mov.w	r2, #4294967295
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8022b64:	611a      	str	r2, [r3, #16]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8022b66:	689a      	ldr	r2, [r3, #8]
 8022b68:	6961      	ldr	r1, [r4, #20]
 8022b6a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8022b6e:	430a      	orrs	r2, r1
 8022b70:	609a      	str	r2, [r3, #8]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8022b72:	689a      	ldr	r2, [r3, #8]
 8022b74:	69a1      	ldr	r1, [r4, #24]
 8022b76:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8022b7a:	430a      	orrs	r2, r1
 8022b7c:	609a      	str	r2, [r3, #8]
  hcrc->State = HAL_CRC_STATE_READY;
 8022b7e:	2301      	movs	r3, #1
  return HAL_OK;
 8022b80:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 8022b82:	7763      	strb	r3, [r4, #29]
  return HAL_OK;
 8022b84:	e7d6      	b.n	8022b34 <HAL_CRC_Init+0x8>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8022b86:	4620      	mov	r0, r4
 8022b88:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8022b8c:	f000 f82c 	bl	8022be8 <HAL_CRCEx_Polynomial_Set>
 8022b90:	2800      	cmp	r0, #0
 8022b92:	d0e2      	beq.n	8022b5a <HAL_CRC_Init+0x2e>
 8022b94:	e7cd      	b.n	8022b32 <HAL_CRC_Init+0x6>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8022b96:	6922      	ldr	r2, [r4, #16]
 8022b98:	e7e4      	b.n	8022b64 <HAL_CRC_Init+0x38>
 8022b9a:	bf00      	nop
 8022b9c:	04c11db7 	.word	0x04c11db7

08022ba0 <HAL_CRC_Calculate>:
{
 8022ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hcrc->State = HAL_CRC_STATE_BUSY;
 8022ba2:	2602      	movs	r6, #2
 8022ba4:	7746      	strb	r6, [r0, #29]
  __HAL_CRC_DR_RESET(hcrc);
 8022ba6:	6806      	ldr	r6, [r0, #0]
{
 8022ba8:	4604      	mov	r4, r0
  __HAL_CRC_DR_RESET(hcrc);
 8022baa:	68b7      	ldr	r7, [r6, #8]
 8022bac:	f047 0701 	orr.w	r7, r7, #1
 8022bb0:	60b7      	str	r7, [r6, #8]
  switch (hcrc->InputDataFormat)
 8022bb2:	6a07      	ldr	r7, [r0, #32]
 8022bb4:	2f02      	cmp	r7, #2
 8022bb6:	d014      	beq.n	8022be2 <HAL_CRC_Calculate+0x42>
 8022bb8:	2f03      	cmp	r7, #3
 8022bba:	d005      	beq.n	8022bc8 <HAL_CRC_Calculate+0x28>
 8022bbc:	2f01      	cmp	r7, #1
 8022bbe:	d00d      	beq.n	8022bdc <HAL_CRC_Calculate+0x3c>
 8022bc0:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 8022bc2:	2301      	movs	r3, #1
 8022bc4:	7763      	strb	r3, [r4, #29]
}
 8022bc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8022bc8:	eb01 0582 	add.w	r5, r1, r2, lsl #2
      for (index = 0U; index < BufferLength; index++)
 8022bcc:	42a9      	cmp	r1, r5
 8022bce:	d101      	bne.n	8022bd4 <HAL_CRC_Calculate+0x34>
      temp = hcrc->Instance->DR;
 8022bd0:	6830      	ldr	r0, [r6, #0]
      break;
 8022bd2:	e7f6      	b.n	8022bc2 <HAL_CRC_Calculate+0x22>
        hcrc->Instance->DR = pBuffer[index];
 8022bd4:	f851 3b04 	ldr.w	r3, [r1], #4
 8022bd8:	6033      	str	r3, [r6, #0]
      for (index = 0U; index < BufferLength; index++)
 8022bda:	e7f7      	b.n	8022bcc <HAL_CRC_Calculate+0x2c>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8022bdc:	f7ff ff5e 	bl	8022a9c <CRC_Handle_8>
      break;
 8022be0:	e7ef      	b.n	8022bc2 <HAL_CRC_Calculate+0x22>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8022be2:	f7ff ff8b 	bl	8022afc <CRC_Handle_16>
      break;
 8022be6:	e7ec      	b.n	8022bc2 <HAL_CRC_Calculate+0x22>

08022be8 <HAL_CRCEx_Polynomial_Set>:

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8022be8:	07cb      	lsls	r3, r1, #31
{
 8022bea:	b510      	push	{r4, lr}
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8022bec:	d50d      	bpl.n	8022c0a <HAL_CRCEx_Polynomial_Set+0x22>
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8022bee:	231f      	movs	r3, #31
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8022bf0:	3b01      	subs	r3, #1
 8022bf2:	d31d      	bcc.n	8022c30 <HAL_CRCEx_Polynomial_Set+0x48>
 8022bf4:	fa21 f403 	lsr.w	r4, r1, r3
 8022bf8:	07e4      	lsls	r4, r4, #31
 8022bfa:	d5f9      	bpl.n	8022bf0 <HAL_CRCEx_Polynomial_Set+0x8>
    {
    }

    switch (PolyLength)
 8022bfc:	2a10      	cmp	r2, #16
 8022bfe:	d013      	beq.n	8022c28 <HAL_CRCEx_Polynomial_Set+0x40>
 8022c00:	2a10      	cmp	r2, #16
 8022c02:	d804      	bhi.n	8022c0e <HAL_CRCEx_Polynomial_Set+0x26>
 8022c04:	b13a      	cbz	r2, 8022c16 <HAL_CRCEx_Polynomial_Set+0x2e>
 8022c06:	2a08      	cmp	r2, #8
 8022c08:	d010      	beq.n	8022c2c <HAL_CRCEx_Polynomial_Set+0x44>
 8022c0a:	2001      	movs	r0, #1

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
 8022c0c:	e00b      	b.n	8022c26 <HAL_CRCEx_Polynomial_Set+0x3e>
    switch (PolyLength)
 8022c0e:	2a18      	cmp	r2, #24
 8022c10:	d1fb      	bne.n	8022c0a <HAL_CRCEx_Polynomial_Set+0x22>
        if (msb >= HAL_CRC_LENGTH_7B)
 8022c12:	2b06      	cmp	r3, #6
        if (msb >= HAL_CRC_LENGTH_16B)
 8022c14:	d8f9      	bhi.n	8022c0a <HAL_CRCEx_Polynomial_Set+0x22>
    WRITE_REG(hcrc->Instance->POL, Pol);
 8022c16:	6800      	ldr	r0, [r0, #0]
 8022c18:	6141      	str	r1, [r0, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8022c1a:	6883      	ldr	r3, [r0, #8]
 8022c1c:	f023 0318 	bic.w	r3, r3, #24
 8022c20:	4313      	orrs	r3, r2
 8022c22:	6083      	str	r3, [r0, #8]
 8022c24:	2000      	movs	r0, #0
}
 8022c26:	bd10      	pop	{r4, pc}
        if (msb >= HAL_CRC_LENGTH_8B)
 8022c28:	2b07      	cmp	r3, #7
 8022c2a:	e7f3      	b.n	8022c14 <HAL_CRCEx_Polynomial_Set+0x2c>
        if (msb >= HAL_CRC_LENGTH_16B)
 8022c2c:	2b0f      	cmp	r3, #15
 8022c2e:	e7f1      	b.n	8022c14 <HAL_CRCEx_Polynomial_Set+0x2c>
    switch (PolyLength)
 8022c30:	2a10      	cmp	r2, #16
 8022c32:	d1e5      	bne.n	8022c00 <HAL_CRCEx_Polynomial_Set+0x18>
 8022c34:	e7e9      	b.n	8022c0a <HAL_CRCEx_Polynomial_Set+0x22>
	...

08022c38 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8022c38:	b538      	push	{r3, r4, r5, lr}
 8022c3a:	4604      	mov	r4, r0
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8022c3c:	f7ff f932 	bl	8021ea4 <HAL_GetTick>
 8022c40:	4605      	mov	r5, r0

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8022c42:	2c00      	cmp	r4, #0
 8022c44:	f000 81a5 	beq.w	8022f92 <HAL_DMA_Init+0x35a>
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8022c48:	2300      	movs	r3, #0
 8022c4a:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8022c4e:	2302      	movs	r3, #2
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8022c50:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8022c52:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8022c56:	6953      	ldr	r3, [r2, #20]
 8022c58:	f043 0306 	orr.w	r3, r3, #6
 8022c5c:	6153      	str	r3, [r2, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8022c5e:	6823      	ldr	r3, [r4, #0]
 8022c60:	695a      	ldr	r2, [r3, #20]
 8022c62:	07d2      	lsls	r2, r2, #31
 8022c64:	f100 818a 	bmi.w	8022f7c <HAL_DMA_Init+0x344>

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8022c68:	695a      	ldr	r2, [r3, #20]
 8022c6a:	6a21      	ldr	r1, [r4, #32]
 8022c6c:	f422 0243 	bic.w	r2, r2, #12779520	@ 0xc30000
 8022c70:	430a      	orrs	r2, r1
 8022c72:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8022c74:	69e1      	ldr	r1, [r4, #28]
 8022c76:	6962      	ldr	r2, [r4, #20]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8022c78:	4db0      	ldr	r5, [pc, #704]	@ (8022f3c <HAL_DMA_Init+0x304>)
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8022c7a:	430a      	orrs	r2, r1
 8022c7c:	6921      	ldr	r1, [r4, #16]
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8022c7e:	42ab      	cmp	r3, r5
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8022c80:	ea42 0201 	orr.w	r2, r2, r1
 8022c84:	69a1      	ldr	r1, [r4, #24]
 8022c86:	48ae      	ldr	r0, [pc, #696]	@ (8022f40 <HAL_DMA_Init+0x308>)
 8022c88:	ea42 0201 	orr.w	r2, r2, r1
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8022c8c:	f000 8088 	beq.w	8022da0 <HAL_DMA_Init+0x168>
 8022c90:	49ac      	ldr	r1, [pc, #688]	@ (8022f44 <HAL_DMA_Init+0x30c>)
 8022c92:	428b      	cmp	r3, r1
 8022c94:	f000 8084 	beq.w	8022da0 <HAL_DMA_Init+0x168>
 8022c98:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022c9c:	3180      	adds	r1, #128	@ 0x80
 8022c9e:	428b      	cmp	r3, r1
 8022ca0:	d07e      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022ca2:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022ca6:	428b      	cmp	r3, r1
 8022ca8:	d07a      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022caa:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022cae:	3180      	adds	r1, #128	@ 0x80
 8022cb0:	428b      	cmp	r3, r1
 8022cb2:	d075      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022cb4:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022cb8:	428b      	cmp	r3, r1
 8022cba:	d071      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022cbc:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022cc0:	3180      	adds	r1, #128	@ 0x80
 8022cc2:	428b      	cmp	r3, r1
 8022cc4:	d06c      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022cc6:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022cca:	428b      	cmp	r3, r1
 8022ccc:	d068      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022cce:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022cd2:	3180      	adds	r1, #128	@ 0x80
 8022cd4:	428b      	cmp	r3, r1
 8022cd6:	d063      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022cd8:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022cdc:	428b      	cmp	r3, r1
 8022cde:	d05f      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022ce0:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022ce4:	3180      	adds	r1, #128	@ 0x80
 8022ce6:	428b      	cmp	r3, r1
 8022ce8:	d05a      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022cea:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022cee:	428b      	cmp	r3, r1
 8022cf0:	d056      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022cf2:	4283      	cmp	r3, r0
 8022cf4:	d054      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022cf6:	3180      	adds	r1, #128	@ 0x80
 8022cf8:	428b      	cmp	r3, r1
 8022cfa:	d051      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022cfc:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d00:	3180      	adds	r1, #128	@ 0x80
 8022d02:	428b      	cmp	r3, r1
 8022d04:	d04c      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d06:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022d0a:	428b      	cmp	r3, r1
 8022d0c:	d048      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d0e:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d12:	f501 6148 	add.w	r1, r1, #3200	@ 0xc80
 8022d16:	428b      	cmp	r3, r1
 8022d18:	d042      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d1a:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022d1e:	428b      	cmp	r3, r1
 8022d20:	d03e      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d22:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d26:	3180      	adds	r1, #128	@ 0x80
 8022d28:	428b      	cmp	r3, r1
 8022d2a:	d039      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d2c:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022d30:	428b      	cmp	r3, r1
 8022d32:	d035      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d34:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d38:	3180      	adds	r1, #128	@ 0x80
 8022d3a:	428b      	cmp	r3, r1
 8022d3c:	d030      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d3e:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022d42:	428b      	cmp	r3, r1
 8022d44:	d02c      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d46:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d4a:	3180      	adds	r1, #128	@ 0x80
 8022d4c:	428b      	cmp	r3, r1
 8022d4e:	d027      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d50:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022d54:	428b      	cmp	r3, r1
 8022d56:	d023      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d58:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d5c:	3180      	adds	r1, #128	@ 0x80
 8022d5e:	428b      	cmp	r3, r1
 8022d60:	d01e      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d62:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022d66:	428b      	cmp	r3, r1
 8022d68:	d01a      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d6a:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d6e:	3180      	adds	r1, #128	@ 0x80
 8022d70:	428b      	cmp	r3, r1
 8022d72:	d015      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d74:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022d78:	428b      	cmp	r3, r1
 8022d7a:	d011      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d7c:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d80:	3180      	adds	r1, #128	@ 0x80
 8022d82:	428b      	cmp	r3, r1
 8022d84:	d00c      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d86:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022d8a:	428b      	cmp	r3, r1
 8022d8c:	d008      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d8e:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d92:	3180      	adds	r1, #128	@ 0x80
 8022d94:	428b      	cmp	r3, r1
 8022d96:	d003      	beq.n	8022da0 <HAL_DMA_Init+0x168>
 8022d98:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022d9c:	428b      	cmp	r3, r1
 8022d9e:	d10d      	bne.n	8022dbc <HAL_DMA_Init+0x184>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8022da0:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8022da2:	3901      	subs	r1, #1
 8022da4:	0509      	lsls	r1, r1, #20
 8022da6:	f001 717c 	and.w	r1, r1, #66060288	@ 0x3f00000
 8022daa:	4311      	orrs	r1, r2
 8022dac:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8022dae:	4311      	orrs	r1, r2
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8022db0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8022db2:	3a01      	subs	r2, #1
 8022db4:	0112      	lsls	r2, r2, #4
 8022db6:	f402 727c 	and.w	r2, r2, #1008	@ 0x3f0
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8022dba:	430a      	orrs	r2, r1
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
#if defined (DMA_CTR1_SSEC)
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8022dbc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8022dbe:	f001 2180 	and.w	r1, r1, #2147516416	@ 0x80008000
 8022dc2:	430a      	orrs	r2, r1
 8022dc4:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8022dc6:	68a1      	ldr	r1, [r4, #8]
 8022dc8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8022dca:	4311      	orrs	r1, r2
 8022dcc:	7922      	ldrb	r2, [r4, #4]
 8022dce:	4311      	orrs	r1, r2

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8022dd0:	68e2      	ldr	r2, [r4, #12]
 8022dd2:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8022dd6:	f040 80de 	bne.w	8022f96 <HAL_DMA_Init+0x35e>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8022dda:	42ab      	cmp	r3, r5
 8022ddc:	f000 8088 	beq.w	8022ef0 <HAL_DMA_Init+0x2b8>
 8022de0:	4a58      	ldr	r2, [pc, #352]	@ (8022f44 <HAL_DMA_Init+0x30c>)
 8022de2:	4293      	cmp	r3, r2
 8022de4:	f000 8084 	beq.w	8022ef0 <HAL_DMA_Init+0x2b8>
 8022de8:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022dec:	3280      	adds	r2, #128	@ 0x80
 8022dee:	4293      	cmp	r3, r2
 8022df0:	d07e      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022df2:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022df6:	4293      	cmp	r3, r2
 8022df8:	d07a      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022dfa:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022dfe:	3280      	adds	r2, #128	@ 0x80
 8022e00:	4293      	cmp	r3, r2
 8022e02:	d075      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e04:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022e08:	4293      	cmp	r3, r2
 8022e0a:	d071      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e0c:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022e10:	3280      	adds	r2, #128	@ 0x80
 8022e12:	4293      	cmp	r3, r2
 8022e14:	d06c      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e16:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022e1a:	4293      	cmp	r3, r2
 8022e1c:	d068      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e1e:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022e22:	3280      	adds	r2, #128	@ 0x80
 8022e24:	4293      	cmp	r3, r2
 8022e26:	d063      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e28:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022e2c:	4293      	cmp	r3, r2
 8022e2e:	d05f      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e30:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022e34:	3280      	adds	r2, #128	@ 0x80
 8022e36:	4293      	cmp	r3, r2
 8022e38:	d05a      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e3a:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022e3e:	4293      	cmp	r3, r2
 8022e40:	d056      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e42:	4283      	cmp	r3, r0
 8022e44:	d054      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e46:	3280      	adds	r2, #128	@ 0x80
 8022e48:	4293      	cmp	r3, r2
 8022e4a:	d051      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e4c:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022e50:	3280      	adds	r2, #128	@ 0x80
 8022e52:	4293      	cmp	r3, r2
 8022e54:	d04c      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e56:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022e5a:	4293      	cmp	r3, r2
 8022e5c:	d048      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e5e:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022e62:	f502 6248 	add.w	r2, r2, #3200	@ 0xc80
 8022e66:	4293      	cmp	r3, r2
 8022e68:	d042      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e6a:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022e6e:	4293      	cmp	r3, r2
 8022e70:	d03e      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e72:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022e76:	3280      	adds	r2, #128	@ 0x80
 8022e78:	4293      	cmp	r3, r2
 8022e7a:	d039      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e7c:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022e80:	4293      	cmp	r3, r2
 8022e82:	d035      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e84:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022e88:	3280      	adds	r2, #128	@ 0x80
 8022e8a:	4293      	cmp	r3, r2
 8022e8c:	d030      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e8e:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022e92:	4293      	cmp	r3, r2
 8022e94:	d02c      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022e96:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022e9a:	3280      	adds	r2, #128	@ 0x80
 8022e9c:	4293      	cmp	r3, r2
 8022e9e:	d027      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022ea0:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022ea4:	4293      	cmp	r3, r2
 8022ea6:	d023      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022ea8:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022eac:	3280      	adds	r2, #128	@ 0x80
 8022eae:	4293      	cmp	r3, r2
 8022eb0:	d01e      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022eb2:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022eb6:	4293      	cmp	r3, r2
 8022eb8:	d01a      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022eba:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022ebe:	3280      	adds	r2, #128	@ 0x80
 8022ec0:	4293      	cmp	r3, r2
 8022ec2:	d015      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022ec4:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022ec8:	4293      	cmp	r3, r2
 8022eca:	d011      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022ecc:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022ed0:	3280      	adds	r2, #128	@ 0x80
 8022ed2:	4293      	cmp	r3, r2
 8022ed4:	d00c      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022ed6:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022eda:	4293      	cmp	r3, r2
 8022edc:	d008      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022ede:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022ee2:	3280      	adds	r2, #128	@ 0x80
 8022ee4:	4293      	cmp	r3, r2
 8022ee6:	d003      	beq.n	8022ef0 <HAL_DMA_Init+0x2b8>
 8022ee8:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022eec:	4293      	cmp	r3, r2
 8022eee:	d101      	bne.n	8022ef4 <HAL_DMA_Init+0x2bc>
    {
      tmpreg |= DMA_CTR2_DREQ;
 8022ef0:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400

  /* Set DMA channel operation mode */
  tmpreg |= hdma->Init.Mode;

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8022ef4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
  tmpreg |= hdma->Init.Mode;
 8022ef6:	6b65      	ldr	r5, [r4, #52]	@ 0x34
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8022ef8:	f022 4243 	bic.w	r2, r2, #3271557120	@ 0xc3000000
 8022efc:	f422 127f 	bic.w	r2, r2, #4177920	@ 0x3fc000
 8022f00:	f422 52f7 	bic.w	r2, r2, #7904	@ 0x1ee0
 8022f04:	f022 021f 	bic.w	r2, r2, #31
 8022f08:	432a      	orrs	r2, r5
 8022f0a:	430a      	orrs	r2, r1
 8022f0c:	645a      	str	r2, [r3, #68]	@ 0x44
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8022f0e:	2200      	movs	r2, #0

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8022f10:	4283      	cmp	r3, r0
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8022f12:	649a      	str	r2, [r3, #72]	@ 0x48
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8022f14:	d027      	beq.n	8022f66 <HAL_DMA_Init+0x32e>
 8022f16:	4a0c      	ldr	r2, [pc, #48]	@ (8022f48 <HAL_DMA_Init+0x310>)
 8022f18:	4293      	cmp	r3, r2
 8022f1a:	d024      	beq.n	8022f66 <HAL_DMA_Init+0x32e>
 8022f1c:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022f20:	3280      	adds	r2, #128	@ 0x80
 8022f22:	4293      	cmp	r3, r2
 8022f24:	d01f      	beq.n	8022f66 <HAL_DMA_Init+0x32e>
 8022f26:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022f2a:	4293      	cmp	r3, r2
 8022f2c:	d01b      	beq.n	8022f66 <HAL_DMA_Init+0x32e>
 8022f2e:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022f32:	f502 6278 	add.w	r2, r2, #3968	@ 0xf80
 8022f36:	4293      	cmp	r3, r2
 8022f38:	d015      	beq.n	8022f66 <HAL_DMA_Init+0x32e>
 8022f3a:	e007      	b.n	8022f4c <HAL_DMA_Init+0x314>
 8022f3c:	40020050 	.word	0x40020050
 8022f40:	40020350 	.word	0x40020350
 8022f44:	50020050 	.word	0x50020050
 8022f48:	50020350 	.word	0x50020350
 8022f4c:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022f50:	4293      	cmp	r3, r2
 8022f52:	d008      	beq.n	8022f66 <HAL_DMA_Init+0x32e>
 8022f54:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022f58:	3280      	adds	r2, #128	@ 0x80
 8022f5a:	4293      	cmp	r3, r2
 8022f5c:	d003      	beq.n	8022f66 <HAL_DMA_Init+0x32e>
 8022f5e:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022f62:	4293      	cmp	r3, r2
 8022f64:	d102      	bne.n	8022f6c <HAL_DMA_Init+0x334>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8022f66:	2200      	movs	r2, #0
 8022f68:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8022f6a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8022f6c:	2000      	movs	r0, #0
 8022f6e:	67d8      	str	r0, [r3, #124]	@ 0x7c
  hdma->State = HAL_DMA_STATE_READY;
 8022f70:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8022f72:	65a0      	str	r0, [r4, #88]	@ 0x58
  hdma->Mode = hdma->Init.Mode;
 8022f74:	6525      	str	r5, [r4, #80]	@ 0x50
  hdma->State = HAL_DMA_STATE_READY;
 8022f76:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
  return HAL_OK;
 8022f7a:	e00b      	b.n	8022f94 <HAL_DMA_Init+0x35c>
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8022f7c:	f7fe ff92 	bl	8021ea4 <HAL_GetTick>
 8022f80:	1b40      	subs	r0, r0, r5
 8022f82:	2805      	cmp	r0, #5
 8022f84:	f67f ae6b 	bls.w	8022c5e <HAL_DMA_Init+0x26>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8022f88:	2310      	movs	r3, #16
 8022f8a:	65a3      	str	r3, [r4, #88]	@ 0x58
      hdma->State = HAL_DMA_STATE_ERROR;
 8022f8c:	2303      	movs	r3, #3
 8022f8e:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 8022f92:	2001      	movs	r0, #1
}
 8022f94:	bd38      	pop	{r3, r4, r5, pc}
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8022f96:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
    tmpreg |= DMA_CTR2_SWREQ;
 8022f9a:	bf08      	it	eq
 8022f9c:	f441 7100 	orreq.w	r1, r1, #512	@ 0x200
 8022fa0:	e7a8      	b.n	8022ef4 <HAL_DMA_Init+0x2bc>
 8022fa2:	bf00      	nop

08022fa4 <HAL_DMA_DeInit>:
{
 8022fa4:	b570      	push	{r4, r5, r6, lr}
 8022fa6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8022fa8:	f7fe ff7c 	bl	8021ea4 <HAL_GetTick>
 8022fac:	4606      	mov	r6, r0
  if (hdma == NULL)
 8022fae:	2c00      	cmp	r4, #0
 8022fb0:	d066      	beq.n	8023080 <HAL_DMA_DeInit+0xdc>
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8022fb2:	6825      	ldr	r5, [r4, #0]
  __HAL_DMA_DISABLE(hdma);
 8022fb4:	696b      	ldr	r3, [r5, #20]
 8022fb6:	f043 0306 	orr.w	r3, r3, #6
 8022fba:	616b      	str	r3, [r5, #20]
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8022fbc:	6823      	ldr	r3, [r4, #0]
 8022fbe:	695a      	ldr	r2, [r3, #20]
 8022fc0:	f012 0201 	ands.w	r2, r2, #1
 8022fc4:	d152      	bne.n	802306c <HAL_DMA_DeInit+0xc8>
  hdma->Instance->CLBAR = 0U;
 8022fc6:	601a      	str	r2, [r3, #0]
  hdma->Instance->CCR   = 0U;
 8022fc8:	615a      	str	r2, [r3, #20]
  hdma->Instance->CTR1  = 0U;
 8022fca:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->Instance->CTR2  = 0U;
 8022fcc:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->Instance->CBR1  = 0U;
 8022fce:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->Instance->CSAR  = 0U;
 8022fd0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->Instance->CDAR  = 0U;
 8022fd2:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->Instance->CLLR  = 0U;
 8022fd4:	67da      	str	r2, [r3, #124]	@ 0x7c
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8022fd6:	4a2b      	ldr	r2, [pc, #172]	@ (8023084 <HAL_DMA_DeInit+0xe0>)
 8022fd8:	4293      	cmp	r3, r2
 8022fda:	d01f      	beq.n	802301c <HAL_DMA_DeInit+0x78>
 8022fdc:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022fe0:	4293      	cmp	r3, r2
 8022fe2:	d01b      	beq.n	802301c <HAL_DMA_DeInit+0x78>
 8022fe4:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022fe8:	3280      	adds	r2, #128	@ 0x80
 8022fea:	4293      	cmp	r3, r2
 8022fec:	d016      	beq.n	802301c <HAL_DMA_DeInit+0x78>
 8022fee:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022ff2:	4293      	cmp	r3, r2
 8022ff4:	d012      	beq.n	802301c <HAL_DMA_DeInit+0x78>
 8022ff6:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022ffa:	f502 6278 	add.w	r2, r2, #3968	@ 0xf80
 8022ffe:	4293      	cmp	r3, r2
 8023000:	d00c      	beq.n	802301c <HAL_DMA_DeInit+0x78>
 8023002:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8023006:	4293      	cmp	r3, r2
 8023008:	d008      	beq.n	802301c <HAL_DMA_DeInit+0x78>
 802300a:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 802300e:	3280      	adds	r2, #128	@ 0x80
 8023010:	4293      	cmp	r3, r2
 8023012:	d003      	beq.n	802301c <HAL_DMA_DeInit+0x78>
 8023014:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8023018:	4293      	cmp	r3, r2
 802301a:	d102      	bne.n	8023022 <HAL_DMA_DeInit+0x7e>
    hdma->Instance->CTR3 = 0U;
 802301c:	2200      	movs	r2, #0
 802301e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->Instance->CBR2 = 0U;
 8023020:	659a      	str	r2, [r3, #88]	@ 0x58
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8023022:	f425 627f 	bic.w	r2, r5, #4080	@ 0xff0
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8023026:	2501      	movs	r5, #1
 8023028:	f3c3 010b 	ubfx	r1, r3, #0, #12
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 802302c:	f022 020f 	bic.w	r2, r2, #15
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8023030:	3950      	subs	r1, #80	@ 0x50
 8023032:	6850      	ldr	r0, [r2, #4]
 8023034:	f3c1 11c4 	ubfx	r1, r1, #7, #5
 8023038:	fa05 f101 	lsl.w	r1, r5, r1
 802303c:	ea20 0101 	bic.w	r1, r0, r1
 8023040:	6051      	str	r1, [r2, #4]
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8023042:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8023046:	60da      	str	r2, [r3, #12]
  hdma->XferCpltCallback     = NULL;
 8023048:	2300      	movs	r3, #0
  if (hdma->Parent != NULL)
 802304a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
  hdma->XferHalfCpltCallback = NULL;
 802304c:	e9c4 3318 	strd	r3, r3, [r4, #96]	@ 0x60
  hdma->XferAbortCallback    = NULL;
 8023050:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
  hdma->LinkedListQueue = NULL;
 8023054:	e9c4 331c 	strd	r3, r3, [r4, #112]	@ 0x70
  if (hdma->Parent != NULL)
 8023058:	b102      	cbz	r2, 802305c <HAL_DMA_DeInit+0xb8>
    hdma->Parent = NULL;
 802305a:	65e3      	str	r3, [r4, #92]	@ 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 802305c:	65a3      	str	r3, [r4, #88]	@ 0x58
  return HAL_OK;
 802305e:	2000      	movs	r0, #0
  hdma->Mode = DMA_NORMAL;
 8023060:	6523      	str	r3, [r4, #80]	@ 0x50
  hdma->State = HAL_DMA_STATE_RESET;
 8023062:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
  __HAL_UNLOCK(hdma);
 8023066:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
  return HAL_OK;
 802306a:	e00a      	b.n	8023082 <HAL_DMA_DeInit+0xde>
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 802306c:	f7fe ff1a 	bl	8021ea4 <HAL_GetTick>
 8023070:	1b80      	subs	r0, r0, r6
 8023072:	2805      	cmp	r0, #5
 8023074:	d9a2      	bls.n	8022fbc <HAL_DMA_DeInit+0x18>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8023076:	2310      	movs	r3, #16
 8023078:	65a3      	str	r3, [r4, #88]	@ 0x58
      hdma->State = HAL_DMA_STATE_ERROR;
 802307a:	2303      	movs	r3, #3
 802307c:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 8023080:	2001      	movs	r0, #1
}
 8023082:	bd70      	pop	{r4, r5, r6, pc}
 8023084:	40020350 	.word	0x40020350

08023088 <HAL_DMA_Start_IT>:
{
 8023088:	b530      	push	{r4, r5, lr}
  if (hdma == NULL)
 802308a:	2800      	cmp	r0, #0
 802308c:	d036      	beq.n	80230fc <HAL_DMA_Start_IT+0x74>
  __HAL_LOCK(hdma);
 802308e:	f890 404c 	ldrb.w	r4, [r0, #76]	@ 0x4c
 8023092:	2c01      	cmp	r4, #1
 8023094:	d034      	beq.n	8023100 <HAL_DMA_Start_IT+0x78>
 8023096:	2401      	movs	r4, #1
 8023098:	f880 404c 	strb.w	r4, [r0, #76]	@ 0x4c
  if (hdma->State == HAL_DMA_STATE_READY)
 802309c:	f890 4054 	ldrb.w	r4, [r0, #84]	@ 0x54
 80230a0:	2c01      	cmp	r4, #1
 80230a2:	f04f 0400 	mov.w	r4, #0
 80230a6:	d125      	bne.n	80230f4 <HAL_DMA_Start_IT+0x6c>
    hdma->State = HAL_DMA_STATE_BUSY;
 80230a8:	2502      	movs	r5, #2
 80230aa:	f880 5054 	strb.w	r5, [r0, #84]	@ 0x54
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80230ae:	6584      	str	r4, [r0, #88]	@ 0x58
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 80230b0:	6804      	ldr	r4, [r0, #0]
 80230b2:	b29b      	uxth	r3, r3
 80230b4:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 80230b6:	0c2d      	lsrs	r5, r5, #16
 80230b8:	042d      	lsls	r5, r5, #16
 80230ba:	431d      	orrs	r5, r3
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80230bc:	f44f 43fe 	mov.w	r3, #32512	@ 0x7f00
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 80230c0:	64a5      	str	r5, [r4, #72]	@ 0x48
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80230c2:	60e3      	str	r3, [r4, #12]
  hdma->Instance->CSAR = SrcAddress;
 80230c4:	64e1      	str	r1, [r4, #76]	@ 0x4c
  hdma->Instance->CDAR = DstAddress;
 80230c6:	6522      	str	r2, [r4, #80]	@ 0x50
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80230c8:	6963      	ldr	r3, [r4, #20]
 80230ca:	f443 43ba 	orr.w	r3, r3, #23808	@ 0x5d00
 80230ce:	6163      	str	r3, [r4, #20]
    if (hdma->XferHalfCpltCallback != NULL)
 80230d0:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 80230d2:	b11b      	cbz	r3, 80230dc <HAL_DMA_Start_IT+0x54>
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80230d4:	6963      	ldr	r3, [r4, #20]
 80230d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80230da:	6163      	str	r3, [r4, #20]
    if (hdma->XferSuspendCallback != NULL)
 80230dc:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 80230de:	b11b      	cbz	r3, 80230e8 <HAL_DMA_Start_IT+0x60>
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80230e0:	6963      	ldr	r3, [r4, #20]
 80230e2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80230e6:	6163      	str	r3, [r4, #20]
  return HAL_OK;
 80230e8:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80230ea:	6963      	ldr	r3, [r4, #20]
 80230ec:	f043 0301 	orr.w	r3, r3, #1
 80230f0:	6163      	str	r3, [r4, #20]
}
 80230f2:	bd30      	pop	{r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80230f4:	2340      	movs	r3, #64	@ 0x40
    __HAL_UNLOCK(hdma);
 80230f6:	f880 404c 	strb.w	r4, [r0, #76]	@ 0x4c
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80230fa:	6583      	str	r3, [r0, #88]	@ 0x58
    return HAL_ERROR;
 80230fc:	2001      	movs	r0, #1
 80230fe:	e7f8      	b.n	80230f2 <HAL_DMA_Start_IT+0x6a>
  __HAL_LOCK(hdma);
 8023100:	2002      	movs	r0, #2
 8023102:	e7f6      	b.n	80230f2 <HAL_DMA_Start_IT+0x6a>

08023104 <HAL_DMA_Abort>:
{
 8023104:	b538      	push	{r3, r4, r5, lr}
 8023106:	4604      	mov	r4, r0
  uint32_t tickstart =  HAL_GetTick();
 8023108:	f7fe fecc 	bl	8021ea4 <HAL_GetTick>
 802310c:	4605      	mov	r5, r0
  if (hdma == NULL)
 802310e:	b144      	cbz	r4, 8023122 <HAL_DMA_Abort+0x1e>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8023110:	f894 3054 	ldrb.w	r3, [r4, #84]	@ 0x54
 8023114:	2b02      	cmp	r3, #2
 8023116:	d006      	beq.n	8023126 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8023118:	2320      	movs	r3, #32
 802311a:	65a3      	str	r3, [r4, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 802311c:	2300      	movs	r3, #0
 802311e:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
    return HAL_ERROR;
 8023122:	2001      	movs	r0, #1
}
 8023124:	bd38      	pop	{r3, r4, r5, pc}
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8023126:	6822      	ldr	r2, [r4, #0]
 8023128:	6953      	ldr	r3, [r2, #20]
 802312a:	f043 0304 	orr.w	r3, r3, #4
 802312e:	6153      	str	r3, [r2, #20]
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8023130:	2305      	movs	r3, #5
 8023132:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8023136:	6823      	ldr	r3, [r4, #0]
 8023138:	691a      	ldr	r2, [r3, #16]
 802313a:	0490      	lsls	r0, r2, #18
 802313c:	d519      	bpl.n	8023172 <HAL_DMA_Abort+0x6e>
    hdma->Instance->CCR |= DMA_CCR_RESET;
 802313e:	695a      	ldr	r2, [r3, #20]
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8023140:	6d21      	ldr	r1, [r4, #80]	@ 0x50
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8023142:	f042 0202 	orr.w	r2, r2, #2
 8023146:	615a      	str	r2, [r3, #20]
    hdma->State = HAL_DMA_STATE_ABORT;
 8023148:	2204      	movs	r2, #4
 802314a:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 802314e:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8023152:	60da      	str	r2, [r3, #12]
    hdma->State = HAL_DMA_STATE_READY;
 8023154:	2201      	movs	r2, #1
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8023156:	0609      	lsls	r1, r1, #24
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8023158:	bf48      	it	mi
 802315a:	6f61      	ldrmi	r1, [r4, #116]	@ 0x74
    hdma->State = HAL_DMA_STATE_READY;
 802315c:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8023160:	f04f 0000 	mov.w	r0, #0
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8023164:	bf42      	ittt	mi
 8023166:	730a      	strbmi	r2, [r1, #12]
      hdma->Instance->CBR1 = 0U;
 8023168:	2200      	movmi	r2, #0
 802316a:	649a      	strmi	r2, [r3, #72]	@ 0x48
    __HAL_UNLOCK(hdma);
 802316c:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
  return HAL_OK;
 8023170:	e7d8      	b.n	8023124 <HAL_DMA_Abort+0x20>
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8023172:	f7fe fe97 	bl	8021ea4 <HAL_GetTick>
 8023176:	1b40      	subs	r0, r0, r5
 8023178:	2805      	cmp	r0, #5
 802317a:	d9dc      	bls.n	8023136 <HAL_DMA_Abort+0x32>
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 802317c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 802317e:	f043 0310 	orr.w	r3, r3, #16
 8023182:	65a3      	str	r3, [r4, #88]	@ 0x58
        hdma->State = HAL_DMA_STATE_ERROR;
 8023184:	2303      	movs	r3, #3
 8023186:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 802318a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 802318c:	061d      	lsls	r5, r3, #24
 802318e:	d5c5      	bpl.n	802311c <HAL_DMA_Abort+0x18>
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8023190:	2201      	movs	r2, #1
 8023192:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8023194:	731a      	strb	r2, [r3, #12]
        __HAL_UNLOCK(hdma);
 8023196:	e7c1      	b.n	802311c <HAL_DMA_Abort+0x18>

08023198 <HAL_DMA_Abort_IT>:
  if (hdma == NULL)
 8023198:	b128      	cbz	r0, 80231a6 <HAL_DMA_Abort_IT+0xe>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 802319a:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
 802319e:	2b02      	cmp	r3, #2
 80231a0:	d003      	beq.n	80231aa <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80231a2:	2320      	movs	r3, #32
 80231a4:	6583      	str	r3, [r0, #88]	@ 0x58
    return HAL_ERROR;
 80231a6:	2001      	movs	r0, #1
 80231a8:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 80231aa:	2304      	movs	r3, #4
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80231ac:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80231ae:	f880 3054 	strb.w	r3, [r0, #84]	@ 0x54
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80231b2:	6953      	ldr	r3, [r2, #20]
  return HAL_OK;
 80231b4:	2000      	movs	r0, #0
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80231b6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80231ba:	f043 0304 	orr.w	r3, r3, #4
 80231be:	6153      	str	r3, [r2, #20]
}
 80231c0:	4770      	bx	lr

080231c2 <HAL_DMA_IRQHandler>:
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80231c2:	2101      	movs	r1, #1
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 80231c4:	6803      	ldr	r3, [r0, #0]
{
 80231c6:	b510      	push	{r4, lr}
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 80231c8:	f423 627f 	bic.w	r2, r3, #4080	@ 0xff0
 80231cc:	f022 020f 	bic.w	r2, r2, #15
{
 80231d0:	4604      	mov	r4, r0
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 80231d2:	68d0      	ldr	r0, [r2, #12]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80231d4:	f3c3 020b 	ubfx	r2, r3, #0, #12
 80231d8:	3a50      	subs	r2, #80	@ 0x50
 80231da:	f3c2 12c4 	ubfx	r2, r2, #7, #5
 80231de:	fa01 f202 	lsl.w	r2, r1, r2
  if (global_active_flag_ns == 0U)
 80231e2:	4202      	tst	r2, r0
 80231e4:	f000 80ab 	beq.w	802333e <HAL_DMA_IRQHandler+0x17c>
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 80231e8:	691a      	ldr	r2, [r3, #16]
 80231ea:	0550      	lsls	r0, r2, #21
 80231ec:	d508      	bpl.n	8023200 <HAL_DMA_IRQHandler+0x3e>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 80231ee:	695a      	ldr	r2, [r3, #20]
 80231f0:	0552      	lsls	r2, r2, #21
 80231f2:	d505      	bpl.n	8023200 <HAL_DMA_IRQHandler+0x3e>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 80231f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80231f8:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 80231fa:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80231fc:	430a      	orrs	r2, r1
 80231fe:	65a2      	str	r2, [r4, #88]	@ 0x58
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8023200:	691a      	ldr	r2, [r3, #16]
 8023202:	0510      	lsls	r0, r2, #20
 8023204:	d509      	bpl.n	802321a <HAL_DMA_IRQHandler+0x58>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8023206:	695a      	ldr	r2, [r3, #20]
 8023208:	0511      	lsls	r1, r2, #20
 802320a:	d506      	bpl.n	802321a <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 802320c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8023210:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8023212:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8023214:	f042 0202 	orr.w	r2, r2, #2
 8023218:	65a2      	str	r2, [r4, #88]	@ 0x58
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 802321a:	691a      	ldr	r2, [r3, #16]
 802321c:	04d2      	lsls	r2, r2, #19
 802321e:	d509      	bpl.n	8023234 <HAL_DMA_IRQHandler+0x72>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8023220:	695a      	ldr	r2, [r3, #20]
 8023222:	04d0      	lsls	r0, r2, #19
 8023224:	d506      	bpl.n	8023234 <HAL_DMA_IRQHandler+0x72>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8023226:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 802322a:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 802322c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 802322e:	f042 0204 	orr.w	r2, r2, #4
 8023232:	65a2      	str	r2, [r4, #88]	@ 0x58
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 8023234:	691a      	ldr	r2, [r3, #16]
 8023236:	0451      	lsls	r1, r2, #17
 8023238:	d509      	bpl.n	802324e <HAL_DMA_IRQHandler+0x8c>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 802323a:	695a      	ldr	r2, [r3, #20]
 802323c:	0452      	lsls	r2, r2, #17
 802323e:	d506      	bpl.n	802324e <HAL_DMA_IRQHandler+0x8c>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8023240:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8023244:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8023246:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8023248:	f042 0208 	orr.w	r2, r2, #8
 802324c:	65a2      	str	r2, [r4, #88]	@ 0x58
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 802324e:	691a      	ldr	r2, [r3, #16]
 8023250:	0590      	lsls	r0, r2, #22
 8023252:	d509      	bpl.n	8023268 <HAL_DMA_IRQHandler+0xa6>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8023254:	695a      	ldr	r2, [r3, #20]
 8023256:	0591      	lsls	r1, r2, #22
 8023258:	d506      	bpl.n	8023268 <HAL_DMA_IRQHandler+0xa6>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 802325a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 802325e:	60da      	str	r2, [r3, #12]
      if (hdma->XferHalfCpltCallback != NULL)
 8023260:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8023262:	b10b      	cbz	r3, 8023268 <HAL_DMA_IRQHandler+0xa6>
        hdma->XferHalfCpltCallback(hdma);
 8023264:	4620      	mov	r0, r4
 8023266:	4798      	blx	r3
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8023268:	6823      	ldr	r3, [r4, #0]
 802326a:	691a      	ldr	r2, [r3, #16]
 802326c:	0492      	lsls	r2, r2, #18
 802326e:	d52e      	bpl.n	80232ce <HAL_DMA_IRQHandler+0x10c>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8023270:	695a      	ldr	r2, [r3, #20]
 8023272:	0490      	lsls	r0, r2, #18
 8023274:	d52b      	bpl.n	80232ce <HAL_DMA_IRQHandler+0x10c>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8023276:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 802327a:	60da      	str	r2, [r3, #12]
      if (hdma->State == HAL_DMA_STATE_ABORT)
 802327c:	f894 2054 	ldrb.w	r2, [r4, #84]	@ 0x54
 8023280:	2a04      	cmp	r2, #4
 8023282:	d11d      	bne.n	80232c0 <HAL_DMA_IRQHandler+0xfe>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8023284:	695a      	ldr	r2, [r3, #20]
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8023286:	6d21      	ldr	r1, [r4, #80]	@ 0x50
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8023288:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 802328c:	615a      	str	r2, [r3, #20]
        hdma->Instance->CCR |= DMA_CCR_RESET;
 802328e:	695a      	ldr	r2, [r3, #20]
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8023290:	0609      	lsls	r1, r1, #24
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8023292:	f042 0202 	orr.w	r2, r2, #2
 8023296:	615a      	str	r2, [r3, #20]
        hdma->State = HAL_DMA_STATE_READY;
 8023298:	f04f 0201 	mov.w	r2, #1
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 802329c:	bf48      	it	mi
 802329e:	6f61      	ldrmi	r1, [r4, #116]	@ 0x74
        hdma->State = HAL_DMA_STATE_READY;
 80232a0:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80232a4:	bf42      	ittt	mi
 80232a6:	730a      	strbmi	r2, [r1, #12]
          hdma->Instance->CBR1 = 0U;
 80232a8:	2200      	movmi	r2, #0
 80232aa:	649a      	strmi	r2, [r3, #72]	@ 0x48
        __HAL_UNLOCK(hdma);
 80232ac:	2300      	movs	r3, #0
 80232ae:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
        if (hdma->XferAbortCallback != NULL)
 80232b2:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
    if (hdma->XferErrorCallback != NULL)
 80232b4:	2b00      	cmp	r3, #0
 80232b6:	d042      	beq.n	802333e <HAL_DMA_IRQHandler+0x17c>
      hdma->XferErrorCallback(hdma);
 80232b8:	4620      	mov	r0, r4
}
 80232ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hdma->XferErrorCallback(hdma);
 80232be:	4718      	bx	r3
        hdma->State = HAL_DMA_STATE_SUSPEND;
 80232c0:	2305      	movs	r3, #5
 80232c2:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
        if (hdma->XferSuspendCallback != NULL)
 80232c6:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80232c8:	b10b      	cbz	r3, 80232ce <HAL_DMA_IRQHandler+0x10c>
          hdma->XferSuspendCallback(hdma);
 80232ca:	4620      	mov	r0, r4
 80232cc:	4798      	blx	r3
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 80232ce:	6823      	ldr	r3, [r4, #0]
 80232d0:	691a      	ldr	r2, [r3, #16]
 80232d2:	05d2      	lsls	r2, r2, #23
 80232d4:	d518      	bpl.n	8023308 <HAL_DMA_IRQHandler+0x146>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80232d6:	695a      	ldr	r2, [r3, #20]
 80232d8:	05d0      	lsls	r0, r2, #23
 80232da:	d515      	bpl.n	8023308 <HAL_DMA_IRQHandler+0x146>
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80232dc:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80232de:	0611      	lsls	r1, r2, #24
 80232e0:	d526      	bpl.n	8023330 <HAL_DMA_IRQHandler+0x16e>
        if (hdma->Instance->CLLR == 0U)
 80232e2:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80232e4:	b932      	cbnz	r2, 80232f4 <HAL_DMA_IRQHandler+0x132>
          if (hdma->Instance->CBR1 == 0U)
 80232e6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80232e8:	b922      	cbnz	r2, 80232f4 <HAL_DMA_IRQHandler+0x132>
            hdma->State = HAL_DMA_STATE_READY;
 80232ea:	2201      	movs	r2, #1
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80232ec:	6f61      	ldr	r1, [r4, #116]	@ 0x74
            hdma->State = HAL_DMA_STATE_READY;
 80232ee:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80232f2:	730a      	strb	r2, [r1, #12]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 80232f4:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80232f8:	60da      	str	r2, [r3, #12]
      __HAL_UNLOCK(hdma);
 80232fa:	2300      	movs	r3, #0
 80232fc:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
      if (hdma->XferCpltCallback != NULL)
 8023300:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8023302:	b10b      	cbz	r3, 8023308 <HAL_DMA_IRQHandler+0x146>
        hdma->XferCpltCallback(hdma);
 8023304:	4620      	mov	r0, r4
 8023306:	4798      	blx	r3
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8023308:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 802330a:	b1c3      	cbz	r3, 802333e <HAL_DMA_IRQHandler+0x17c>
    hdma->Instance->CCR |= DMA_CCR_RESET;
 802330c:	6822      	ldr	r2, [r4, #0]
 802330e:	6953      	ldr	r3, [r2, #20]
 8023310:	f043 0302 	orr.w	r3, r3, #2
 8023314:	6153      	str	r3, [r2, #20]
    hdma->State = HAL_DMA_STATE_READY;
 8023316:	2301      	movs	r3, #1
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8023318:	6d22      	ldr	r2, [r4, #80]	@ 0x50
    hdma->State = HAL_DMA_STATE_READY;
 802331a:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 802331e:	0612      	lsls	r2, r2, #24
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8023320:	bf44      	itt	mi
 8023322:	6f62      	ldrmi	r2, [r4, #116]	@ 0x74
 8023324:	7313      	strbmi	r3, [r2, #12]
    __HAL_UNLOCK(hdma);
 8023326:	2300      	movs	r3, #0
 8023328:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
    if (hdma->XferErrorCallback != NULL)
 802332c:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 802332e:	e7c1      	b.n	80232b4 <HAL_DMA_IRQHandler+0xf2>
        if (hdma->Instance->CBR1 == 0U)
 8023330:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8023332:	2a00      	cmp	r2, #0
 8023334:	d1de      	bne.n	80232f4 <HAL_DMA_IRQHandler+0x132>
          hdma->State = HAL_DMA_STATE_READY;
 8023336:	2201      	movs	r2, #1
 8023338:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
 802333c:	e7da      	b.n	80232f4 <HAL_DMA_IRQHandler+0x132>
}
 802333e:	bd10      	pop	{r4, pc}

08023340 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8023340:	6d80      	ldr	r0, [r0, #88]	@ 0x58
}
 8023342:	4770      	bx	lr

08023344 <HAL_DMA_ConfigChannelAttributes>:
  if (hdma == NULL)
 8023344:	b1d0      	cbz	r0, 802337c <HAL_DMA_ConfigChannelAttributes+0x38>
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8023346:	06cb      	lsls	r3, r1, #27
 8023348:	d401      	bmi.n	802334e <HAL_DMA_ConfigChannelAttributes+0xa>
  return HAL_OK;
 802334a:	2000      	movs	r0, #0
 802334c:	4770      	bx	lr
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 802334e:	6803      	ldr	r3, [r0, #0]
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8023350:	2001      	movs	r0, #1
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8023352:	f423 627f 	bic.w	r2, r3, #4080	@ 0xff0
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8023356:	f3c3 030b 	ubfx	r3, r3, #0, #12
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 802335a:	f022 020f 	bic.w	r2, r2, #15
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 802335e:	f001 0111 	and.w	r1, r1, #17
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8023362:	3b50      	subs	r3, #80	@ 0x50
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8023364:	2911      	cmp	r1, #17
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8023366:	f3c3 13c4 	ubfx	r3, r3, #7, #5
      p_dma_instance->PRIVCFGR |= channel_idx;
 802336a:	6851      	ldr	r1, [r2, #4]
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 802336c:	fa00 f303 	lsl.w	r3, r0, r3
      p_dma_instance->PRIVCFGR |= channel_idx;
 8023370:	bf0c      	ite	eq
 8023372:	430b      	orreq	r3, r1
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8023374:	ea21 0303 	bicne.w	r3, r1, r3
 8023378:	6053      	str	r3, [r2, #4]
 802337a:	e7e6      	b.n	802334a <HAL_DMA_ConfigChannelAttributes+0x6>
    return HAL_ERROR;
 802337c:	2001      	movs	r0, #1
}
 802337e:	4770      	bx	lr

08023380 <DMA_List_GetCLLRNodeInfo.isra.0>:
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8023380:	0783      	lsls	r3, r0, #30
 8023382:	d506      	bpl.n	8023392 <DMA_List_GetCLLRNodeInfo.isra.0+0x12>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8023384:	b109      	cbz	r1, 802338a <DMA_List_GetCLLRNodeInfo.isra.0+0xa>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8023386:	4b06      	ldr	r3, [pc, #24]	@ (80233a0 <DMA_List_GetCLLRNodeInfo.isra.0+0x20>)
 8023388:	600b      	str	r3, [r1, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 802338a:	b10a      	cbz	r2, 8023390 <DMA_List_GetCLLRNodeInfo.isra.0+0x10>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 802338c:	2307      	movs	r3, #7
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 802338e:	6013      	str	r3, [r2, #0]
    }
  }
}
 8023390:	4770      	bx	lr
    if (cllr_mask != NULL)
 8023392:	b109      	cbz	r1, 8023398 <DMA_List_GetCLLRNodeInfo.isra.0+0x18>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8023394:	4b03      	ldr	r3, [pc, #12]	@ (80233a4 <DMA_List_GetCLLRNodeInfo.isra.0+0x24>)
 8023396:	600b      	str	r3, [r1, #0]
    if (cllr_offset != NULL)
 8023398:	2a00      	cmp	r2, #0
 802339a:	d0f9      	beq.n	8023390 <DMA_List_GetCLLRNodeInfo.isra.0+0x10>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 802339c:	2305      	movs	r3, #5
 802339e:	e7f6      	b.n	802338e <DMA_List_GetCLLRNodeInfo.isra.0+0xe>
 80233a0:	fe010000 	.word	0xfe010000
 80233a4:	f8010000 	.word	0xf8010000

080233a8 <HAL_DMAEx_List_Start_IT>:
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 80233a8:	4603      	mov	r3, r0
{
 80233aa:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 80233ac:	2800      	cmp	r0, #0
 80233ae:	d04b      	beq.n	8023448 <HAL_DMAEx_List_Start_IT+0xa0>
 80233b0:	6f42      	ldr	r2, [r0, #116]	@ 0x74
 80233b2:	2a00      	cmp	r2, #0
 80233b4:	d048      	beq.n	8023448 <HAL_DMAEx_List_Start_IT+0xa0>
  dma_state = hdma->State;
 80233b6:	f890 1054 	ldrb.w	r1, [r0, #84]	@ 0x54
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 80233ba:	6804      	ldr	r4, [r0, #0]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 80233bc:	2901      	cmp	r1, #1
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 80233be:	6960      	ldr	r0, [r4, #20]
  dma_state = hdma->State;
 80233c0:	b2cd      	uxtb	r5, r1
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 80233c2:	d003      	beq.n	80233cc <HAL_DMAEx_List_Start_IT+0x24>
 80233c4:	2d02      	cmp	r5, #2
 80233c6:	d13a      	bne.n	802343e <HAL_DMAEx_List_Start_IT+0x96>
 80233c8:	03c1      	lsls	r1, r0, #15
 80233ca:	d538      	bpl.n	802343e <HAL_DMAEx_List_Start_IT+0x96>
    if (hdma->State == HAL_DMA_STATE_READY)
 80233cc:	f893 1054 	ldrb.w	r1, [r3, #84]	@ 0x54
 80233d0:	2901      	cmp	r1, #1
 80233d2:	b2cd      	uxtb	r5, r1
 80233d4:	d12c      	bne.n	8023430 <HAL_DMAEx_List_Start_IT+0x88>
      __HAL_LOCK(hdma);
 80233d6:	f893 104c 	ldrb.w	r1, [r3, #76]	@ 0x4c
 80233da:	2002      	movs	r0, #2
 80233dc:	2901      	cmp	r1, #1
 80233de:	d02c      	beq.n	802343a <HAL_DMAEx_List_Start_IT+0x92>
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 80233e0:	2100      	movs	r1, #0
      hdma->State                  = HAL_DMA_STATE_BUSY;
 80233e2:	f883 0054 	strb.w	r0, [r3, #84]	@ 0x54
      __HAL_LOCK(hdma);
 80233e6:	f883 504c 	strb.w	r5, [r3, #76]	@ 0x4c
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 80233ea:	7310      	strb	r0, [r2, #12]
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 80233ec:	6599      	str	r1, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80233ee:	6111      	str	r1, [r2, #16]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80233f0:	6961      	ldr	r1, [r4, #20]
 80233f2:	f441 41ba 	orr.w	r1, r1, #23808	@ 0x5d00
 80233f6:	6161      	str	r1, [r4, #20]
      if (hdma->XferHalfCpltCallback != NULL)
 80233f8:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 80233fa:	b119      	cbz	r1, 8023404 <HAL_DMAEx_List_Start_IT+0x5c>
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80233fc:	6961      	ldr	r1, [r4, #20]
 80233fe:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 8023402:	6161      	str	r1, [r4, #20]
      if (hdma->XferSuspendCallback != NULL)
 8023404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8023406:	b11b      	cbz	r3, 8023410 <HAL_DMAEx_List_Start_IT+0x68>
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8023408:	6963      	ldr	r3, [r4, #20]
 802340a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 802340e:	6163      	str	r3, [r4, #20]
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8023410:	6815      	ldr	r5, [r2, #0]
 8023412:	a901      	add	r1, sp, #4
 8023414:	6a28      	ldr	r0, [r5, #32]
 8023416:	2200      	movs	r2, #0
 8023418:	f7ff ffb2 	bl	8023380 <DMA_List_GetCLLRNodeInfo.isra.0>
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 802341c:	0c2b      	lsrs	r3, r5, #16
 802341e:	041b      	lsls	r3, r3, #16
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8023420:	f025 0503 	bic.w	r5, r5, #3
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8023424:	6023      	str	r3, [r4, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8023426:	042d      	lsls	r5, r5, #16
 8023428:	9b01      	ldr	r3, [sp, #4]
 802342a:	0c2d      	lsrs	r5, r5, #16
 802342c:	431d      	orrs	r5, r3
 802342e:	67e5      	str	r5, [r4, #124]	@ 0x7c
  return HAL_OK;
 8023430:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8023432:	6963      	ldr	r3, [r4, #20]
 8023434:	f043 0301 	orr.w	r3, r3, #1
 8023438:	6163      	str	r3, [r4, #20]
}
 802343a:	b003      	add	sp, #12
 802343c:	bd30      	pop	{r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 802343e:	2240      	movs	r2, #64	@ 0x40
 8023440:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8023442:	2200      	movs	r2, #0
 8023444:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8023448:	2001      	movs	r0, #1
 802344a:	e7f6      	b.n	802343a <HAL_DMAEx_List_Start_IT+0x92>

0802344c <FLASH_Program_QuadWord>:
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 802344c:	4a08      	ldr	r2, [pc, #32]	@ (8023470 <FLASH_Program_QuadWord+0x24>)
{
 802344e:	b510      	push	{r4, lr}
  SET_BIT((*reg_cr), FLASH_CR_PG);
 8023450:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8023452:	f043 0302 	orr.w	r3, r3, #2
 8023456:	6293      	str	r3, [r2, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8023458:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 802345c:	b672      	cpsid	i
}
 802345e:	2300      	movs	r3, #0
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
 8023460:	58cc      	ldr	r4, [r1, r3]
 8023462:	50c4      	str	r4, [r0, r3]
    dest_addr++;
    src_addr++;
    index--;
  } while (index != 0U);
 8023464:	3304      	adds	r3, #4
 8023466:	2b10      	cmp	r3, #16
 8023468:	d1fa      	bne.n	8023460 <FLASH_Program_QuadWord+0x14>
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802346a:	f382 8810 	msr	PRIMASK, r2

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 802346e:	bd10      	pop	{r4, pc}
 8023470:	40022000 	.word	0x40022000

08023474 <FLASH_Program_QuadWord_OBK>:
  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
  reg_obkcfgr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECOBKCFGR) : &(FLASH_NS->NSOBKCFGR);

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 8023474:	4a0c      	ldr	r2, [pc, #48]	@ (80234a8 <FLASH_Program_QuadWord_OBK+0x34>)
{
 8023476:	b510      	push	{r4, lr}
  SET_BIT((*reg_cr), FLASH_CR_PG);
 8023478:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 802347a:	f043 0302 	orr.w	r3, r3, #2
 802347e:	6293      	str	r3, [r2, #40]	@ 0x28

  /* Set ALT_SECT bit */
  SET_BIT((*reg_obkcfgr), pFlash.ProcedureOnGoing & FLASH_OBKCFGR_ALT_SECT);
 8023480:	4b0a      	ldr	r3, [pc, #40]	@ (80234ac <FLASH_Program_QuadWord_OBK+0x38>)
 8023482:	6c14      	ldr	r4, [r2, #64]	@ 0x40
 8023484:	689b      	ldr	r3, [r3, #8]
 8023486:	f003 0304 	and.w	r3, r3, #4
 802348a:	4323      	orrs	r3, r4
 802348c:	6413      	str	r3, [r2, #64]	@ 0x40
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 802348e:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8023492:	b672      	cpsid	i
}
 8023494:	2300      	movs	r3, #0
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
 8023496:	58cc      	ldr	r4, [r1, r3]
 8023498:	50c4      	str	r4, [r0, r3]
    dest_addr++;
    src_addr++;
    index--;
  } while (index != 0U);
 802349a:	3304      	adds	r3, #4
 802349c:	2b10      	cmp	r3, #16
 802349e:	d1fa      	bne.n	8023496 <FLASH_Program_QuadWord_OBK+0x22>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80234a0:	f382 8810 	msr	PRIMASK, r2

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80234a4:	bd10      	pop	{r4, pc}
 80234a6:	bf00      	nop
 80234a8:	40022000 	.word	0x40022000
 80234ac:	2000000c 	.word	0x2000000c

080234b0 <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 80234b0:	4b06      	ldr	r3, [pc, #24]	@ (80234cc <HAL_FLASH_Unlock+0x1c>)
 80234b2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80234b4:	f010 0001 	ands.w	r0, r0, #1
 80234b8:	d007      	beq.n	80234ca <HAL_FLASH_Unlock+0x1a>
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 80234ba:	4a05      	ldr	r2, [pc, #20]	@ (80234d0 <HAL_FLASH_Unlock+0x20>)
 80234bc:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 80234be:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 80234c2:	605a      	str	r2, [r3, #4]
    if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 80234c4:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80234c6:	f000 0001 	and.w	r0, r0, #1
}
 80234ca:	4770      	bx	lr
 80234cc:	40022000 	.word	0x40022000
 80234d0:	45670123 	.word	0x45670123

080234d4 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->NSCR, FLASH_CR_LOCK);
 80234d4:	4b04      	ldr	r3, [pc, #16]	@ (80234e8 <HAL_FLASH_Lock+0x14>)
 80234d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80234d8:	f042 0201 	orr.w	r2, r2, #1
 80234dc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) == 0U)
 80234de:	6a98      	ldr	r0, [r3, #40]	@ 0x28
  return status;
 80234e0:	43c0      	mvns	r0, r0
}
 80234e2:	f000 0001 	and.w	r0, r0, #1
 80234e6:	4770      	bx	lr
 80234e8:	40022000 	.word	0x40022000

080234ec <FLASH_WaitForLastOperation>:
{
 80234ec:	b570      	push	{r4, r5, r6, lr}
 80234ee:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 80234f0:	f7fe fcd8 	bl	8021ea4 <HAL_GetTick>
 80234f4:	4606      	mov	r6, r0
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80234f6:	4c11      	ldr	r4, [pc, #68]	@ (802353c <FLASH_WaitForLastOperation+0x50>)
 80234f8:	6a23      	ldr	r3, [r4, #32]
 80234fa:	f013 0f0b 	tst.w	r3, #11
 80234fe:	d10a      	bne.n	8023516 <FLASH_WaitForLastOperation+0x2a>
  errorflag = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 8023500:	6a23      	ldr	r3, [r4, #32]
  if (errorflag != 0U)
 8023502:	f413 037e 	ands.w	r3, r3, #16646144	@ 0xfe0000
 8023506:	d011      	beq.n	802352c <FLASH_WaitForLastOperation+0x40>
    return HAL_ERROR;
 8023508:	2001      	movs	r0, #1
    pFlash.ErrorCode |= errorflag;
 802350a:	490d      	ldr	r1, [pc, #52]	@ (8023540 <FLASH_WaitForLastOperation+0x54>)
 802350c:	684a      	ldr	r2, [r1, #4]
 802350e:	431a      	orrs	r2, r3
 8023510:	604a      	str	r2, [r1, #4]
    (*reg_ccr) = errorflag & FLASH_FLAG_SR_ERRORS;
 8023512:	6323      	str	r3, [r4, #48]	@ 0x30
}
 8023514:	bd70      	pop	{r4, r5, r6, pc}
    if (Timeout != HAL_MAX_DELAY)
 8023516:	1c6a      	adds	r2, r5, #1
 8023518:	d0ee      	beq.n	80234f8 <FLASH_WaitForLastOperation+0xc>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 802351a:	f7fe fcc3 	bl	8021ea4 <HAL_GetTick>
 802351e:	1b80      	subs	r0, r0, r6
 8023520:	42a8      	cmp	r0, r5
 8023522:	d801      	bhi.n	8023528 <FLASH_WaitForLastOperation+0x3c>
 8023524:	2d00      	cmp	r5, #0
 8023526:	d1e7      	bne.n	80234f8 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 8023528:	2003      	movs	r0, #3
 802352a:	e7f3      	b.n	8023514 <FLASH_WaitForLastOperation+0x28>
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 802352c:	6a23      	ldr	r3, [r4, #32]
  return HAL_OK;
 802352e:	2000      	movs	r0, #0
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 8023530:	03db      	lsls	r3, r3, #15
    (*reg_ccr) = FLASH_FLAG_EOP;
 8023532:	bf44      	itt	mi
 8023534:	f44f 3380 	movmi.w	r3, #65536	@ 0x10000
 8023538:	6323      	strmi	r3, [r4, #48]	@ 0x30
 802353a:	e7eb      	b.n	8023514 <FLASH_WaitForLastOperation+0x28>
 802353c:	40022000 	.word	0x40022000
 8023540:	2000000c 	.word	0x2000000c

08023544 <HAL_FLASH_Program>:
{
 8023544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8023546:	4f22      	ldr	r7, [pc, #136]	@ (80235d0 <HAL_FLASH_Program+0x8c>)
{
 8023548:	4604      	mov	r4, r0
  __HAL_LOCK(&pFlash);
 802354a:	783b      	ldrb	r3, [r7, #0]
{
 802354c:	460d      	mov	r5, r1
  __HAL_LOCK(&pFlash);
 802354e:	2b01      	cmp	r3, #1
{
 8023550:	4616      	mov	r6, r2
  __HAL_LOCK(&pFlash);
 8023552:	d03b      	beq.n	80235cc <HAL_FLASH_Program+0x88>
 8023554:	2301      	movs	r3, #1
 8023556:	703b      	strb	r3, [r7, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8023558:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 802355a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 802355e:	607b      	str	r3, [r7, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8023560:	f7ff ffc4 	bl	80234ec <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8023564:	b9e0      	cbnz	r0, 80235a0 <HAL_FLASH_Program+0x5c>
    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 8023566:	f024 4300 	bic.w	r3, r4, #2147483648	@ 0x80000000
 802356a:	2b02      	cmp	r3, #2
    pFlash.ProcedureOnGoing = TypeProgram;
 802356c:	60bc      	str	r4, [r7, #8]
    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 802356e:	d11a      	bne.n	80235a6 <HAL_FLASH_Program+0x62>
      FLASH_Program_QuadWord(FlashAddress, DataAddress);
 8023570:	4631      	mov	r1, r6
 8023572:	4628      	mov	r0, r5
 8023574:	f7ff ff6a 	bl	802344c <FLASH_Program_QuadWord>
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8023578:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 802357c:	f7ff ffb6 	bl	80234ec <FLASH_WaitForLastOperation>
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK | FLASH_OBK | FLASH_OTP | FLASH_OBKCFGR_ALT_SECT)));
 8023580:	4b14      	ldr	r3, [pc, #80]	@ (80235d4 <HAL_FLASH_Program+0x90>)
 8023582:	f024 4130 	bic.w	r1, r4, #2952790016	@ 0xb0000000
 8023586:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8023588:	f021 0104 	bic.w	r1, r1, #4
 802358c:	ea22 0201 	bic.w	r2, r2, r1
 8023590:	629a      	str	r2, [r3, #40]	@ 0x28
    if (TypeProgram == FLASH_TYPEPROGRAM_QUADWORD_OBK_ALT)
 8023592:	4a11      	ldr	r2, [pc, #68]	@ (80235d8 <HAL_FLASH_Program+0x94>)
 8023594:	4294      	cmp	r4, r2
      CLEAR_BIT((*reg_obkcfgr), FLASH_OBKCFGR_ALT_SECT);
 8023596:	bf02      	ittt	eq
 8023598:	6c1a      	ldreq	r2, [r3, #64]	@ 0x40
 802359a:	f022 0204 	biceq.w	r2, r2, #4
 802359e:	641a      	streq	r2, [r3, #64]	@ 0x40
  __HAL_UNLOCK(&pFlash);
 80235a0:	2300      	movs	r3, #0
 80235a2:	703b      	strb	r3, [r7, #0]
}
 80235a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if ((TypeProgram == FLASH_TYPEPROGRAM_QUADWORD_OBK) || (TypeProgram == FLASH_TYPEPROGRAM_QUADWORD_OBK_ALT))
 80235a6:	4a0d      	ldr	r2, [pc, #52]	@ (80235dc <HAL_FLASH_Program+0x98>)
 80235a8:	f024 0104 	bic.w	r1, r4, #4
 80235ac:	4291      	cmp	r1, r2
 80235ae:	d104      	bne.n	80235ba <HAL_FLASH_Program+0x76>
      FLASH_Program_QuadWord_OBK(FlashAddress, DataAddress);
 80235b0:	4631      	mov	r1, r6
 80235b2:	4628      	mov	r0, r5
 80235b4:	f7ff ff5e 	bl	8023474 <FLASH_Program_QuadWord_OBK>
 80235b8:	e7de      	b.n	8023578 <HAL_FLASH_Program+0x34>
    else if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_HALFWORD_EDATA)
 80235ba:	4b06      	ldr	r3, [pc, #24]	@ (80235d4 <HAL_FLASH_Program+0x90>)
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Set HalfWord_PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 80235bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80235be:	f042 0202 	orr.w	r2, r2, #2
 80235c2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Program a halfword word (16 bits) */
  *(__IO uint16_t *)FlashAddress = *(__IO uint16_t *)DataAddress;
 80235c4:	8833      	ldrh	r3, [r6, #0]
 80235c6:	b29b      	uxth	r3, r3
 80235c8:	802b      	strh	r3, [r5, #0]
 80235ca:	e7d5      	b.n	8023578 <HAL_FLASH_Program+0x34>
  __HAL_LOCK(&pFlash);
 80235cc:	2002      	movs	r0, #2
 80235ce:	e7e9      	b.n	80235a4 <HAL_FLASH_Program+0x60>
 80235d0:	2000000c 	.word	0x2000000c
 80235d4:	40022000 	.word	0x40022000
 80235d8:	10000006 	.word	0x10000006
 80235dc:	10000002 	.word	0x10000002

080235e0 <FLASH_MassErase>:
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Flash Mass Erase */
  if ((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 80235e0:	f000 0303 	and.w	r3, r0, #3
 80235e4:	2b03      	cmp	r3, #3
 80235e6:	d107      	bne.n	80235f8 <FLASH_MassErase+0x18>
  {
    /* Set Mass Erase Bit */
    SET_BIT((*reg_cr), FLASH_CR_MER | FLASH_CR_START);
 80235e8:	4a0d      	ldr	r2, [pc, #52]	@ (8023620 <FLASH_MassErase+0x40>)
 80235ea:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80235ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80235f0:	f043 0320 	orr.w	r3, r3, #32
    }

    if ((Banks & FLASH_BANK_2) == FLASH_BANK_2)
    {
      /* Erase Bank2 */
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
 80235f4:	6293      	str	r3, [r2, #40]	@ 0x28
    }
  }
}
 80235f6:	4770      	bx	lr
    if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80235f8:	07c2      	lsls	r2, r0, #31
 80235fa:	d508      	bpl.n	802360e <FLASH_MassErase+0x2e>
      MODIFY_REG((*reg_cr), (FLASH_CR_BKSEL | FLASH_CR_BER | FLASH_CR_START), (FLASH_CR_BER | FLASH_CR_START));
 80235fc:	4a08      	ldr	r2, [pc, #32]	@ (8023620 <FLASH_MassErase+0x40>)
 80235fe:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8023600:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8023604:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8023608:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 802360c:	6293      	str	r3, [r2, #40]	@ 0x28
    if ((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 802360e:	0783      	lsls	r3, r0, #30
 8023610:	d5f1      	bpl.n	80235f6 <FLASH_MassErase+0x16>
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
 8023612:	4a03      	ldr	r2, [pc, #12]	@ (8023620 <FLASH_MassErase+0x40>)
 8023614:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8023616:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 802361a:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 802361e:	e7e9      	b.n	80235f4 <FLASH_MassErase+0x14>
 8023620:	40022000 	.word	0x40022000

08023624 <FLASH_Erase_Sector>:
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8023624:	4b0e      	ldr	r3, [pc, #56]	@ (8023660 <FLASH_Erase_Sector+0x3c>)
 8023626:	f011 0f01 	tst.w	r1, #1
  {
    /* Reset Sector Number for Bank1 */
    (*reg_cr) &= ~(FLASH_CR_SNB | FLASH_CR_BKSEL);
 802362a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28

    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 802362c:	ea4f 1080 	mov.w	r0, r0, lsl #6
  if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8023630:	d00a      	beq.n	8023648 <FLASH_Erase_Sector+0x24>
    (*reg_cr) &= ~(FLASH_CR_SNB | FLASH_CR_BKSEL);
 8023632:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8023636:	f422 52fe 	bic.w	r2, r2, #8128	@ 0x1fc0
 802363a:	629a      	str	r2, [r3, #40]	@ 0x28
    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 802363c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 802363e:	4310      	orrs	r0, r2
 8023640:	f040 0024 	orr.w	r0, r0, #36	@ 0x24
 8023644:	6298      	str	r0, [r3, #40]	@ 0x28
    /* Reset Sector Number for Bank2 */
    (*reg_cr) &= ~(FLASH_CR_SNB);

    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
  }
}
 8023646:	4770      	bx	lr
    (*reg_cr) &= ~(FLASH_CR_SNB);
 8023648:	f422 52fe 	bic.w	r2, r2, #8128	@ 0x1fc0
 802364c:	629a      	str	r2, [r3, #40]	@ 0x28
    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 802364e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8023650:	4302      	orrs	r2, r0
 8023652:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8023656:	f042 0224 	orr.w	r2, r2, #36	@ 0x24
 802365a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 802365c:	4770      	bx	lr
 802365e:	bf00      	nop
 8023660:	40022000 	.word	0x40022000

08023664 <HAL_FLASHEx_Erase>:
{
 8023664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8023668:	4e27      	ldr	r6, [pc, #156]	@ (8023708 <HAL_FLASHEx_Erase+0xa4>)
{
 802366a:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 802366c:	7833      	ldrb	r3, [r6, #0]
{
 802366e:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8023670:	2b01      	cmp	r3, #1
 8023672:	d047      	beq.n	8023704 <HAL_FLASHEx_Erase+0xa0>
 8023674:	2301      	movs	r3, #1
 8023676:	7033      	strb	r3, [r6, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8023678:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 802367a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 802367e:	6073      	str	r3, [r6, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8023680:	f7ff ff34 	bl	80234ec <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8023684:	4604      	mov	r4, r0
 8023686:	b9b8      	cbnz	r0, 80236b8 <HAL_FLASHEx_Erase+0x54>
    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 8023688:	f248 0208 	movw	r2, #32776	@ 0x8008
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 802368c:	682b      	ldr	r3, [r5, #0]
    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 802368e:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8023692:	4291      	cmp	r1, r2
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 8023694:	60b3      	str	r3, [r6, #8]
    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 8023696:	d114      	bne.n	80236c2 <HAL_FLASHEx_Erase+0x5e>
      FLASH_MassErase(pEraseInit->Banks);
 8023698:	6868      	ldr	r0, [r5, #4]
 802369a:	f7ff ffa1 	bl	80235e0 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 802369e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80236a2:	f7ff ff23 	bl	80234ec <FLASH_WaitForLastOperation>
 80236a6:	4604      	mov	r4, r0
    CLEAR_BIT((*reg_cr), (pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK)));
 80236a8:	4918      	ldr	r1, [pc, #96]	@ (802370c <HAL_FLASHEx_Erase+0xa8>)
 80236aa:	682a      	ldr	r2, [r5, #0]
 80236ac:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80236ae:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80236b2:	ea23 0302 	bic.w	r3, r3, r2
 80236b6:	628b      	str	r3, [r1, #40]	@ 0x28
  __HAL_UNLOCK(&pFlash);
 80236b8:	2300      	movs	r3, #0
 80236ba:	7033      	strb	r3, [r6, #0]
}
 80236bc:	4620      	mov	r0, r4
 80236be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (pEraseInit->TypeErase == FLASH_TYPEERASE_OBK_ALT)
 80236c2:	4a13      	ldr	r2, [pc, #76]	@ (8023710 <HAL_FLASHEx_Erase+0xac>)
 80236c4:	4293      	cmp	r3, r2
 80236c6:	d105      	bne.n	80236d4 <HAL_FLASHEx_Erase+0x70>

  /* Access to SECOBKCFGR or NSOBKCFGR registers depends on operation type */
  reg_obkcfgr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECOBKCFGR) : &(FLASH_NS->NSOBKCFGR);

  /* Set OBK Erase Bit */
  SET_BIT((*reg_obkcfgr), FLASH_OBKCFGR_ALT_SECT_ERASE);
 80236c8:	4a10      	ldr	r2, [pc, #64]	@ (802370c <HAL_FLASHEx_Erase+0xa8>)
 80236ca:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80236cc:	f043 0308 	orr.w	r3, r3, #8
 80236d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80236d2:	e7e4      	b.n	802369e <HAL_FLASHEx_Erase+0x3a>
      *SectorError = 0xFFFFFFFFU;
 80236d4:	f04f 33ff 	mov.w	r3, #4294967295
 80236d8:	f8c8 3000 	str.w	r3, [r8]
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 80236dc:	68af      	ldr	r7, [r5, #8]
 80236de:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 80236e2:	4413      	add	r3, r2
 80236e4:	42bb      	cmp	r3, r7
 80236e6:	d9df      	bls.n	80236a8 <HAL_FLASHEx_Erase+0x44>
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks);
 80236e8:	4638      	mov	r0, r7
 80236ea:	6869      	ldr	r1, [r5, #4]
 80236ec:	f7ff ff9a 	bl	8023624 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80236f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80236f4:	f7ff fefa 	bl	80234ec <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 80236f8:	b110      	cbz	r0, 8023700 <HAL_FLASHEx_Erase+0x9c>
          *SectorError = sector_index;
 80236fa:	f8c8 7000 	str.w	r7, [r8]
          break;
 80236fe:	e7d2      	b.n	80236a6 <HAL_FLASHEx_Erase+0x42>
           sector_index++)
 8023700:	3701      	adds	r7, #1
 8023702:	e7ec      	b.n	80236de <HAL_FLASHEx_Erase+0x7a>
  __HAL_LOCK(&pFlash);
 8023704:	2402      	movs	r4, #2
 8023706:	e7d9      	b.n	80236bc <HAL_FLASHEx_Erase+0x58>
 8023708:	2000000c 	.word	0x2000000c
 802370c:	40022000 	.word	0x40022000
 8023710:	80000008 	.word	0x80000008

08023714 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8023714:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8023718:	4b4e      	ldr	r3, [pc, #312]	@ (8023854 <HAL_GPIO_Init+0x140>)
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 802371a:	f04f 0903 	mov.w	r9, #3
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 802371e:	ea03 2390 	and.w	r3, r3, r0, lsr #10
 8023722:	9301      	str	r3, [sp, #4]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8023724:	f04f 080f 	mov.w	r8, #15
  uint32_t position = 0U;
 8023728:	2300      	movs	r3, #0
        EXTI->EXTICR[position >> 2U] = tmp;

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 802372a:	4d4b      	ldr	r5, [pc, #300]	@ (8023858 <HAL_GPIO_Init+0x144>)
  while (((pGPIO_Init->Pin) >> position) != 0U)
 802372c:	680a      	ldr	r2, [r1, #0]
 802372e:	fa32 f403 	lsrs.w	r4, r2, r3
 8023732:	d102      	bne.n	802373a <HAL_GPIO_Init+0x26>
      }
    }

    position++;
  }
}
 8023734:	b003      	add	sp, #12
 8023736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 802373a:	2401      	movs	r4, #1
 802373c:	fa04 fa03 	lsl.w	sl, r4, r3
    if (iocurrent != 0U)
 8023740:	ea1a 0202 	ands.w	r2, sl, r2
 8023744:	f000 8084 	beq.w	8023850 <HAL_GPIO_Init+0x13c>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8023748:	684c      	ldr	r4, [r1, #4]
 802374a:	f024 0710 	bic.w	r7, r4, #16
 802374e:	2f02      	cmp	r7, #2
 8023750:	d116      	bne.n	8023780 <HAL_GPIO_Init+0x6c>
        tmp = GPIOx->AFR[position >> 3U];
 8023752:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8023756:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 802375a:	f003 0e07 	and.w	lr, r3, #7
        tmp = GPIOx->AFR[position >> 3U];
 802375e:	f8dc 6020 	ldr.w	r6, [ip, #32]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8023762:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8023766:	fa08 fb0e 	lsl.w	fp, r8, lr
 802376a:	ea26 0b0b 	bic.w	fp, r6, fp
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 802376e:	690e      	ldr	r6, [r1, #16]
 8023770:	f006 060f 	and.w	r6, r6, #15
 8023774:	fa06 f60e 	lsl.w	r6, r6, lr
 8023778:	ea46 060b 	orr.w	r6, r6, fp
        GPIOx->AFR[position >> 3U] = tmp;
 802377c:	f8cc 6020 	str.w	r6, [ip, #32]
      tmp = GPIOx->MODER;
 8023780:	f8d0 b000 	ldr.w	fp, [r0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8023784:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8023788:	fa09 fc0e 	lsl.w	ip, r9, lr
 802378c:	ea2b 0b0c 	bic.w	fp, fp, ip
 8023790:	ea6f 060c 	mvn.w	r6, ip
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8023794:	f004 0c03 	and.w	ip, r4, #3
 8023798:	fa0c fc0e 	lsl.w	ip, ip, lr
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 802379c:	3f01      	subs	r7, #1
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 802379e:	ea4c 0c0b 	orr.w	ip, ip, fp
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80237a2:	2f01      	cmp	r7, #1
      GPIOx->MODER = tmp;
 80237a4:	f8c0 c000 	str.w	ip, [r0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80237a8:	d811      	bhi.n	80237ce <HAL_GPIO_Init+0xba>
        tmp = GPIOx->OSPEEDR;
 80237aa:	6887      	ldr	r7, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80237ac:	ea06 0c07 	and.w	ip, r6, r7
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80237b0:	68cf      	ldr	r7, [r1, #12]
 80237b2:	fa07 f70e 	lsl.w	r7, r7, lr
 80237b6:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->OSPEEDR = tmp;
 80237ba:	6087      	str	r7, [r0, #8]
        tmp = GPIOx->OTYPER;
 80237bc:	6847      	ldr	r7, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80237be:	ea27 0c0a 	bic.w	ip, r7, sl
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80237c2:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80237c6:	409f      	lsls	r7, r3
 80237c8:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->OTYPER = tmp;
 80237cc:	6047      	str	r7, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80237ce:	2c03      	cmp	r4, #3
 80237d0:	d03e      	beq.n	8023850 <HAL_GPIO_Init+0x13c>
        tmp = GPIOx->PUPDR;
 80237d2:	68c7      	ldr	r7, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80237d4:	4037      	ands	r7, r6
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80237d6:	688e      	ldr	r6, [r1, #8]
 80237d8:	fa06 f60e 	lsl.w	r6, r6, lr
 80237dc:	433e      	orrs	r6, r7
        GPIOx->PUPDR = tmp;
 80237de:	60c6      	str	r6, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80237e0:	00e6      	lsls	r6, r4, #3
 80237e2:	d535      	bpl.n	8023850 <HAL_GPIO_Init+0x13c>
        tmp = EXTI->EXTICR[position >> 2U];
 80237e4:	f023 0703 	bic.w	r7, r3, #3
 80237e8:	f107 4a88 	add.w	sl, r7, #1140850688	@ 0x44000000
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80237ec:	f003 0603 	and.w	r6, r3, #3
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80237f0:	9f01      	ldr	r7, [sp, #4]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80237f2:	00f6      	lsls	r6, r6, #3
 80237f4:	fa08 fe06 	lsl.w	lr, r8, r6
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80237f8:	fa07 f606 	lsl.w	r6, r7, r6
        tmp &= ~((uint32_t)iocurrent);
 80237fc:	43d7      	mvns	r7, r2
 80237fe:	f50a 3a08 	add.w	sl, sl, #139264	@ 0x22000
        tmp = EXTI->EXTICR[position >> 2U];
 8023802:	f8da c060 	ldr.w	ip, [sl, #96]	@ 0x60
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8023806:	f414 1f80 	tst.w	r4, #1048576	@ 0x100000
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 802380a:	ea2c 0c0e 	bic.w	ip, ip, lr
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 802380e:	ea46 060c 	orr.w	r6, r6, ip
        EXTI->EXTICR[position >> 2U] = tmp;
 8023812:	f8ca 6060 	str.w	r6, [sl, #96]	@ 0x60
        tmp = EXTI->RTSR1;
 8023816:	682e      	ldr	r6, [r5, #0]
        tmp &= ~((uint32_t)iocurrent);
 8023818:	bf0c      	ite	eq
 802381a:	403e      	andeq	r6, r7
          tmp |= iocurrent;
 802381c:	4316      	orrne	r6, r2
        EXTI->RTSR1 = tmp;
 802381e:	602e      	str	r6, [r5, #0]
        tmp = EXTI->FTSR1;
 8023820:	686e      	ldr	r6, [r5, #4]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8023822:	f414 1f00 	tst.w	r4, #2097152	@ 0x200000
        tmp &= ~((uint32_t)iocurrent);
 8023826:	bf0c      	ite	eq
 8023828:	403e      	andeq	r6, r7
          tmp |= iocurrent;
 802382a:	4316      	orrne	r6, r2
        EXTI->FTSR1 = tmp;
 802382c:	606e      	str	r6, [r5, #4]
        tmp = EXTI->EMR1;
 802382e:	f8d5 6084 	ldr.w	r6, [r5, #132]	@ 0x84
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8023832:	f414 3f00 	tst.w	r4, #131072	@ 0x20000
        tmp &= ~((uint32_t)iocurrent);
 8023836:	bf0c      	ite	eq
 8023838:	403e      	andeq	r6, r7
          tmp |= iocurrent;
 802383a:	4316      	orrne	r6, r2
        EXTI->EMR1 = tmp;
 802383c:	f8c5 6084 	str.w	r6, [r5, #132]	@ 0x84
        tmp = EXTI->IMR1;
 8023840:	f8d5 6080 	ldr.w	r6, [r5, #128]	@ 0x80
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8023844:	03e4      	lsls	r4, r4, #15
        tmp &= ~((uint32_t)iocurrent);
 8023846:	bf54      	ite	pl
 8023848:	403e      	andpl	r6, r7
          tmp |= iocurrent;
 802384a:	4316      	orrmi	r6, r2
        EXTI->IMR1 = tmp;
 802384c:	f8c5 6080 	str.w	r6, [r5, #128]	@ 0x80
    position++;
 8023850:	3301      	adds	r3, #1
 8023852:	e76b      	b.n	802372c <HAL_GPIO_Init+0x18>
 8023854:	002f7f7f 	.word	0x002f7f7f
 8023858:	44022000 	.word	0x44022000

0802385c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 802385c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8023860:	2300      	movs	r3, #0

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8023862:	f04f 0801 	mov.w	r8, #1
    if (iocurrent != 0U)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8023866:	f04f 0e0f 	mov.w	lr, #15
        EXTI->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 802386a:	f04f 0903 	mov.w	r9, #3
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 802386e:	4f2d      	ldr	r7, [pc, #180]	@ (8023924 <HAL_GPIO_DeInit+0xc8>)
        EXTI->IMR1 &= ~(iocurrent);
 8023870:	4a2d      	ldr	r2, [pc, #180]	@ (8023928 <HAL_GPIO_DeInit+0xcc>)
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8023872:	ea07 2790 	and.w	r7, r7, r0, lsr #10
  while ((GPIO_Pin >> position) != 0U)
 8023876:	fa31 f403 	lsrs.w	r4, r1, r3
 802387a:	d101      	bne.n	8023880 <HAL_GPIO_DeInit+0x24>
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
    }

    position++;
  }
}
 802387c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1UL << position);
 8023880:	fa08 fc03 	lsl.w	ip, r8, r3
    if (iocurrent != 0U)
 8023884:	ea1c 0601 	ands.w	r6, ip, r1
 8023888:	d049      	beq.n	802391e <HAL_GPIO_DeInit+0xc2>
      tmp = EXTI->EXTICR[position >> 2U];
 802388a:	f023 0403 	bic.w	r4, r3, #3
 802388e:	f104 4488 	add.w	r4, r4, #1140850688	@ 0x44000000
 8023892:	f504 3408 	add.w	r4, r4, #139264	@ 0x22000
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8023896:	f003 0503 	and.w	r5, r3, #3
 802389a:	00ed      	lsls	r5, r5, #3
      tmp = EXTI->EXTICR[position >> 2U];
 802389c:	f8d4 a060 	ldr.w	sl, [r4, #96]	@ 0x60
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80238a0:	fa0e fb05 	lsl.w	fp, lr, r5
 80238a4:	ea0b 0a0a 	and.w	sl, fp, sl
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 80238a8:	fa07 f505 	lsl.w	r5, r7, r5
 80238ac:	4555      	cmp	r5, sl
 80238ae:	d117      	bne.n	80238e0 <HAL_GPIO_DeInit+0x84>
        EXTI->IMR1 &= ~(iocurrent);
 80238b0:	f8d2 5080 	ldr.w	r5, [r2, #128]	@ 0x80
 80238b4:	ea25 0506 	bic.w	r5, r5, r6
 80238b8:	f8c2 5080 	str.w	r5, [r2, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80238bc:	f8d2 5084 	ldr.w	r5, [r2, #132]	@ 0x84
 80238c0:	ea25 0506 	bic.w	r5, r5, r6
 80238c4:	f8c2 5084 	str.w	r5, [r2, #132]	@ 0x84
        EXTI->RTSR1 &= ~(iocurrent);
 80238c8:	6815      	ldr	r5, [r2, #0]
 80238ca:	ea25 0506 	bic.w	r5, r5, r6
 80238ce:	6015      	str	r5, [r2, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 80238d0:	6855      	ldr	r5, [r2, #4]
 80238d2:	ea25 0506 	bic.w	r5, r5, r6
 80238d6:	6055      	str	r5, [r2, #4]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 80238d8:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 80238da:	ea25 050b 	bic.w	r5, r5, fp
 80238de:	6625      	str	r5, [r4, #96]	@ 0x60
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80238e0:	6805      	ldr	r5, [r0, #0]
 80238e2:	005c      	lsls	r4, r3, #1
 80238e4:	fa09 f404 	lsl.w	r4, r9, r4
 80238e8:	4325      	orrs	r5, r4
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80238ea:	08de      	lsrs	r6, r3, #3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80238ec:	6005      	str	r5, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80238ee:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80238f2:	f003 0507 	and.w	r5, r3, #7
 80238f6:	f8d6 a020 	ldr.w	sl, [r6, #32]
 80238fa:	00ad      	lsls	r5, r5, #2
 80238fc:	fa0e f505 	lsl.w	r5, lr, r5
 8023900:	ea2a 0505 	bic.w	r5, sl, r5
 8023904:	6235      	str	r5, [r6, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8023906:	6885      	ldr	r5, [r0, #8]
 8023908:	ea25 0504 	bic.w	r5, r5, r4
 802390c:	6085      	str	r5, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 802390e:	6845      	ldr	r5, [r0, #4]
 8023910:	ea25 050c 	bic.w	r5, r5, ip
 8023914:	6045      	str	r5, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8023916:	68c5      	ldr	r5, [r0, #12]
 8023918:	ea25 0404 	bic.w	r4, r5, r4
 802391c:	60c4      	str	r4, [r0, #12]
    position++;
 802391e:	3301      	adds	r3, #1
 8023920:	e7a9      	b.n	8023876 <HAL_GPIO_DeInit+0x1a>
 8023922:	bf00      	nop
 8023924:	002f7f7f 	.word	0x002f7f7f
 8023928:	44022000 	.word	0x44022000

0802392c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 802392c:	6903      	ldr	r3, [r0, #16]
 802392e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8023930:	bf14      	ite	ne
 8023932:	2001      	movne	r0, #1
 8023934:	2000      	moveq	r0, #0
 8023936:	4770      	bx	lr

08023938 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8023938:	b10a      	cbz	r2, 802393e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 802393a:	6181      	str	r1, [r0, #24]
 802393c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 802393e:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8023940:	4770      	bx	lr

08023942 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8023942:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8023944:	ea01 0203 	and.w	r2, r1, r3
 8023948:	ea21 0103 	bic.w	r1, r1, r3
 802394c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8023950:	6181      	str	r1, [r0, #24]
}
 8023952:	4770      	bx	lr

08023954 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8023954:	6803      	ldr	r3, [r0, #0]
 8023956:	699a      	ldr	r2, [r3, #24]
 8023958:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 802395a:	bf44      	itt	mi
 802395c:	2200      	movmi	r2, #0
 802395e:	629a      	strmi	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8023960:	699a      	ldr	r2, [r3, #24]
 8023962:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8023964:	bf5e      	ittt	pl
 8023966:	699a      	ldrpl	r2, [r3, #24]
 8023968:	f042 0201 	orrpl.w	r2, r2, #1
 802396c:	619a      	strpl	r2, [r3, #24]
  }
}
 802396e:	4770      	bx	lr

08023970 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8023970:	b530      	push	{r4, r5, lr}
 8023972:	9d03      	ldr	r5, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8023974:	6804      	ldr	r4, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8023976:	432b      	orrs	r3, r5
 8023978:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  MODIFY_REG(hi2c->Instance->CR2, \
 802397c:	4a06      	ldr	r2, [pc, #24]	@ (8023998 <I2C_TransferConfig+0x28>)
 802397e:	6860      	ldr	r0, [r4, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8023980:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8023984:	430b      	orrs	r3, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8023986:	ea42 5255 	orr.w	r2, r2, r5, lsr #21
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 802398a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 802398e:	ea20 0002 	bic.w	r0, r0, r2
 8023992:	4303      	orrs	r3, r0
 8023994:	6063      	str	r3, [r4, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8023996:	bd30      	pop	{r4, r5, pc}
 8023998:	03ff63ff 	.word	0x03ff63ff

0802399c <I2C_IsErrorOccurred>:
  uint32_t itflag   = hi2c->Instance->ISR;
 802399c:	6803      	ldr	r3, [r0, #0]
{
 802399e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t itflag   = hi2c->Instance->ISR;
 80239a2:	699c      	ldr	r4, [r3, #24]
{
 80239a4:	4605      	mov	r5, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80239a6:	f014 0410 	ands.w	r4, r4, #16
{
 80239aa:	460f      	mov	r7, r1
 80239ac:	4616      	mov	r6, r2
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80239ae:	d06f      	beq.n	8023a90 <I2C_IsErrorOccurred+0xf4>
  uint32_t error_code = 0;
 80239b0:	2400      	movs	r4, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80239b2:	2210      	movs	r2, #16
  HAL_StatusTypeDef status = HAL_OK;
 80239b4:	46a0      	mov	r8, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80239b6:	61da      	str	r2, [r3, #28]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80239b8:	682b      	ldr	r3, [r5, #0]
 80239ba:	699a      	ldr	r2, [r3, #24]
 80239bc:	0690      	lsls	r0, r2, #26
 80239be:	d461      	bmi.n	8023a84 <I2C_IsErrorOccurred+0xe8>
 80239c0:	f1b8 0f00 	cmp.w	r8, #0
 80239c4:	d035      	beq.n	8023a32 <I2C_IsErrorOccurred+0x96>
    status = HAL_ERROR;
 80239c6:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 80239c8:	f044 0404 	orr.w	r4, r4, #4
  itflag = hi2c->Instance->ISR;
 80239cc:	682e      	ldr	r6, [r5, #0]
 80239ce:	69b3      	ldr	r3, [r6, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80239d0:	05d9      	lsls	r1, r3, #23
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80239d2:	bf41      	itttt	mi
 80239d4:	f44f 7280 	movmi.w	r2, #256	@ 0x100
    status = HAL_ERROR;
 80239d8:	2001      	movmi	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80239da:	61f2      	strmi	r2, [r6, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 80239dc:	f044 0401 	orrmi.w	r4, r4, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80239e0:	055a      	lsls	r2, r3, #21
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80239e2:	bf41      	itttt	mi
 80239e4:	f44f 6280 	movmi.w	r2, #1024	@ 0x400
    status = HAL_ERROR;
 80239e8:	2001      	movmi	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 80239ea:	f044 0408 	orrmi.w	r4, r4, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80239ee:	61f2      	strmi	r2, [r6, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80239f0:	059b      	lsls	r3, r3, #22
 80239f2:	d54f      	bpl.n	8023a94 <I2C_IsErrorOccurred+0xf8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80239f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
    error_code |= HAL_I2C_ERROR_ARLO;
 80239f8:	f044 0402 	orr.w	r4, r4, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80239fc:	61f3      	str	r3, [r6, #28]
    I2C_Flush_TXDR(hi2c);
 80239fe:	4628      	mov	r0, r5
 8023a00:	f7ff ffa8 	bl	8023954 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8023a04:	6873      	ldr	r3, [r6, #4]
    __HAL_UNLOCK(hi2c);
 8023a06:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8023a08:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8023a0c:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8023a10:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8023a14:	f023 0301 	bic.w	r3, r3, #1
 8023a18:	6073      	str	r3, [r6, #4]
    hi2c->ErrorCode |= error_code;
 8023a1a:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8023a1c:	4323      	orrs	r3, r4
 8023a1e:	646b      	str	r3, [r5, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8023a20:	2320      	movs	r3, #32
 8023a22:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8023a26:	2300      	movs	r3, #0
 8023a28:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8023a2c:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
 8023a30:	e032      	b.n	8023a98 <I2C_IsErrorOccurred+0xfc>
      if (Timeout != HAL_MAX_DELAY)
 8023a32:	1c7a      	adds	r2, r7, #1
 8023a34:	d0c1      	beq.n	80239ba <I2C_IsErrorOccurred+0x1e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8023a36:	f7fe fa35 	bl	8021ea4 <HAL_GetTick>
 8023a3a:	1b80      	subs	r0, r0, r6
 8023a3c:	42b8      	cmp	r0, r7
 8023a3e:	d801      	bhi.n	8023a44 <I2C_IsErrorOccurred+0xa8>
 8023a40:	2f00      	cmp	r7, #0
 8023a42:	d1b9      	bne.n	80239b8 <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8023a44:	682b      	ldr	r3, [r5, #0]
 8023a46:	6859      	ldr	r1, [r3, #4]
          tmp2 = hi2c->Mode;
 8023a48:	f895 2042 	ldrb.w	r2, [r5, #66]	@ 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8023a4c:	6998      	ldr	r0, [r3, #24]
          tmp2 = hi2c->Mode;
 8023a4e:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8023a50:	0400      	lsls	r0, r0, #16
 8023a52:	d50a      	bpl.n	8023a6a <I2C_IsErrorOccurred+0xce>
 8023a54:	0449      	lsls	r1, r1, #17
 8023a56:	d408      	bmi.n	8023a6a <I2C_IsErrorOccurred+0xce>
              (tmp1 != I2C_CR2_STOP) && \
 8023a58:	2a20      	cmp	r2, #32
 8023a5a:	d006      	beq.n	8023a6a <I2C_IsErrorOccurred+0xce>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8023a5c:	685a      	ldr	r2, [r3, #4]
 8023a5e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8023a62:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8023a64:	f7fe fa1e 	bl	8021ea4 <HAL_GetTick>
 8023a68:	4606      	mov	r6, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8023a6a:	682b      	ldr	r3, [r5, #0]
 8023a6c:	699b      	ldr	r3, [r3, #24]
 8023a6e:	069b      	lsls	r3, r3, #26
 8023a70:	d4a2      	bmi.n	80239b8 <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8023a72:	f7fe fa17 	bl	8021ea4 <HAL_GetTick>
 8023a76:	1b80      	subs	r0, r0, r6
 8023a78:	2819      	cmp	r0, #25
 8023a7a:	d9f6      	bls.n	8023a6a <I2C_IsErrorOccurred+0xce>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8023a7c:	2420      	movs	r4, #32
              status = HAL_ERROR;
 8023a7e:	f04f 0801 	mov.w	r8, #1
 8023a82:	e799      	b.n	80239b8 <I2C_IsErrorOccurred+0x1c>
    if (status == HAL_OK)
 8023a84:	f1b8 0f00 	cmp.w	r8, #0
 8023a88:	d19d      	bne.n	80239c6 <I2C_IsErrorOccurred+0x2a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8023a8a:	2220      	movs	r2, #32
 8023a8c:	61da      	str	r2, [r3, #28]
 8023a8e:	e79a      	b.n	80239c6 <I2C_IsErrorOccurred+0x2a>
  HAL_StatusTypeDef status = HAL_OK;
 8023a90:	4620      	mov	r0, r4
 8023a92:	e79b      	b.n	80239cc <I2C_IsErrorOccurred+0x30>
  if (status != HAL_OK)
 8023a94:	2800      	cmp	r0, #0
 8023a96:	d1b2      	bne.n	80239fe <I2C_IsErrorOccurred+0x62>
}
 8023a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08023a9c <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8023a9c:	b570      	push	{r4, r5, r6, lr}
 8023a9e:	4604      	mov	r4, r0
 8023aa0:	460d      	mov	r5, r1
 8023aa2:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8023aa4:	6823      	ldr	r3, [r4, #0]
 8023aa6:	699b      	ldr	r3, [r3, #24]
 8023aa8:	079b      	lsls	r3, r3, #30
 8023aaa:	d501      	bpl.n	8023ab0 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8023aac:	2000      	movs	r0, #0
 8023aae:	e01f      	b.n	8023af0 <I2C_WaitOnTXISFlagUntilTimeout+0x54>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8023ab0:	4632      	mov	r2, r6
 8023ab2:	4629      	mov	r1, r5
 8023ab4:	4620      	mov	r0, r4
 8023ab6:	f7ff ff71 	bl	802399c <I2C_IsErrorOccurred>
 8023aba:	b9c0      	cbnz	r0, 8023aee <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 8023abc:	1c6a      	adds	r2, r5, #1
 8023abe:	d0f1      	beq.n	8023aa4 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8023ac0:	f7fe f9f0 	bl	8021ea4 <HAL_GetTick>
 8023ac4:	1b80      	subs	r0, r0, r6
 8023ac6:	42a8      	cmp	r0, r5
 8023ac8:	d801      	bhi.n	8023ace <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8023aca:	2d00      	cmp	r5, #0
 8023acc:	d1ea      	bne.n	8023aa4 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8023ace:	6823      	ldr	r3, [r4, #0]
 8023ad0:	699b      	ldr	r3, [r3, #24]
 8023ad2:	f013 0302 	ands.w	r3, r3, #2
 8023ad6:	d1e5      	bne.n	8023aa4 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8023ad8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
          __HAL_UNLOCK(hi2c);
 8023ada:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8023ade:	f042 0220 	orr.w	r2, r2, #32
 8023ae2:	6462      	str	r2, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8023ae4:	2220      	movs	r2, #32
 8023ae6:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8023aea:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      return HAL_ERROR;
 8023aee:	2001      	movs	r0, #1
}
 8023af0:	bd70      	pop	{r4, r5, r6, pc}

08023af2 <I2C_WaitOnFlagUntilTimeout>:
{
 8023af2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023af6:	4604      	mov	r4, r0
 8023af8:	460f      	mov	r7, r1
 8023afa:	4616      	mov	r6, r2
 8023afc:	461d      	mov	r5, r3
 8023afe:	f8dd 8018 	ldr.w	r8, [sp, #24]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8023b02:	6823      	ldr	r3, [r4, #0]
 8023b04:	699b      	ldr	r3, [r3, #24]
 8023b06:	ea37 0303 	bics.w	r3, r7, r3
 8023b0a:	bf0c      	ite	eq
 8023b0c:	2301      	moveq	r3, #1
 8023b0e:	2300      	movne	r3, #0
 8023b10:	42b3      	cmp	r3, r6
 8023b12:	d001      	beq.n	8023b18 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8023b14:	2000      	movs	r0, #0
 8023b16:	e025      	b.n	8023b64 <I2C_WaitOnFlagUntilTimeout+0x72>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8023b18:	4642      	mov	r2, r8
 8023b1a:	4629      	mov	r1, r5
 8023b1c:	4620      	mov	r0, r4
 8023b1e:	f7ff ff3d 	bl	802399c <I2C_IsErrorOccurred>
 8023b22:	b9f0      	cbnz	r0, 8023b62 <I2C_WaitOnFlagUntilTimeout+0x70>
    if (Timeout != HAL_MAX_DELAY)
 8023b24:	1c6b      	adds	r3, r5, #1
 8023b26:	d0ec      	beq.n	8023b02 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8023b28:	f7fe f9bc 	bl	8021ea4 <HAL_GetTick>
 8023b2c:	eba0 0008 	sub.w	r0, r0, r8
 8023b30:	42a8      	cmp	r0, r5
 8023b32:	d801      	bhi.n	8023b38 <I2C_WaitOnFlagUntilTimeout+0x46>
 8023b34:	2d00      	cmp	r5, #0
 8023b36:	d1e4      	bne.n	8023b02 <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8023b38:	6823      	ldr	r3, [r4, #0]
 8023b3a:	699b      	ldr	r3, [r3, #24]
 8023b3c:	ea37 0303 	bics.w	r3, r7, r3
 8023b40:	bf0c      	ite	eq
 8023b42:	2301      	moveq	r3, #1
 8023b44:	2300      	movne	r3, #0
 8023b46:	42b3      	cmp	r3, r6
 8023b48:	d1db      	bne.n	8023b02 <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8023b4a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8023b4c:	f043 0320 	orr.w	r3, r3, #32
 8023b50:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8023b52:	2320      	movs	r3, #32
 8023b54:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8023b58:	2300      	movs	r3, #0
 8023b5a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 8023b5e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8023b62:	2001      	movs	r0, #1
}
 8023b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08023b68 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8023b68:	b570      	push	{r4, r5, r6, lr}
 8023b6a:	4604      	mov	r4, r0
 8023b6c:	460d      	mov	r5, r1
 8023b6e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8023b70:	6823      	ldr	r3, [r4, #0]
 8023b72:	699b      	ldr	r3, [r3, #24]
 8023b74:	069b      	lsls	r3, r3, #26
 8023b76:	d501      	bpl.n	8023b7c <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8023b78:	2000      	movs	r0, #0
 8023b7a:	e01d      	b.n	8023bb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8023b7c:	4632      	mov	r2, r6
 8023b7e:	4629      	mov	r1, r5
 8023b80:	4620      	mov	r0, r4
 8023b82:	f7ff ff0b 	bl	802399c <I2C_IsErrorOccurred>
 8023b86:	b9b0      	cbnz	r0, 8023bb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x4e>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8023b88:	f7fe f98c 	bl	8021ea4 <HAL_GetTick>
 8023b8c:	1b80      	subs	r0, r0, r6
 8023b8e:	42a8      	cmp	r0, r5
 8023b90:	d801      	bhi.n	8023b96 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8023b92:	2d00      	cmp	r5, #0
 8023b94:	d1ec      	bne.n	8023b70 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8023b96:	6823      	ldr	r3, [r4, #0]
 8023b98:	699b      	ldr	r3, [r3, #24]
 8023b9a:	f013 0320 	ands.w	r3, r3, #32
 8023b9e:	d1e7      	bne.n	8023b70 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8023ba0:	6c62      	ldr	r2, [r4, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8023ba2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8023ba6:	f042 0220 	orr.w	r2, r2, #32
 8023baa:	6462      	str	r2, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8023bac:	2220      	movs	r2, #32
 8023bae:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8023bb2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      return HAL_ERROR;
 8023bb6:	2001      	movs	r0, #1
}
 8023bb8:	bd70      	pop	{r4, r5, r6, pc}

08023bba <HAL_I2C_Init>:
{
 8023bba:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8023bbc:	4604      	mov	r4, r0
 8023bbe:	2800      	cmp	r0, #0
 8023bc0:	d04e      	beq.n	8023c60 <HAL_I2C_Init+0xa6>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8023bc2:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8023bc6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8023bca:	b91b      	cbnz	r3, 8023bd4 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8023bcc:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8023bd0:	f7fd fd7a 	bl	80216c8 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8023bd4:	2324      	movs	r3, #36	@ 0x24
 8023bd6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 8023bda:	6823      	ldr	r3, [r4, #0]
 8023bdc:	681a      	ldr	r2, [r3, #0]
 8023bde:	f022 0201 	bic.w	r2, r2, #1
 8023be2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8023be4:	6862      	ldr	r2, [r4, #4]
 8023be6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8023bea:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8023bec:	689a      	ldr	r2, [r3, #8]
 8023bee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8023bf2:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8023bf4:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8023bf8:	2901      	cmp	r1, #1
 8023bfa:	d106      	bne.n	8023c0a <HAL_I2C_Init+0x50>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8023bfc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8023c00:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8023c02:	685a      	ldr	r2, [r3, #4]
 8023c04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8023c08:	e007      	b.n	8023c1a <HAL_I2C_Init+0x60>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8023c0a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8023c0e:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8023c10:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8023c12:	d1f6      	bne.n	8023c02 <HAL_I2C_Init+0x48>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8023c14:	685a      	ldr	r2, [r3, #4]
 8023c16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8023c1a:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8023c1c:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8023c1e:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8023c20:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8023c24:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8023c28:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8023c2a:	68da      	ldr	r2, [r3, #12]
 8023c2c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8023c30:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8023c32:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 8023c36:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8023c38:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8023c3a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8023c3e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8023c40:	e9d4 2107 	ldrd	r2, r1, [r4, #28]
 8023c44:	430a      	orrs	r2, r1
 8023c46:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8023c48:	681a      	ldr	r2, [r3, #0]
 8023c4a:	f042 0201 	orr.w	r2, r2, #1
 8023c4e:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8023c50:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8023c52:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8023c54:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8023c58:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8023c5a:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
}
 8023c5e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8023c60:	2001      	movs	r0, #1
 8023c62:	e7fc      	b.n	8023c5e <HAL_I2C_Init+0xa4>

08023c64 <HAL_I2C_Mem_Write>:
{
 8023c64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023c68:	4699      	mov	r9, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8023c6a:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 8023c6e:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8023c70:	2b20      	cmp	r3, #32
{
 8023c72:	460f      	mov	r7, r1
 8023c74:	4616      	mov	r6, r2
 8023c76:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 8023c7a:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8023c7e:	f040 80c6 	bne.w	8023e0e <HAL_I2C_Mem_Write+0x1aa>
    if ((pData == NULL) || (Size == 0U))
 8023c82:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023c84:	b113      	cbz	r3, 8023c8c <HAL_I2C_Mem_Write+0x28>
 8023c86:	f1ba 0f00 	cmp.w	sl, #0
 8023c8a:	d106      	bne.n	8023c9a <HAL_I2C_Mem_Write+0x36>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8023c8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8023c90:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8023c92:	2001      	movs	r0, #1
}
 8023c94:	b003      	add	sp, #12
 8023c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8023c9a:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8023c9e:	2b01      	cmp	r3, #1
 8023ca0:	f000 80b5 	beq.w	8023e0e <HAL_I2C_Mem_Write+0x1aa>
 8023ca4:	f04f 0b01 	mov.w	fp, #1
 8023ca8:	f880 b040 	strb.w	fp, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8023cac:	f7fe f8fa 	bl	8021ea4 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8023cb0:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 8023cb2:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8023cb4:	9000      	str	r0, [sp, #0]
 8023cb6:	465a      	mov	r2, fp
 8023cb8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8023cbc:	4620      	mov	r0, r4
 8023cbe:	f7ff ff18 	bl	8023af2 <I2C_WaitOnFlagUntilTimeout>
 8023cc2:	2800      	cmp	r0, #0
 8023cc4:	d1e5      	bne.n	8023c92 <HAL_I2C_Mem_Write+0x2e>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8023cc6:	2321      	movs	r3, #33	@ 0x21
 8023cc8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8023ccc:	2340      	movs	r3, #64	@ 0x40
 8023cce:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->pBuffPtr  = pData;
 8023cd2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8023cd4:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8023cd6:	6263      	str	r3, [r4, #36]	@ 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8023cd8:	4b4e      	ldr	r3, [pc, #312]	@ (8023e14 <HAL_I2C_Mem_Write+0x1b0>)
    hi2c->XferISR   = NULL;
 8023cda:	6360      	str	r0, [r4, #52]	@ 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8023cdc:	4639      	mov	r1, r7
 8023cde:	4620      	mov	r0, r4
    hi2c->XferCount = Size;
 8023ce0:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8023ce4:	fa5f f289 	uxtb.w	r2, r9
 8023ce8:	9300      	str	r3, [sp, #0]
 8023cea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8023cee:	f7ff fe3f 	bl	8023970 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8023cf2:	462a      	mov	r2, r5
 8023cf4:	4641      	mov	r1, r8
 8023cf6:	4620      	mov	r0, r4
 8023cf8:	f7ff fed0 	bl	8023a9c <I2C_WaitOnTXISFlagUntilTimeout>
 8023cfc:	bb18      	cbnz	r0, 8023d46 <HAL_I2C_Mem_Write+0xe2>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8023cfe:	f1b9 0f01 	cmp.w	r9, #1
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8023d02:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8023d04:	d115      	bne.n	8023d32 <HAL_I2C_Mem_Write+0xce>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8023d06:	b2f6      	uxtb	r6, r6
 8023d08:	629e      	str	r6, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8023d0a:	2200      	movs	r2, #0
 8023d0c:	4643      	mov	r3, r8
 8023d0e:	2180      	movs	r1, #128	@ 0x80
 8023d10:	4620      	mov	r0, r4
 8023d12:	9500      	str	r5, [sp, #0]
 8023d14:	f7ff feed 	bl	8023af2 <I2C_WaitOnFlagUntilTimeout>
 8023d18:	b9a8      	cbnz	r0, 8023d46 <HAL_I2C_Mem_Write+0xe2>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8023d1a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8023d1c:	b29b      	uxth	r3, r3
 8023d1e:	2bff      	cmp	r3, #255	@ 0xff
 8023d20:	d815      	bhi.n	8023d4e <HAL_I2C_Mem_Write+0xea>
      hi2c->XferSize = hi2c->XferCount;
 8023d22:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8023d24:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
      hi2c->XferSize = hi2c->XferCount;
 8023d28:	b292      	uxth	r2, r2
 8023d2a:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8023d2c:	9000      	str	r0, [sp, #0]
 8023d2e:	b2d2      	uxtb	r2, r2
 8023d30:	e012      	b.n	8023d58 <HAL_I2C_Mem_Write+0xf4>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8023d32:	0a32      	lsrs	r2, r6, #8
 8023d34:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8023d36:	4641      	mov	r1, r8
 8023d38:	462a      	mov	r2, r5
 8023d3a:	4620      	mov	r0, r4
 8023d3c:	f7ff feae 	bl	8023a9c <I2C_WaitOnTXISFlagUntilTimeout>
 8023d40:	b908      	cbnz	r0, 8023d46 <HAL_I2C_Mem_Write+0xe2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8023d42:	6823      	ldr	r3, [r4, #0]
 8023d44:	e7df      	b.n	8023d06 <HAL_I2C_Mem_Write+0xa2>
      __HAL_UNLOCK(hi2c);
 8023d46:	2300      	movs	r3, #0
 8023d48:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8023d4c:	e7a1      	b.n	8023c92 <HAL_I2C_Mem_Write+0x2e>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8023d4e:	22ff      	movs	r2, #255	@ 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8023d50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8023d54:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8023d56:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8023d58:	4639      	mov	r1, r7
 8023d5a:	4620      	mov	r0, r4
 8023d5c:	f7ff fe08 	bl	8023970 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8023d60:	462a      	mov	r2, r5
 8023d62:	4641      	mov	r1, r8
 8023d64:	4620      	mov	r0, r4
 8023d66:	f7ff fe99 	bl	8023a9c <I2C_WaitOnTXISFlagUntilTimeout>
 8023d6a:	2800      	cmp	r0, #0
 8023d6c:	d191      	bne.n	8023c92 <HAL_I2C_Mem_Write+0x2e>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8023d6e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8023d70:	6822      	ldr	r2, [r4, #0]
 8023d72:	f813 1b01 	ldrb.w	r1, [r3], #1
 8023d76:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8023d78:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8023d7a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8023d7c:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8023d7e:	3b01      	subs	r3, #1
 8023d80:	b29b      	uxth	r3, r3
 8023d82:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8023d84:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8023d86:	3a01      	subs	r2, #1
 8023d88:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8023d8a:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8023d8c:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8023d8e:	b1b3      	cbz	r3, 8023dbe <HAL_I2C_Mem_Write+0x15a>
 8023d90:	b9aa      	cbnz	r2, 8023dbe <HAL_I2C_Mem_Write+0x15a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8023d92:	4643      	mov	r3, r8
 8023d94:	2180      	movs	r1, #128	@ 0x80
 8023d96:	4620      	mov	r0, r4
 8023d98:	9500      	str	r5, [sp, #0]
 8023d9a:	f7ff feaa 	bl	8023af2 <I2C_WaitOnFlagUntilTimeout>
 8023d9e:	2800      	cmp	r0, #0
 8023da0:	f47f af77 	bne.w	8023c92 <HAL_I2C_Mem_Write+0x2e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8023da4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8023da6:	b29b      	uxth	r3, r3
 8023da8:	2bff      	cmp	r3, #255	@ 0xff
 8023daa:	d928      	bls.n	8023dfe <HAL_I2C_Mem_Write+0x19a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8023dac:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8023dae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8023db2:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8023db4:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023db6:	4639      	mov	r1, r7
 8023db8:	4620      	mov	r0, r4
 8023dba:	f7ff fdd9 	bl	8023970 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8023dbe:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8023dc0:	b29b      	uxth	r3, r3
 8023dc2:	2b00      	cmp	r3, #0
 8023dc4:	d1cc      	bne.n	8023d60 <HAL_I2C_Mem_Write+0xfc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8023dc6:	462a      	mov	r2, r5
 8023dc8:	4641      	mov	r1, r8
 8023dca:	4620      	mov	r0, r4
 8023dcc:	f7ff fecc 	bl	8023b68 <I2C_WaitOnSTOPFlagUntilTimeout>
 8023dd0:	2800      	cmp	r0, #0
 8023dd2:	f47f af5e 	bne.w	8023c92 <HAL_I2C_Mem_Write+0x2e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8023dd6:	2120      	movs	r1, #32
 8023dd8:	6823      	ldr	r3, [r4, #0]
 8023dda:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8023ddc:	685a      	ldr	r2, [r3, #4]
 8023dde:	f022 72ff 	bic.w	r2, r2, #33423360	@ 0x1fe0000
 8023de2:	f422 328b 	bic.w	r2, r2, #71168	@ 0x11600
 8023de6:	f422 72ff 	bic.w	r2, r2, #510	@ 0x1fe
 8023dea:	f022 0201 	bic.w	r2, r2, #1
 8023dee:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8023df0:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8023df4:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8023df8:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 8023dfc:	e74a      	b.n	8023c94 <HAL_I2C_Mem_Write+0x30>
          hi2c->XferSize = hi2c->XferCount;
 8023dfe:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023e00:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 8023e04:	b292      	uxth	r2, r2
 8023e06:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023e08:	9000      	str	r0, [sp, #0]
 8023e0a:	b2d2      	uxtb	r2, r2
 8023e0c:	e7d3      	b.n	8023db6 <HAL_I2C_Mem_Write+0x152>
    __HAL_LOCK(hi2c);
 8023e0e:	2002      	movs	r0, #2
 8023e10:	e740      	b.n	8023c94 <HAL_I2C_Mem_Write+0x30>
 8023e12:	bf00      	nop
 8023e14:	80002000 	.word	0x80002000

08023e18 <HAL_I2C_Mem_Read>:
{
 8023e18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023e1c:	4699      	mov	r9, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8023e1e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 8023e22:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8023e24:	2b20      	cmp	r3, #32
{
 8023e26:	460f      	mov	r7, r1
 8023e28:	4616      	mov	r6, r2
 8023e2a:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 8023e2e:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8023e32:	f040 80c9 	bne.w	8023fc8 <HAL_I2C_Mem_Read+0x1b0>
    if ((pData == NULL) || (Size == 0U))
 8023e36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023e38:	b113      	cbz	r3, 8023e40 <HAL_I2C_Mem_Read+0x28>
 8023e3a:	f1ba 0f00 	cmp.w	sl, #0
 8023e3e:	d106      	bne.n	8023e4e <HAL_I2C_Mem_Read+0x36>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8023e40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8023e44:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8023e46:	2001      	movs	r0, #1
}
 8023e48:	b003      	add	sp, #12
 8023e4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8023e4e:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8023e52:	2b01      	cmp	r3, #1
 8023e54:	f000 80b8 	beq.w	8023fc8 <HAL_I2C_Mem_Read+0x1b0>
 8023e58:	f04f 0b01 	mov.w	fp, #1
 8023e5c:	f880 b040 	strb.w	fp, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8023e60:	f7fe f820 	bl	8021ea4 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8023e64:	2319      	movs	r3, #25
 8023e66:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8023e68:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8023e6a:	465a      	mov	r2, fp
 8023e6c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8023e70:	4620      	mov	r0, r4
 8023e72:	f7ff fe3e 	bl	8023af2 <I2C_WaitOnFlagUntilTimeout>
 8023e76:	4603      	mov	r3, r0
 8023e78:	2800      	cmp	r0, #0
 8023e7a:	d1e4      	bne.n	8023e46 <HAL_I2C_Mem_Read+0x2e>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8023e7c:	2222      	movs	r2, #34	@ 0x22
 8023e7e:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8023e82:	2240      	movs	r2, #64	@ 0x40
 8023e84:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    hi2c->pBuffPtr  = pData;
 8023e88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8023e8a:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8023e8c:	6262      	str	r2, [r4, #36]	@ 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8023e8e:	4a4f      	ldr	r2, [pc, #316]	@ (8023fcc <HAL_I2C_Mem_Read+0x1b4>)
    hi2c->XferISR   = NULL;
 8023e90:	6360      	str	r0, [r4, #52]	@ 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8023e92:	4639      	mov	r1, r7
 8023e94:	4620      	mov	r0, r4
    hi2c->XferCount = Size;
 8023e96:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8023e9a:	9200      	str	r2, [sp, #0]
 8023e9c:	fa5f f289 	uxtb.w	r2, r9
 8023ea0:	f7ff fd66 	bl	8023970 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8023ea4:	462a      	mov	r2, r5
 8023ea6:	4641      	mov	r1, r8
 8023ea8:	4620      	mov	r0, r4
 8023eaa:	f7ff fdf7 	bl	8023a9c <I2C_WaitOnTXISFlagUntilTimeout>
 8023eae:	bb20      	cbnz	r0, 8023efa <HAL_I2C_Mem_Read+0xe2>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8023eb0:	f1b9 0f01 	cmp.w	r9, #1
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8023eb4:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8023eb6:	d116      	bne.n	8023ee6 <HAL_I2C_Mem_Read+0xce>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8023eb8:	b2f6      	uxtb	r6, r6
 8023eba:	629e      	str	r6, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8023ebc:	2200      	movs	r2, #0
 8023ebe:	4643      	mov	r3, r8
 8023ec0:	2140      	movs	r1, #64	@ 0x40
 8023ec2:	4620      	mov	r0, r4
 8023ec4:	9500      	str	r5, [sp, #0]
 8023ec6:	f7ff fe14 	bl	8023af2 <I2C_WaitOnFlagUntilTimeout>
 8023eca:	b9b0      	cbnz	r0, 8023efa <HAL_I2C_Mem_Read+0xe2>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8023ecc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8023ece:	b29b      	uxth	r3, r3
 8023ed0:	2bff      	cmp	r3, #255	@ 0xff
 8023ed2:	4b3f      	ldr	r3, [pc, #252]	@ (8023fd0 <HAL_I2C_Mem_Read+0x1b8>)
 8023ed4:	d815      	bhi.n	8023f02 <HAL_I2C_Mem_Read+0xea>
      hi2c->XferSize = hi2c->XferCount;
 8023ed6:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8023ed8:	b292      	uxth	r2, r2
 8023eda:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023edc:	9300      	str	r3, [sp, #0]
 8023ede:	b2d2      	uxtb	r2, r2
 8023ee0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8023ee4:	e012      	b.n	8023f0c <HAL_I2C_Mem_Read+0xf4>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8023ee6:	0a32      	lsrs	r2, r6, #8
 8023ee8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8023eea:	4641      	mov	r1, r8
 8023eec:	462a      	mov	r2, r5
 8023eee:	4620      	mov	r0, r4
 8023ef0:	f7ff fdd4 	bl	8023a9c <I2C_WaitOnTXISFlagUntilTimeout>
 8023ef4:	b908      	cbnz	r0, 8023efa <HAL_I2C_Mem_Read+0xe2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8023ef6:	6823      	ldr	r3, [r4, #0]
 8023ef8:	e7de      	b.n	8023eb8 <HAL_I2C_Mem_Read+0xa0>
      __HAL_UNLOCK(hi2c);
 8023efa:	2300      	movs	r3, #0
 8023efc:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8023f00:	e7a1      	b.n	8023e46 <HAL_I2C_Mem_Read+0x2e>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8023f02:	22ff      	movs	r2, #255	@ 0xff
 8023f04:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8023f06:	9300      	str	r3, [sp, #0]
 8023f08:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023f0c:	4639      	mov	r1, r7
 8023f0e:	4620      	mov	r0, r4
 8023f10:	f7ff fd2e 	bl	8023970 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8023f14:	4643      	mov	r3, r8
 8023f16:	2200      	movs	r2, #0
 8023f18:	2104      	movs	r1, #4
 8023f1a:	4620      	mov	r0, r4
 8023f1c:	9500      	str	r5, [sp, #0]
 8023f1e:	f7ff fde8 	bl	8023af2 <I2C_WaitOnFlagUntilTimeout>
 8023f22:	2800      	cmp	r0, #0
 8023f24:	d18f      	bne.n	8023e46 <HAL_I2C_Mem_Read+0x2e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8023f26:	6823      	ldr	r3, [r4, #0]
 8023f28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8023f2a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8023f2c:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8023f2e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8023f30:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8023f32:	3301      	adds	r3, #1
 8023f34:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8023f36:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8023f38:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8023f3a:	3b01      	subs	r3, #1
 8023f3c:	b29b      	uxth	r3, r3
 8023f3e:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8023f40:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8023f42:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8023f44:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8023f46:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8023f48:	b1b3      	cbz	r3, 8023f78 <HAL_I2C_Mem_Read+0x160>
 8023f4a:	b9aa      	cbnz	r2, 8023f78 <HAL_I2C_Mem_Read+0x160>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8023f4c:	4643      	mov	r3, r8
 8023f4e:	2180      	movs	r1, #128	@ 0x80
 8023f50:	4620      	mov	r0, r4
 8023f52:	9500      	str	r5, [sp, #0]
 8023f54:	f7ff fdcd 	bl	8023af2 <I2C_WaitOnFlagUntilTimeout>
 8023f58:	2800      	cmp	r0, #0
 8023f5a:	f47f af74 	bne.w	8023e46 <HAL_I2C_Mem_Read+0x2e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8023f5e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8023f60:	b29b      	uxth	r3, r3
 8023f62:	2bff      	cmp	r3, #255	@ 0xff
 8023f64:	d928      	bls.n	8023fb8 <HAL_I2C_Mem_Read+0x1a0>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8023f66:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8023f68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8023f6c:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8023f6e:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023f70:	4639      	mov	r1, r7
 8023f72:	4620      	mov	r0, r4
 8023f74:	f7ff fcfc 	bl	8023970 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8023f78:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8023f7a:	b29b      	uxth	r3, r3
 8023f7c:	2b00      	cmp	r3, #0
 8023f7e:	d1c9      	bne.n	8023f14 <HAL_I2C_Mem_Read+0xfc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8023f80:	462a      	mov	r2, r5
 8023f82:	4641      	mov	r1, r8
 8023f84:	4620      	mov	r0, r4
 8023f86:	f7ff fdef 	bl	8023b68 <I2C_WaitOnSTOPFlagUntilTimeout>
 8023f8a:	2800      	cmp	r0, #0
 8023f8c:	f47f af5b 	bne.w	8023e46 <HAL_I2C_Mem_Read+0x2e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8023f90:	2120      	movs	r1, #32
 8023f92:	6823      	ldr	r3, [r4, #0]
 8023f94:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8023f96:	685a      	ldr	r2, [r3, #4]
 8023f98:	f022 72ff 	bic.w	r2, r2, #33423360	@ 0x1fe0000
 8023f9c:	f422 328b 	bic.w	r2, r2, #71168	@ 0x11600
 8023fa0:	f422 72ff 	bic.w	r2, r2, #510	@ 0x1fe
 8023fa4:	f022 0201 	bic.w	r2, r2, #1
 8023fa8:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8023faa:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8023fae:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8023fb2:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 8023fb6:	e747      	b.n	8023e48 <HAL_I2C_Mem_Read+0x30>
          hi2c->XferSize = hi2c->XferCount;
 8023fb8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023fba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 8023fbe:	b292      	uxth	r2, r2
 8023fc0:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023fc2:	9000      	str	r0, [sp, #0]
 8023fc4:	b2d2      	uxtb	r2, r2
 8023fc6:	e7d3      	b.n	8023f70 <HAL_I2C_Mem_Read+0x158>
    __HAL_LOCK(hi2c);
 8023fc8:	2002      	movs	r0, #2
 8023fca:	e73d      	b.n	8023e48 <HAL_I2C_Mem_Read+0x30>
 8023fcc:	80002000 	.word	0x80002000
 8023fd0:	80002400 	.word	0x80002400

08023fd4 <HAL_I2C_IsDeviceReady>:
{
 8023fd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8023fd8:	461d      	mov	r5, r3
  __IO uint32_t I2C_Trials = 0UL;
 8023fda:	2300      	movs	r3, #0
{
 8023fdc:	b085      	sub	sp, #20
  __IO uint32_t I2C_Trials = 0UL;
 8023fde:	9303      	str	r3, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8023fe0:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 8023fe4:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8023fe6:	2b20      	cmp	r3, #32
{
 8023fe8:	4617      	mov	r7, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8023fea:	d172      	bne.n	80240d2 <HAL_I2C_IsDeviceReady+0xfe>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8023fec:	6803      	ldr	r3, [r0, #0]
 8023fee:	699b      	ldr	r3, [r3, #24]
 8023ff0:	f413 4300 	ands.w	r3, r3, #32768	@ 0x8000
 8023ff4:	d16d      	bne.n	80240d2 <HAL_I2C_IsDeviceReady+0xfe>
    __HAL_LOCK(hi2c);
 8023ff6:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8023ffa:	2a01      	cmp	r2, #1
 8023ffc:	d069      	beq.n	80240d2 <HAL_I2C_IsDeviceReady+0xfe>
 8023ffe:	2201      	movs	r2, #1
 8024000:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    hi2c->State = HAL_I2C_STATE_BUSY;
 8024004:	2224      	movs	r2, #36	@ 0x24
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8024006:	f3c1 0609 	ubfx	r6, r1, #0, #10
 802400a:	f046 7800 	orr.w	r8, r6, #33554432	@ 0x2000000
    hi2c->State = HAL_I2C_STATE_BUSY;
 802400e:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8024012:	f448 5820 	orr.w	r8, r8, #10240	@ 0x2800
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8024016:	6443      	str	r3, [r0, #68]	@ 0x44
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8024018:	68e3      	ldr	r3, [r4, #12]
 802401a:	6822      	ldr	r2, [r4, #0]
 802401c:	2b01      	cmp	r3, #1
 802401e:	bf12      	itee	ne
 8024020:	4643      	movne	r3, r8
 8024022:	f046 7300 	orreq.w	r3, r6, #33554432	@ 0x2000000
 8024026:	f443 5300 	orreq.w	r3, r3, #8192	@ 0x2000
 802402a:	6053      	str	r3, [r2, #4]
      tickstart = HAL_GetTick();
 802402c:	f7fd ff3a 	bl	8021ea4 <HAL_GetTick>
 8024030:	4681      	mov	r9, r0
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8024032:	6822      	ldr	r2, [r4, #0]
 8024034:	6993      	ldr	r3, [r2, #24]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8024036:	6992      	ldr	r2, [r2, #24]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8024038:	f3c3 1340 	ubfx	r3, r3, #5, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 802403c:	f3c2 1200 	ubfx	r2, r2, #4, #1
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8024040:	4313      	orrs	r3, r2
 8024042:	d016      	beq.n	8024072 <HAL_I2C_IsDeviceReady+0x9e>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8024044:	6823      	ldr	r3, [r4, #0]
 8024046:	699a      	ldr	r2, [r3, #24]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8024048:	462b      	mov	r3, r5
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 802404a:	f012 0210 	ands.w	r2, r2, #16
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 802404e:	f8cd 9000 	str.w	r9, [sp]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8024052:	d124      	bne.n	802409e <HAL_I2C_IsDeviceReady+0xca>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8024054:	2120      	movs	r1, #32
 8024056:	4620      	mov	r0, r4
 8024058:	f7ff fd4b 	bl	8023af2 <I2C_WaitOnFlagUntilTimeout>
 802405c:	b9e8      	cbnz	r0, 802409a <HAL_I2C_IsDeviceReady+0xc6>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 802405e:	2320      	movs	r3, #32
 8024060:	6822      	ldr	r2, [r4, #0]
 8024062:	61d3      	str	r3, [r2, #28]
        hi2c->State = HAL_I2C_STATE_READY;
 8024064:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        __HAL_UNLOCK(hi2c);
 8024068:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 802406c:	b005      	add	sp, #20
 802406e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (Timeout != HAL_MAX_DELAY)
 8024072:	1c6b      	adds	r3, r5, #1
 8024074:	d0dd      	beq.n	8024032 <HAL_I2C_IsDeviceReady+0x5e>
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8024076:	f7fd ff15 	bl	8021ea4 <HAL_GetTick>
 802407a:	eba0 0009 	sub.w	r0, r0, r9
 802407e:	42a8      	cmp	r0, r5
 8024080:	d801      	bhi.n	8024086 <HAL_I2C_IsDeviceReady+0xb2>
 8024082:	2d00      	cmp	r5, #0
 8024084:	d1d5      	bne.n	8024032 <HAL_I2C_IsDeviceReady+0x5e>
            hi2c->State = HAL_I2C_STATE_READY;
 8024086:	2320      	movs	r3, #32
 8024088:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 802408c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 802408e:	f043 0320 	orr.w	r3, r3, #32
 8024092:	6463      	str	r3, [r4, #68]	@ 0x44
            __HAL_UNLOCK(hi2c);
 8024094:	2300      	movs	r3, #0
 8024096:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
            return HAL_ERROR;
 802409a:	2001      	movs	r0, #1
 802409c:	e7e6      	b.n	802406c <HAL_I2C_IsDeviceReady+0x98>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 802409e:	2200      	movs	r2, #0
 80240a0:	2120      	movs	r1, #32
 80240a2:	4620      	mov	r0, r4
 80240a4:	f7ff fd25 	bl	8023af2 <I2C_WaitOnFlagUntilTimeout>
 80240a8:	2800      	cmp	r0, #0
 80240aa:	d1f6      	bne.n	802409a <HAL_I2C_IsDeviceReady+0xc6>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80240ac:	2210      	movs	r2, #16
 80240ae:	6823      	ldr	r3, [r4, #0]
 80240b0:	61da      	str	r2, [r3, #28]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80240b2:	2220      	movs	r2, #32
 80240b4:	61da      	str	r2, [r3, #28]
      I2C_Trials++;
 80240b6:	9b03      	ldr	r3, [sp, #12]
 80240b8:	3301      	adds	r3, #1
 80240ba:	9303      	str	r3, [sp, #12]
    } while (I2C_Trials < Trials);
 80240bc:	9b03      	ldr	r3, [sp, #12]
 80240be:	42bb      	cmp	r3, r7
 80240c0:	d3aa      	bcc.n	8024018 <HAL_I2C_IsDeviceReady+0x44>
    hi2c->State = HAL_I2C_STATE_READY;
 80240c2:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80240c6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    __HAL_UNLOCK(hi2c);
 80240c8:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80240cc:	4313      	orrs	r3, r2
 80240ce:	6463      	str	r3, [r4, #68]	@ 0x44
    return HAL_ERROR;
 80240d0:	e7e3      	b.n	802409a <HAL_I2C_IsDeviceReady+0xc6>
      return HAL_BUSY;
 80240d2:	2002      	movs	r0, #2
 80240d4:	e7ca      	b.n	802406c <HAL_I2C_IsDeviceReady+0x98>

080240d6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80240d6:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80240d8:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
{
 80240dc:	4603      	mov	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80240de:	2a20      	cmp	r2, #32
 80240e0:	b2d4      	uxtb	r4, r2
 80240e2:	d11c      	bne.n	802411e <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80240e4:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 80240e8:	2a01      	cmp	r2, #1
 80240ea:	d018      	beq.n	802411e <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80240ec:	2224      	movs	r2, #36	@ 0x24
 80240ee:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80240f2:	6802      	ldr	r2, [r0, #0]
 80240f4:	6810      	ldr	r0, [r2, #0]
 80240f6:	f020 0001 	bic.w	r0, r0, #1
 80240fa:	6010      	str	r0, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80240fc:	6810      	ldr	r0, [r2, #0]
 80240fe:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8024102:	6010      	str	r0, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8024104:	6810      	ldr	r0, [r2, #0]
 8024106:	4301      	orrs	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8024108:	2000      	movs	r0, #0
    hi2c->Instance->CR1 |= AnalogFilter;
 802410a:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 802410c:	6811      	ldr	r1, [r2, #0]
 802410e:	f041 0101 	orr.w	r1, r1, #1
 8024112:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8024114:	f883 4041 	strb.w	r4, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8024118:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 802411c:	bd10      	pop	{r4, pc}
    __HAL_LOCK(hi2c);
 802411e:	2002      	movs	r0, #2
 8024120:	e7fc      	b.n	802411c <HAL_I2CEx_ConfigAnalogFilter+0x46>

08024122 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8024122:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8024124:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
{
 8024128:	4603      	mov	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 802412a:	2a20      	cmp	r2, #32
 802412c:	b2d4      	uxtb	r4, r2
 802412e:	d11b      	bne.n	8024168 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8024130:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8024134:	2a01      	cmp	r2, #1
 8024136:	d017      	beq.n	8024168 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8024138:	2224      	movs	r2, #36	@ 0x24
 802413a:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 802413e:	6802      	ldr	r2, [r0, #0]
 8024140:	6810      	ldr	r0, [r2, #0]
 8024142:	f020 0001 	bic.w	r0, r0, #1
 8024146:	6010      	str	r0, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8024148:	6810      	ldr	r0, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 802414a:	f420 6070 	bic.w	r0, r0, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 802414e:	ea40 2101 	orr.w	r1, r0, r1, lsl #8
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8024152:	2000      	movs	r0, #0
    hi2c->Instance->CR1 = tmpreg;
 8024154:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 8024156:	6811      	ldr	r1, [r2, #0]
 8024158:	f041 0101 	orr.w	r1, r1, #1
 802415c:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 802415e:	f883 4041 	strb.w	r4, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8024162:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 8024166:	bd10      	pop	{r4, pc}
    __HAL_LOCK(hi2c);
 8024168:	2002      	movs	r0, #2
 802416a:	e7fc      	b.n	8024166 <HAL_I2CEx_ConfigDigitalFilter+0x44>

0802416c <HAL_ICACHE_Enable>:
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 802416c:	4a03      	ldr	r2, [pc, #12]	@ (802417c <HAL_ICACHE_Enable+0x10>)

  return HAL_OK;
}
 802416e:	2000      	movs	r0, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8024170:	6813      	ldr	r3, [r2, #0]
 8024172:	f043 0301 	orr.w	r3, r3, #1
 8024176:	6013      	str	r3, [r2, #0]
}
 8024178:	4770      	bx	lr
 802417a:	bf00      	nop
 802417c:	40030400 	.word	0x40030400

08024180 <HAL_ICACHE_Disable>:
  * @note   This function waits for the cache being disabled but
  *         not for the end of the automatic cache invalidation procedure.
  * @retval HAL status (HAL_OK/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_Disable(void)
{
 8024180:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tickstart;

  /* Make sure BSYENDF is reset before to disable the instruction cache */
  /* as it automatically starts a cache invalidation procedure */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 8024182:	2302      	movs	r3, #2
 8024184:	4c0b      	ldr	r4, [pc, #44]	@ (80241b4 <HAL_ICACHE_Disable+0x34>)
 8024186:	60e3      	str	r3, [r4, #12]

  CLEAR_BIT(ICACHE->CR, ICACHE_CR_EN);
 8024188:	6823      	ldr	r3, [r4, #0]
 802418a:	f023 0301 	bic.w	r3, r3, #1
 802418e:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8024190:	f7fd fe88 	bl	8021ea4 <HAL_GetTick>
 8024194:	4605      	mov	r5, r0

  /* Wait for instruction cache being disabled */
  while (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8024196:	6820      	ldr	r0, [r4, #0]
 8024198:	f010 0001 	ands.w	r0, r0, #1
 802419c:	d100      	bne.n	80241a0 <HAL_ICACHE_Disable+0x20>
      }
    }
  }

  return status;
}
 802419e:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > ICACHE_DISABLE_TIMEOUT_VALUE)
 80241a0:	f7fd fe80 	bl	8021ea4 <HAL_GetTick>
 80241a4:	1b40      	subs	r0, r0, r5
 80241a6:	2801      	cmp	r0, #1
 80241a8:	d9f5      	bls.n	8024196 <HAL_ICACHE_Disable+0x16>
      if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80241aa:	6823      	ldr	r3, [r4, #0]
 80241ac:	07db      	lsls	r3, r3, #31
 80241ae:	d5f2      	bpl.n	8024196 <HAL_ICACHE_Disable+0x16>
        status = HAL_TIMEOUT;
 80241b0:	2003      	movs	r0, #3
 80241b2:	e7f4      	b.n	802419e <HAL_ICACHE_Disable+0x1e>
 80241b4:	40030400 	.word	0x40030400

080241b8 <HAL_IWDG_MspInit>:
  UNUSED(hiwdg);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_IWDG_MspInit could be implemented in the user file
   */
}
 80241b8:	4770      	bx	lr

080241ba <HAL_IWDG_Init>:
{
 80241ba:	b538      	push	{r3, r4, r5, lr}
  if (hiwdg == NULL)
 80241bc:	4604      	mov	r4, r0
 80241be:	2800      	cmp	r0, #0
 80241c0:	d042      	beq.n	8024248 <HAL_IWDG_Init+0x8e>
  HAL_IWDG_MspInit(hiwdg);
 80241c2:	f7ff fff9 	bl	80241b8 <HAL_IWDG_MspInit>
  __HAL_IWDG_START(hiwdg);
 80241c6:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80241ca:	6823      	ldr	r3, [r4, #0]
 80241cc:	601a      	str	r2, [r3, #0]
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80241ce:	f245 5255 	movw	r2, #21845	@ 0x5555
 80241d2:	601a      	str	r2, [r3, #0]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80241d4:	6862      	ldr	r2, [r4, #4]
 80241d6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80241d8:	68a2      	ldr	r2, [r4, #8]
 80241da:	609a      	str	r2, [r3, #8]
  tickstart = HAL_GetTick();
 80241dc:	f7fd fe62 	bl	8021ea4 <HAL_GetTick>
 80241e0:	4605      	mov	r5, r0
  while ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 80241e2:	6822      	ldr	r2, [r4, #0]
 80241e4:	68d3      	ldr	r3, [r2, #12]
 80241e6:	0798      	lsls	r0, r3, #30
 80241e8:	d412      	bmi.n	8024210 <HAL_IWDG_Init+0x56>
  if (hiwdg->Init.EWI == IWDG_EWI_DISABLE)
 80241ea:	6923      	ldr	r3, [r4, #16]
 80241ec:	b9db      	cbnz	r3, 8024226 <HAL_IWDG_Init+0x6c>
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIC;
 80241ee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIE | IWDG_EWCR_EWIC | hiwdg->Init.EWI;
 80241f2:	6153      	str	r3, [r2, #20]
  tickstart = HAL_GetTick();
 80241f4:	f7fd fe56 	bl	8021ea4 <HAL_GetTick>
 80241f8:	4605      	mov	r5, r0
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80241fa:	6823      	ldr	r3, [r4, #0]
 80241fc:	68da      	ldr	r2, [r3, #12]
 80241fe:	0712      	lsls	r2, r2, #28
 8024200:	d114      	bne.n	802422c <HAL_IWDG_Init+0x72>
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8024202:	6919      	ldr	r1, [r3, #16]
 8024204:	68e2      	ldr	r2, [r4, #12]
 8024206:	4291      	cmp	r1, r2
 8024208:	d01a      	beq.n	8024240 <HAL_IWDG_Init+0x86>
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 802420a:	611a      	str	r2, [r3, #16]
  return HAL_OK;
 802420c:	2000      	movs	r0, #0
 802420e:	e009      	b.n	8024224 <HAL_IWDG_Init+0x6a>
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8024210:	f7fd fe48 	bl	8021ea4 <HAL_GetTick>
 8024214:	1b40      	subs	r0, r0, r5
 8024216:	2821      	cmp	r0, #33	@ 0x21
 8024218:	d9e3      	bls.n	80241e2 <HAL_IWDG_Init+0x28>
      if ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 802421a:	6823      	ldr	r3, [r4, #0]
 802421c:	68db      	ldr	r3, [r3, #12]
 802421e:	079b      	lsls	r3, r3, #30
 8024220:	d5df      	bpl.n	80241e2 <HAL_IWDG_Init+0x28>
        return HAL_TIMEOUT;
 8024222:	2003      	movs	r0, #3
}
 8024224:	bd38      	pop	{r3, r4, r5, pc}
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIE | IWDG_EWCR_EWIC | hiwdg->Init.EWI;
 8024226:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 802422a:	e7e2      	b.n	80241f2 <HAL_IWDG_Init+0x38>
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 802422c:	f7fd fe3a 	bl	8021ea4 <HAL_GetTick>
 8024230:	1b40      	subs	r0, r0, r5
 8024232:	2821      	cmp	r0, #33	@ 0x21
 8024234:	d9e1      	bls.n	80241fa <HAL_IWDG_Init+0x40>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8024236:	6823      	ldr	r3, [r4, #0]
 8024238:	68db      	ldr	r3, [r3, #12]
 802423a:	0719      	lsls	r1, r3, #28
 802423c:	d1f1      	bne.n	8024222 <HAL_IWDG_Init+0x68>
 802423e:	e7dc      	b.n	80241fa <HAL_IWDG_Init+0x40>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8024240:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8024244:	601a      	str	r2, [r3, #0]
 8024246:	e7e1      	b.n	802420c <HAL_IWDG_Init+0x52>
    return HAL_ERROR;
 8024248:	2001      	movs	r0, #1
 802424a:	e7eb      	b.n	8024224 <HAL_IWDG_Init+0x6a>

0802424c <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 802424c:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8024250:	6803      	ldr	r3, [r0, #0]

  /* Return function status */
  return HAL_OK;
}
 8024252:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8024254:	601a      	str	r2, [r3, #0]
}
 8024256:	4770      	bx	lr

08024258 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8024258:	4b4e      	ldr	r3, [pc, #312]	@ (8024394 <HAL_RCC_GetSysClockFreq+0x13c>)
{
 802425a:	b530      	push	{r4, r5, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 802425c:	69da      	ldr	r2, [r3, #28]
 802425e:	f002 0218 	and.w	r2, r2, #24
 8024262:	2a08      	cmp	r2, #8
 8024264:	f000 808f 	beq.w	8024386 <HAL_RCC_GetSysClockFreq+0x12e>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8024268:	69da      	ldr	r2, [r3, #28]
 802426a:	f012 0f18 	tst.w	r2, #24
 802426e:	d109      	bne.n	8024284 <HAL_RCC_GetSysClockFreq+0x2c>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8024270:	681a      	ldr	r2, [r3, #0]
 8024272:	4849      	ldr	r0, [pc, #292]	@ (8024398 <HAL_RCC_GetSysClockFreq+0x140>)
 8024274:	f012 0f20 	tst.w	r2, #32
 8024278:	d003      	beq.n	8024282 <HAL_RCC_GetSysClockFreq+0x2a>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802427a:	681b      	ldr	r3, [r3, #0]
 802427c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8024280:	40d8      	lsrs	r0, r3
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
  }

  return sysclockfreq;
}
 8024282:	bd30      	pop	{r4, r5, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8024284:	69da      	ldr	r2, [r3, #28]
 8024286:	f002 0218 	and.w	r2, r2, #24
 802428a:	2a10      	cmp	r2, #16
 802428c:	d07d      	beq.n	802438a <HAL_RCC_GetSysClockFreq+0x132>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 802428e:	69da      	ldr	r2, [r3, #28]
 8024290:	f002 0218 	and.w	r2, r2, #24
 8024294:	2a18      	cmp	r2, #24
 8024296:	d17a      	bne.n	802438e <HAL_RCC_GetSysClockFreq+0x136>
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8024298:	6a99      	ldr	r1, [r3, #40]	@ 0x28
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 802429a:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 802429c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
    if (pllm != 0U)
 802429e:	f415 5f7c 	tst.w	r5, #16128	@ 0x3f00
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80242a2:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80242a4:	f3c5 2005 	ubfx	r0, r5, #8, #6
    if (pllm != 0U)
 80242a8:	d0eb      	beq.n	8024282 <HAL_RCC_GetSysClockFreq+0x2a>
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80242aa:	f3c2 1200 	ubfx	r2, r2, #4, #1
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80242ae:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80242b2:	4362      	muls	r2, r4
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80242b4:	ee07 0a90 	vmov	s15, r0
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80242b8:	ee06 2a90 	vmov	s13, r2
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80242bc:	f001 0203 	and.w	r2, r1, #3
      switch (pllsource)
 80242c0:	2a01      	cmp	r2, #1
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80242c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80242c6:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 80242ca:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
      switch (pllsource)
 80242ce:	d00f      	beq.n	80242f0 <HAL_RCC_GetSysClockFreq+0x98>
 80242d0:	2a03      	cmp	r2, #3
 80242d2:	d04a      	beq.n	802436a <HAL_RCC_GetSysClockFreq+0x112>
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80242d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80242d6:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 802439c <HAL_RCC_GetSysClockFreq+0x144>
 80242da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80242de:	ee07 3a90 	vmov	s15, r3
 80242e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80242e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80242ea:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80242ee:	e037      	b.n	8024360 <HAL_RCC_GetSysClockFreq+0x108>
          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80242f0:	681a      	ldr	r2, [r3, #0]
 80242f2:	0692      	lsls	r2, r2, #26
 80242f4:	d527      	bpl.n	8024346 <HAL_RCC_GetSysClockFreq+0xee>
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80242f6:	6819      	ldr	r1, [r3, #0]
 80242f8:	4a27      	ldr	r2, [pc, #156]	@ (8024398 <HAL_RCC_GetSysClockFreq+0x140>)
 80242fa:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 80242fe:	40ca      	lsrs	r2, r1
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8024300:	ee07 2a90 	vmov	s15, r2
 8024304:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8024308:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 802430a:	eec6 7a07 	vdiv.f32	s15, s12, s14
 802430e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8024312:	ee07 3a10 	vmov	s14, r3
 8024316:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 802431a:	ee37 7a26 	vadd.f32	s14, s14, s13
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 802431e:	ee37 7a25 	vadd.f32	s14, s14, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8024322:	ee67 7a87 	vmul.f32	s15, s15, s14
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8024326:	4b1b      	ldr	r3, [pc, #108]	@ (8024394 <HAL_RCC_GetSysClockFreq+0x13c>)
 8024328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 802432a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 802432e:	3301      	adds	r3, #1
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8024330:	ee07 3a10 	vmov	s14, r3
 8024334:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8024338:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 802433c:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8024340:	ee17 0a90 	vmov	r0, s15
 8024344:	e79d      	b.n	8024282 <HAL_RCC_GetSysClockFreq+0x2a>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8024346:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8024348:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80243a0 <HAL_RCC_GetSysClockFreq+0x148>
 802434c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8024350:	ee07 3a90 	vmov	s15, r3
 8024354:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8024358:	ee77 7aa6 	vadd.f32	s15, s15, s13
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 802435c:	ee77 7aa5 	vadd.f32	s15, s15, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8024360:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8024364:	ee67 7aa6 	vmul.f32	s15, s15, s13
          break;
 8024368:	e7dd      	b.n	8024326 <HAL_RCC_GetSysClockFreq+0xce>
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 802436a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 802436c:	ed9f 6a0d 	vldr	s12, [pc, #52]	@ 80243a4 <HAL_RCC_GetSysClockFreq+0x14c>
 8024370:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8024374:	ee07 3a90 	vmov	s15, r3
 8024378:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 802437c:	ee77 7aa6 	vadd.f32	s15, s15, s13
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8024380:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8024384:	e7ec      	b.n	8024360 <HAL_RCC_GetSysClockFreq+0x108>
    sysclockfreq = CSI_VALUE;
 8024386:	4808      	ldr	r0, [pc, #32]	@ (80243a8 <HAL_RCC_GetSysClockFreq+0x150>)
 8024388:	e77b      	b.n	8024282 <HAL_RCC_GetSysClockFreq+0x2a>
    sysclockfreq = HSE_VALUE;
 802438a:	4808      	ldr	r0, [pc, #32]	@ (80243ac <HAL_RCC_GetSysClockFreq+0x154>)
 802438c:	e779      	b.n	8024282 <HAL_RCC_GetSysClockFreq+0x2a>
      sysclockfreq = (uint32_t) HSI_VALUE;
 802438e:	4802      	ldr	r0, [pc, #8]	@ (8024398 <HAL_RCC_GetSysClockFreq+0x140>)
  return sysclockfreq;
 8024390:	e777      	b.n	8024282 <HAL_RCC_GetSysClockFreq+0x2a>
 8024392:	bf00      	nop
 8024394:	44020c00 	.word	0x44020c00
 8024398:	03d09000 	.word	0x03d09000
 802439c:	4a742400 	.word	0x4a742400
 80243a0:	4c742400 	.word	0x4c742400
 80243a4:	4b371b00 	.word	0x4b371b00
 80243a8:	003d0900 	.word	0x003d0900
 80243ac:	00b71b00 	.word	0x00b71b00

080243b0 <HAL_RCC_ClockConfig>:
{
 80243b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80243b4:	460d      	mov	r5, r1
  if (pClkInitStruct == NULL)
 80243b6:	4604      	mov	r4, r0
 80243b8:	b910      	cbnz	r0, 80243c0 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80243ba:	2001      	movs	r0, #1
}
 80243bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80243c0:	4a86      	ldr	r2, [pc, #536]	@ (80245dc <HAL_RCC_ClockConfig+0x22c>)
 80243c2:	6813      	ldr	r3, [r2, #0]
 80243c4:	f003 030f 	and.w	r3, r3, #15
 80243c8:	428b      	cmp	r3, r1
 80243ca:	d36f      	bcc.n	80244ac <HAL_RCC_ClockConfig+0xfc>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80243cc:	6823      	ldr	r3, [r4, #0]
 80243ce:	06de      	lsls	r6, r3, #27
 80243d0:	d478      	bmi.n	80244c4 <HAL_RCC_ClockConfig+0x114>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80243d2:	0718      	lsls	r0, r3, #28
 80243d4:	d50d      	bpl.n	80243f2 <HAL_RCC_ClockConfig+0x42>
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80243d6:	4982      	ldr	r1, [pc, #520]	@ (80245e0 <HAL_RCC_ClockConfig+0x230>)
 80243d8:	6920      	ldr	r0, [r4, #16]
 80243da:	6a0a      	ldr	r2, [r1, #32]
 80243dc:	0912      	lsrs	r2, r2, #4
 80243de:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80243e2:	4290      	cmp	r0, r2
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80243e4:	bf81      	itttt	hi
 80243e6:	6a0a      	ldrhi	r2, [r1, #32]
 80243e8:	f422 62e0 	bichi.w	r2, r2, #1792	@ 0x700
 80243ec:	ea42 1200 	orrhi.w	r2, r2, r0, lsl #4
 80243f0:	620a      	strhi	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80243f2:	0759      	lsls	r1, r3, #29
 80243f4:	d50b      	bpl.n	802440e <HAL_RCC_ClockConfig+0x5e>
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80243f6:	497a      	ldr	r1, [pc, #488]	@ (80245e0 <HAL_RCC_ClockConfig+0x230>)
 80243f8:	68e0      	ldr	r0, [r4, #12]
 80243fa:	6a0a      	ldr	r2, [r1, #32]
 80243fc:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8024400:	4290      	cmp	r0, r2
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8024402:	bf81      	itttt	hi
 8024404:	6a0a      	ldrhi	r2, [r1, #32]
 8024406:	f022 0270 	bichi.w	r2, r2, #112	@ 0x70
 802440a:	4302      	orrhi	r2, r0
 802440c:	620a      	strhi	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 802440e:	079a      	lsls	r2, r3, #30
 8024410:	d50b      	bpl.n	802442a <HAL_RCC_ClockConfig+0x7a>
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8024412:	4973      	ldr	r1, [pc, #460]	@ (80245e0 <HAL_RCC_ClockConfig+0x230>)
 8024414:	68a0      	ldr	r0, [r4, #8]
 8024416:	6a0a      	ldr	r2, [r1, #32]
 8024418:	f002 020f 	and.w	r2, r2, #15
 802441c:	4290      	cmp	r0, r2
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 802441e:	bf81      	itttt	hi
 8024420:	6a0a      	ldrhi	r2, [r1, #32]
 8024422:	f022 020f 	bichi.w	r2, r2, #15
 8024426:	4302      	orrhi	r2, r0
 8024428:	620a      	strhi	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 802442a:	07df      	lsls	r7, r3, #31
 802442c:	d459      	bmi.n	80244e2 <HAL_RCC_ClockConfig+0x132>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 802442e:	6822      	ldr	r2, [r4, #0]
 8024430:	0796      	lsls	r6, r2, #30
 8024432:	f100 80ac 	bmi.w	802458e <HAL_RCC_ClockConfig+0x1de>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8024436:	4969      	ldr	r1, [pc, #420]	@ (80245dc <HAL_RCC_ClockConfig+0x22c>)
 8024438:	680b      	ldr	r3, [r1, #0]
 802443a:	f003 030f 	and.w	r3, r3, #15
 802443e:	42ab      	cmp	r3, r5
 8024440:	f200 80b2 	bhi.w	80245a8 <HAL_RCC_ClockConfig+0x1f8>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8024444:	0750      	lsls	r0, r2, #29
 8024446:	f100 80bb 	bmi.w	80245c0 <HAL_RCC_ClockConfig+0x210>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 802444a:	0711      	lsls	r1, r2, #28
 802444c:	d50d      	bpl.n	802446a <HAL_RCC_ClockConfig+0xba>
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 802444e:	4964      	ldr	r1, [pc, #400]	@ (80245e0 <HAL_RCC_ClockConfig+0x230>)
 8024450:	6920      	ldr	r0, [r4, #16]
 8024452:	6a0b      	ldr	r3, [r1, #32]
 8024454:	091b      	lsrs	r3, r3, #4
 8024456:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 802445a:	4298      	cmp	r0, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 802445c:	bf3f      	itttt	cc
 802445e:	6a0b      	ldrcc	r3, [r1, #32]
 8024460:	f423 63e0 	biccc.w	r3, r3, #1792	@ 0x700
 8024464:	ea43 1300 	orrcc.w	r3, r3, r0, lsl #4
 8024468:	620b      	strcc	r3, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 802446a:	06d3      	lsls	r3, r2, #27
 802446c:	d50d      	bpl.n	802448a <HAL_RCC_ClockConfig+0xda>
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 802446e:	4a5c      	ldr	r2, [pc, #368]	@ (80245e0 <HAL_RCC_ClockConfig+0x230>)
 8024470:	6961      	ldr	r1, [r4, #20]
 8024472:	6a13      	ldr	r3, [r2, #32]
 8024474:	0a1b      	lsrs	r3, r3, #8
 8024476:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 802447a:	4299      	cmp	r1, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 802447c:	bf3f      	itttt	cc
 802447e:	6a13      	ldrcc	r3, [r2, #32]
 8024480:	f423 43e0 	biccc.w	r3, r3, #28672	@ 0x7000
 8024484:	ea43 2301 	orrcc.w	r3, r3, r1, lsl #8
 8024488:	6213      	strcc	r3, [r2, #32]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 802448a:	f7ff fee5 	bl	8024258 <HAL_RCC_GetSysClockFreq>
}
 802448e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8024492:	4b53      	ldr	r3, [pc, #332]	@ (80245e0 <HAL_RCC_ClockConfig+0x230>)
 8024494:	4a53      	ldr	r2, [pc, #332]	@ (80245e4 <HAL_RCC_ClockConfig+0x234>)
 8024496:	6a1b      	ldr	r3, [r3, #32]
 8024498:	f003 030f 	and.w	r3, r3, #15
 802449c:	5cd3      	ldrb	r3, [r2, r3]
 802449e:	40d8      	lsrs	r0, r3
 80244a0:	4b51      	ldr	r3, [pc, #324]	@ (80245e8 <HAL_RCC_ClockConfig+0x238>)
 80244a2:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 80244a4:	4b51      	ldr	r3, [pc, #324]	@ (80245ec <HAL_RCC_ClockConfig+0x23c>)
 80244a6:	6818      	ldr	r0, [r3, #0]
 80244a8:	f7fd bc84 	b.w	8021db4 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80244ac:	6813      	ldr	r3, [r2, #0]
 80244ae:	f023 030f 	bic.w	r3, r3, #15
 80244b2:	430b      	orrs	r3, r1
 80244b4:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80244b6:	6813      	ldr	r3, [r2, #0]
 80244b8:	f003 030f 	and.w	r3, r3, #15
 80244bc:	428b      	cmp	r3, r1
 80244be:	f47f af7c 	bne.w	80243ba <HAL_RCC_ClockConfig+0xa>
 80244c2:	e783      	b.n	80243cc <HAL_RCC_ClockConfig+0x1c>
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80244c4:	4946      	ldr	r1, [pc, #280]	@ (80245e0 <HAL_RCC_ClockConfig+0x230>)
 80244c6:	6960      	ldr	r0, [r4, #20]
 80244c8:	6a0a      	ldr	r2, [r1, #32]
 80244ca:	0a12      	lsrs	r2, r2, #8
 80244cc:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80244d0:	4290      	cmp	r0, r2
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80244d2:	bf81      	itttt	hi
 80244d4:	6a0a      	ldrhi	r2, [r1, #32]
 80244d6:	f422 42e0 	bichi.w	r2, r2, #28672	@ 0x7000
 80244da:	ea42 2200 	orrhi.w	r2, r2, r0, lsl #8
 80244de:	620a      	strhi	r2, [r1, #32]
 80244e0:	e777      	b.n	80243d2 <HAL_RCC_ClockConfig+0x22>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80244e2:	6861      	ldr	r1, [r4, #4]
 80244e4:	4b3e      	ldr	r3, [pc, #248]	@ (80245e0 <HAL_RCC_ClockConfig+0x230>)
 80244e6:	2903      	cmp	r1, #3
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80244e8:	681a      	ldr	r2, [r3, #0]
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80244ea:	d11d      	bne.n	8024528 <HAL_RCC_ClockConfig+0x178>
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80244ec:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80244f0:	f43f af63 	beq.w	80243ba <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80244f4:	69da      	ldr	r2, [r3, #28]
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80244f6:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80244fa:	f022 0203 	bic.w	r2, r2, #3
 80244fe:	430a      	orrs	r2, r1
 8024500:	61da      	str	r2, [r3, #28]
    tickstart = HAL_GetTick();
 8024502:	f7fd fccf 	bl	8021ea4 <HAL_GetTick>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8024506:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8024508:	4606      	mov	r6, r0
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 802450a:	2b03      	cmp	r3, #3
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 802450c:	4f34      	ldr	r7, [pc, #208]	@ (80245e0 <HAL_RCC_ClockConfig+0x230>)
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 802450e:	d118      	bne.n	8024542 <HAL_RCC_ClockConfig+0x192>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8024510:	69fb      	ldr	r3, [r7, #28]
 8024512:	f003 0318 	and.w	r3, r3, #24
 8024516:	2b18      	cmp	r3, #24
 8024518:	d089      	beq.n	802442e <HAL_RCC_ClockConfig+0x7e>
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 802451a:	f7fd fcc3 	bl	8021ea4 <HAL_GetTick>
 802451e:	1b80      	subs	r0, r0, r6
 8024520:	4540      	cmp	r0, r8
 8024522:	d9f5      	bls.n	8024510 <HAL_RCC_ClockConfig+0x160>
          return HAL_TIMEOUT;
 8024524:	2003      	movs	r0, #3
 8024526:	e749      	b.n	80243bc <HAL_RCC_ClockConfig+0xc>
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8024528:	2902      	cmp	r1, #2
 802452a:	d102      	bne.n	8024532 <HAL_RCC_ClockConfig+0x182>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 802452c:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8024530:	e7de      	b.n	80244f0 <HAL_RCC_ClockConfig+0x140>
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8024532:	2901      	cmp	r1, #1
 8024534:	d102      	bne.n	802453c <HAL_RCC_ClockConfig+0x18c>
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8024536:	f412 7f00 	tst.w	r2, #512	@ 0x200
 802453a:	e7d9      	b.n	80244f0 <HAL_RCC_ClockConfig+0x140>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 802453c:	f012 0f02 	tst.w	r2, #2
 8024540:	e7d6      	b.n	80244f0 <HAL_RCC_ClockConfig+0x140>
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8024542:	2b02      	cmp	r3, #2
 8024544:	d10b      	bne.n	802455e <HAL_RCC_ClockConfig+0x1ae>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8024546:	69fb      	ldr	r3, [r7, #28]
 8024548:	f003 0318 	and.w	r3, r3, #24
 802454c:	2b10      	cmp	r3, #16
 802454e:	f43f af6e 	beq.w	802442e <HAL_RCC_ClockConfig+0x7e>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8024552:	f7fd fca7 	bl	8021ea4 <HAL_GetTick>
 8024556:	1b80      	subs	r0, r0, r6
 8024558:	4540      	cmp	r0, r8
 802455a:	d9f4      	bls.n	8024546 <HAL_RCC_ClockConfig+0x196>
 802455c:	e7e2      	b.n	8024524 <HAL_RCC_ClockConfig+0x174>
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 802455e:	2b01      	cmp	r3, #1
 8024560:	d110      	bne.n	8024584 <HAL_RCC_ClockConfig+0x1d4>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8024562:	69fb      	ldr	r3, [r7, #28]
 8024564:	f003 0318 	and.w	r3, r3, #24
 8024568:	2b08      	cmp	r3, #8
 802456a:	f43f af60 	beq.w	802442e <HAL_RCC_ClockConfig+0x7e>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 802456e:	f7fd fc99 	bl	8021ea4 <HAL_GetTick>
 8024572:	1b80      	subs	r0, r0, r6
 8024574:	4540      	cmp	r0, r8
 8024576:	d9f4      	bls.n	8024562 <HAL_RCC_ClockConfig+0x1b2>
 8024578:	e7d4      	b.n	8024524 <HAL_RCC_ClockConfig+0x174>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 802457a:	f7fd fc93 	bl	8021ea4 <HAL_GetTick>
 802457e:	1b80      	subs	r0, r0, r6
 8024580:	4540      	cmp	r0, r8
 8024582:	d8cf      	bhi.n	8024524 <HAL_RCC_ClockConfig+0x174>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8024584:	69fb      	ldr	r3, [r7, #28]
 8024586:	f013 0f18 	tst.w	r3, #24
 802458a:	d1f6      	bne.n	802457a <HAL_RCC_ClockConfig+0x1ca>
 802458c:	e74f      	b.n	802442e <HAL_RCC_ClockConfig+0x7e>
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 802458e:	4914      	ldr	r1, [pc, #80]	@ (80245e0 <HAL_RCC_ClockConfig+0x230>)
 8024590:	68a0      	ldr	r0, [r4, #8]
 8024592:	6a0b      	ldr	r3, [r1, #32]
 8024594:	f003 030f 	and.w	r3, r3, #15
 8024598:	4298      	cmp	r0, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 802459a:	bf3f      	itttt	cc
 802459c:	6a0b      	ldrcc	r3, [r1, #32]
 802459e:	f023 030f 	biccc.w	r3, r3, #15
 80245a2:	4303      	orrcc	r3, r0
 80245a4:	620b      	strcc	r3, [r1, #32]
 80245a6:	e746      	b.n	8024436 <HAL_RCC_ClockConfig+0x86>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80245a8:	680b      	ldr	r3, [r1, #0]
 80245aa:	f023 030f 	bic.w	r3, r3, #15
 80245ae:	432b      	orrs	r3, r5
 80245b0:	600b      	str	r3, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80245b2:	680b      	ldr	r3, [r1, #0]
 80245b4:	f003 030f 	and.w	r3, r3, #15
 80245b8:	42ab      	cmp	r3, r5
 80245ba:	f47f aefe 	bne.w	80243ba <HAL_RCC_ClockConfig+0xa>
 80245be:	e741      	b.n	8024444 <HAL_RCC_ClockConfig+0x94>
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80245c0:	4907      	ldr	r1, [pc, #28]	@ (80245e0 <HAL_RCC_ClockConfig+0x230>)
 80245c2:	68e0      	ldr	r0, [r4, #12]
 80245c4:	6a0b      	ldr	r3, [r1, #32]
 80245c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80245ca:	4298      	cmp	r0, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80245cc:	bf3f      	itttt	cc
 80245ce:	6a0b      	ldrcc	r3, [r1, #32]
 80245d0:	f023 0370 	biccc.w	r3, r3, #112	@ 0x70
 80245d4:	4303      	orrcc	r3, r0
 80245d6:	620b      	strcc	r3, [r1, #32]
 80245d8:	e737      	b.n	802444a <HAL_RCC_ClockConfig+0x9a>
 80245da:	bf00      	nop
 80245dc:	40022000 	.word	0x40022000
 80245e0:	44020c00 	.word	0x44020c00
 80245e4:	0802c274 	.word	0x0802c274
 80245e8:	20000000 	.word	0x20000000
 80245ec:	20000008 	.word	0x20000008

080245f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80245f0:	b508      	push	{r3, lr}

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80245f2:	f7ff fe31 	bl	8024258 <HAL_RCC_GetSysClockFreq>
 80245f6:	4b06      	ldr	r3, [pc, #24]	@ (8024610 <HAL_RCC_GetHCLKFreq+0x20>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80245f8:	4a06      	ldr	r2, [pc, #24]	@ (8024614 <HAL_RCC_GetHCLKFreq+0x24>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80245fa:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80245fc:	f003 030f 	and.w	r3, r3, #15
 8024600:	5cd3      	ldrb	r3, [r2, r3]
 8024602:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8024606:	40d8      	lsrs	r0, r3
 8024608:	4b03      	ldr	r3, [pc, #12]	@ (8024618 <HAL_RCC_GetHCLKFreq+0x28>)
 802460a:	6018      	str	r0, [r3, #0]

  return SystemCoreClock;
}
 802460c:	bd08      	pop	{r3, pc}
 802460e:	bf00      	nop
 8024610:	44020c00 	.word	0x44020c00
 8024614:	0802c274 	.word	0x0802c274
 8024618:	20000000 	.word	0x20000000

0802461c <HAL_RCC_OscConfig>:
{
 802461c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (pOscInitStruct == NULL)
 8024620:	4604      	mov	r4, r0
 8024622:	2800      	cmp	r0, #0
 8024624:	d06a      	beq.n	80246fc <HAL_RCC_OscConfig+0xe0>
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8024626:	4b99      	ldr	r3, [pc, #612]	@ (802488c <HAL_RCC_OscConfig+0x270>)
 8024628:	69de      	ldr	r6, [r3, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 802462a:	6a9f      	ldr	r7, [r3, #40]	@ 0x28
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 802462c:	6803      	ldr	r3, [r0, #0]
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 802462e:	f006 0618 	and.w	r6, r6, #24
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8024632:	06da      	lsls	r2, r3, #27
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8024634:	f007 0703 	and.w	r7, r7, #3
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8024638:	d510      	bpl.n	802465c <HAL_RCC_OscConfig+0x40>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 802463a:	2e08      	cmp	r6, #8
 802463c:	69c3      	ldr	r3, [r0, #28]
 802463e:	d003      	beq.n	8024648 <HAL_RCC_OscConfig+0x2c>
 8024640:	2e18      	cmp	r6, #24
 8024642:	d124      	bne.n	802468e <HAL_RCC_OscConfig+0x72>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8024644:	2f02      	cmp	r7, #2
 8024646:	d122      	bne.n	802468e <HAL_RCC_OscConfig+0x72>
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8024648:	2b00      	cmp	r3, #0
 802464a:	d057      	beq.n	80246fc <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 802464c:	4a8f      	ldr	r2, [pc, #572]	@ (802488c <HAL_RCC_OscConfig+0x270>)
 802464e:	6a21      	ldr	r1, [r4, #32]
 8024650:	6993      	ldr	r3, [r2, #24]
 8024652:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8024656:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 802465a:	6193      	str	r3, [r2, #24]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 802465c:	6823      	ldr	r3, [r4, #0]
 802465e:	07d9      	lsls	r1, r3, #31
 8024660:	d443      	bmi.n	80246ea <HAL_RCC_OscConfig+0xce>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8024662:	6823      	ldr	r3, [r4, #0]
 8024664:	079a      	lsls	r2, r3, #30
 8024666:	f100 809e 	bmi.w	80247a6 <HAL_RCC_OscConfig+0x18a>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 802466a:	6823      	ldr	r3, [r4, #0]
 802466c:	071d      	lsls	r5, r3, #28
 802466e:	f100 80f6 	bmi.w	802485e <HAL_RCC_OscConfig+0x242>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8024672:	6823      	ldr	r3, [r4, #0]
 8024674:	0758      	lsls	r0, r3, #29
 8024676:	f100 8121 	bmi.w	80248bc <HAL_RCC_OscConfig+0x2a0>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 802467a:	6823      	ldr	r3, [r4, #0]
 802467c:	069b      	lsls	r3, r3, #26
 802467e:	f100 819a 	bmi.w	80249b6 <HAL_RCC_OscConfig+0x39a>
  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8024682:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8024684:	2900      	cmp	r1, #0
 8024686:	f040 81bb 	bne.w	8024a00 <HAL_RCC_OscConfig+0x3e4>
  return HAL_OK;
 802468a:	2000      	movs	r0, #0
 802468c:	e01a      	b.n	80246c4 <HAL_RCC_OscConfig+0xa8>
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 802468e:	4d7f      	ldr	r5, [pc, #508]	@ (802488c <HAL_RCC_OscConfig+0x270>)
 8024690:	b1d3      	cbz	r3, 80246c8 <HAL_RCC_OscConfig+0xac>
        __HAL_RCC_CSI_ENABLE();
 8024692:	682b      	ldr	r3, [r5, #0]
 8024694:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8024698:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 802469a:	f7fd fc03 	bl	8021ea4 <HAL_GetTick>
 802469e:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80246a0:	682b      	ldr	r3, [r5, #0]
 80246a2:	059b      	lsls	r3, r3, #22
 80246a4:	d507      	bpl.n	80246b6 <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80246a6:	69ab      	ldr	r3, [r5, #24]
 80246a8:	6a22      	ldr	r2, [r4, #32]
 80246aa:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 80246ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80246b2:	61ab      	str	r3, [r5, #24]
 80246b4:	e7d2      	b.n	802465c <HAL_RCC_OscConfig+0x40>
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80246b6:	f7fd fbf5 	bl	8021ea4 <HAL_GetTick>
 80246ba:	eba0 0008 	sub.w	r0, r0, r8
 80246be:	2802      	cmp	r0, #2
 80246c0:	d9ee      	bls.n	80246a0 <HAL_RCC_OscConfig+0x84>
            return HAL_TIMEOUT;
 80246c2:	2003      	movs	r0, #3
}
 80246c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_CSI_DISABLE();
 80246c8:	682b      	ldr	r3, [r5, #0]
 80246ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80246ce:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80246d0:	f7fd fbe8 	bl	8021ea4 <HAL_GetTick>
 80246d4:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80246d6:	682b      	ldr	r3, [r5, #0]
 80246d8:	0598      	lsls	r0, r3, #22
 80246da:	d5bf      	bpl.n	802465c <HAL_RCC_OscConfig+0x40>
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80246dc:	f7fd fbe2 	bl	8021ea4 <HAL_GetTick>
 80246e0:	eba0 0008 	sub.w	r0, r0, r8
 80246e4:	2802      	cmp	r0, #2
 80246e6:	d9f6      	bls.n	80246d6 <HAL_RCC_OscConfig+0xba>
 80246e8:	e7eb      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80246ea:	2e10      	cmp	r6, #16
 80246ec:	6863      	ldr	r3, [r4, #4]
 80246ee:	d003      	beq.n	80246f8 <HAL_RCC_OscConfig+0xdc>
 80246f0:	2e18      	cmp	r6, #24
 80246f2:	d105      	bne.n	8024700 <HAL_RCC_OscConfig+0xe4>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80246f4:	2f03      	cmp	r7, #3
 80246f6:	d103      	bne.n	8024700 <HAL_RCC_OscConfig+0xe4>
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80246f8:	2b00      	cmp	r3, #0
 80246fa:	d1b2      	bne.n	8024662 <HAL_RCC_OscConfig+0x46>
    return HAL_ERROR;
 80246fc:	2001      	movs	r0, #1
 80246fe:	e7e1      	b.n	80246c4 <HAL_RCC_OscConfig+0xa8>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8024700:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8024704:	4d61      	ldr	r5, [pc, #388]	@ (802488c <HAL_RCC_OscConfig+0x270>)
 8024706:	d112      	bne.n	802472e <HAL_RCC_OscConfig+0x112>
 8024708:	682b      	ldr	r3, [r5, #0]
 802470a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 802470e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8024710:	f7fd fbc8 	bl	8021ea4 <HAL_GetTick>
 8024714:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8024716:	f8df 8174 	ldr.w	r8, [pc, #372]	@ 802488c <HAL_RCC_OscConfig+0x270>
 802471a:	f8d8 3000 	ldr.w	r3, [r8]
 802471e:	039b      	lsls	r3, r3, #14
 8024720:	d49f      	bmi.n	8024662 <HAL_RCC_OscConfig+0x46>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8024722:	f7fd fbbf 	bl	8021ea4 <HAL_GetTick>
 8024726:	1b40      	subs	r0, r0, r5
 8024728:	2864      	cmp	r0, #100	@ 0x64
 802472a:	d9f6      	bls.n	802471a <HAL_RCC_OscConfig+0xfe>
 802472c:	e7c9      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 802472e:	b9c3      	cbnz	r3, 8024762 <HAL_RCC_OscConfig+0x146>
 8024730:	682b      	ldr	r3, [r5, #0]
 8024732:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8024736:	602b      	str	r3, [r5, #0]
 8024738:	682b      	ldr	r3, [r5, #0]
 802473a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 802473e:	602b      	str	r3, [r5, #0]
 8024740:	682b      	ldr	r3, [r5, #0]
 8024742:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8024746:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8024748:	f7fd fbac 	bl	8021ea4 <HAL_GetTick>
 802474c:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 802474e:	682b      	ldr	r3, [r5, #0]
 8024750:	0398      	lsls	r0, r3, #14
 8024752:	d586      	bpl.n	8024662 <HAL_RCC_OscConfig+0x46>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8024754:	f7fd fba6 	bl	8021ea4 <HAL_GetTick>
 8024758:	eba0 0008 	sub.w	r0, r0, r8
 802475c:	2864      	cmp	r0, #100	@ 0x64
 802475e:	d9f6      	bls.n	802474e <HAL_RCC_OscConfig+0x132>
 8024760:	e7af      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8024762:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8024766:	d108      	bne.n	802477a <HAL_RCC_OscConfig+0x15e>
 8024768:	682b      	ldr	r3, [r5, #0]
 802476a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 802476e:	602b      	str	r3, [r5, #0]
 8024770:	682b      	ldr	r3, [r5, #0]
 8024772:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8024776:	602b      	str	r3, [r5, #0]
 8024778:	e7c6      	b.n	8024708 <HAL_RCC_OscConfig+0xec>
 802477a:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 802477e:	682b      	ldr	r3, [r5, #0]
 8024780:	d106      	bne.n	8024790 <HAL_RCC_OscConfig+0x174>
 8024782:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8024786:	602b      	str	r3, [r5, #0]
 8024788:	682b      	ldr	r3, [r5, #0]
 802478a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 802478e:	e7f2      	b.n	8024776 <HAL_RCC_OscConfig+0x15a>
 8024790:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8024794:	602b      	str	r3, [r5, #0]
 8024796:	682b      	ldr	r3, [r5, #0]
 8024798:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 802479c:	602b      	str	r3, [r5, #0]
 802479e:	682b      	ldr	r3, [r5, #0]
 80247a0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80247a4:	e7b3      	b.n	802470e <HAL_RCC_OscConfig+0xf2>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80247a6:	68e3      	ldr	r3, [r4, #12]
 80247a8:	b11e      	cbz	r6, 80247b2 <HAL_RCC_OscConfig+0x196>
 80247aa:	2e18      	cmp	r6, #24
 80247ac:	d12e      	bne.n	802480c <HAL_RCC_OscConfig+0x1f0>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80247ae:	2f01      	cmp	r7, #1
 80247b0:	d12c      	bne.n	802480c <HAL_RCC_OscConfig+0x1f0>
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80247b2:	2b00      	cmp	r3, #0
 80247b4:	d0a2      	beq.n	80246fc <HAL_RCC_OscConfig+0xe0>
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80247b6:	b176      	cbz	r6, 80247d6 <HAL_RCC_OscConfig+0x1ba>
        tickstart = HAL_GetTick();
 80247b8:	f7fd fb74 	bl	8021ea4 <HAL_GetTick>
 80247bc:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80247be:	4d33      	ldr	r5, [pc, #204]	@ (802488c <HAL_RCC_OscConfig+0x270>)
 80247c0:	682b      	ldr	r3, [r5, #0]
 80247c2:	0799      	lsls	r1, r3, #30
 80247c4:	d51c      	bpl.n	8024800 <HAL_RCC_OscConfig+0x1e4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80247c6:	692b      	ldr	r3, [r5, #16]
 80247c8:	6962      	ldr	r2, [r4, #20]
 80247ca:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 80247ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80247d2:	612b      	str	r3, [r5, #16]
 80247d4:	e749      	b.n	802466a <HAL_RCC_OscConfig+0x4e>
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80247d6:	4a2d      	ldr	r2, [pc, #180]	@ (802488c <HAL_RCC_OscConfig+0x270>)
 80247d8:	6921      	ldr	r1, [r4, #16]
 80247da:	6813      	ldr	r3, [r2, #0]
 80247dc:	f003 0318 	and.w	r3, r3, #24
 80247e0:	428b      	cmp	r3, r1
 80247e2:	d0e9      	beq.n	80247b8 <HAL_RCC_OscConfig+0x19c>
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80247e4:	6813      	ldr	r3, [r2, #0]
 80247e6:	f023 0318 	bic.w	r3, r3, #24
 80247ea:	430b      	orrs	r3, r1
 80247ec:	6013      	str	r3, [r2, #0]
            (void) HAL_RCC_GetHCLKFreq();
 80247ee:	f7ff feff 	bl	80245f0 <HAL_RCC_GetHCLKFreq>
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80247f2:	4b27      	ldr	r3, [pc, #156]	@ (8024890 <HAL_RCC_OscConfig+0x274>)
 80247f4:	6818      	ldr	r0, [r3, #0]
 80247f6:	f7fd fadd 	bl	8021db4 <HAL_InitTick>
 80247fa:	2800      	cmp	r0, #0
 80247fc:	d0dc      	beq.n	80247b8 <HAL_RCC_OscConfig+0x19c>
 80247fe:	e77d      	b.n	80246fc <HAL_RCC_OscConfig+0xe0>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8024800:	f7fd fb50 	bl	8021ea4 <HAL_GetTick>
 8024804:	1bc0      	subs	r0, r0, r7
 8024806:	2802      	cmp	r0, #2
 8024808:	d9da      	bls.n	80247c0 <HAL_RCC_OscConfig+0x1a4>
 802480a:	e75a      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 802480c:	4d1f      	ldr	r5, [pc, #124]	@ (802488c <HAL_RCC_OscConfig+0x270>)
 802480e:	b1ab      	cbz	r3, 802483c <HAL_RCC_OscConfig+0x220>
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8024810:	682b      	ldr	r3, [r5, #0]
 8024812:	6922      	ldr	r2, [r4, #16]
 8024814:	f023 0318 	bic.w	r3, r3, #24
 8024818:	4313      	orrs	r3, r2
 802481a:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 802481c:	682b      	ldr	r3, [r5, #0]
 802481e:	f043 0301 	orr.w	r3, r3, #1
 8024822:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8024824:	f7fd fb3e 	bl	8021ea4 <HAL_GetTick>
 8024828:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 802482a:	682b      	ldr	r3, [r5, #0]
 802482c:	079a      	lsls	r2, r3, #30
 802482e:	d4ca      	bmi.n	80247c6 <HAL_RCC_OscConfig+0x1aa>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8024830:	f7fd fb38 	bl	8021ea4 <HAL_GetTick>
 8024834:	1bc0      	subs	r0, r0, r7
 8024836:	2802      	cmp	r0, #2
 8024838:	d9f7      	bls.n	802482a <HAL_RCC_OscConfig+0x20e>
 802483a:	e742      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
        __HAL_RCC_HSI_DISABLE();
 802483c:	682b      	ldr	r3, [r5, #0]
 802483e:	f023 0301 	bic.w	r3, r3, #1
 8024842:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8024844:	f7fd fb2e 	bl	8021ea4 <HAL_GetTick>
 8024848:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 802484a:	682b      	ldr	r3, [r5, #0]
 802484c:	079b      	lsls	r3, r3, #30
 802484e:	f57f af0c 	bpl.w	802466a <HAL_RCC_OscConfig+0x4e>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8024852:	f7fd fb27 	bl	8021ea4 <HAL_GetTick>
 8024856:	1bc0      	subs	r0, r0, r7
 8024858:	2802      	cmp	r0, #2
 802485a:	d9f6      	bls.n	802484a <HAL_RCC_OscConfig+0x22e>
 802485c:	e731      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 802485e:	69a3      	ldr	r3, [r4, #24]
 8024860:	4d0a      	ldr	r5, [pc, #40]	@ (802488c <HAL_RCC_OscConfig+0x270>)
 8024862:	b1bb      	cbz	r3, 8024894 <HAL_RCC_OscConfig+0x278>
      __HAL_RCC_LSI_ENABLE();
 8024864:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8024868:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 802486c:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 8024870:	f7fd fb18 	bl	8021ea4 <HAL_GetTick>
 8024874:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8024876:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 802487a:	0119      	lsls	r1, r3, #4
 802487c:	f53f aef9 	bmi.w	8024672 <HAL_RCC_OscConfig+0x56>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8024880:	f7fd fb10 	bl	8021ea4 <HAL_GetTick>
 8024884:	1bc0      	subs	r0, r0, r7
 8024886:	2802      	cmp	r0, #2
 8024888:	d9f5      	bls.n	8024876 <HAL_RCC_OscConfig+0x25a>
 802488a:	e71a      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
 802488c:	44020c00 	.word	0x44020c00
 8024890:	20000008 	.word	0x20000008
      __HAL_RCC_LSI_DISABLE();
 8024894:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8024898:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 802489c:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 80248a0:	f7fd fb00 	bl	8021ea4 <HAL_GetTick>
 80248a4:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80248a6:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 80248aa:	011a      	lsls	r2, r3, #4
 80248ac:	f57f aee1 	bpl.w	8024672 <HAL_RCC_OscConfig+0x56>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80248b0:	f7fd faf8 	bl	8021ea4 <HAL_GetTick>
 80248b4:	1bc0      	subs	r0, r0, r7
 80248b6:	2802      	cmp	r0, #2
 80248b8:	d9f5      	bls.n	80248a6 <HAL_RCC_OscConfig+0x28a>
 80248ba:	e702      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80248bc:	4daf      	ldr	r5, [pc, #700]	@ (8024b7c <HAL_RCC_OscConfig+0x560>)
 80248be:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80248c0:	07df      	lsls	r7, r3, #31
 80248c2:	d51a      	bpl.n	80248fa <HAL_RCC_OscConfig+0x2de>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80248c4:	68a3      	ldr	r3, [r4, #8]
 80248c6:	4dae      	ldr	r5, [pc, #696]	@ (8024b80 <HAL_RCC_OscConfig+0x564>)
 80248c8:	2b01      	cmp	r3, #1
 80248ca:	d126      	bne.n	802491a <HAL_RCC_OscConfig+0x2fe>
 80248cc:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 80248d0:	f043 0301 	orr.w	r3, r3, #1
 80248d4:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 80248d8:	f7fd fae4 	bl	8021ea4 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80248dc:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80248e0:	4605      	mov	r5, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80248e2:	4fa7      	ldr	r7, [pc, #668]	@ (8024b80 <HAL_RCC_OscConfig+0x564>)
 80248e4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80248e8:	0799      	lsls	r1, r3, #30
 80248ea:	f53f aec6 	bmi.w	802467a <HAL_RCC_OscConfig+0x5e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80248ee:	f7fd fad9 	bl	8021ea4 <HAL_GetTick>
 80248f2:	1b40      	subs	r0, r0, r5
 80248f4:	4540      	cmp	r0, r8
 80248f6:	d9f5      	bls.n	80248e4 <HAL_RCC_OscConfig+0x2c8>
 80248f8:	e6e3      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80248fa:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80248fc:	f043 0301 	orr.w	r3, r3, #1
 8024900:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8024902:	f7fd facf 	bl	8021ea4 <HAL_GetTick>
 8024906:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8024908:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 802490a:	07d8      	lsls	r0, r3, #31
 802490c:	d4da      	bmi.n	80248c4 <HAL_RCC_OscConfig+0x2a8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 802490e:	f7fd fac9 	bl	8021ea4 <HAL_GetTick>
 8024912:	1bc0      	subs	r0, r0, r7
 8024914:	2802      	cmp	r0, #2
 8024916:	d9f7      	bls.n	8024908 <HAL_RCC_OscConfig+0x2ec>
 8024918:	e6d3      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 802491a:	bb0b      	cbnz	r3, 8024960 <HAL_RCC_OscConfig+0x344>
 802491c:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8024920:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8024924:	f023 0301 	bic.w	r3, r3, #1
 8024928:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
 802492c:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8024930:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8024934:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
 8024938:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 802493c:	f023 0304 	bic.w	r3, r3, #4
 8024940:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 8024944:	f7fd faae 	bl	8021ea4 <HAL_GetTick>
 8024948:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 802494a:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 802494e:	079a      	lsls	r2, r3, #30
 8024950:	f57f ae93 	bpl.w	802467a <HAL_RCC_OscConfig+0x5e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8024954:	f7fd faa6 	bl	8021ea4 <HAL_GetTick>
 8024958:	1bc0      	subs	r0, r0, r7
 802495a:	4540      	cmp	r0, r8
 802495c:	d9f5      	bls.n	802494a <HAL_RCC_OscConfig+0x32e>
 802495e:	e6b0      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8024960:	2b05      	cmp	r3, #5
 8024962:	d10c      	bne.n	802497e <HAL_RCC_OscConfig+0x362>
 8024964:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8024968:	f043 0304 	orr.w	r3, r3, #4
 802496c:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
 8024970:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8024974:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8024978:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
 802497c:	e7a6      	b.n	80248cc <HAL_RCC_OscConfig+0x2b0>
 802497e:	2b85      	cmp	r3, #133	@ 0x85
 8024980:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8024984:	d108      	bne.n	8024998 <HAL_RCC_OscConfig+0x37c>
 8024986:	f043 0304 	orr.w	r3, r3, #4
 802498a:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
 802498e:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8024992:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8024996:	e7ef      	b.n	8024978 <HAL_RCC_OscConfig+0x35c>
 8024998:	f023 0301 	bic.w	r3, r3, #1
 802499c:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
 80249a0:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 80249a4:	f023 0304 	bic.w	r3, r3, #4
 80249a8:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
 80249ac:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 80249b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80249b4:	e78e      	b.n	80248d4 <HAL_RCC_OscConfig+0x2b8>
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 80249b6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80249b8:	4d71      	ldr	r5, [pc, #452]	@ (8024b80 <HAL_RCC_OscConfig+0x564>)
 80249ba:	b183      	cbz	r3, 80249de <HAL_RCC_OscConfig+0x3c2>
      __HAL_RCC_HSI48_ENABLE();
 80249bc:	682b      	ldr	r3, [r5, #0]
 80249be:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80249c2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80249c4:	f7fd fa6e 	bl	8021ea4 <HAL_GetTick>
 80249c8:	4607      	mov	r7, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80249ca:	682b      	ldr	r3, [r5, #0]
 80249cc:	049b      	lsls	r3, r3, #18
 80249ce:	f53f ae58 	bmi.w	8024682 <HAL_RCC_OscConfig+0x66>
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80249d2:	f7fd fa67 	bl	8021ea4 <HAL_GetTick>
 80249d6:	1bc0      	subs	r0, r0, r7
 80249d8:	2802      	cmp	r0, #2
 80249da:	d9f6      	bls.n	80249ca <HAL_RCC_OscConfig+0x3ae>
 80249dc:	e671      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
      __HAL_RCC_HSI48_DISABLE();
 80249de:	682b      	ldr	r3, [r5, #0]
 80249e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80249e4:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80249e6:	f7fd fa5d 	bl	8021ea4 <HAL_GetTick>
 80249ea:	4607      	mov	r7, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80249ec:	682b      	ldr	r3, [r5, #0]
 80249ee:	0498      	lsls	r0, r3, #18
 80249f0:	f57f ae47 	bpl.w	8024682 <HAL_RCC_OscConfig+0x66>
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80249f4:	f7fd fa56 	bl	8021ea4 <HAL_GetTick>
 80249f8:	1bc0      	subs	r0, r0, r7
 80249fa:	2802      	cmp	r0, #2
 80249fc:	d9f6      	bls.n	80249ec <HAL_RCC_OscConfig+0x3d0>
 80249fe:	e660      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8024a00:	2e18      	cmp	r6, #24
 8024a02:	4d5f      	ldr	r5, [pc, #380]	@ (8024b80 <HAL_RCC_OscConfig+0x564>)
 8024a04:	d072      	beq.n	8024aec <HAL_RCC_OscConfig+0x4d0>
        __HAL_RCC_PLL1_DISABLE();
 8024a06:	682b      	ldr	r3, [r5, #0]
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8024a08:	2902      	cmp	r1, #2
        __HAL_RCC_PLL1_DISABLE();
 8024a0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8024a0e:	602b      	str	r3, [r5, #0]
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8024a10:	d159      	bne.n	8024ac6 <HAL_RCC_OscConfig+0x4aa>
        tickstart = HAL_GetTick();
 8024a12:	f7fd fa47 	bl	8021ea4 <HAL_GetTick>
 8024a16:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8024a18:	682b      	ldr	r3, [r5, #0]
 8024a1a:	0199      	lsls	r1, r3, #6
 8024a1c:	d44d      	bmi.n	8024aba <HAL_RCC_OscConfig+0x49e>
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8024a1e:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024a20:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8024a22:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8024a26:	f023 0303 	bic.w	r3, r3, #3
 8024a2a:	4313      	orrs	r3, r2
 8024a2c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8024a2e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8024a32:	62ab      	str	r3, [r5, #40]	@ 0x28
 8024a34:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8024a36:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8024a38:	3b01      	subs	r3, #1
 8024a3a:	3a01      	subs	r2, #1
 8024a3c:	025b      	lsls	r3, r3, #9
 8024a3e:	0412      	lsls	r2, r2, #16
 8024a40:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8024a44:	b29b      	uxth	r3, r3
 8024a46:	4313      	orrs	r3, r2
 8024a48:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8024a4a:	3a01      	subs	r2, #1
 8024a4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8024a50:	4313      	orrs	r3, r2
 8024a52:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8024a54:	3a01      	subs	r2, #1
 8024a56:	0612      	lsls	r2, r2, #24
 8024a58:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8024a5c:	4313      	orrs	r3, r2
 8024a5e:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8024a60:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024a62:	f023 0310 	bic.w	r3, r3, #16
 8024a66:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8024a68:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8024a6a:	00db      	lsls	r3, r3, #3
 8024a6c:	63ab      	str	r3, [r5, #56]	@ 0x38
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8024a6e:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024a70:	f043 0310 	orr.w	r3, r3, #16
 8024a74:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8024a76:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024a78:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8024a7a:	f023 030c 	bic.w	r3, r3, #12
 8024a7e:	4313      	orrs	r3, r2
 8024a80:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8024a82:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024a84:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8024a86:	f023 0320 	bic.w	r3, r3, #32
 8024a8a:	4313      	orrs	r3, r2
 8024a8c:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8024a8e:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024a90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8024a94:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_ENABLE();
 8024a96:	682b      	ldr	r3, [r5, #0]
 8024a98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8024a9c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8024a9e:	f7fd fa01 	bl	8021ea4 <HAL_GetTick>
 8024aa2:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8024aa4:	4d36      	ldr	r5, [pc, #216]	@ (8024b80 <HAL_RCC_OscConfig+0x564>)
 8024aa6:	682b      	ldr	r3, [r5, #0]
 8024aa8:	019a      	lsls	r2, r3, #6
 8024aaa:	f53f adee 	bmi.w	802468a <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8024aae:	f7fd f9f9 	bl	8021ea4 <HAL_GetTick>
 8024ab2:	1b00      	subs	r0, r0, r4
 8024ab4:	2802      	cmp	r0, #2
 8024ab6:	d9f6      	bls.n	8024aa6 <HAL_RCC_OscConfig+0x48a>
 8024ab8:	e603      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8024aba:	f7fd f9f3 	bl	8021ea4 <HAL_GetTick>
 8024abe:	1b80      	subs	r0, r0, r6
 8024ac0:	2802      	cmp	r0, #2
 8024ac2:	d9a9      	bls.n	8024a18 <HAL_RCC_OscConfig+0x3fc>
 8024ac4:	e5fd      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
        tickstart = HAL_GetTick();
 8024ac6:	f7fd f9ed 	bl	8021ea4 <HAL_GetTick>
 8024aca:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8024acc:	682b      	ldr	r3, [r5, #0]
 8024ace:	019b      	lsls	r3, r3, #6
 8024ad0:	d406      	bmi.n	8024ae0 <HAL_RCC_OscConfig+0x4c4>
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8024ad2:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024ad4:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8024ad8:	f023 0303 	bic.w	r3, r3, #3
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8024adc:	62ab      	str	r3, [r5, #40]	@ 0x28
 8024ade:	e5d4      	b.n	802468a <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8024ae0:	f7fd f9e0 	bl	8021ea4 <HAL_GetTick>
 8024ae4:	1b00      	subs	r0, r0, r4
 8024ae6:	2802      	cmp	r0, #2
 8024ae8:	d9f0      	bls.n	8024acc <HAL_RCC_OscConfig+0x4b0>
 8024aea:	e5ea      	b.n	80246c2 <HAL_RCC_OscConfig+0xa6>
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8024aec:	2901      	cmp	r1, #1
      temp1_pllckcfg = RCC->PLL1CFGR;
 8024aee:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8024af0:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8024af2:	f43f ae03 	beq.w	80246fc <HAL_RCC_OscConfig+0xe0>
 8024af6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8024af8:	f002 0103 	and.w	r1, r2, #3
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8024afc:	4281      	cmp	r1, r0
 8024afe:	f47f adfd 	bne.w	80246fc <HAL_RCC_OscConfig+0xe0>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8024b02:	6b21      	ldr	r1, [r4, #48]	@ 0x30
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8024b04:	f3c2 2205 	ubfx	r2, r2, #8, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8024b08:	428a      	cmp	r2, r1
 8024b0a:	f47f adf7 	bne.w	80246fc <HAL_RCC_OscConfig+0xe0>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8024b0e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8024b10:	f3c3 0108 	ubfx	r1, r3, #0, #9
 8024b14:	3a01      	subs	r2, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8024b16:	4291      	cmp	r1, r2
 8024b18:	f47f adf0 	bne.w	80246fc <HAL_RCC_OscConfig+0xe0>
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8024b1c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8024b1e:	f3c3 2146 	ubfx	r1, r3, #9, #7
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8024b22:	3a01      	subs	r2, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8024b24:	4291      	cmp	r1, r2
 8024b26:	f47f ade9 	bne.w	80246fc <HAL_RCC_OscConfig+0xe0>
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8024b2a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8024b2c:	f3c3 4106 	ubfx	r1, r3, #16, #7
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8024b30:	3a01      	subs	r2, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8024b32:	4291      	cmp	r1, r2
 8024b34:	f47f ade2 	bne.w	80246fc <HAL_RCC_OscConfig+0xe0>
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8024b38:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8024b3a:	f3c3 6306 	ubfx	r3, r3, #24, #7
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8024b3e:	3a01      	subs	r2, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8024b40:	4293      	cmp	r3, r2
 8024b42:	f47f addb 	bne.w	80246fc <HAL_RCC_OscConfig+0xe0>
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8024b46:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8024b48:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8024b4a:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8024b4e:	4293      	cmp	r3, r2
 8024b50:	f43f ad9b 	beq.w	802468a <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8024b54:	4d0a      	ldr	r5, [pc, #40]	@ (8024b80 <HAL_RCC_OscConfig+0x564>)
 8024b56:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024b58:	f023 0310 	bic.w	r3, r3, #16
 8024b5c:	62ab      	str	r3, [r5, #40]	@ 0x28
        tickstart = HAL_GetTick();
 8024b5e:	f7fd f9a1 	bl	8021ea4 <HAL_GetTick>
 8024b62:	4606      	mov	r6, r0
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8024b64:	f7fd f99e 	bl	8021ea4 <HAL_GetTick>
 8024b68:	42b0      	cmp	r0, r6
 8024b6a:	d0fb      	beq.n	8024b64 <HAL_RCC_OscConfig+0x548>
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8024b6c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8024b6e:	00db      	lsls	r3, r3, #3
 8024b70:	63ab      	str	r3, [r5, #56]	@ 0x38
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8024b72:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024b74:	f043 0310 	orr.w	r3, r3, #16
 8024b78:	e7b0      	b.n	8024adc <HAL_RCC_OscConfig+0x4c0>
 8024b7a:	bf00      	nop
 8024b7c:	44020800 	.word	0x44020800
 8024b80:	44020c00 	.word	0x44020c00

08024b84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8024b84:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8024b86:	f7ff fd33 	bl	80245f0 <HAL_RCC_GetHCLKFreq>
 8024b8a:	4b05      	ldr	r3, [pc, #20]	@ (8024ba0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8024b8c:	4a05      	ldr	r2, [pc, #20]	@ (8024ba4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8024b8e:	6a1b      	ldr	r3, [r3, #32]
 8024b90:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8024b94:	5cd3      	ldrb	r3, [r2, r3]
 8024b96:	f003 031f 	and.w	r3, r3, #31
}
 8024b9a:	40d8      	lsrs	r0, r3
 8024b9c:	bd08      	pop	{r3, pc}
 8024b9e:	bf00      	nop
 8024ba0:	44020c00 	.word	0x44020c00
 8024ba4:	0802c26c 	.word	0x0802c26c

08024ba8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8024ba8:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8024baa:	f7ff fd21 	bl	80245f0 <HAL_RCC_GetHCLKFreq>
 8024bae:	4b05      	ldr	r3, [pc, #20]	@ (8024bc4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8024bb0:	4a05      	ldr	r2, [pc, #20]	@ (8024bc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8024bb2:	6a1b      	ldr	r3, [r3, #32]
 8024bb4:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8024bb8:	5cd3      	ldrb	r3, [r2, r3]
 8024bba:	f003 031f 	and.w	r3, r3, #31
}
 8024bbe:	40d8      	lsrs	r0, r3
 8024bc0:	bd08      	pop	{r3, pc}
 8024bc2:	bf00      	nop
 8024bc4:	44020c00 	.word	0x44020c00
 8024bc8:	0802c26c 	.word	0x0802c26c

08024bcc <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8024bcc:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8024bce:	f7ff fd0f 	bl	80245f0 <HAL_RCC_GetHCLKFreq>
 8024bd2:	4b05      	ldr	r3, [pc, #20]	@ (8024be8 <HAL_RCC_GetPCLK3Freq+0x1c>)
 8024bd4:	4a05      	ldr	r2, [pc, #20]	@ (8024bec <HAL_RCC_GetPCLK3Freq+0x20>)
 8024bd6:	6a1b      	ldr	r3, [r3, #32]
 8024bd8:	f3c3 3302 	ubfx	r3, r3, #12, #3
 8024bdc:	5cd3      	ldrb	r3, [r2, r3]
 8024bde:	f003 031f 	and.w	r3, r3, #31
}
 8024be2:	40d8      	lsrs	r0, r3
 8024be4:	bd08      	pop	{r3, pc}
 8024be6:	bf00      	nop
 8024be8:	44020c00 	.word	0x44020c00
 8024bec:	0802c26c 	.word	0x0802c26c

08024bf0 <HAL_RCC_EnableCSS>:
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  SET_BIT(RCC->CR, RCC_CR_HSECSSON);
 8024bf0:	4a02      	ldr	r2, [pc, #8]	@ (8024bfc <HAL_RCC_EnableCSS+0xc>)
 8024bf2:	6813      	ldr	r3, [r2, #0]
 8024bf4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8024bf8:	6013      	str	r3, [r2, #0]
}
 8024bfa:	4770      	bx	lr
 8024bfc:	44020c00 	.word	0x44020c00

08024c00 <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8024c00:	b508      	push	{r3, lr}
  /* Check RCC CSSF interrupt flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_HSECSS))
 8024c02:	4b05      	ldr	r3, [pc, #20]	@ (8024c18 <HAL_RCC_NMI_IRQHandler+0x18>)
 8024c04:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8024c06:	0552      	lsls	r2, r2, #21
 8024c08:	d504      	bpl.n	8024c14 <HAL_RCC_NMI_IRQHandler+0x14>
  {
    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_HSECSS);
 8024c0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8024c0e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8024c10:	f005 fe74 	bl	802a8fc <HAL_RCC_CSSCallback>
  }
}
 8024c14:	bd08      	pop	{r3, pc}
 8024c16:	bf00      	nop
 8024c18:	44020c00 	.word	0x44020c00

08024c1c <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8024c1c:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8024c1e:	4c34      	ldr	r4, [pc, #208]	@ (8024cf0 <RCCEx_PLL2_Config+0xd4>)
{
 8024c20:	4605      	mov	r5, r0
  __HAL_RCC_PLL2_DISABLE();
 8024c22:	6823      	ldr	r3, [r4, #0]
 8024c24:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8024c28:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8024c2a:	f7fd f93b 	bl	8021ea4 <HAL_GetTick>
 8024c2e:	4606      	mov	r6, r0

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8024c30:	6823      	ldr	r3, [r4, #0]
 8024c32:	011a      	lsls	r2, r3, #4
 8024c34:	d44e      	bmi.n	8024cd4 <RCCEx_PLL2_Config+0xb8>
      return HAL_TIMEOUT;
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8024c36:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8024c38:	682a      	ldr	r2, [r5, #0]
 8024c3a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8024c3e:	f023 0303 	bic.w	r3, r3, #3
 8024c42:	4313      	orrs	r3, r2
 8024c44:	686a      	ldr	r2, [r5, #4]
 8024c46:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8024c4a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8024c4c:	68eb      	ldr	r3, [r5, #12]
 8024c4e:	692a      	ldr	r2, [r5, #16]
 8024c50:	3b01      	subs	r3, #1
 8024c52:	3a01      	subs	r2, #1
 8024c54:	025b      	lsls	r3, r3, #9
 8024c56:	0412      	lsls	r2, r2, #16
 8024c58:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8024c5c:	b29b      	uxth	r3, r3
 8024c5e:	4313      	orrs	r3, r2
 8024c60:	68aa      	ldr	r2, [r5, #8]
 8024c62:	3a01      	subs	r2, #1
 8024c64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8024c68:	4313      	orrs	r3, r2
 8024c6a:	696a      	ldr	r2, [r5, #20]
 8024c6c:	3a01      	subs	r2, #1
 8024c6e:	0612      	lsls	r2, r2, #24
 8024c70:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8024c74:	4313      	orrs	r3, r2
 8024c76:	63e3      	str	r3, [r4, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8024c78:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8024c7a:	69aa      	ldr	r2, [r5, #24]
 8024c7c:	f023 030c 	bic.w	r3, r3, #12
 8024c80:	4313      	orrs	r3, r2
 8024c82:	62e3      	str	r3, [r4, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8024c84:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8024c86:	69ea      	ldr	r2, [r5, #28]
 8024c88:	f023 0320 	bic.w	r3, r3, #32
 8024c8c:	4313      	orrs	r3, r2
 8024c8e:	62e3      	str	r3, [r4, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8024c90:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8024c92:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8024c94:	4313      	orrs	r3, r2
 8024c96:	62e3      	str	r3, [r4, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8024c98:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8024c9a:	f023 0310 	bic.w	r3, r3, #16
 8024c9e:	62e3      	str	r3, [r4, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8024ca0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8024ca2:	6a2a      	ldr	r2, [r5, #32]
 8024ca4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8024ca8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8024cac:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8024cb0:	6423      	str	r3, [r4, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8024cb2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c

  /* Get Start Tick*/
  tickstart = HAL_GetTick();

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8024cb4:	4d0e      	ldr	r5, [pc, #56]	@ (8024cf0 <RCCEx_PLL2_Config+0xd4>)
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8024cb6:	f043 0310 	orr.w	r3, r3, #16
 8024cba:	62e3      	str	r3, [r4, #44]	@ 0x2c
  __HAL_RCC_PLL2_ENABLE();
 8024cbc:	6823      	ldr	r3, [r4, #0]
 8024cbe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8024cc2:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8024cc4:	f7fd f8ee 	bl	8021ea4 <HAL_GetTick>
 8024cc8:	4604      	mov	r4, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8024cca:	682b      	ldr	r3, [r5, #0]
 8024ccc:	011b      	lsls	r3, r3, #4
 8024cce:	d508      	bpl.n	8024ce2 <RCCEx_PLL2_Config+0xc6>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8024cd0:	2000      	movs	r0, #0
 8024cd2:	e005      	b.n	8024ce0 <RCCEx_PLL2_Config+0xc4>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8024cd4:	f7fd f8e6 	bl	8021ea4 <HAL_GetTick>
 8024cd8:	1b80      	subs	r0, r0, r6
 8024cda:	2802      	cmp	r0, #2
 8024cdc:	d9a8      	bls.n	8024c30 <RCCEx_PLL2_Config+0x14>
      return HAL_TIMEOUT;
 8024cde:	2003      	movs	r0, #3

}
 8024ce0:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8024ce2:	f7fd f8df 	bl	8021ea4 <HAL_GetTick>
 8024ce6:	1b00      	subs	r0, r0, r4
 8024ce8:	2802      	cmp	r0, #2
 8024cea:	d9ee      	bls.n	8024cca <RCCEx_PLL2_Config+0xae>
 8024cec:	e7f7      	b.n	8024cde <RCCEx_PLL2_Config+0xc2>
 8024cee:	bf00      	nop
 8024cf0:	44020c00 	.word	0x44020c00

08024cf4 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8024cf4:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8024cf6:	4c34      	ldr	r4, [pc, #208]	@ (8024dc8 <RCCEx_PLL3_Config+0xd4>)
{
 8024cf8:	4605      	mov	r5, r0
  __HAL_RCC_PLL3_DISABLE();
 8024cfa:	6823      	ldr	r3, [r4, #0]
 8024cfc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8024d00:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8024d02:	f7fd f8cf 	bl	8021ea4 <HAL_GetTick>
 8024d06:	4606      	mov	r6, r0

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8024d08:	6823      	ldr	r3, [r4, #0]
 8024d0a:	009a      	lsls	r2, r3, #2
 8024d0c:	d44e      	bmi.n	8024dac <RCCEx_PLL3_Config+0xb8>
      return HAL_TIMEOUT;
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8024d0e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8024d10:	682a      	ldr	r2, [r5, #0]
 8024d12:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8024d16:	f023 0303 	bic.w	r3, r3, #3
 8024d1a:	4313      	orrs	r3, r2
 8024d1c:	686a      	ldr	r2, [r5, #4]
 8024d1e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8024d22:	6323      	str	r3, [r4, #48]	@ 0x30
 8024d24:	68eb      	ldr	r3, [r5, #12]
 8024d26:	692a      	ldr	r2, [r5, #16]
 8024d28:	3b01      	subs	r3, #1
 8024d2a:	3a01      	subs	r2, #1
 8024d2c:	025b      	lsls	r3, r3, #9
 8024d2e:	0412      	lsls	r2, r2, #16
 8024d30:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8024d34:	b29b      	uxth	r3, r3
 8024d36:	4313      	orrs	r3, r2
 8024d38:	68aa      	ldr	r2, [r5, #8]
 8024d3a:	3a01      	subs	r2, #1
 8024d3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8024d40:	4313      	orrs	r3, r2
 8024d42:	696a      	ldr	r2, [r5, #20]
 8024d44:	3a01      	subs	r2, #1
 8024d46:	0612      	lsls	r2, r2, #24
 8024d48:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8024d4c:	4313      	orrs	r3, r2
 8024d4e:	6463      	str	r3, [r4, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8024d50:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8024d52:	69aa      	ldr	r2, [r5, #24]
 8024d54:	f023 030c 	bic.w	r3, r3, #12
 8024d58:	4313      	orrs	r3, r2
 8024d5a:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8024d5c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8024d5e:	69ea      	ldr	r2, [r5, #28]
 8024d60:	f023 0320 	bic.w	r3, r3, #32
 8024d64:	4313      	orrs	r3, r2
 8024d66:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8024d68:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8024d6a:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8024d6c:	4313      	orrs	r3, r2
 8024d6e:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8024d70:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8024d72:	f023 0310 	bic.w	r3, r3, #16
 8024d76:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8024d78:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8024d7a:	6a2a      	ldr	r2, [r5, #32]
 8024d7c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8024d80:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8024d84:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8024d88:	64a3      	str	r3, [r4, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8024d8a:	6b23      	ldr	r3, [r4, #48]	@ 0x30

  /* Get Start Tick*/
  tickstart = HAL_GetTick();

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8024d8c:	4d0e      	ldr	r5, [pc, #56]	@ (8024dc8 <RCCEx_PLL3_Config+0xd4>)
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8024d8e:	f043 0310 	orr.w	r3, r3, #16
 8024d92:	6323      	str	r3, [r4, #48]	@ 0x30
  __HAL_RCC_PLL3_ENABLE();
 8024d94:	6823      	ldr	r3, [r4, #0]
 8024d96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8024d9a:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8024d9c:	f7fd f882 	bl	8021ea4 <HAL_GetTick>
 8024da0:	4604      	mov	r4, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8024da2:	682b      	ldr	r3, [r5, #0]
 8024da4:	009b      	lsls	r3, r3, #2
 8024da6:	d508      	bpl.n	8024dba <RCCEx_PLL3_Config+0xc6>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8024da8:	2000      	movs	r0, #0
 8024daa:	e005      	b.n	8024db8 <RCCEx_PLL3_Config+0xc4>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8024dac:	f7fd f87a 	bl	8021ea4 <HAL_GetTick>
 8024db0:	1b80      	subs	r0, r0, r6
 8024db2:	2802      	cmp	r0, #2
 8024db4:	d9a8      	bls.n	8024d08 <RCCEx_PLL3_Config+0x14>
      return HAL_TIMEOUT;
 8024db6:	2003      	movs	r0, #3
}
 8024db8:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8024dba:	f7fd f873 	bl	8021ea4 <HAL_GetTick>
 8024dbe:	1b00      	subs	r0, r0, r4
 8024dc0:	2802      	cmp	r0, #2
 8024dc2:	d9ee      	bls.n	8024da2 <RCCEx_PLL3_Config+0xae>
 8024dc4:	e7f7      	b.n	8024db6 <RCCEx_PLL3_Config+0xc2>
 8024dc6:	bf00      	nop
 8024dc8:	44020c00 	.word	0x44020c00

08024dcc <HAL_RCCEx_PeriphCLKConfig>:
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8024dcc:	6802      	ldr	r2, [r0, #0]
{
 8024dce:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8024dd2:	01d4      	lsls	r4, r2, #7
{
 8024dd4:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8024dd6:	d508      	bpl.n	8024dea <HAL_RCCEx_PeriphCLKConfig+0x1e>
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8024dd8:	49a0      	ldr	r1, [pc, #640]	@ (802505c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8024dda:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8024ddc:	f8d1 30e8 	ldr.w	r3, [r1, #232]	@ 0xe8
 8024de0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8024de4:	4303      	orrs	r3, r0
 8024de6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8024dea:	07d0      	lsls	r0, r2, #31
 8024dec:	d516      	bpl.n	8024e1c <HAL_RCCEx_PeriphCLKConfig+0x50>
    switch (pPeriphClkInit->Usart1ClockSelection)
 8024dee:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8024df0:	2b05      	cmp	r3, #5
 8024df2:	d827      	bhi.n	8024e44 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8024df4:	e8df f003 	tbb	[pc, r3]
 8024df8:	09210309 	.word	0x09210309
 8024dfc:	0909      	.short	0x0909
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8024dfe:	f105 0008 	add.w	r0, r5, #8
 8024e02:	f7ff ff0b 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8024e06:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 8024e08:	b948      	cbnz	r0, 8024e1e <HAL_RCCEx_PeriphCLKConfig+0x52>
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8024e0a:	4a94      	ldr	r2, [pc, #592]	@ (802505c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8024e0c:	6de9      	ldr	r1, [r5, #92]	@ 0x5c
 8024e0e:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 8024e12:	f023 0307 	bic.w	r3, r3, #7
 8024e16:	430b      	orrs	r3, r1
 8024e18:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8024e1c:	2600      	movs	r6, #0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8024e1e:	682b      	ldr	r3, [r5, #0]
 8024e20:	0799      	lsls	r1, r3, #30
 8024e22:	d508      	bpl.n	8024e36 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    switch (pPeriphClkInit->Usart2ClockSelection)
 8024e24:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8024e26:	2b10      	cmp	r3, #16
 8024e28:	f000 80cf 	beq.w	8024fca <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8024e2c:	d80c      	bhi.n	8024e48 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8024e2e:	b18b      	cbz	r3, 8024e54 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8024e30:	2b08      	cmp	r3, #8
 8024e32:	d011      	beq.n	8024e58 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8024e34:	2601      	movs	r6, #1
 8024e36:	4634      	mov	r4, r6
 8024e38:	e01f      	b.n	8024e7a <HAL_RCCEx_PeriphCLKConfig+0xae>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8024e3a:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8024e3e:	f7ff ff59 	bl	8024cf4 <RCCEx_PLL3_Config>
 8024e42:	e7e0      	b.n	8024e06 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    switch (pPeriphClkInit->Usart1ClockSelection)
 8024e44:	2601      	movs	r6, #1
 8024e46:	e7ea      	b.n	8024e1e <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch (pPeriphClkInit->Usart2ClockSelection)
 8024e48:	f023 0208 	bic.w	r2, r3, #8
 8024e4c:	2a20      	cmp	r2, #32
 8024e4e:	d001      	beq.n	8024e54 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8024e50:	2b18      	cmp	r3, #24
 8024e52:	d1ef      	bne.n	8024e34 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8024e54:	4634      	mov	r4, r6
 8024e56:	e004      	b.n	8024e62 <HAL_RCCEx_PeriphCLKConfig+0x96>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8024e58:	f105 0008 	add.w	r0, r5, #8
 8024e5c:	f7ff fede 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8024e60:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 8024e62:	2c00      	cmp	r4, #0
 8024e64:	f040 80b6 	bne.w	8024fd4 <HAL_RCCEx_PeriphCLKConfig+0x208>
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8024e68:	4a7c      	ldr	r2, [pc, #496]	@ (802505c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8024e6a:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 8024e6c:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 8024e70:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8024e74:	430b      	orrs	r3, r1
 8024e76:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8024e7a:	682b      	ldr	r3, [r5, #0]
 8024e7c:	075a      	lsls	r2, r3, #29
 8024e7e:	d50d      	bpl.n	8024e9c <HAL_RCCEx_PeriphCLKConfig+0xd0>
    switch (pPeriphClkInit->Usart3ClockSelection)
 8024e80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8024e82:	2b80      	cmp	r3, #128	@ 0x80
 8024e84:	f000 80c1 	beq.w	802500a <HAL_RCCEx_PeriphCLKConfig+0x23e>
 8024e88:	f200 80a6 	bhi.w	8024fd8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8024e8c:	2b00      	cmp	r3, #0
 8024e8e:	f000 80ab 	beq.w	8024fe8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8024e92:	2b40      	cmp	r3, #64	@ 0x40
 8024e94:	f000 80b3 	beq.w	8024ffe <HAL_RCCEx_PeriphCLKConfig+0x232>
 8024e98:	2601      	movs	r6, #1
 8024e9a:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8024e9c:	682b      	ldr	r3, [r5, #0]
 8024e9e:	071b      	lsls	r3, r3, #28
 8024ea0:	d50f      	bpl.n	8024ec2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    switch (pPeriphClkInit->Uart4ClockSelection)
 8024ea2:	6eab      	ldr	r3, [r5, #104]	@ 0x68
 8024ea4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8024ea8:	f000 80d0 	beq.w	802504c <HAL_RCCEx_PeriphCLKConfig+0x280>
 8024eac:	f200 80b4 	bhi.w	8025018 <HAL_RCCEx_PeriphCLKConfig+0x24c>
 8024eb0:	2b00      	cmp	r3, #0
 8024eb2:	f000 80ba 	beq.w	802502a <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8024eb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8024eba:	f000 80c1 	beq.w	8025040 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8024ebe:	2601      	movs	r6, #1
 8024ec0:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8024ec2:	682b      	ldr	r3, [r5, #0]
 8024ec4:	06df      	lsls	r7, r3, #27
 8024ec6:	d50f      	bpl.n	8024ee8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (pPeriphClkInit->Uart5ClockSelection)
 8024ec8:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 8024eca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8024ece:	f000 80e1 	beq.w	8025094 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8024ed2:	f200 80c5 	bhi.w	8025060 <HAL_RCCEx_PeriphCLKConfig+0x294>
 8024ed6:	2b00      	cmp	r3, #0
 8024ed8:	f000 80cb 	beq.w	8025072 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8024edc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8024ee0:	f000 80d2 	beq.w	8025088 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8024ee4:	2601      	movs	r6, #1
 8024ee6:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8024ee8:	682b      	ldr	r3, [r5, #0]
 8024eea:	0698      	lsls	r0, r3, #26
 8024eec:	d50f      	bpl.n	8024f0e <HAL_RCCEx_PeriphCLKConfig+0x142>
    switch (pPeriphClkInit->Usart6ClockSelection)
 8024eee:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8024ef0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8024ef4:	f000 80ef 	beq.w	80250d6 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8024ef8:	f200 80d3 	bhi.w	80250a2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 8024efc:	2b00      	cmp	r3, #0
 8024efe:	f000 80d9 	beq.w	80250b4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8024f02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8024f06:	f000 80e0 	beq.w	80250ca <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8024f0a:	2601      	movs	r6, #1
 8024f0c:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8024f0e:	682b      	ldr	r3, [r5, #0]
 8024f10:	0659      	lsls	r1, r3, #25
 8024f12:	d50f      	bpl.n	8024f34 <HAL_RCCEx_PeriphCLKConfig+0x168>
    switch (pPeriphClkInit->Uart7ClockSelection)
 8024f14:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8024f16:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8024f1a:	f000 80fd 	beq.w	8025118 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8024f1e:	f200 80e1 	bhi.w	80250e4 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8024f22:	2b00      	cmp	r3, #0
 8024f24:	f000 80e7 	beq.w	80250f6 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8024f28:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8024f2c:	f000 80ee 	beq.w	802510c <HAL_RCCEx_PeriphCLKConfig+0x340>
 8024f30:	2601      	movs	r6, #1
 8024f32:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8024f34:	682b      	ldr	r3, [r5, #0]
 8024f36:	061a      	lsls	r2, r3, #24
 8024f38:	d50f      	bpl.n	8024f5a <HAL_RCCEx_PeriphCLKConfig+0x18e>
    switch (pPeriphClkInit->Uart8ClockSelection)
 8024f3a:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 8024f3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8024f40:	f000 810b 	beq.w	802515a <HAL_RCCEx_PeriphCLKConfig+0x38e>
 8024f44:	f200 80ef 	bhi.w	8025126 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8024f48:	2b00      	cmp	r3, #0
 8024f4a:	f000 80f5 	beq.w	8025138 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8024f4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8024f52:	f000 80fc 	beq.w	802514e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8024f56:	2601      	movs	r6, #1
 8024f58:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8024f5a:	682b      	ldr	r3, [r5, #0]
 8024f5c:	05db      	lsls	r3, r3, #23
 8024f5e:	d50f      	bpl.n	8024f80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    switch (pPeriphClkInit->Uart9ClockSelection)
 8024f60:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
 8024f62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8024f66:	f000 8119 	beq.w	802519c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8024f6a:	f200 80fd 	bhi.w	8025168 <HAL_RCCEx_PeriphCLKConfig+0x39c>
 8024f6e:	2b00      	cmp	r3, #0
 8024f70:	f000 8103 	beq.w	802517a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8024f74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8024f78:	f000 810a 	beq.w	8025190 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8024f7c:	2601      	movs	r6, #1
 8024f7e:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8024f80:	682b      	ldr	r3, [r5, #0]
 8024f82:	059f      	lsls	r7, r3, #22
 8024f84:	d510      	bpl.n	8024fa8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    switch (pPeriphClkInit->Usart10ClockSelection)
 8024f86:	f8d5 3080 	ldr.w	r3, [r5, #128]	@ 0x80
 8024f8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8024f8e:	f000 8127 	beq.w	80251e0 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8024f92:	f200 810a 	bhi.w	80251aa <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8024f96:	2b00      	cmp	r3, #0
 8024f98:	f000 8110 	beq.w	80251bc <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 8024f9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8024fa0:	f000 8118 	beq.w	80251d4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8024fa4:	2601      	movs	r6, #1
 8024fa6:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8024fa8:	682b      	ldr	r3, [r5, #0]
 8024faa:	0558      	lsls	r0, r3, #21
 8024fac:	f140 8134 	bpl.w	8025218 <HAL_RCCEx_PeriphCLKConfig+0x44c>
    switch (pPeriphClkInit->Usart11ClockSelection)
 8024fb0:	f8d5 3084 	ldr.w	r3, [r5, #132]	@ 0x84
 8024fb4:	2b05      	cmp	r3, #5
 8024fb6:	f200 8244 	bhi.w	8025442 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8024fba:	e8df f013 	tbh	[pc, r3, lsl #1]
 8024fbe:	0120      	.short	0x0120
 8024fc0:	023d011b 	.word	0x023d011b
 8024fc4:	01200120 	.word	0x01200120
 8024fc8:	0120      	.short	0x0120
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8024fca:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8024fce:	f7ff fe91 	bl	8024cf4 <RCCEx_PLL3_Config>
 8024fd2:	e745      	b.n	8024e60 <HAL_RCCEx_PeriphCLKConfig+0x94>
 8024fd4:	4626      	mov	r6, r4
 8024fd6:	e750      	b.n	8024e7a <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch (pPeriphClkInit->Usart3ClockSelection)
 8024fd8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8024fdc:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8024fe0:	d002      	beq.n	8024fe8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8024fe2:	2bc0      	cmp	r3, #192	@ 0xc0
 8024fe4:	f47f af58 	bne.w	8024e98 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    if (ret == HAL_OK)
 8024fe8:	b9a4      	cbnz	r4, 8025014 <HAL_RCCEx_PeriphCLKConfig+0x248>
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8024fea:	4a1c      	ldr	r2, [pc, #112]	@ (802505c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8024fec:	6e69      	ldr	r1, [r5, #100]	@ 0x64
 8024fee:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 8024ff2:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 8024ff6:	430b      	orrs	r3, r1
 8024ff8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8024ffc:	e74e      	b.n	8024e9c <HAL_RCCEx_PeriphCLKConfig+0xd0>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8024ffe:	f105 0008 	add.w	r0, r5, #8
 8025002:	f7ff fe0b 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025006:	4604      	mov	r4, r0
        break;
 8025008:	e7ee      	b.n	8024fe8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802500a:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 802500e:	f7ff fe71 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025012:	e7f8      	b.n	8025006 <HAL_RCCEx_PeriphCLKConfig+0x23a>
 8025014:	4626      	mov	r6, r4
 8025016:	e741      	b.n	8024e9c <HAL_RCCEx_PeriphCLKConfig+0xd0>
    switch (pPeriphClkInit->Uart4ClockSelection)
 8025018:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 802501c:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 8025020:	d003      	beq.n	802502a <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8025022:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8025026:	f47f af4a 	bne.w	8024ebe <HAL_RCCEx_PeriphCLKConfig+0xf2>
    if (ret == HAL_OK)
 802502a:	b9a4      	cbnz	r4, 8025056 <HAL_RCCEx_PeriphCLKConfig+0x28a>
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 802502c:	4a0b      	ldr	r2, [pc, #44]	@ (802505c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 802502e:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 8025030:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 8025034:	f423 6360 	bic.w	r3, r3, #3584	@ 0xe00
 8025038:	430b      	orrs	r3, r1
 802503a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 802503e:	e740      	b.n	8024ec2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025040:	f105 0008 	add.w	r0, r5, #8
 8025044:	f7ff fdea 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025048:	4604      	mov	r4, r0
        break;
 802504a:	e7ee      	b.n	802502a <HAL_RCCEx_PeriphCLKConfig+0x25e>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802504c:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025050:	f7ff fe50 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025054:	e7f8      	b.n	8025048 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8025056:	4626      	mov	r6, r4
 8025058:	e733      	b.n	8024ec2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 802505a:	bf00      	nop
 802505c:	44020c00 	.word	0x44020c00
    switch (pPeriphClkInit->Uart5ClockSelection)
 8025060:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8025064:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 8025068:	d003      	beq.n	8025072 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 802506a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 802506e:	f47f af39 	bne.w	8024ee4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    if (ret == HAL_OK)
 8025072:	b9a4      	cbnz	r4, 802509e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8025074:	4a5e      	ldr	r2, [pc, #376]	@ (80251f0 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8025076:	6ee9      	ldr	r1, [r5, #108]	@ 0x6c
 8025078:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 802507c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8025080:	430b      	orrs	r3, r1
 8025082:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8025086:	e72f      	b.n	8024ee8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025088:	f105 0008 	add.w	r0, r5, #8
 802508c:	f7ff fdc6 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025090:	4604      	mov	r4, r0
        break;
 8025092:	e7ee      	b.n	8025072 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025094:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025098:	f7ff fe2c 	bl	8024cf4 <RCCEx_PLL3_Config>
 802509c:	e7f8      	b.n	8025090 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 802509e:	4626      	mov	r6, r4
 80250a0:	e722      	b.n	8024ee8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (pPeriphClkInit->Usart6ClockSelection)
 80250a2:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80250a6:	f5b2 3f00 	cmp.w	r2, #131072	@ 0x20000
 80250aa:	d003      	beq.n	80250b4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 80250ac:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80250b0:	f47f af2b 	bne.w	8024f0a <HAL_RCCEx_PeriphCLKConfig+0x13e>
    if (ret == HAL_OK)
 80250b4:	b9a4      	cbnz	r4, 80250e0 <HAL_RCCEx_PeriphCLKConfig+0x314>
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80250b6:	4a4e      	ldr	r2, [pc, #312]	@ (80251f0 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 80250b8:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 80250ba:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 80250be:	f423 3360 	bic.w	r3, r3, #229376	@ 0x38000
 80250c2:	430b      	orrs	r3, r1
 80250c4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80250c8:	e721      	b.n	8024f0e <HAL_RCCEx_PeriphCLKConfig+0x142>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80250ca:	f105 0008 	add.w	r0, r5, #8
 80250ce:	f7ff fda5 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80250d2:	4604      	mov	r4, r0
        break;
 80250d4:	e7ee      	b.n	80250b4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80250d6:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80250da:	f7ff fe0b 	bl	8024cf4 <RCCEx_PLL3_Config>
 80250de:	e7f8      	b.n	80250d2 <HAL_RCCEx_PeriphCLKConfig+0x306>
 80250e0:	4626      	mov	r6, r4
 80250e2:	e714      	b.n	8024f0e <HAL_RCCEx_PeriphCLKConfig+0x142>
    switch (pPeriphClkInit->Uart7ClockSelection)
 80250e4:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80250e8:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 80250ec:	d003      	beq.n	80250f6 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 80250ee:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80250f2:	f47f af1d 	bne.w	8024f30 <HAL_RCCEx_PeriphCLKConfig+0x164>
    if (ret == HAL_OK)
 80250f6:	b9a4      	cbnz	r4, 8025122 <HAL_RCCEx_PeriphCLKConfig+0x356>
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 80250f8:	4a3d      	ldr	r2, [pc, #244]	@ (80251f0 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 80250fa:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 80250fc:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 8025100:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8025104:	430b      	orrs	r3, r1
 8025106:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 802510a:	e713      	b.n	8024f34 <HAL_RCCEx_PeriphCLKConfig+0x168>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 802510c:	f105 0008 	add.w	r0, r5, #8
 8025110:	f7ff fd84 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025114:	4604      	mov	r4, r0
        break;
 8025116:	e7ee      	b.n	80250f6 <HAL_RCCEx_PeriphCLKConfig+0x32a>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025118:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 802511c:	f7ff fdea 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025120:	e7f8      	b.n	8025114 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8025122:	4626      	mov	r6, r4
 8025124:	e706      	b.n	8024f34 <HAL_RCCEx_PeriphCLKConfig+0x168>
    switch (pPeriphClkInit->Uart8ClockSelection)
 8025126:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 802512a:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
 802512e:	d003      	beq.n	8025138 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8025130:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8025134:	f47f af0f 	bne.w	8024f56 <HAL_RCCEx_PeriphCLKConfig+0x18a>
    if (ret == HAL_OK)
 8025138:	b9a4      	cbnz	r4, 8025164 <HAL_RCCEx_PeriphCLKConfig+0x398>
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 802513a:	4a2d      	ldr	r2, [pc, #180]	@ (80251f0 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 802513c:	6fa9      	ldr	r1, [r5, #120]	@ 0x78
 802513e:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 8025142:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 8025146:	430b      	orrs	r3, r1
 8025148:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 802514c:	e705      	b.n	8024f5a <HAL_RCCEx_PeriphCLKConfig+0x18e>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 802514e:	f105 0008 	add.w	r0, r5, #8
 8025152:	f7ff fd63 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025156:	4604      	mov	r4, r0
        break;
 8025158:	e7ee      	b.n	8025138 <HAL_RCCEx_PeriphCLKConfig+0x36c>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802515a:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 802515e:	f7ff fdc9 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025162:	e7f8      	b.n	8025156 <HAL_RCCEx_PeriphCLKConfig+0x38a>
 8025164:	4626      	mov	r6, r4
 8025166:	e6f8      	b.n	8024f5a <HAL_RCCEx_PeriphCLKConfig+0x18e>
    switch (pPeriphClkInit->Uart9ClockSelection)
 8025168:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 802516c:	f1b2 6f80 	cmp.w	r2, #67108864	@ 0x4000000
 8025170:	d003      	beq.n	802517a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8025172:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8025176:	f47f af01 	bne.w	8024f7c <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    if (ret == HAL_OK)
 802517a:	b9a4      	cbnz	r4, 80251a6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 802517c:	4a1c      	ldr	r2, [pc, #112]	@ (80251f0 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 802517e:	6fe9      	ldr	r1, [r5, #124]	@ 0x7c
 8025180:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 8025184:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8025188:	430b      	orrs	r3, r1
 802518a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 802518e:	e6f7      	b.n	8024f80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025190:	f105 0008 	add.w	r0, r5, #8
 8025194:	f7ff fd42 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025198:	4604      	mov	r4, r0
        break;
 802519a:	e7ee      	b.n	802517a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802519c:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80251a0:	f7ff fda8 	bl	8024cf4 <RCCEx_PLL3_Config>
 80251a4:	e7f8      	b.n	8025198 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80251a6:	4626      	mov	r6, r4
 80251a8:	e6ea      	b.n	8024f80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    switch (pPeriphClkInit->Usart10ClockSelection)
 80251aa:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80251ae:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 80251b2:	d003      	beq.n	80251bc <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 80251b4:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80251b8:	f47f aef4 	bne.w	8024fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
    if (ret == HAL_OK)
 80251bc:	b9ac      	cbnz	r4, 80251ea <HAL_RCCEx_PeriphCLKConfig+0x41e>
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 80251be:	4a0c      	ldr	r2, [pc, #48]	@ (80251f0 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 80251c0:	f8d5 1080 	ldr.w	r1, [r5, #128]	@ 0x80
 80251c4:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 80251c8:	f023 5360 	bic.w	r3, r3, #939524096	@ 0x38000000
 80251cc:	430b      	orrs	r3, r1
 80251ce:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80251d2:	e6e9      	b.n	8024fa8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80251d4:	f105 0008 	add.w	r0, r5, #8
 80251d8:	f7ff fd20 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80251dc:	4604      	mov	r4, r0
        break;
 80251de:	e7ed      	b.n	80251bc <HAL_RCCEx_PeriphCLKConfig+0x3f0>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80251e0:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80251e4:	f7ff fd86 	bl	8024cf4 <RCCEx_PLL3_Config>
 80251e8:	e7f8      	b.n	80251dc <HAL_RCCEx_PeriphCLKConfig+0x410>
 80251ea:	4626      	mov	r6, r4
 80251ec:	e6dc      	b.n	8024fa8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80251ee:	bf00      	nop
 80251f0:	44020c00 	.word	0x44020c00
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80251f4:	f105 0008 	add.w	r0, r5, #8
 80251f8:	f7ff fd10 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80251fc:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 80251fe:	2c00      	cmp	r4, #0
 8025200:	f040 8122 	bne.w	8025448 <HAL_RCCEx_PeriphCLKConfig+0x67c>
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8025204:	4ab2      	ldr	r2, [pc, #712]	@ (80254d0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8025206:	f8d5 1084 	ldr.w	r1, [r5, #132]	@ 0x84
 802520a:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 802520e:	f023 0307 	bic.w	r3, r3, #7
 8025212:	430b      	orrs	r3, r1
 8025214:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8025218:	682b      	ldr	r3, [r5, #0]
 802521a:	0519      	lsls	r1, r3, #20
 802521c:	d50e      	bpl.n	802523c <HAL_RCCEx_PeriphCLKConfig+0x470>
    switch (pPeriphClkInit->Uart12ClockSelection)
 802521e:	f8d5 3088 	ldr.w	r3, [r5, #136]	@ 0x88
 8025222:	2b20      	cmp	r3, #32
 8025224:	f000 812b 	beq.w	802547e <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8025228:	f200 8110 	bhi.w	802544c <HAL_RCCEx_PeriphCLKConfig+0x680>
 802522c:	2b00      	cmp	r3, #0
 802522e:	f000 8114 	beq.w	802545a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8025232:	2b10      	cmp	r3, #16
 8025234:	f000 811d 	beq.w	8025472 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8025238:	2601      	movs	r6, #1
 802523a:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 802523c:	682b      	ldr	r3, [r5, #0]
 802523e:	04da      	lsls	r2, r3, #19
 8025240:	d510      	bpl.n	8025264 <HAL_RCCEx_PeriphCLKConfig+0x498>
    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8025242:	f8d5 308c 	ldr.w	r3, [r5, #140]	@ 0x8c
 8025246:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 802524a:	f000 813a 	beq.w	80254c2 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
 802524e:	f200 811d 	bhi.w	802548c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 8025252:	2b00      	cmp	r3, #0
 8025254:	f000 8123 	beq.w	802549e <HAL_RCCEx_PeriphCLKConfig+0x6d2>
 8025258:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 802525c:	f000 812b 	beq.w	80254b6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8025260:	2601      	movs	r6, #1
 8025262:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8025264:	682b      	ldr	r3, [r5, #0]
 8025266:	049b      	lsls	r3, r3, #18
 8025268:	d50c      	bpl.n	8025284 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    switch (pPeriphClkInit->I2c1ClockSelection)
 802526a:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 802526e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8025272:	f000 8141 	beq.w	80254f8 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8025276:	f200 812d 	bhi.w	80254d4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 802527a:	2b00      	cmp	r3, #0
 802527c:	f000 8130 	beq.w	80254e0 <HAL_RCCEx_PeriphCLKConfig+0x714>
 8025280:	2601      	movs	r6, #1
 8025282:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8025284:	682b      	ldr	r3, [r5, #0]
 8025286:	045f      	lsls	r7, r3, #17
 8025288:	d50c      	bpl.n	80252a4 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    switch (pPeriphClkInit->I2c2ClockSelection)
 802528a:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 802528e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8025292:	f000 814b 	beq.w	802552c <HAL_RCCEx_PeriphCLKConfig+0x760>
 8025296:	f200 8137 	bhi.w	8025508 <HAL_RCCEx_PeriphCLKConfig+0x73c>
 802529a:	2b00      	cmp	r3, #0
 802529c:	f000 813a 	beq.w	8025514 <HAL_RCCEx_PeriphCLKConfig+0x748>
 80252a0:	2601      	movs	r6, #1
 80252a2:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80252a4:	682b      	ldr	r3, [r5, #0]
 80252a6:	0418      	lsls	r0, r3, #16
 80252a8:	d50c      	bpl.n	80252c4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    switch (pPeriphClkInit->I2c3ClockSelection)
 80252aa:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80252ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80252b2:	f000 8155 	beq.w	8025560 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80252b6:	f200 8141 	bhi.w	802553c <HAL_RCCEx_PeriphCLKConfig+0x770>
 80252ba:	2b00      	cmp	r3, #0
 80252bc:	f000 8144 	beq.w	8025548 <HAL_RCCEx_PeriphCLKConfig+0x77c>
 80252c0:	2601      	movs	r6, #1
 80252c2:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80252c4:	686b      	ldr	r3, [r5, #4]
 80252c6:	0559      	lsls	r1, r3, #21
 80252c8:	d50c      	bpl.n	80252e4 <HAL_RCCEx_PeriphCLKConfig+0x518>
    switch (pPeriphClkInit->I2c4ClockSelection)
 80252ca:	f8d5 309c 	ldr.w	r3, [r5, #156]	@ 0x9c
 80252ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80252d2:	f000 815f 	beq.w	8025594 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 80252d6:	f200 814b 	bhi.w	8025570 <HAL_RCCEx_PeriphCLKConfig+0x7a4>
 80252da:	2b00      	cmp	r3, #0
 80252dc:	f000 814e 	beq.w	802557c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
 80252e0:	2601      	movs	r6, #1
 80252e2:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80252e4:	682b      	ldr	r3, [r5, #0]
 80252e6:	03da      	lsls	r2, r3, #15
 80252e8:	d50b      	bpl.n	8025302 <HAL_RCCEx_PeriphCLKConfig+0x536>
    switch (pPeriphClkInit->I3c1ClockSelection)
 80252ea:	f8d5 30a0 	ldr.w	r3, [r5, #160]	@ 0xa0
 80252ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80252f2:	f000 8157 	beq.w	80255a4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 80252f6:	f033 7300 	bics.w	r3, r3, #33554432	@ 0x2000000
 80252fa:	f000 8158 	beq.w	80255ae <HAL_RCCEx_PeriphCLKConfig+0x7e2>
 80252fe:	2601      	movs	r6, #1
 8025300:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8025302:	e9d5 1300 	ldrd	r1, r3, [r5]
 8025306:	051b      	lsls	r3, r3, #20
 8025308:	d509      	bpl.n	802531e <HAL_RCCEx_PeriphCLKConfig+0x552>
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 802530a:	4b71      	ldr	r3, [pc, #452]	@ (80254d0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 802530c:	69da      	ldr	r2, [r3, #28]
 802530e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8025312:	61da      	str	r2, [r3, #28]
 8025314:	69da      	ldr	r2, [r3, #28]
 8025316:	f8d5 0100 	ldr.w	r0, [r5, #256]	@ 0x100
 802531a:	4302      	orrs	r2, r0
 802531c:	61da      	str	r2, [r3, #28]
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 802531e:	038f      	lsls	r7, r1, #14
 8025320:	d510      	bpl.n	8025344 <HAL_RCCEx_PeriphCLKConfig+0x578>
    switch (pPeriphClkInit->Lptim1ClockSelection)
 8025322:	f8d5 30a4 	ldr.w	r3, [r5, #164]	@ 0xa4
 8025326:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802532a:	f000 8169 	beq.w	8025600 <HAL_RCCEx_PeriphCLKConfig+0x834>
 802532e:	f200 814c 	bhi.w	80255ca <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8025332:	2b00      	cmp	r3, #0
 8025334:	f000 8152 	beq.w	80255dc <HAL_RCCEx_PeriphCLKConfig+0x810>
 8025338:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 802533c:	f000 815a 	beq.w	80255f4 <HAL_RCCEx_PeriphCLKConfig+0x828>
 8025340:	2601      	movs	r6, #1
 8025342:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8025344:	682b      	ldr	r3, [r5, #0]
 8025346:	0358      	lsls	r0, r3, #13
 8025348:	d510      	bpl.n	802536c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    switch (pPeriphClkInit->Lptim2ClockSelection)
 802534a:	f8d5 30a8 	ldr.w	r3, [r5, #168]	@ 0xa8
 802534e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8025352:	f000 8177 	beq.w	8025644 <HAL_RCCEx_PeriphCLKConfig+0x878>
 8025356:	f200 815a 	bhi.w	802560e <HAL_RCCEx_PeriphCLKConfig+0x842>
 802535a:	2b00      	cmp	r3, #0
 802535c:	f000 8160 	beq.w	8025620 <HAL_RCCEx_PeriphCLKConfig+0x854>
 8025360:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8025364:	f000 8168 	beq.w	8025638 <HAL_RCCEx_PeriphCLKConfig+0x86c>
 8025368:	2601      	movs	r6, #1
 802536a:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 802536c:	686b      	ldr	r3, [r5, #4]
 802536e:	0699      	lsls	r1, r3, #26
 8025370:	d510      	bpl.n	8025394 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    switch (pPeriphClkInit->Lptim3ClockSelection)
 8025372:	f8d5 30ac 	ldr.w	r3, [r5, #172]	@ 0xac
 8025376:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802537a:	f000 8185 	beq.w	8025688 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 802537e:	f200 8168 	bhi.w	8025652 <HAL_RCCEx_PeriphCLKConfig+0x886>
 8025382:	2b00      	cmp	r3, #0
 8025384:	f000 816e 	beq.w	8025664 <HAL_RCCEx_PeriphCLKConfig+0x898>
 8025388:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802538c:	f000 8176 	beq.w	802567c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 8025390:	2601      	movs	r6, #1
 8025392:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8025394:	686b      	ldr	r3, [r5, #4]
 8025396:	065a      	lsls	r2, r3, #25
 8025398:	d510      	bpl.n	80253bc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
    switch (pPeriphClkInit->Lptim4ClockSelection)
 802539a:	f8d5 30b0 	ldr.w	r3, [r5, #176]	@ 0xb0
 802539e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80253a2:	f000 8193 	beq.w	80256cc <HAL_RCCEx_PeriphCLKConfig+0x900>
 80253a6:	f200 8176 	bhi.w	8025696 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
 80253aa:	2b00      	cmp	r3, #0
 80253ac:	f000 817c 	beq.w	80256a8 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 80253b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80253b4:	f000 8184 	beq.w	80256c0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 80253b8:	2601      	movs	r6, #1
 80253ba:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80253bc:	686b      	ldr	r3, [r5, #4]
 80253be:	061b      	lsls	r3, r3, #24
 80253c0:	d510      	bpl.n	80253e4 <HAL_RCCEx_PeriphCLKConfig+0x618>
    switch (pPeriphClkInit->Lptim5ClockSelection)
 80253c2:	f8d5 30b4 	ldr.w	r3, [r5, #180]	@ 0xb4
 80253c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80253ca:	f000 81a1 	beq.w	8025710 <HAL_RCCEx_PeriphCLKConfig+0x944>
 80253ce:	f200 8184 	bhi.w	80256da <HAL_RCCEx_PeriphCLKConfig+0x90e>
 80253d2:	2b00      	cmp	r3, #0
 80253d4:	f000 818a 	beq.w	80256ec <HAL_RCCEx_PeriphCLKConfig+0x920>
 80253d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80253dc:	f000 8192 	beq.w	8025704 <HAL_RCCEx_PeriphCLKConfig+0x938>
 80253e0:	2601      	movs	r6, #1
 80253e2:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 80253e4:	686b      	ldr	r3, [r5, #4]
 80253e6:	05df      	lsls	r7, r3, #23
 80253e8:	d510      	bpl.n	802540c <HAL_RCCEx_PeriphCLKConfig+0x640>
    switch (pPeriphClkInit->Lptim6ClockSelection)
 80253ea:	f8d5 30b8 	ldr.w	r3, [r5, #184]	@ 0xb8
 80253ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80253f2:	f000 81af 	beq.w	8025754 <HAL_RCCEx_PeriphCLKConfig+0x988>
 80253f6:	f200 8192 	bhi.w	802571e <HAL_RCCEx_PeriphCLKConfig+0x952>
 80253fa:	2b00      	cmp	r3, #0
 80253fc:	f000 8198 	beq.w	8025730 <HAL_RCCEx_PeriphCLKConfig+0x964>
 8025400:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8025404:	f000 81a0 	beq.w	8025748 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 8025408:	2601      	movs	r6, #1
 802540a:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 802540c:	682b      	ldr	r3, [r5, #0]
 802540e:	0318      	lsls	r0, r3, #12
 8025410:	f140 81b9 	bpl.w	8025786 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
    switch (pPeriphClkInit->Sai1ClockSelection)
 8025414:	f8d5 30c0 	ldr.w	r3, [r5, #192]	@ 0xc0
 8025418:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802541c:	f000 81d3 	beq.w	80257c6 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 8025420:	f200 819f 	bhi.w	8025762 <HAL_RCCEx_PeriphCLKConfig+0x996>
 8025424:	2b00      	cmp	r3, #0
 8025426:	f000 81c2 	beq.w	80257ae <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 802542a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802542e:	f000 81c4 	beq.w	80257ba <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 8025432:	2601      	movs	r6, #1
 8025434:	4634      	mov	r4, r6
 8025436:	e1a6      	b.n	8025786 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025438:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 802543c:	f7ff fc5a 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025440:	e6dc      	b.n	80251fc <HAL_RCCEx_PeriphCLKConfig+0x430>
    switch (pPeriphClkInit->Usart11ClockSelection)
 8025442:	2601      	movs	r6, #1
 8025444:	4634      	mov	r4, r6
 8025446:	e6e7      	b.n	8025218 <HAL_RCCEx_PeriphCLKConfig+0x44c>
 8025448:	4626      	mov	r6, r4
 802544a:	e6e5      	b.n	8025218 <HAL_RCCEx_PeriphCLKConfig+0x44c>
    switch (pPeriphClkInit->Uart12ClockSelection)
 802544c:	f023 0210 	bic.w	r2, r3, #16
 8025450:	2a40      	cmp	r2, #64	@ 0x40
 8025452:	d002      	beq.n	802545a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8025454:	2b30      	cmp	r3, #48	@ 0x30
 8025456:	f47f aeef 	bne.w	8025238 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    if (ret == HAL_OK)
 802545a:	b9ac      	cbnz	r4, 8025488 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 802545c:	4a1c      	ldr	r2, [pc, #112]	@ (80254d0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 802545e:	f8d5 1088 	ldr.w	r1, [r5, #136]	@ 0x88
 8025462:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 8025466:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 802546a:	430b      	orrs	r3, r1
 802546c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8025470:	e6e4      	b.n	802523c <HAL_RCCEx_PeriphCLKConfig+0x470>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025472:	f105 0008 	add.w	r0, r5, #8
 8025476:	f7ff fbd1 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802547a:	4604      	mov	r4, r0
        break;
 802547c:	e7ed      	b.n	802545a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802547e:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025482:	f7ff fc37 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025486:	e7f8      	b.n	802547a <HAL_RCCEx_PeriphCLKConfig+0x6ae>
 8025488:	4626      	mov	r6, r4
 802548a:	e6d7      	b.n	802523c <HAL_RCCEx_PeriphCLKConfig+0x470>
    switch (pPeriphClkInit->Lpuart1ClockSelection)
 802548c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8025490:	f1b2 6f80 	cmp.w	r2, #67108864	@ 0x4000000
 8025494:	d003      	beq.n	802549e <HAL_RCCEx_PeriphCLKConfig+0x6d2>
 8025496:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 802549a:	f47f aee1 	bne.w	8025260 <HAL_RCCEx_PeriphCLKConfig+0x494>
    if (ret == HAL_OK)
 802549e:	b9ac      	cbnz	r4, 80254cc <HAL_RCCEx_PeriphCLKConfig+0x700>
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80254a0:	4a0b      	ldr	r2, [pc, #44]	@ (80254d0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80254a2:	f8d5 108c 	ldr.w	r1, [r5, #140]	@ 0x8c
 80254a6:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 80254aa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80254ae:	430b      	orrs	r3, r1
 80254b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80254b4:	e6d6      	b.n	8025264 <HAL_RCCEx_PeriphCLKConfig+0x498>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80254b6:	f105 0008 	add.w	r0, r5, #8
 80254ba:	f7ff fbaf 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80254be:	4604      	mov	r4, r0
        break;
 80254c0:	e7ed      	b.n	802549e <HAL_RCCEx_PeriphCLKConfig+0x6d2>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80254c2:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80254c6:	f7ff fc15 	bl	8024cf4 <RCCEx_PLL3_Config>
 80254ca:	e7f8      	b.n	80254be <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80254cc:	4626      	mov	r6, r4
 80254ce:	e6c9      	b.n	8025264 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80254d0:	44020c00 	.word	0x44020c00
    switch (pPeriphClkInit->I2c1ClockSelection)
 80254d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80254d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80254dc:	f47f aed0 	bne.w	8025280 <HAL_RCCEx_PeriphCLKConfig+0x4b4>
    if (ret == HAL_OK)
 80254e0:	b984      	cbnz	r4, 8025504 <HAL_RCCEx_PeriphCLKConfig+0x738>
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80254e2:	4abc      	ldr	r2, [pc, #752]	@ (80257d4 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80254e4:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
 80254e8:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 80254ec:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80254f0:	430b      	orrs	r3, r1
 80254f2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80254f6:	e6c5      	b.n	8025284 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80254f8:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80254fc:	f7ff fbfa 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025500:	4604      	mov	r4, r0
        break;
 8025502:	e7ed      	b.n	80254e0 <HAL_RCCEx_PeriphCLKConfig+0x714>
 8025504:	4626      	mov	r6, r4
 8025506:	e6bd      	b.n	8025284 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    switch (pPeriphClkInit->I2c2ClockSelection)
 8025508:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 802550c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8025510:	f47f aec6 	bne.w	80252a0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    if (ret == HAL_OK)
 8025514:	b984      	cbnz	r4, 8025538 <HAL_RCCEx_PeriphCLKConfig+0x76c>
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8025516:	4aaf      	ldr	r2, [pc, #700]	@ (80257d4 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 8025518:	f8d5 1094 	ldr.w	r1, [r5, #148]	@ 0x94
 802551c:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8025520:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8025524:	430b      	orrs	r3, r1
 8025526:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 802552a:	e6bb      	b.n	80252a4 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802552c:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025530:	f7ff fbe0 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025534:	4604      	mov	r4, r0
        break;
 8025536:	e7ed      	b.n	8025514 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8025538:	4626      	mov	r6, r4
 802553a:	e6b3      	b.n	80252a4 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    switch (pPeriphClkInit->I2c3ClockSelection)
 802553c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8025540:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8025544:	f47f aebc 	bne.w	80252c0 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    if (ret == HAL_OK)
 8025548:	b984      	cbnz	r4, 802556c <HAL_RCCEx_PeriphCLKConfig+0x7a0>
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 802554a:	4aa2      	ldr	r2, [pc, #648]	@ (80257d4 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 802554c:	f8d5 1098 	ldr.w	r1, [r5, #152]	@ 0x98
 8025550:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8025554:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8025558:	430b      	orrs	r3, r1
 802555a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 802555e:	e6b1      	b.n	80252c4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025560:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025564:	f7ff fbc6 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025568:	4604      	mov	r4, r0
        break;
 802556a:	e7ed      	b.n	8025548 <HAL_RCCEx_PeriphCLKConfig+0x77c>
 802556c:	4626      	mov	r6, r4
 802556e:	e6a9      	b.n	80252c4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    switch (pPeriphClkInit->I2c4ClockSelection)
 8025570:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8025574:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8025578:	f47f aeb2 	bne.w	80252e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    if (ret == HAL_OK)
 802557c:	b984      	cbnz	r4, 80255a0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 802557e:	4a95      	ldr	r2, [pc, #596]	@ (80257d4 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 8025580:	f8d5 109c 	ldr.w	r1, [r5, #156]	@ 0x9c
 8025584:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8025588:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 802558c:	430b      	orrs	r3, r1
 802558e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8025592:	e6a7      	b.n	80252e4 <HAL_RCCEx_PeriphCLKConfig+0x518>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025594:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025598:	f7ff fbac 	bl	8024cf4 <RCCEx_PLL3_Config>
 802559c:	4604      	mov	r4, r0
        break;
 802559e:	e7ed      	b.n	802557c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
 80255a0:	4626      	mov	r6, r4
 80255a2:	e69f      	b.n	80252e4 <HAL_RCCEx_PeriphCLKConfig+0x518>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80255a4:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80255a8:	f7ff fba4 	bl	8024cf4 <RCCEx_PLL3_Config>
 80255ac:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 80255ae:	b954      	cbnz	r4, 80255c6 <HAL_RCCEx_PeriphCLKConfig+0x7fa>
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80255b0:	4a88      	ldr	r2, [pc, #544]	@ (80257d4 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80255b2:	f8d5 10a0 	ldr.w	r1, [r5, #160]	@ 0xa0
 80255b6:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 80255ba:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80255be:	430b      	orrs	r3, r1
 80255c0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80255c4:	e69d      	b.n	8025302 <HAL_RCCEx_PeriphCLKConfig+0x536>
 80255c6:	4626      	mov	r6, r4
 80255c8:	e69b      	b.n	8025302 <HAL_RCCEx_PeriphCLKConfig+0x536>
    switch (pPeriphClkInit->Lptim1ClockSelection)
 80255ca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80255ce:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80255d2:	d003      	beq.n	80255dc <HAL_RCCEx_PeriphCLKConfig+0x810>
 80255d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80255d8:	f47f aeb2 	bne.w	8025340 <HAL_RCCEx_PeriphCLKConfig+0x574>
    if (ret == HAL_OK)
 80255dc:	b9ac      	cbnz	r4, 802560a <HAL_RCCEx_PeriphCLKConfig+0x83e>
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80255de:	4a7d      	ldr	r2, [pc, #500]	@ (80257d4 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80255e0:	f8d5 10a4 	ldr.w	r1, [r5, #164]	@ 0xa4
 80255e4:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 80255e8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80255ec:	430b      	orrs	r3, r1
 80255ee:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80255f2:	e6a7      	b.n	8025344 <HAL_RCCEx_PeriphCLKConfig+0x578>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80255f4:	f105 0008 	add.w	r0, r5, #8
 80255f8:	f7ff fb10 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80255fc:	4604      	mov	r4, r0
        break;
 80255fe:	e7ed      	b.n	80255dc <HAL_RCCEx_PeriphCLKConfig+0x810>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025600:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025604:	f7ff fb76 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025608:	e7f8      	b.n	80255fc <HAL_RCCEx_PeriphCLKConfig+0x830>
 802560a:	4626      	mov	r6, r4
 802560c:	e69a      	b.n	8025344 <HAL_RCCEx_PeriphCLKConfig+0x578>
    switch (pPeriphClkInit->Lptim2ClockSelection)
 802560e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8025612:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 8025616:	d003      	beq.n	8025620 <HAL_RCCEx_PeriphCLKConfig+0x854>
 8025618:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 802561c:	f47f aea4 	bne.w	8025368 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    if (ret == HAL_OK)
 8025620:	b9ac      	cbnz	r4, 802564e <HAL_RCCEx_PeriphCLKConfig+0x882>
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8025622:	4a6c      	ldr	r2, [pc, #432]	@ (80257d4 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 8025624:	f8d5 10a8 	ldr.w	r1, [r5, #168]	@ 0xa8
 8025628:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 802562c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8025630:	430b      	orrs	r3, r1
 8025632:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8025636:	e699      	b.n	802536c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025638:	f105 0008 	add.w	r0, r5, #8
 802563c:	f7ff faee 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025640:	4604      	mov	r4, r0
        break;
 8025642:	e7ed      	b.n	8025620 <HAL_RCCEx_PeriphCLKConfig+0x854>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025644:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025648:	f7ff fb54 	bl	8024cf4 <RCCEx_PLL3_Config>
 802564c:	e7f8      	b.n	8025640 <HAL_RCCEx_PeriphCLKConfig+0x874>
 802564e:	4626      	mov	r6, r4
 8025650:	e68c      	b.n	802536c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    switch (pPeriphClkInit->Lptim3ClockSelection)
 8025652:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8025656:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 802565a:	d003      	beq.n	8025664 <HAL_RCCEx_PeriphCLKConfig+0x898>
 802565c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8025660:	f47f ae96 	bne.w	8025390 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
    if (ret == HAL_OK)
 8025664:	b9ac      	cbnz	r4, 8025692 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8025666:	4a5b      	ldr	r2, [pc, #364]	@ (80257d4 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 8025668:	f8d5 10ac 	ldr.w	r1, [r5, #172]	@ 0xac
 802566c:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 8025670:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8025674:	430b      	orrs	r3, r1
 8025676:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 802567a:	e68b      	b.n	8025394 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 802567c:	f105 0008 	add.w	r0, r5, #8
 8025680:	f7ff facc 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025684:	4604      	mov	r4, r0
        break;
 8025686:	e7ed      	b.n	8025664 <HAL_RCCEx_PeriphCLKConfig+0x898>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025688:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 802568c:	f7ff fb32 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025690:	e7f8      	b.n	8025684 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8025692:	4626      	mov	r6, r4
 8025694:	e67e      	b.n	8025394 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    switch (pPeriphClkInit->Lptim4ClockSelection)
 8025696:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 802569a:	f5b2 0f80 	cmp.w	r2, #4194304	@ 0x400000
 802569e:	d003      	beq.n	80256a8 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 80256a0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80256a4:	f47f ae88 	bne.w	80253b8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    if (ret == HAL_OK)
 80256a8:	b9ac      	cbnz	r4, 80256d6 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 80256aa:	4a4a      	ldr	r2, [pc, #296]	@ (80257d4 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80256ac:	f8d5 10b0 	ldr.w	r1, [r5, #176]	@ 0xb0
 80256b0:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 80256b4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80256b8:	430b      	orrs	r3, r1
 80256ba:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80256be:	e67d      	b.n	80253bc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80256c0:	f105 0008 	add.w	r0, r5, #8
 80256c4:	f7ff faaa 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80256c8:	4604      	mov	r4, r0
        break;
 80256ca:	e7ed      	b.n	80256a8 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80256cc:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80256d0:	f7ff fb10 	bl	8024cf4 <RCCEx_PLL3_Config>
 80256d4:	e7f8      	b.n	80256c8 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 80256d6:	4626      	mov	r6, r4
 80256d8:	e670      	b.n	80253bc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
    switch (pPeriphClkInit->Lptim5ClockSelection)
 80256da:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80256de:	f1b2 6f80 	cmp.w	r2, #67108864	@ 0x4000000
 80256e2:	d003      	beq.n	80256ec <HAL_RCCEx_PeriphCLKConfig+0x920>
 80256e4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80256e8:	f47f ae7a 	bne.w	80253e0 <HAL_RCCEx_PeriphCLKConfig+0x614>
    if (ret == HAL_OK)
 80256ec:	b9ac      	cbnz	r4, 802571a <HAL_RCCEx_PeriphCLKConfig+0x94e>
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 80256ee:	4a39      	ldr	r2, [pc, #228]	@ (80257d4 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80256f0:	f8d5 10b4 	ldr.w	r1, [r5, #180]	@ 0xb4
 80256f4:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 80256f8:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80256fc:	430b      	orrs	r3, r1
 80256fe:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8025702:	e66f      	b.n	80253e4 <HAL_RCCEx_PeriphCLKConfig+0x618>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025704:	f105 0008 	add.w	r0, r5, #8
 8025708:	f7ff fa88 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802570c:	4604      	mov	r4, r0
        break;
 802570e:	e7ed      	b.n	80256ec <HAL_RCCEx_PeriphCLKConfig+0x920>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025710:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025714:	f7ff faee 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025718:	e7f8      	b.n	802570c <HAL_RCCEx_PeriphCLKConfig+0x940>
 802571a:	4626      	mov	r6, r4
 802571c:	e662      	b.n	80253e4 <HAL_RCCEx_PeriphCLKConfig+0x618>
    switch (pPeriphClkInit->Lptim6ClockSelection)
 802571e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8025722:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8025726:	d003      	beq.n	8025730 <HAL_RCCEx_PeriphCLKConfig+0x964>
 8025728:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 802572c:	f47f ae6c 	bne.w	8025408 <HAL_RCCEx_PeriphCLKConfig+0x63c>
    if (ret == HAL_OK)
 8025730:	b9ac      	cbnz	r4, 802575e <HAL_RCCEx_PeriphCLKConfig+0x992>
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8025732:	4a28      	ldr	r2, [pc, #160]	@ (80257d4 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 8025734:	f8d5 10b8 	ldr.w	r1, [r5, #184]	@ 0xb8
 8025738:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 802573c:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8025740:	430b      	orrs	r3, r1
 8025742:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8025746:	e661      	b.n	802540c <HAL_RCCEx_PeriphCLKConfig+0x640>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025748:	f105 0008 	add.w	r0, r5, #8
 802574c:	f7ff fa66 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025750:	4604      	mov	r4, r0
        break;
 8025752:	e7ed      	b.n	8025730 <HAL_RCCEx_PeriphCLKConfig+0x964>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025754:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025758:	f7ff facc 	bl	8024cf4 <RCCEx_PLL3_Config>
 802575c:	e7f8      	b.n	8025750 <HAL_RCCEx_PeriphCLKConfig+0x984>
 802575e:	4626      	mov	r6, r4
 8025760:	e654      	b.n	802540c <HAL_RCCEx_PeriphCLKConfig+0x640>
    switch (pPeriphClkInit->Sai1ClockSelection)
 8025762:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8025766:	d003      	beq.n	8025770 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
 8025768:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 802576c:	f47f ae61 	bne.w	8025432 <HAL_RCCEx_PeriphCLKConfig+0x666>
    if (ret == HAL_OK)
 8025770:	bb74      	cbnz	r4, 80257d0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8025772:	4a18      	ldr	r2, [pc, #96]	@ (80257d4 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 8025774:	f8d5 10c0 	ldr.w	r1, [r5, #192]	@ 0xc0
 8025778:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 802577c:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8025780:	430b      	orrs	r3, r1
 8025782:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8025786:	682b      	ldr	r3, [r5, #0]
 8025788:	02d9      	lsls	r1, r3, #11
 802578a:	d538      	bpl.n	80257fe <HAL_RCCEx_PeriphCLKConfig+0xa32>
    switch (pPeriphClkInit->Sai2ClockSelection)
 802578c:	f8d5 30c4 	ldr.w	r3, [r5, #196]	@ 0xc4
 8025790:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8025794:	f000 80cc 	beq.w	8025930 <HAL_RCCEx_PeriphCLKConfig+0xb64>
 8025798:	d81e      	bhi.n	80257d8 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 802579a:	2b00      	cmp	r3, #0
 802579c:	f000 80bc 	beq.w	8025918 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
 80257a0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80257a4:	f000 80be 	beq.w	8025924 <HAL_RCCEx_PeriphCLKConfig+0xb58>
 80257a8:	2601      	movs	r6, #1
 80257aa:	4634      	mov	r4, r6
 80257ac:	e027      	b.n	80257fe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80257ae:	4a09      	ldr	r2, [pc, #36]	@ (80257d4 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80257b0:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80257b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80257b6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80257b8:	e7da      	b.n	8025770 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80257ba:	f105 0008 	add.w	r0, r5, #8
 80257be:	f7ff fa2d 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80257c2:	4604      	mov	r4, r0
        break;
 80257c4:	e7d4      	b.n	8025770 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80257c6:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80257ca:	f7ff fa93 	bl	8024cf4 <RCCEx_PLL3_Config>
 80257ce:	e7f8      	b.n	80257c2 <HAL_RCCEx_PeriphCLKConfig+0x9f6>
 80257d0:	4626      	mov	r6, r4
 80257d2:	e7d8      	b.n	8025786 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 80257d4:	44020c00 	.word	0x44020c00
    switch (pPeriphClkInit->Sai2ClockSelection)
 80257d8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80257dc:	d002      	beq.n	80257e4 <HAL_RCCEx_PeriphCLKConfig+0xa18>
 80257de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80257e2:	d1e1      	bne.n	80257a8 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
    if (ret == HAL_OK)
 80257e4:	2c00      	cmp	r4, #0
 80257e6:	f040 80a8 	bne.w	802593a <HAL_RCCEx_PeriphCLKConfig+0xb6e>
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80257ea:	4aa8      	ldr	r2, [pc, #672]	@ (8025a8c <HAL_RCCEx_PeriphCLKConfig+0xcc0>)
 80257ec:	f8d5 10c4 	ldr.w	r1, [r5, #196]	@ 0xc4
 80257f0:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 80257f4:	f423 1360 	bic.w	r3, r3, #3670016	@ 0x380000
 80257f8:	430b      	orrs	r3, r1
 80257fa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80257fe:	682b      	ldr	r3, [r5, #0]
 8025800:	029a      	lsls	r2, r3, #10
 8025802:	d516      	bpl.n	8025832 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    switch (pPeriphClkInit->AdcDacClockSelection)
 8025804:	f8d5 30d0 	ldr.w	r3, [r5, #208]	@ 0xd0
 8025808:	2b02      	cmp	r3, #2
 802580a:	f000 8098 	beq.w	802593e <HAL_RCCEx_PeriphCLKConfig+0xb72>
 802580e:	d903      	bls.n	8025818 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8025810:	3b03      	subs	r3, #3
 8025812:	2b02      	cmp	r3, #2
 8025814:	f200 8099 	bhi.w	802594a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    if (ret == HAL_OK)
 8025818:	2c00      	cmp	r4, #0
 802581a:	f040 8099 	bne.w	8025950 <HAL_RCCEx_PeriphCLKConfig+0xb84>
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 802581e:	4a9b      	ldr	r2, [pc, #620]	@ (8025a8c <HAL_RCCEx_PeriphCLKConfig+0xcc0>)
 8025820:	f8d5 10d0 	ldr.w	r1, [r5, #208]	@ 0xd0
 8025824:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 8025828:	f023 0307 	bic.w	r3, r3, #7
 802582c:	430b      	orrs	r3, r1
 802582e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8025832:	e9d5 0300 	ldrd	r0, r3, [r5]
 8025836:	059b      	lsls	r3, r3, #22
 8025838:	d510      	bpl.n	802585c <HAL_RCCEx_PeriphCLKConfig+0xa90>
    switch (pPeriphClkInit->DacLowPowerClockSelection)
 802583a:	f8d5 10d4 	ldr.w	r1, [r5, #212]	@ 0xd4
 802583e:	f031 0308 	bics.w	r3, r1, #8
 8025842:	f040 8087 	bne.w	8025954 <HAL_RCCEx_PeriphCLKConfig+0xb88>
    if (ret == HAL_OK)
 8025846:	2c00      	cmp	r4, #0
 8025848:	f040 8087 	bne.w	802595a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 802584c:	4a8f      	ldr	r2, [pc, #572]	@ (8025a8c <HAL_RCCEx_PeriphCLKConfig+0xcc0>)
 802584e:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 8025852:	f023 0308 	bic.w	r3, r3, #8
 8025856:	430b      	orrs	r3, r1
 8025858:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 802585c:	0187      	lsls	r7, r0, #6
 802585e:	d534      	bpl.n	80258ca <HAL_RCCEx_PeriphCLKConfig+0xafe>
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8025860:	4f8b      	ldr	r7, [pc, #556]	@ (8025a90 <HAL_RCCEx_PeriphCLKConfig+0xcc4>)
 8025862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025864:	f043 0301 	orr.w	r3, r3, #1
 8025868:	627b      	str	r3, [r7, #36]	@ 0x24
    tickstart = HAL_GetTick();
 802586a:	f7fc fb1b 	bl	8021ea4 <HAL_GetTick>
 802586e:	4680      	mov	r8, r0
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8025870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025872:	07d8      	lsls	r0, r3, #31
 8025874:	d573      	bpl.n	802595e <HAL_RCCEx_PeriphCLKConfig+0xb92>
    if (ret == HAL_OK)
 8025876:	2c00      	cmp	r4, #0
 8025878:	f040 80a7 	bne.w	80259ca <HAL_RCCEx_PeriphCLKConfig+0xbfe>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 802587c:	4b83      	ldr	r3, [pc, #524]	@ (8025a8c <HAL_RCCEx_PeriphCLKConfig+0xcc0>)
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 802587e:	f8d5 20f4 	ldr.w	r2, [r5, #244]	@ 0xf4
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8025882:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8025886:	f411 7140 	ands.w	r1, r1, #768	@ 0x300
 802588a:	d171      	bne.n	8025970 <HAL_RCCEx_PeriphCLKConfig+0xba4>
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 802588c:	f8d5 30f4 	ldr.w	r3, [r5, #244]	@ 0xf4
 8025890:	497e      	ldr	r1, [pc, #504]	@ (8025a8c <HAL_RCCEx_PeriphCLKConfig+0xcc0>)
 8025892:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8025896:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 802589a:	f040 8092 	bne.w	80259c2 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 802589e:	69c8      	ldr	r0, [r1, #28]
 80258a0:	4a7c      	ldr	r2, [pc, #496]	@ (8025a94 <HAL_RCCEx_PeriphCLKConfig+0xcc8>)
 80258a2:	f420 507c 	bic.w	r0, r0, #16128	@ 0x3f00
 80258a6:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 80258aa:	4302      	orrs	r2, r0
 80258ac:	61ca      	str	r2, [r1, #28]
 80258ae:	4a77      	ldr	r2, [pc, #476]	@ (8025a8c <HAL_RCCEx_PeriphCLKConfig+0xcc0>)
 80258b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80258b4:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
 80258b8:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 80258bc:	f8c2 10f0 	str.w	r1, [r2, #240]	@ 0xf0
 80258c0:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
 80258c4:	430b      	orrs	r3, r1
 80258c6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80258ca:	6829      	ldr	r1, [r5, #0]
 80258cc:	014b      	lsls	r3, r1, #5
 80258ce:	d509      	bpl.n	80258e4 <HAL_RCCEx_PeriphCLKConfig+0xb18>
    switch (pPeriphClkInit->RngClockSelection)
 80258d0:	f8d5 20c8 	ldr.w	r2, [r5, #200]	@ 0xc8
 80258d4:	2a10      	cmp	r2, #16
 80258d6:	f000 8088 	beq.w	80259ea <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80258da:	d878      	bhi.n	80259ce <HAL_RCCEx_PeriphCLKConfig+0xc02>
 80258dc:	2a00      	cmp	r2, #0
 80258de:	d07a      	beq.n	80259d6 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 80258e0:	2601      	movs	r6, #1
 80258e2:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80258e4:	024f      	lsls	r7, r1, #9
 80258e6:	d509      	bpl.n	80258fc <HAL_RCCEx_PeriphCLKConfig+0xb30>
    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 80258e8:	f8d5 30cc 	ldr.w	r3, [r5, #204]	@ 0xcc
 80258ec:	2b00      	cmp	r3, #0
 80258ee:	f000 8084 	beq.w	80259fa <HAL_RCCEx_PeriphCLKConfig+0xc2e>
 80258f2:	2b40      	cmp	r3, #64	@ 0x40
 80258f4:	f000 8092 	beq.w	8025a1c <HAL_RCCEx_PeriphCLKConfig+0xc50>
 80258f8:	2601      	movs	r6, #1
 80258fa:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80258fc:	682b      	ldr	r3, [r5, #0]
 80258fe:	0118      	lsls	r0, r3, #4
 8025900:	f140 80a4 	bpl.w	8025a4c <HAL_RCCEx_PeriphCLKConfig+0xc80>
    switch (pPeriphClkInit->Spi1ClockSelection)
 8025904:	f8d5 30dc 	ldr.w	r3, [r5, #220]	@ 0xdc
 8025908:	2b04      	cmp	r3, #4
 802590a:	f200 80b9 	bhi.w	8025a80 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 802590e:	e8df f003 	tbb	[pc, r3]
 8025912:	ac8d      	.short	0xac8d
 8025914:	92b2      	.short	0x92b2
 8025916:	92          	.byte	0x92
 8025917:	00          	.byte	0x00
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8025918:	4a5c      	ldr	r2, [pc, #368]	@ (8025a8c <HAL_RCCEx_PeriphCLKConfig+0xcc0>)
 802591a:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 802591c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025920:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8025922:	e75f      	b.n	80257e4 <HAL_RCCEx_PeriphCLKConfig+0xa18>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025924:	f105 0008 	add.w	r0, r5, #8
 8025928:	f7ff f978 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802592c:	4604      	mov	r4, r0
        break;
 802592e:	e759      	b.n	80257e4 <HAL_RCCEx_PeriphCLKConfig+0xa18>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025930:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025934:	f7ff f9de 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025938:	e7f8      	b.n	802592c <HAL_RCCEx_PeriphCLKConfig+0xb60>
 802593a:	4626      	mov	r6, r4
 802593c:	e75f      	b.n	80257fe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 802593e:	f105 0008 	add.w	r0, r5, #8
 8025942:	f7ff f96b 	bl	8024c1c <RCCEx_PLL2_Config>
 8025946:	4604      	mov	r4, r0
        break;
 8025948:	e766      	b.n	8025818 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
    switch (pPeriphClkInit->AdcDacClockSelection)
 802594a:	2601      	movs	r6, #1
 802594c:	4634      	mov	r4, r6
 802594e:	e770      	b.n	8025832 <HAL_RCCEx_PeriphCLKConfig+0xa66>
 8025950:	4626      	mov	r6, r4
 8025952:	e76e      	b.n	8025832 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8025954:	2601      	movs	r6, #1
 8025956:	4634      	mov	r4, r6
 8025958:	e780      	b.n	802585c <HAL_RCCEx_PeriphCLKConfig+0xa90>
 802595a:	4626      	mov	r6, r4
 802595c:	e77e      	b.n	802585c <HAL_RCCEx_PeriphCLKConfig+0xa90>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 802595e:	f7fc faa1 	bl	8021ea4 <HAL_GetTick>
 8025962:	eba0 0008 	sub.w	r0, r0, r8
 8025966:	2802      	cmp	r0, #2
 8025968:	d982      	bls.n	8025870 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
        ret = HAL_TIMEOUT;
 802596a:	2603      	movs	r6, #3
 802596c:	4634      	mov	r4, r6
 802596e:	e7ac      	b.n	80258ca <HAL_RCCEx_PeriphCLKConfig+0xafe>
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8025970:	4291      	cmp	r1, r2
 8025972:	d011      	beq.n	8025998 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8025974:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_FORCE();
 8025978:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 802597c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8025980:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8025984:	f8c3 10f0 	str.w	r1, [r3, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8025988:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 802598c:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8025990:	f8c3 10f0 	str.w	r1, [r3, #240]	@ 0xf0
        RCC->BDCR = tmpregister;
 8025994:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8025998:	07d1      	lsls	r1, r2, #31
 802599a:	f57f af77 	bpl.w	802588c <HAL_RCCEx_PeriphCLKConfig+0xac0>
        tickstart = HAL_GetTick();
 802599e:	f7fc fa81 	bl	8021ea4 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80259a2:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 80259a6:	4607      	mov	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80259a8:	f8df 80e0 	ldr.w	r8, [pc, #224]	@ 8025a8c <HAL_RCCEx_PeriphCLKConfig+0xcc0>
 80259ac:	f8d8 30f0 	ldr.w	r3, [r8, #240]	@ 0xf0
 80259b0:	079a      	lsls	r2, r3, #30
 80259b2:	f53f af6b 	bmi.w	802588c <HAL_RCCEx_PeriphCLKConfig+0xac0>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80259b6:	f7fc fa75 	bl	8021ea4 <HAL_GetTick>
 80259ba:	1bc0      	subs	r0, r0, r7
 80259bc:	4548      	cmp	r0, r9
 80259be:	d9f5      	bls.n	80259ac <HAL_RCCEx_PeriphCLKConfig+0xbe0>
 80259c0:	e7d3      	b.n	802596a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80259c2:	69ca      	ldr	r2, [r1, #28]
 80259c4:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 80259c8:	e770      	b.n	80258ac <HAL_RCCEx_PeriphCLKConfig+0xae0>
 80259ca:	4626      	mov	r6, r4
 80259cc:	e77d      	b.n	80258ca <HAL_RCCEx_PeriphCLKConfig+0xafe>
    switch (pPeriphClkInit->RngClockSelection)
 80259ce:	f022 0310 	bic.w	r3, r2, #16
 80259d2:	2b20      	cmp	r3, #32
 80259d4:	d184      	bne.n	80258e0 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    if (ret == HAL_OK)
 80259d6:	b974      	cbnz	r4, 80259f6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80259d8:	482c      	ldr	r0, [pc, #176]	@ (8025a8c <HAL_RCCEx_PeriphCLKConfig+0xcc0>)
 80259da:	f8d0 30e8 	ldr.w	r3, [r0, #232]	@ 0xe8
 80259de:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80259e2:	4313      	orrs	r3, r2
 80259e4:	f8c0 30e8 	str.w	r3, [r0, #232]	@ 0xe8
 80259e8:	e77c      	b.n	80258e4 <HAL_RCCEx_PeriphCLKConfig+0xb18>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80259ea:	4828      	ldr	r0, [pc, #160]	@ (8025a8c <HAL_RCCEx_PeriphCLKConfig+0xcc0>)
 80259ec:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80259ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80259f2:	6283      	str	r3, [r0, #40]	@ 0x28
        break;
 80259f4:	e7ef      	b.n	80259d6 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 80259f6:	4626      	mov	r6, r4
 80259f8:	e774      	b.n	80258e4 <HAL_RCCEx_PeriphCLKConfig+0xb18>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80259fa:	4a24      	ldr	r2, [pc, #144]	@ (8025a8c <HAL_RCCEx_PeriphCLKConfig+0xcc0>)
 80259fc:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80259fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025a02:	6293      	str	r3, [r2, #40]	@ 0x28
    if (ret == HAL_OK)
 8025a04:	b984      	cbnz	r4, 8025a28 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8025a06:	4a21      	ldr	r2, [pc, #132]	@ (8025a8c <HAL_RCCEx_PeriphCLKConfig+0xcc0>)
 8025a08:	f8d5 10cc 	ldr.w	r1, [r5, #204]	@ 0xcc
 8025a0c:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8025a10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8025a14:	430b      	orrs	r3, r1
 8025a16:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8025a1a:	e76f      	b.n	80258fc <HAL_RCCEx_PeriphCLKConfig+0xb30>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025a1c:	f105 0008 	add.w	r0, r5, #8
 8025a20:	f7ff f8fc 	bl	8024c1c <RCCEx_PLL2_Config>
 8025a24:	4604      	mov	r4, r0
        break;
 8025a26:	e7ed      	b.n	8025a04 <HAL_RCCEx_PeriphCLKConfig+0xc38>
 8025a28:	4626      	mov	r6, r4
 8025a2a:	e767      	b.n	80258fc <HAL_RCCEx_PeriphCLKConfig+0xb30>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8025a2c:	4a17      	ldr	r2, [pc, #92]	@ (8025a8c <HAL_RCCEx_PeriphCLKConfig+0xcc0>)
 8025a2e:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025a30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025a34:	6293      	str	r3, [r2, #40]	@ 0x28
    if (ret == HAL_OK)
 8025a36:	bb34      	cbnz	r4, 8025a86 <HAL_RCCEx_PeriphCLKConfig+0xcba>
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8025a38:	4a14      	ldr	r2, [pc, #80]	@ (8025a8c <HAL_RCCEx_PeriphCLKConfig+0xcc0>)
 8025a3a:	f8d5 10dc 	ldr.w	r1, [r5, #220]	@ 0xdc
 8025a3e:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8025a42:	f023 0307 	bic.w	r3, r3, #7
 8025a46:	430b      	orrs	r3, r1
 8025a48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8025a4c:	682b      	ldr	r3, [r5, #0]
 8025a4e:	00d9      	lsls	r1, r3, #3
 8025a50:	d531      	bpl.n	8025ab6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
    switch (pPeriphClkInit->Spi2ClockSelection)
 8025a52:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8025a56:	2b10      	cmp	r3, #16
 8025a58:	d048      	beq.n	8025aec <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8025a5a:	d81d      	bhi.n	8025a98 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 8025a5c:	2b00      	cmp	r3, #0
 8025a5e:	d039      	beq.n	8025ad4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8025a60:	2b08      	cmp	r3, #8
 8025a62:	d03d      	beq.n	8025ae0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8025a64:	2601      	movs	r6, #1
 8025a66:	4634      	mov	r4, r6
 8025a68:	e025      	b.n	8025ab6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025a6a:	f105 0008 	add.w	r0, r5, #8
 8025a6e:	f7ff f8d5 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025a72:	4604      	mov	r4, r0
        break;
 8025a74:	e7df      	b.n	8025a36 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025a76:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025a7a:	f7ff f93b 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025a7e:	e7f8      	b.n	8025a72 <HAL_RCCEx_PeriphCLKConfig+0xca6>
    switch (pPeriphClkInit->Spi1ClockSelection)
 8025a80:	2601      	movs	r6, #1
 8025a82:	4634      	mov	r4, r6
 8025a84:	e7e2      	b.n	8025a4c <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8025a86:	4626      	mov	r6, r4
 8025a88:	e7e0      	b.n	8025a4c <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8025a8a:	bf00      	nop
 8025a8c:	44020c00 	.word	0x44020c00
 8025a90:	44020800 	.word	0x44020800
 8025a94:	00ffffcf 	.word	0x00ffffcf
    switch (pPeriphClkInit->Spi2ClockSelection)
 8025a98:	2b18      	cmp	r3, #24
 8025a9a:	d001      	beq.n	8025aa0 <HAL_RCCEx_PeriphCLKConfig+0xcd4>
 8025a9c:	2b20      	cmp	r3, #32
 8025a9e:	d1e1      	bne.n	8025a64 <HAL_RCCEx_PeriphCLKConfig+0xc98>
    if (ret == HAL_OK)
 8025aa0:	bb4c      	cbnz	r4, 8025af6 <HAL_RCCEx_PeriphCLKConfig+0xd2a>
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8025aa2:	4aa8      	ldr	r2, [pc, #672]	@ (8025d44 <HAL_RCCEx_PeriphCLKConfig+0xf78>)
 8025aa4:	f8d5 10e0 	ldr.w	r1, [r5, #224]	@ 0xe0
 8025aa8:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8025aac:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8025ab0:	430b      	orrs	r3, r1
 8025ab2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8025ab6:	682b      	ldr	r3, [r5, #0]
 8025ab8:	009a      	lsls	r2, r3, #2
 8025aba:	d52f      	bpl.n	8025b1c <HAL_RCCEx_PeriphCLKConfig+0xd50>
    switch (pPeriphClkInit->Spi3ClockSelection)
 8025abc:	f8d5 30e4 	ldr.w	r3, [r5, #228]	@ 0xe4
 8025ac0:	2b80      	cmp	r3, #128	@ 0x80
 8025ac2:	d075      	beq.n	8025bb0 <HAL_RCCEx_PeriphCLKConfig+0xde4>
 8025ac4:	d819      	bhi.n	8025afa <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 8025ac6:	2b00      	cmp	r3, #0
 8025ac8:	d066      	beq.n	8025b98 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
 8025aca:	2b40      	cmp	r3, #64	@ 0x40
 8025acc:	d06a      	beq.n	8025ba4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>
 8025ace:	2601      	movs	r6, #1
 8025ad0:	4634      	mov	r4, r6
 8025ad2:	e023      	b.n	8025b1c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8025ad4:	4a9b      	ldr	r2, [pc, #620]	@ (8025d44 <HAL_RCCEx_PeriphCLKConfig+0xf78>)
 8025ad6:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025ad8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025adc:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8025ade:	e7df      	b.n	8025aa0 <HAL_RCCEx_PeriphCLKConfig+0xcd4>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025ae0:	f105 0008 	add.w	r0, r5, #8
 8025ae4:	f7ff f89a 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025ae8:	4604      	mov	r4, r0
        break;
 8025aea:	e7d9      	b.n	8025aa0 <HAL_RCCEx_PeriphCLKConfig+0xcd4>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025aec:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025af0:	f7ff f900 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025af4:	e7f8      	b.n	8025ae8 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 8025af6:	4626      	mov	r6, r4
 8025af8:	e7dd      	b.n	8025ab6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
    switch (pPeriphClkInit->Spi3ClockSelection)
 8025afa:	2bc0      	cmp	r3, #192	@ 0xc0
 8025afc:	d002      	beq.n	8025b04 <HAL_RCCEx_PeriphCLKConfig+0xd38>
 8025afe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8025b02:	d1e4      	bne.n	8025ace <HAL_RCCEx_PeriphCLKConfig+0xd02>
    if (ret == HAL_OK)
 8025b04:	2c00      	cmp	r4, #0
 8025b06:	d158      	bne.n	8025bba <HAL_RCCEx_PeriphCLKConfig+0xdee>
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8025b08:	4a8e      	ldr	r2, [pc, #568]	@ (8025d44 <HAL_RCCEx_PeriphCLKConfig+0xf78>)
 8025b0a:	f8d5 10e4 	ldr.w	r1, [r5, #228]	@ 0xe4
 8025b0e:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8025b12:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 8025b16:	430b      	orrs	r3, r1
 8025b18:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8025b1c:	682b      	ldr	r3, [r5, #0]
 8025b1e:	005b      	lsls	r3, r3, #1
 8025b20:	d50c      	bpl.n	8025b3c <HAL_RCCEx_PeriphCLKConfig+0xd70>
    switch (pPeriphClkInit->Spi4ClockSelection)
 8025b22:	f8d5 30e8 	ldr.w	r3, [r5, #232]	@ 0xe8
 8025b26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8025b2a:	d062      	beq.n	8025bf2 <HAL_RCCEx_PeriphCLKConfig+0xe26>
 8025b2c:	d847      	bhi.n	8025bbe <HAL_RCCEx_PeriphCLKConfig+0xdf2>
 8025b2e:	2b00      	cmp	r3, #0
 8025b30:	d04d      	beq.n	8025bce <HAL_RCCEx_PeriphCLKConfig+0xe02>
 8025b32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8025b36:	d056      	beq.n	8025be6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
 8025b38:	2601      	movs	r6, #1
 8025b3a:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8025b3c:	682b      	ldr	r3, [r5, #0]
 8025b3e:	2b00      	cmp	r3, #0
 8025b40:	da0c      	bge.n	8025b5c <HAL_RCCEx_PeriphCLKConfig+0xd90>
    switch (pPeriphClkInit->Spi5ClockSelection)
 8025b42:	f8d5 30ec 	ldr.w	r3, [r5, #236]	@ 0xec
 8025b46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8025b4a:	d073      	beq.n	8025c34 <HAL_RCCEx_PeriphCLKConfig+0xe68>
 8025b4c:	d858      	bhi.n	8025c00 <HAL_RCCEx_PeriphCLKConfig+0xe34>
 8025b4e:	2b00      	cmp	r3, #0
 8025b50:	d05e      	beq.n	8025c10 <HAL_RCCEx_PeriphCLKConfig+0xe44>
 8025b52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8025b56:	d067      	beq.n	8025c28 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8025b58:	2601      	movs	r6, #1
 8025b5a:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8025b5c:	686b      	ldr	r3, [r5, #4]
 8025b5e:	07df      	lsls	r7, r3, #31
 8025b60:	d50d      	bpl.n	8025b7e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
    switch (pPeriphClkInit->Spi6ClockSelection)
 8025b62:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8025b66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8025b6a:	f000 8084 	beq.w	8025c76 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
 8025b6e:	d868      	bhi.n	8025c42 <HAL_RCCEx_PeriphCLKConfig+0xe76>
 8025b70:	2b00      	cmp	r3, #0
 8025b72:	d06e      	beq.n	8025c52 <HAL_RCCEx_PeriphCLKConfig+0xe86>
 8025b74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8025b78:	d077      	beq.n	8025c6a <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8025b7a:	2601      	movs	r6, #1
 8025b7c:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8025b7e:	686b      	ldr	r3, [r5, #4]
 8025b80:	0798      	lsls	r0, r3, #30
 8025b82:	f140 8090 	bpl.w	8025ca6 <HAL_RCCEx_PeriphCLKConfig+0xeda>
    switch (pPeriphClkInit->OspiClockSelection)
 8025b86:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
 8025b8a:	2b03      	cmp	r3, #3
 8025b8c:	f200 80bb 	bhi.w	8025d06 <HAL_RCCEx_PeriphCLKConfig+0xf3a>
 8025b90:	e8df f003 	tbb	[pc, r3]
 8025b94:	7db3787d 	.word	0x7db3787d
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8025b98:	4a6a      	ldr	r2, [pc, #424]	@ (8025d44 <HAL_RCCEx_PeriphCLKConfig+0xf78>)
 8025b9a:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025b9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025ba0:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8025ba2:	e7af      	b.n	8025b04 <HAL_RCCEx_PeriphCLKConfig+0xd38>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025ba4:	f105 0008 	add.w	r0, r5, #8
 8025ba8:	f7ff f838 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025bac:	4604      	mov	r4, r0
        break;
 8025bae:	e7a9      	b.n	8025b04 <HAL_RCCEx_PeriphCLKConfig+0xd38>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025bb0:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025bb4:	f7ff f89e 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025bb8:	e7f8      	b.n	8025bac <HAL_RCCEx_PeriphCLKConfig+0xde0>
 8025bba:	4626      	mov	r6, r4
 8025bbc:	e7ae      	b.n	8025b1c <HAL_RCCEx_PeriphCLKConfig+0xd50>
    switch (pPeriphClkInit->Spi4ClockSelection)
 8025bbe:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8025bc2:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 8025bc6:	d002      	beq.n	8025bce <HAL_RCCEx_PeriphCLKConfig+0xe02>
 8025bc8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8025bcc:	d1b4      	bne.n	8025b38 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    if (ret == HAL_OK)
 8025bce:	b9ac      	cbnz	r4, 8025bfc <HAL_RCCEx_PeriphCLKConfig+0xe30>
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8025bd0:	4a5c      	ldr	r2, [pc, #368]	@ (8025d44 <HAL_RCCEx_PeriphCLKConfig+0xf78>)
 8025bd2:	f8d5 10e8 	ldr.w	r1, [r5, #232]	@ 0xe8
 8025bd6:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8025bda:	f423 6360 	bic.w	r3, r3, #3584	@ 0xe00
 8025bde:	430b      	orrs	r3, r1
 8025be0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8025be4:	e7aa      	b.n	8025b3c <HAL_RCCEx_PeriphCLKConfig+0xd70>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025be6:	f105 0008 	add.w	r0, r5, #8
 8025bea:	f7ff f817 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025bee:	4604      	mov	r4, r0
        break;
 8025bf0:	e7ed      	b.n	8025bce <HAL_RCCEx_PeriphCLKConfig+0xe02>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025bf2:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025bf6:	f7ff f87d 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025bfa:	e7f8      	b.n	8025bee <HAL_RCCEx_PeriphCLKConfig+0xe22>
 8025bfc:	4626      	mov	r6, r4
 8025bfe:	e79d      	b.n	8025b3c <HAL_RCCEx_PeriphCLKConfig+0xd70>
    switch (pPeriphClkInit->Spi5ClockSelection)
 8025c00:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8025c04:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 8025c08:	d002      	beq.n	8025c10 <HAL_RCCEx_PeriphCLKConfig+0xe44>
 8025c0a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8025c0e:	d1a3      	bne.n	8025b58 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
    if (ret == HAL_OK)
 8025c10:	b9ac      	cbnz	r4, 8025c3e <HAL_RCCEx_PeriphCLKConfig+0xe72>
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8025c12:	4a4c      	ldr	r2, [pc, #304]	@ (8025d44 <HAL_RCCEx_PeriphCLKConfig+0xf78>)
 8025c14:	f8d5 10ec 	ldr.w	r1, [r5, #236]	@ 0xec
 8025c18:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8025c1c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8025c20:	430b      	orrs	r3, r1
 8025c22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8025c26:	e799      	b.n	8025b5c <HAL_RCCEx_PeriphCLKConfig+0xd90>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025c28:	f105 0008 	add.w	r0, r5, #8
 8025c2c:	f7fe fff6 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025c30:	4604      	mov	r4, r0
        break;
 8025c32:	e7ed      	b.n	8025c10 <HAL_RCCEx_PeriphCLKConfig+0xe44>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025c34:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025c38:	f7ff f85c 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025c3c:	e7f8      	b.n	8025c30 <HAL_RCCEx_PeriphCLKConfig+0xe64>
 8025c3e:	4626      	mov	r6, r4
 8025c40:	e78c      	b.n	8025b5c <HAL_RCCEx_PeriphCLKConfig+0xd90>
    switch (pPeriphClkInit->Spi6ClockSelection)
 8025c42:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8025c46:	f5b2 3f00 	cmp.w	r2, #131072	@ 0x20000
 8025c4a:	d002      	beq.n	8025c52 <HAL_RCCEx_PeriphCLKConfig+0xe86>
 8025c4c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8025c50:	d193      	bne.n	8025b7a <HAL_RCCEx_PeriphCLKConfig+0xdae>
    if (ret == HAL_OK)
 8025c52:	b9ac      	cbnz	r4, 8025c80 <HAL_RCCEx_PeriphCLKConfig+0xeb4>
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8025c54:	4a3b      	ldr	r2, [pc, #236]	@ (8025d44 <HAL_RCCEx_PeriphCLKConfig+0xf78>)
 8025c56:	f8d5 10f0 	ldr.w	r1, [r5, #240]	@ 0xf0
 8025c5a:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8025c5e:	f423 3360 	bic.w	r3, r3, #229376	@ 0x38000
 8025c62:	430b      	orrs	r3, r1
 8025c64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8025c68:	e789      	b.n	8025b7e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025c6a:	f105 0008 	add.w	r0, r5, #8
 8025c6e:	f7fe ffd5 	bl	8024c1c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025c72:	4604      	mov	r4, r0
        break;
 8025c74:	e7ed      	b.n	8025c52 <HAL_RCCEx_PeriphCLKConfig+0xe86>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025c76:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025c7a:	f7ff f83b 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025c7e:	e7f8      	b.n	8025c72 <HAL_RCCEx_PeriphCLKConfig+0xea6>
 8025c80:	4626      	mov	r6, r4
 8025c82:	e77c      	b.n	8025b7e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8025c84:	4a2f      	ldr	r2, [pc, #188]	@ (8025d44 <HAL_RCCEx_PeriphCLKConfig+0xf78>)
 8025c86:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025c88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025c8c:	6293      	str	r3, [r2, #40]	@ 0x28
    if (ret == HAL_OK)
 8025c8e:	2c00      	cmp	r4, #0
 8025c90:	d13c      	bne.n	8025d0c <HAL_RCCEx_PeriphCLKConfig+0xf40>
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8025c92:	4a2c      	ldr	r2, [pc, #176]	@ (8025d44 <HAL_RCCEx_PeriphCLKConfig+0xf78>)
 8025c94:	f8d5 10d8 	ldr.w	r1, [r5, #216]	@ 0xd8
 8025c98:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8025c9c:	f023 0303 	bic.w	r3, r3, #3
 8025ca0:	430b      	orrs	r3, r1
 8025ca2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8025ca6:	686b      	ldr	r3, [r5, #4]
 8025ca8:	0759      	lsls	r1, r3, #29
 8025caa:	d50a      	bpl.n	8025cc2 <HAL_RCCEx_PeriphCLKConfig+0xef6>
    switch (pPeriphClkInit->FdcanClockSelection)
 8025cac:	f8d5 30bc 	ldr.w	r3, [r5, #188]	@ 0xbc
 8025cb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8025cb4:	d02c      	beq.n	8025d10 <HAL_RCCEx_PeriphCLKConfig+0xf44>
 8025cb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8025cba:	d03a      	beq.n	8025d32 <HAL_RCCEx_PeriphCLKConfig+0xf66>
 8025cbc:	b36b      	cbz	r3, 8025d1a <HAL_RCCEx_PeriphCLKConfig+0xf4e>
 8025cbe:	2601      	movs	r6, #1
 8025cc0:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8025cc2:	686b      	ldr	r3, [r5, #4]
 8025cc4:	06da      	lsls	r2, r3, #27
 8025cc6:	d550      	bpl.n	8025d6a <HAL_RCCEx_PeriphCLKConfig+0xf9e>
    switch (pPeriphClkInit->UsbClockSelection)
 8025cc8:	f8d5 30fc 	ldr.w	r3, [r5, #252]	@ 0xfc
 8025ccc:	2b20      	cmp	r3, #32
 8025cce:	d04e      	beq.n	8025d6e <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8025cd0:	2b30      	cmp	r3, #48	@ 0x30
 8025cd2:	d03e      	beq.n	8025d52 <HAL_RCCEx_PeriphCLKConfig+0xf86>
 8025cd4:	2b10      	cmp	r3, #16
 8025cd6:	d037      	beq.n	8025d48 <HAL_RCCEx_PeriphCLKConfig+0xf7c>
 8025cd8:	2401      	movs	r4, #1
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8025cda:	686b      	ldr	r3, [r5, #4]
 8025cdc:	071b      	lsls	r3, r3, #28
 8025cde:	d509      	bpl.n	8025cf4 <HAL_RCCEx_PeriphCLKConfig+0xf28>
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8025ce0:	4a18      	ldr	r2, [pc, #96]	@ (8025d44 <HAL_RCCEx_PeriphCLKConfig+0xf78>)
 8025ce2:	f8d5 10f8 	ldr.w	r1, [r5, #248]	@ 0xf8
 8025ce6:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 8025cea:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8025cee:	430b      	orrs	r3, r1
 8025cf0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
}
 8025cf4:	4620      	mov	r0, r4
 8025cf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025cfa:	f105 0008 	add.w	r0, r5, #8
 8025cfe:	f7fe ff8d 	bl	8024c1c <RCCEx_PLL2_Config>
 8025d02:	4604      	mov	r4, r0
        break;
 8025d04:	e7c3      	b.n	8025c8e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    switch (pPeriphClkInit->OspiClockSelection)
 8025d06:	2601      	movs	r6, #1
 8025d08:	4634      	mov	r4, r6
 8025d0a:	e7cc      	b.n	8025ca6 <HAL_RCCEx_PeriphCLKConfig+0xeda>
 8025d0c:	4626      	mov	r6, r4
 8025d0e:	e7ca      	b.n	8025ca6 <HAL_RCCEx_PeriphCLKConfig+0xeda>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8025d10:	4a0c      	ldr	r2, [pc, #48]	@ (8025d44 <HAL_RCCEx_PeriphCLKConfig+0xf78>)
 8025d12:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025d14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025d18:	6293      	str	r3, [r2, #40]	@ 0x28
    if (ret == HAL_OK)
 8025d1a:	b984      	cbnz	r4, 8025d3e <HAL_RCCEx_PeriphCLKConfig+0xf72>
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8025d1c:	4a09      	ldr	r2, [pc, #36]	@ (8025d44 <HAL_RCCEx_PeriphCLKConfig+0xf78>)
 8025d1e:	f8d5 10bc 	ldr.w	r1, [r5, #188]	@ 0xbc
 8025d22:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 8025d26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8025d2a:	430b      	orrs	r3, r1
 8025d2c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8025d30:	e7c7      	b.n	8025cc2 <HAL_RCCEx_PeriphCLKConfig+0xef6>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025d32:	f105 0008 	add.w	r0, r5, #8
 8025d36:	f7fe ff71 	bl	8024c1c <RCCEx_PLL2_Config>
 8025d3a:	4604      	mov	r4, r0
        break;
 8025d3c:	e7ed      	b.n	8025d1a <HAL_RCCEx_PeriphCLKConfig+0xf4e>
 8025d3e:	4626      	mov	r6, r4
 8025d40:	e7bf      	b.n	8025cc2 <HAL_RCCEx_PeriphCLKConfig+0xef6>
 8025d42:	bf00      	nop
 8025d44:	44020c00 	.word	0x44020c00
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8025d48:	4a0c      	ldr	r2, [pc, #48]	@ (8025d7c <HAL_RCCEx_PeriphCLKConfig+0xfb0>)
 8025d4a:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025d4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025d50:	6293      	str	r3, [r2, #40]	@ 0x28
    if (ret == HAL_OK)
 8025d52:	2c00      	cmp	r4, #0
 8025d54:	d1c1      	bne.n	8025cda <HAL_RCCEx_PeriphCLKConfig+0xf0e>
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8025d56:	4a09      	ldr	r2, [pc, #36]	@ (8025d7c <HAL_RCCEx_PeriphCLKConfig+0xfb0>)
 8025d58:	f8d5 10fc 	ldr.w	r1, [r5, #252]	@ 0xfc
 8025d5c:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8025d60:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8025d64:	430b      	orrs	r3, r1
 8025d66:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
    switch (pPeriphClkInit->FdcanClockSelection)
 8025d6a:	4634      	mov	r4, r6
 8025d6c:	e7b5      	b.n	8025cda <HAL_RCCEx_PeriphCLKConfig+0xf0e>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025d6e:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025d72:	f7fe ffbf 	bl	8024cf4 <RCCEx_PLL3_Config>
 8025d76:	4604      	mov	r4, r0
        break;
 8025d78:	e7eb      	b.n	8025d52 <HAL_RCCEx_PeriphCLKConfig+0xf86>
 8025d7a:	bf00      	nop
 8025d7c:	44020c00 	.word	0x44020c00

08025d80 <HAL_RCCEx_GetPLL1ClockFreq>:
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8025d80:	4949      	ldr	r1, [pc, #292]	@ (8025ea8 <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
{
 8025d82:	b5f0      	push	{r4, r5, r6, r7, lr}
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8025d84:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8025d86:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8025d88:	6a8f      	ldr	r7, [r1, #40]	@ 0x28
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
 8025d8a:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  if (pll1m != 0U)
 8025d8c:	f417 5f7c 	tst.w	r7, #16128	@ 0x3f00
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8025d90:	6b8c      	ldr	r4, [r1, #56]	@ 0x38
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8025d92:	f3c7 2205 	ubfx	r2, r7, #8, #6
  if (pll1m != 0U)
 8025d96:	f000 8082 	beq.w	8025e9e <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025d9a:	ee07 2a90 	vmov	s15, r2
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8025d9e:	f3c4 02cc 	ubfx	r2, r4, #3, #13
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
 8025da2:	f006 0410 	and.w	r4, r6, #16
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8025da6:	4362      	muls	r2, r4
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025da8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8025dac:	ee07 2a90 	vmov	s15, r2
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8025db0:	f3c3 0308 	ubfx	r3, r3, #0, #9
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8025db4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8025db8:	ee07 3a90 	vmov	s15, r3
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025dbc:	ed9f 6a3b 	vldr	s12, [pc, #236]	@ 8025eac <HAL_RCCEx_GetPLL1ClockFreq+0x12c>
 8025dc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8025dc4:	eee7 7a06 	vfma.f32	s15, s14, s12
 8025dc8:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8025dcc:	f005 0303 	and.w	r3, r5, #3
    switch (pll1source)
 8025dd0:	2b02      	cmp	r3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025dd2:	ee77 7a86 	vadd.f32	s15, s15, s12
    switch (pll1source)
 8025dd6:	d058      	beq.n	8025e8a <HAL_RCCEx_GetPLL1ClockFreq+0x10a>
 8025dd8:	2b03      	cmp	r3, #3
 8025dda:	d05d      	beq.n	8025e98 <HAL_RCCEx_GetPLL1ClockFreq+0x118>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8025ddc:	680a      	ldr	r2, [r1, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025dde:	4b34      	ldr	r3, [pc, #208]	@ (8025eb0 <HAL_RCCEx_GetPLL1ClockFreq+0x130>)
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8025de0:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8025de4:	40d3      	lsrs	r3, r2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025de6:	ee07 3a10 	vmov	s14, r3
 8025dea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8025dee:	eec7 5a26 	vdiv.f32	s11, s14, s13
 8025df2:	ee65 7aa7 	vmul.f32	s15, s11, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8025df6:	4a2c      	ldr	r2, [pc, #176]	@ (8025ea8 <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
 8025df8:	6813      	ldr	r3, [r2, #0]
 8025dfa:	f013 7300 	ands.w	r3, r3, #33554432	@ 0x2000000
 8025dfe:	d012      	beq.n	8025e26 <HAL_RCCEx_GetPLL1ClockFreq+0xa6>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8025e00:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025e02:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 8025e06:	d00e      	beq.n	8025e26 <HAL_RCCEx_GetPLL1ClockFreq+0xa6>
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8025e08:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8025e0a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8025e0e:	ee06 3a90 	vmov	s13, r3
 8025e12:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8025e16:	ee76 6a86 	vadd.f32	s13, s13, s12
                                         (uint32_t)(float_t)(pll1vco / \
 8025e1a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8025e1e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8025e22:	ee17 3a10 	vmov	r3, s14
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8025e26:	4a20      	ldr	r2, [pc, #128]	@ (8025ea8 <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8025e28:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8025e2a:	6813      	ldr	r3, [r2, #0]
 8025e2c:	f013 7300 	ands.w	r3, r3, #33554432	@ 0x2000000
 8025e30:	d012      	beq.n	8025e58 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8025e32:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025e34:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 8025e38:	d00e      	beq.n	8025e58 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8025e3a:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8025e3c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8025e40:	ee06 3a90 	vmov	s13, r3
 8025e44:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8025e48:	ee76 6a86 	vadd.f32	s13, s13, s12
                                         (uint32_t)(float_t)(pll1vco / \
 8025e4c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8025e50:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8025e54:	ee17 3a10 	vmov	r3, s14
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8025e58:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8025e5a:	4b13      	ldr	r3, [pc, #76]	@ (8025ea8 <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
 8025e5c:	681a      	ldr	r2, [r3, #0]
 8025e5e:	0191      	lsls	r1, r2, #6
 8025e60:	d51f      	bpl.n	8025ea2 <HAL_RCCEx_GetPLL1ClockFreq+0x122>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8025e62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8025e64:	0352      	lsls	r2, r2, #13
 8025e66:	d51c      	bpl.n	8025ea2 <HAL_RCCEx_GetPLL1ClockFreq+0x122>
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8025e68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8025e6a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8025e6e:	ee07 3a10 	vmov	s14, r3
 8025e72:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8025e76:	ee37 7a06 	vadd.f32	s14, s14, s12
                                         (uint32_t)(float_t)(pll1vco / \
 8025e7a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8025e7e:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8025e82:	ee17 3a90 	vmov	r3, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8025e86:	6083      	str	r3, [r0, #8]
}
 8025e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025e8a:	eddf 5a0a 	vldr	s11, [pc, #40]	@ 8025eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x134>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025e8e:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8025e92:	ee67 7a27 	vmul.f32	s15, s14, s15
        break;
 8025e96:	e7ae      	b.n	8025df6 <HAL_RCCEx_GetPLL1ClockFreq+0x76>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025e98:	eddf 5a07 	vldr	s11, [pc, #28]	@ 8025eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
 8025e9c:	e7f7      	b.n	8025e8e <HAL_RCCEx_GetPLL1ClockFreq+0x10e>
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8025e9e:	e9c0 2200 	strd	r2, r2, [r0]
{
 8025ea2:	2300      	movs	r3, #0
 8025ea4:	e7ef      	b.n	8025e86 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8025ea6:	bf00      	nop
 8025ea8:	44020c00 	.word	0x44020c00
 8025eac:	39000000 	.word	0x39000000
 8025eb0:	03d09000 	.word	0x03d09000
 8025eb4:	4a742400 	.word	0x4a742400
 8025eb8:	4b371b00 	.word	0x4b371b00

08025ebc <HAL_RCCEx_GetPLL2ClockFreq>:
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8025ebc:	4949      	ldr	r1, [pc, #292]	@ (8025fe4 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
{
 8025ebe:	b5f0      	push	{r4, r5, r6, r7, lr}
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8025ec0:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8025ec2:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8025ec4:	6acf      	ldr	r7, [r1, #44]	@ 0x2c
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
 8025ec6:	6ace      	ldr	r6, [r1, #44]	@ 0x2c
  if (pll2m != 0U)
 8025ec8:	f417 5f7c 	tst.w	r7, #16128	@ 0x3f00
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8025ecc:	6c0c      	ldr	r4, [r1, #64]	@ 0x40
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8025ece:	f3c7 2205 	ubfx	r2, r7, #8, #6
  if (pll2m != 0U)
 8025ed2:	f000 8082 	beq.w	8025fda <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8025ed6:	ee07 2a90 	vmov	s15, r2
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8025eda:	f3c4 02cc 	ubfx	r2, r4, #3, #13
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
 8025ede:	f006 0410 	and.w	r4, r6, #16
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8025ee2:	4362      	muls	r2, r4
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8025ee4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8025ee8:	ee07 2a90 	vmov	s15, r2
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8025eec:	f3c3 0308 	ubfx	r3, r3, #0, #9
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8025ef0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8025ef4:	ee07 3a90 	vmov	s15, r3
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8025ef8:	ed9f 6a3b 	vldr	s12, [pc, #236]	@ 8025fe8 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 8025efc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8025f00:	eee7 7a06 	vfma.f32	s15, s14, s12
 8025f04:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8025f08:	f005 0303 	and.w	r3, r5, #3
    switch (pll2source)
 8025f0c:	2b02      	cmp	r3, #2
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8025f0e:	ee77 7a86 	vadd.f32	s15, s15, s12
    switch (pll2source)
 8025f12:	d058      	beq.n	8025fc6 <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8025f14:	2b03      	cmp	r3, #3
 8025f16:	d05d      	beq.n	8025fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8025f18:	680a      	ldr	r2, [r1, #0]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8025f1a:	4b34      	ldr	r3, [pc, #208]	@ (8025fec <HAL_RCCEx_GetPLL2ClockFreq+0x130>)
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8025f1c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8025f20:	40d3      	lsrs	r3, r2
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8025f22:	ee07 3a10 	vmov	s14, r3
 8025f26:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8025f2a:	eec7 5a26 	vdiv.f32	s11, s14, s13
 8025f2e:	ee65 7aa7 	vmul.f32	s15, s11, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8025f32:	4a2c      	ldr	r2, [pc, #176]	@ (8025fe4 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8025f34:	6813      	ldr	r3, [r2, #0]
 8025f36:	f013 6300 	ands.w	r3, r3, #134217728	@ 0x8000000
 8025f3a:	d012      	beq.n	8025f62 <HAL_RCCEx_GetPLL2ClockFreq+0xa6>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8025f3c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8025f3e:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 8025f42:	d00e      	beq.n	8025f62 <HAL_RCCEx_GetPLL2ClockFreq+0xa6>
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8025f44:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8025f46:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8025f4a:	ee06 3a90 	vmov	s13, r3
 8025f4e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8025f52:	ee76 6a86 	vadd.f32	s13, s13, s12
                                         (uint32_t)(float_t)(pll2vco / \
 8025f56:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8025f5a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8025f5e:	ee17 3a10 	vmov	r3, s14
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8025f62:	4a20      	ldr	r2, [pc, #128]	@ (8025fe4 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8025f64:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8025f66:	6813      	ldr	r3, [r2, #0]
 8025f68:	f013 6300 	ands.w	r3, r3, #134217728	@ 0x8000000
 8025f6c:	d012      	beq.n	8025f94 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8025f6e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8025f70:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 8025f74:	d00e      	beq.n	8025f94 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8025f76:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8025f78:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8025f7c:	ee06 3a90 	vmov	s13, r3
 8025f80:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8025f84:	ee76 6a86 	vadd.f32	s13, s13, s12
                                         (uint32_t)(float_t)(pll2vco / \
 8025f88:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8025f8c:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8025f90:	ee17 3a10 	vmov	r3, s14
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8025f94:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8025f96:	4b13      	ldr	r3, [pc, #76]	@ (8025fe4 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8025f98:	681a      	ldr	r2, [r3, #0]
 8025f9a:	0111      	lsls	r1, r2, #4
 8025f9c:	d51f      	bpl.n	8025fde <HAL_RCCEx_GetPLL2ClockFreq+0x122>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8025f9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8025fa0:	0352      	lsls	r2, r2, #13
 8025fa2:	d51c      	bpl.n	8025fde <HAL_RCCEx_GetPLL2ClockFreq+0x122>
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8025fa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8025fa6:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8025faa:	ee07 3a10 	vmov	s14, r3
 8025fae:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8025fb2:	ee37 7a06 	vadd.f32	s14, s14, s12
                                         (uint32_t)(float_t)(pll2vco / \
 8025fb6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8025fba:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8025fbe:	ee17 3a90 	vmov	r3, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8025fc2:	6083      	str	r3, [r0, #8]
}
 8025fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8025fc6:	eddf 5a0a 	vldr	s11, [pc, #40]	@ 8025ff0 <HAL_RCCEx_GetPLL2ClockFreq+0x134>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8025fca:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8025fce:	ee67 7a27 	vmul.f32	s15, s14, s15
        break;
 8025fd2:	e7ae      	b.n	8025f32 <HAL_RCCEx_GetPLL2ClockFreq+0x76>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8025fd4:	eddf 5a07 	vldr	s11, [pc, #28]	@ 8025ff4 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
 8025fd8:	e7f7      	b.n	8025fca <HAL_RCCEx_GetPLL2ClockFreq+0x10e>
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8025fda:	e9c0 2200 	strd	r2, r2, [r0]
{
 8025fde:	2300      	movs	r3, #0
 8025fe0:	e7ef      	b.n	8025fc2 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8025fe2:	bf00      	nop
 8025fe4:	44020c00 	.word	0x44020c00
 8025fe8:	39000000 	.word	0x39000000
 8025fec:	03d09000 	.word	0x03d09000
 8025ff0:	4a742400 	.word	0x4a742400
 8025ff4:	4b371b00 	.word	0x4b371b00

08025ff8 <HAL_RCCEx_GetPLL3ClockFreq>:
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8025ff8:	4949      	ldr	r1, [pc, #292]	@ (8026120 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
{
 8025ffa:	b5f0      	push	{r4, r5, r6, r7, lr}
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8025ffc:	6c4b      	ldr	r3, [r1, #68]	@ 0x44
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8025ffe:	6b0d      	ldr	r5, [r1, #48]	@ 0x30
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8026000:	6b0f      	ldr	r7, [r1, #48]	@ 0x30
  pll3fracen = RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN;
 8026002:	6b0e      	ldr	r6, [r1, #48]	@ 0x30
  if (pll3m != 0U)
 8026004:	f417 5f7c 	tst.w	r7, #16128	@ 0x3f00
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8026008:	6c8c      	ldr	r4, [r1, #72]	@ 0x48
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 802600a:	f3c7 2205 	ubfx	r2, r7, #8, #6
  if (pll3m != 0U)
 802600e:	f000 8082 	beq.w	8026116 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8026012:	ee07 2a90 	vmov	s15, r2
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8026016:	f3c4 02cc 	ubfx	r2, r4, #3, #13
  pll3fracen = RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN;
 802601a:	f006 0410 	and.w	r4, r6, #16
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 802601e:	4362      	muls	r2, r4
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8026020:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8026024:	ee07 2a90 	vmov	s15, r2
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8026028:	f3c3 0308 	ubfx	r3, r3, #0, #9
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 802602c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8026030:	ee07 3a90 	vmov	s15, r3
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8026034:	ed9f 6a3b 	vldr	s12, [pc, #236]	@ 8026124 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8026038:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 802603c:	eee7 7a06 	vfma.f32	s15, s14, s12
 8026040:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8026044:	f005 0303 	and.w	r3, r5, #3
    switch (pll3source)
 8026048:	2b02      	cmp	r3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 802604a:	ee77 7a86 	vadd.f32	s15, s15, s12
    switch (pll3source)
 802604e:	d058      	beq.n	8026102 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8026050:	2b03      	cmp	r3, #3
 8026052:	d05d      	beq.n	8026110 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026054:	680a      	ldr	r2, [r1, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8026056:	4b34      	ldr	r3, [pc, #208]	@ (8026128 <HAL_RCCEx_GetPLL3ClockFreq+0x130>)
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026058:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 802605c:	40d3      	lsrs	r3, r2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 802605e:	ee07 3a10 	vmov	s14, r3
 8026062:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8026066:	eec7 5a26 	vdiv.f32	s11, s14, s13
 802606a:	ee65 7aa7 	vmul.f32	s15, s11, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 802606e:	4a2c      	ldr	r2, [pc, #176]	@ (8026120 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 8026070:	6813      	ldr	r3, [r2, #0]
 8026072:	f013 5300 	ands.w	r3, r3, #536870912	@ 0x20000000
 8026076:	d012      	beq.n	802609e <HAL_RCCEx_GetPLL3ClockFreq+0xa6>
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8026078:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 802607a:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 802607e:	d00e      	beq.n	802609e <HAL_RCCEx_GetPLL3ClockFreq+0xa6>
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8026080:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8026082:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8026086:	ee06 3a90 	vmov	s13, r3
 802608a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 802608e:	ee76 6a86 	vadd.f32	s13, s13, s12
                                         (uint32_t)(float_t)(pll3vco / \
 8026092:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8026096:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 802609a:	ee17 3a10 	vmov	r3, s14
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 802609e:	4a20      	ldr	r2, [pc, #128]	@ (8026120 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 80260a0:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80260a2:	6813      	ldr	r3, [r2, #0]
 80260a4:	f013 5300 	ands.w	r3, r3, #536870912	@ 0x20000000
 80260a8:	d012      	beq.n	80260d0 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 80260aa:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80260ac:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 80260b0:	d00e      	beq.n	80260d0 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80260b2:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 80260b4:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80260b8:	ee06 3a90 	vmov	s13, r3
 80260bc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 80260c0:	ee76 6a86 	vadd.f32	s13, s13, s12
                                         (uint32_t)(float_t)(pll3vco / \
 80260c4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80260c8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80260cc:	ee17 3a10 	vmov	r3, s14
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80260d0:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80260d2:	4b13      	ldr	r3, [pc, #76]	@ (8026120 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 80260d4:	681a      	ldr	r2, [r3, #0]
 80260d6:	0091      	lsls	r1, r2, #2
 80260d8:	d51f      	bpl.n	802611a <HAL_RCCEx_GetPLL3ClockFreq+0x122>
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80260da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80260dc:	0352      	lsls	r2, r2, #13
 80260de:	d51c      	bpl.n	802611a <HAL_RCCEx_GetPLL3ClockFreq+0x122>
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80260e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80260e2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80260e6:	ee07 3a10 	vmov	s14, r3
 80260ea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 80260ee:	ee37 7a06 	vadd.f32	s14, s14, s12
                                         (uint32_t)(float_t)(pll3vco / \
 80260f2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80260f6:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 80260fa:	ee17 3a90 	vmov	r3, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 80260fe:	6083      	str	r3, [r0, #8]
}
 8026100:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8026102:	eddf 5a0a 	vldr	s11, [pc, #40]	@ 802612c <HAL_RCCEx_GetPLL3ClockFreq+0x134>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8026106:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 802610a:	ee67 7a27 	vmul.f32	s15, s14, s15
        break;
 802610e:	e7ae      	b.n	802606e <HAL_RCCEx_GetPLL3ClockFreq+0x76>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8026110:	eddf 5a07 	vldr	s11, [pc, #28]	@ 8026130 <HAL_RCCEx_GetPLL3ClockFreq+0x138>
 8026114:	e7f7      	b.n	8026106 <HAL_RCCEx_GetPLL3ClockFreq+0x10e>
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8026116:	e9c0 2200 	strd	r2, r2, [r0]
{
 802611a:	2300      	movs	r3, #0
 802611c:	e7ef      	b.n	80260fe <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 802611e:	bf00      	nop
 8026120:	44020c00 	.word	0x44020c00
 8026124:	39000000 	.word	0x39000000
 8026128:	03d09000 	.word	0x03d09000
 802612c:	4a742400 	.word	0x4a742400
 8026130:	4b371b00 	.word	0x4b371b00

08026134 <HAL_RCCEx_GetPeriphCLKFreq>:
{
 8026134:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8026136:	f100 427e 	add.w	r2, r0, #4261412864	@ 0xfe000000
 802613a:	430a      	orrs	r2, r1
{
 802613c:	4603      	mov	r3, r0
  if (PeriphClk == RCC_PERIPHCLK_RTC)
 802613e:	d12d      	bne.n	802619c <HAL_RCCEx_GetPeriphCLKFreq+0x68>
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8026140:	4ab3      	ldr	r2, [pc, #716]	@ (8026410 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8026142:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8026146:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 802614a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 802614e:	0789      	lsls	r1, r1, #30
 8026150:	d503      	bpl.n	802615a <HAL_RCCEx_GetPeriphCLKFreq+0x26>
 8026152:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8026156:	f001 81ce 	beq.w	80274f6 <HAL_RCCEx_GetPeriphCLKFreq+0x13c2>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 802615a:	f8d2 20f0 	ldr.w	r2, [r2, #240]	@ 0xf0
 802615e:	0112      	lsls	r2, r2, #4
 8026160:	d503      	bpl.n	802616a <HAL_RCCEx_GetPeriphCLKFreq+0x36>
 8026162:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8026166:	f001 81ca 	beq.w	80274fe <HAL_RCCEx_GetPeriphCLKFreq+0x13ca>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 802616a:	4aa9      	ldr	r2, [pc, #676]	@ (8026410 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 802616c:	6810      	ldr	r0, [r2, #0]
 802616e:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8026172:	d010      	beq.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026174:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8026178:	f041 81c5 	bne.w	8027506 <HAL_RCCEx_GetPeriphCLKFreq+0x13d2>
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 802617c:	69d3      	ldr	r3, [r2, #28]
 802617e:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8026182:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8026186:	f0c1 81c1 	bcc.w	802750c <HAL_RCCEx_GetPeriphCLKFreq+0x13d8>
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 802618a:	69d3      	ldr	r3, [r2, #28]
 802618c:	48a1      	ldr	r0, [pc, #644]	@ (8026414 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 802618e:	f3c3 2305 	ubfx	r3, r3, #8, #6
 8026192:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8026196:	b005      	add	sp, #20
 8026198:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (PeriphClk)
 802619c:	f5a0 1280 	sub.w	r2, r0, #1048576	@ 0x100000
 80261a0:	430a      	orrs	r2, r1
 80261a2:	f000 81ba 	beq.w	802651a <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
 80261a6:	4a9c      	ldr	r2, [pc, #624]	@ (8026418 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 80261a8:	4290      	cmp	r0, r2
 80261aa:	f171 0200 	sbcs.w	r2, r1, #0
 80261ae:	f080 809c 	bcs.w	80262ea <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 80261b2:	f5a0 6280 	sub.w	r2, r0, #1024	@ 0x400
 80261b6:	430a      	orrs	r2, r1
 80261b8:	f000 8420 	beq.w	80269fc <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80261bc:	f240 4201 	movw	r2, #1025	@ 0x401
 80261c0:	4290      	cmp	r0, r2
 80261c2:	f171 0200 	sbcs.w	r2, r1, #0
 80261c6:	d24a      	bcs.n	802625e <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 80261c8:	f1a0 0220 	sub.w	r2, r0, #32
 80261cc:	430a      	orrs	r2, r1
 80261ce:	f000 8300 	beq.w	80267d2 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
 80261d2:	2821      	cmp	r0, #33	@ 0x21
 80261d4:	f171 0200 	sbcs.w	r2, r1, #0
 80261d8:	d223      	bcs.n	8026222 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 80261da:	2809      	cmp	r0, #9
 80261dc:	f171 0200 	sbcs.w	r2, r1, #0
 80261e0:	d218      	bcs.n	8026214 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80261e2:	ea50 0201 	orrs.w	r2, r0, r1
 80261e6:	f001 8194 	beq.w	8027512 <HAL_RCCEx_GetPeriphCLKFreq+0x13de>
 80261ea:	1e43      	subs	r3, r0, #1
 80261ec:	f141 31ff 	adc.w	r1, r1, #4294967295
 80261f0:	2b08      	cmp	r3, #8
 80261f2:	f171 0100 	sbcs.w	r1, r1, #0
 80261f6:	f081 818f 	bcs.w	8027518 <HAL_RCCEx_GetPeriphCLKFreq+0x13e4>
 80261fa:	2b07      	cmp	r3, #7
 80261fc:	f201 818c 	bhi.w	8027518 <HAL_RCCEx_GetPeriphCLKFreq+0x13e4>
 8026200:	e8df f013 	tbh	[pc, r3, lsl #1]
 8026204:	021401d4 	.word	0x021401d4
 8026208:	0245098a 	.word	0x0245098a
 802620c:	098a098a 	.word	0x098a098a
 8026210:	027c098a 	.word	0x027c098a
 8026214:	f1a0 0310 	sub.w	r3, r0, #16
 8026218:	430b      	orrs	r3, r1
 802621a:	f000 82a4 	beq.w	8026766 <HAL_RCCEx_GetPeriphCLKFreq+0x632>
        frequency = 0U;
 802621e:	2000      	movs	r0, #0
 8026220:	e7b9      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 8026222:	f5a0 7280 	sub.w	r2, r0, #256	@ 0x100
 8026226:	430a      	orrs	r2, r1
 8026228:	f000 8375 	beq.w	8026916 <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 802622c:	f240 1201 	movw	r2, #257	@ 0x101
 8026230:	4290      	cmp	r0, r2
 8026232:	f171 0200 	sbcs.w	r2, r1, #0
 8026236:	d20b      	bcs.n	8026250 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
 8026238:	f1a0 0240 	sub.w	r2, r0, #64	@ 0x40
 802623c:	430a      	orrs	r2, r1
 802623e:	f000 82fe 	beq.w	802683e <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 8026242:	f1a0 0380 	sub.w	r3, r0, #128	@ 0x80
 8026246:	430b      	orrs	r3, r1
 8026248:	f000 832f 	beq.w	80268aa <HAL_RCCEx_GetPeriphCLKFreq+0x776>
        frequency = 0U;
 802624c:	2000      	movs	r0, #0
 802624e:	e7a2      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 8026250:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 8026254:	430b      	orrs	r3, r1
 8026256:	f000 8399 	beq.w	802698c <HAL_RCCEx_GetPeriphCLKFreq+0x858>
        frequency = 0U;
 802625a:	2000      	movs	r0, #0
 802625c:	e79b      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 802625e:	f5a0 4200 	sub.w	r2, r0, #32768	@ 0x8000
 8026262:	430a      	orrs	r2, r1
 8026264:	f000 850b 	beq.w	8026c7e <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 8026268:	f248 0201 	movw	r2, #32769	@ 0x8001
 802626c:	4290      	cmp	r0, r2
 802626e:	f171 0200 	sbcs.w	r2, r1, #0
 8026272:	d21d      	bcs.n	80262b0 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 8026274:	f5a0 5200 	sub.w	r2, r0, #8192	@ 0x2000
 8026278:	430a      	orrs	r2, r1
 802627a:	f000 84ac 	beq.w	8026bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 802627e:	f242 0201 	movw	r2, #8193	@ 0x2001
 8026282:	4290      	cmp	r0, r2
 8026284:	f171 0200 	sbcs.w	r2, r1, #0
 8026288:	d20b      	bcs.n	80262a2 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 802628a:	f5a0 6200 	sub.w	r2, r0, #2048	@ 0x800
 802628e:	430a      	orrs	r2, r1
 8026290:	f000 83e7 	beq.w	8026a62 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8026294:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 8026298:	430b      	orrs	r3, r1
 802629a:	f000 8416 	beq.w	8026aca <HAL_RCCEx_GetPeriphCLKFreq+0x996>
        frequency = 0U;
 802629e:	2000      	movs	r0, #0
 80262a0:	e779      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 80262a2:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 80262a6:	430b      	orrs	r3, r1
 80262a8:	f000 84c5 	beq.w	8026c36 <HAL_RCCEx_GetPeriphCLKFreq+0xb02>
        frequency = 0U;
 80262ac:	2000      	movs	r0, #0
 80262ae:	e772      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 80262b0:	f5a0 2280 	sub.w	r2, r0, #262144	@ 0x40000
 80262b4:	430a      	orrs	r2, r1
 80262b6:	f000 859c 	beq.w	8026df2 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
 80262ba:	4a58      	ldr	r2, [pc, #352]	@ (802641c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80262bc:	4290      	cmp	r0, r2
 80262be:	f171 0200 	sbcs.w	r2, r1, #0
 80262c2:	d20b      	bcs.n	80262dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 80262c4:	f5a0 3280 	sub.w	r2, r0, #65536	@ 0x10000
 80262c8:	430a      	orrs	r2, r1
 80262ca:	f000 851f 	beq.w	8026d0c <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
 80262ce:	f5a0 3300 	sub.w	r3, r0, #131072	@ 0x20000
 80262d2:	430b      	orrs	r3, r1
 80262d4:	f000 8535 	beq.w	8026d42 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
        frequency = 0U;
 80262d8:	2000      	movs	r0, #0
 80262da:	e75c      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 80262dc:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 80262e0:	430b      	orrs	r3, r1
 80262e2:	f000 80d5 	beq.w	8026490 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
        frequency = 0U;
 80262e6:	2000      	movs	r0, #0
 80262e8:	e755      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 80262ea:	2200      	movs	r2, #0
 80262ec:	2002      	movs	r0, #2
 80262ee:	4281      	cmp	r1, r0
 80262f0:	bf08      	it	eq
 80262f2:	4293      	cmpeq	r3, r2
 80262f4:	f001 807e 	beq.w	80273f4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 80262f8:	429a      	cmp	r2, r3
 80262fa:	4188      	sbcs	r0, r1
 80262fc:	d344      	bcc.n	8026388 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 80262fe:	f103 4070 	add.w	r0, r3, #4026531840	@ 0xf0000000
 8026302:	4308      	orrs	r0, r1
 8026304:	f000 8754 	beq.w	80271b0 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>
 8026308:	4845      	ldr	r0, [pc, #276]	@ (8026420 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 802630a:	4283      	cmp	r3, r0
 802630c:	f171 0000 	sbcs.w	r0, r1, #0
 8026310:	d21c      	bcs.n	802634c <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 8026312:	f103 427c 	add.w	r2, r3, #4227858432	@ 0xfc000000
 8026316:	430a      	orrs	r2, r1
 8026318:	f001 80ae 	beq.w	8027478 <HAL_RCCEx_GetPeriphCLKFreq+0x1344>
 802631c:	4a41      	ldr	r2, [pc, #260]	@ (8026424 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 802631e:	4293      	cmp	r3, r2
 8026320:	f171 0200 	sbcs.w	r2, r1, #0
 8026324:	d20b      	bcs.n	802633e <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8026326:	f5a3 1200 	sub.w	r2, r3, #2097152	@ 0x200000
 802632a:	430a      	orrs	r2, r1
 802632c:	f000 8402 	beq.w	8026b34 <HAL_RCCEx_GetPeriphCLKFreq+0xa00>
 8026330:	f5a3 0380 	sub.w	r3, r3, #4194304	@ 0x400000
 8026334:	430b      	orrs	r3, r1
 8026336:	f000 812a 	beq.w	802658e <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
        frequency = 0U;
 802633a:	2000      	movs	r0, #0
 802633c:	e72b      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 802633e:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8026342:	430b      	orrs	r3, r1
 8026344:	f000 86f9 	beq.w	802713a <HAL_RCCEx_GetPeriphCLKFreq+0x1006>
        frequency = 0U;
 8026348:	2000      	movs	r0, #0
 802634a:	e724      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 802634c:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8026350:	4291      	cmp	r1, r2
 8026352:	bf08      	it	eq
 8026354:	4283      	cmpeq	r3, r0
 8026356:	f000 87df 	beq.w	8027318 <HAL_RCCEx_GetPeriphCLKFreq+0x11e4>
 802635a:	4298      	cmp	r0, r3
 802635c:	eb72 0001 	sbcs.w	r0, r2, r1
 8026360:	d30b      	bcc.n	802637a <HAL_RCCEx_GetPeriphCLKFreq+0x246>
 8026362:	f103 4260 	add.w	r2, r3, #3758096384	@ 0xe0000000
 8026366:	430a      	orrs	r2, r1
 8026368:	f000 8763 	beq.w	8027232 <HAL_RCCEx_GetPeriphCLKFreq+0x10fe>
 802636c:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 8026370:	430b      	orrs	r3, r1
 8026372:	f000 879a 	beq.w	80272aa <HAL_RCCEx_GetPeriphCLKFreq+0x1176>
        frequency = 0U;
 8026376:	2000      	movs	r0, #0
 8026378:	e70d      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 802637a:	2901      	cmp	r1, #1
 802637c:	bf08      	it	eq
 802637e:	4293      	cmpeq	r3, r2
 8026380:	f001 8001 	beq.w	8027386 <HAL_RCCEx_GetPeriphCLKFreq+0x1252>
        frequency = 0U;
 8026384:	2000      	movs	r0, #0
 8026386:	e706      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 8026388:	2040      	movs	r0, #64	@ 0x40
 802638a:	4281      	cmp	r1, r0
 802638c:	bf08      	it	eq
 802638e:	4293      	cmpeq	r3, r2
 8026390:	f000 85dd 	beq.w	8026f4e <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 8026394:	429a      	cmp	r2, r3
 8026396:	4188      	sbcs	r0, r1
 8026398:	d346      	bcc.n	8026428 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 802639a:	2010      	movs	r0, #16
 802639c:	4281      	cmp	r1, r0
 802639e:	bf08      	it	eq
 80263a0:	4293      	cmpeq	r3, r2
 80263a2:	f001 808f 	beq.w	80274c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1390>
 80263a6:	429a      	cmp	r2, r3
 80263a8:	4188      	sbcs	r0, r1
 80263aa:	d329      	bcc.n	8026400 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 80263ac:	2904      	cmp	r1, #4
 80263ae:	bf08      	it	eq
 80263b0:	4293      	cmpeq	r3, r2
 80263b2:	f000 86ac 	beq.w	802710e <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
 80263b6:	2000      	movs	r0, #0
 80263b8:	2908      	cmp	r1, #8
 80263ba:	bf08      	it	eq
 80263bc:	4283      	cmpeq	r3, r0
 80263be:	f47f aeea 	bne.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 80263c2:	4a13      	ldr	r2, [pc, #76]	@ (8026410 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80263c4:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 80263c8:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 80263cc:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 80263d0:	0789      	lsls	r1, r1, #30
 80263d2:	d502      	bpl.n	80263da <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 80263d4:	2b00      	cmp	r3, #0
 80263d6:	f001 811b 	beq.w	8027610 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 80263da:	f8d2 20f0 	ldr.w	r2, [r2, #240]	@ 0xf0
 80263de:	0110      	lsls	r0, r2, #4
 80263e0:	d502      	bpl.n	80263e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>
 80263e2:	2b40      	cmp	r3, #64	@ 0x40
 80263e4:	f001 8118 	beq.w	8027618 <HAL_RCCEx_GetPeriphCLKFreq+0x14e4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 80263e8:	4a09      	ldr	r2, [pc, #36]	@ (8026410 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80263ea:	6810      	ldr	r0, [r2, #0]
 80263ec:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 80263f0:	f43f aed1 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
          frequency = CSI_VALUE / 122U;
 80263f4:	2b80      	cmp	r3, #128	@ 0x80
 80263f6:	f248 0012 	movw	r0, #32786	@ 0x8012
 80263fa:	bf18      	it	ne
 80263fc:	2000      	movne	r0, #0
 80263fe:	e6ca      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 8026400:	2920      	cmp	r1, #32
 8026402:	bf08      	it	eq
 8026404:	4293      	cmpeq	r3, r2
 8026406:	f000 8546 	beq.w	8026e96 <HAL_RCCEx_GetPeriphCLKFreq+0xd62>
        frequency = 0U;
 802640a:	2000      	movs	r0, #0
 802640c:	e6c3      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802640e:	bf00      	nop
 8026410:	44020c00 	.word	0x44020c00
 8026414:	00b71b00 	.word	0x00b71b00
 8026418:	00100001 	.word	0x00100001
 802641c:	00040001 	.word	0x00040001
 8026420:	10000001 	.word	0x10000001
 8026424:	04000001 	.word	0x04000001
    switch (PeriphClk)
 8026428:	f44f 7000 	mov.w	r0, #512	@ 0x200
 802642c:	4281      	cmp	r1, r0
 802642e:	bf08      	it	eq
 8026430:	4293      	cmpeq	r3, r2
 8026432:	f000 83b7 	beq.w	8026ba4 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8026436:	429a      	cmp	r2, r3
 8026438:	4188      	sbcs	r0, r1
 802643a:	d321      	bcc.n	8026480 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 802643c:	2980      	cmp	r1, #128	@ 0x80
 802643e:	bf08      	it	eq
 8026440:	4293      	cmpeq	r3, r2
 8026442:	f000 85d7 	beq.w	8026ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xec0>
 8026446:	2000      	movs	r0, #0
 8026448:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 802644c:	bf08      	it	eq
 802644e:	4283      	cmpeq	r3, r0
 8026450:	f47f aea1 	bne.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8026454:	4a9c      	ldr	r2, [pc, #624]	@ (80266c8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8026456:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 802645a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
        switch (srcclk)
 802645e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8026462:	f000 8630 	beq.w	80270c6 <HAL_RCCEx_GetPeriphCLKFreq+0xf92>
 8026466:	f200 8618 	bhi.w	802709a <HAL_RCCEx_GetPeriphCLKFreq+0xf66>
 802646a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 802646e:	d029      	beq.n	80264c4 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 8026470:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8026474:	f000 8484 	beq.w	8026d80 <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
 8026478:	2b00      	cmp	r3, #0
 802647a:	f000 832c 	beq.w	8026ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a2>
 802647e:	e68a      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 8026480:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8026484:	bf08      	it	eq
 8026486:	4293      	cmpeq	r3, r2
 8026488:	f000 841c 	beq.w	8026cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xb90>
        frequency = 0U;
 802648c:	2000      	movs	r0, #0
 802648e:	e682      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8026490:	4a8d      	ldr	r2, [pc, #564]	@ (80266c8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8026492:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 8026496:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
        switch (srcclk)
 802649a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802649e:	d016      	beq.n	80264ce <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 80264a0:	d807      	bhi.n	80264b2 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 80264a2:	2b00      	cmp	r3, #0
 80264a4:	f000 87b2 	beq.w	802740c <HAL_RCCEx_GetPeriphCLKFreq+0x12d8>
 80264a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80264ac:	d00a      	beq.n	80264c4 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
        frequency = 0U;
 80264ae:	2000      	movs	r0, #0
 80264b0:	e671      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80264b2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80264b6:	f001 8032 	beq.w	802751e <HAL_RCCEx_GetPeriphCLKFreq+0x13ea>
 80264ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80264be:	d00b      	beq.n	80264d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
 80264c0:	2000      	movs	r0, #0
 80264c2:	e668      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80264c4:	a801      	add	r0, sp, #4
 80264c6:	f7ff fcf9 	bl	8025ebc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80264ca:	9801      	ldr	r0, [sp, #4]
            break;
 80264cc:	e663      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80264ce:	a801      	add	r0, sp, #4
 80264d0:	f7ff fd92 	bl	8025ff8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80264d4:	9801      	ldr	r0, [sp, #4]
            break;
 80264d6:	e65e      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80264d8:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80264dc:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80264de:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80264e2:	0788      	lsls	r0, r1, #30
 80264e4:	d506      	bpl.n	80264f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 80264e6:	b92b      	cbnz	r3, 80264f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80264e8:	6813      	ldr	r3, [r2, #0]
 80264ea:	4878      	ldr	r0, [pc, #480]	@ (80266cc <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80264ec:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80264f0:	40d8      	lsrs	r0, r3
 80264f2:	e650      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80264f4:	4a74      	ldr	r2, [pc, #464]	@ (80266c8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80264f6:	6811      	ldr	r1, [r2, #0]
 80264f8:	0589      	lsls	r1, r1, #22
 80264fa:	d503      	bpl.n	8026504 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
 80264fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8026500:	f001 8010 	beq.w	8027524 <HAL_RCCEx_GetPeriphCLKFreq+0x13f0>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8026504:	6810      	ldr	r0, [r2, #0]
 8026506:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 802650a:	f43f ae44 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 802650e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8026512:	486f      	ldr	r0, [pc, #444]	@ (80266d0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8026514:	bf18      	it	ne
 8026516:	2000      	movne	r0, #0
 8026518:	e63d      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 802651a:	4a6b      	ldr	r2, [pc, #428]	@ (80266c8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 802651c:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 8026520:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
        switch (srcclk)
 8026524:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8026528:	d0d1      	beq.n	80264ce <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 802652a:	d807      	bhi.n	802653c <HAL_RCCEx_GetPeriphCLKFreq+0x408>
 802652c:	2b00      	cmp	r3, #0
 802652e:	f000 876d 	beq.w	802740c <HAL_RCCEx_GetPeriphCLKFreq+0x12d8>
 8026532:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8026536:	d0c5      	beq.n	80264c4 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
        frequency = 0U;
 8026538:	2000      	movs	r0, #0
 802653a:	e62c      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802653c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8026540:	f000 87f3 	beq.w	802752a <HAL_RCCEx_GetPeriphCLKFreq+0x13f6>
 8026544:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8026548:	f040 87f2 	bne.w	8027530 <HAL_RCCEx_GetPeriphCLKFreq+0x13fc>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802654c:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026550:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026552:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026556:	0788      	lsls	r0, r1, #30
 8026558:	d506      	bpl.n	8026568 <HAL_RCCEx_GetPeriphCLKFreq+0x434>
 802655a:	b92b      	cbnz	r3, 8026568 <HAL_RCCEx_GetPeriphCLKFreq+0x434>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802655c:	6813      	ldr	r3, [r2, #0]
 802655e:	485b      	ldr	r0, [pc, #364]	@ (80266cc <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8026560:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026564:	40d8      	lsrs	r0, r3
 8026566:	e616      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8026568:	4a57      	ldr	r2, [pc, #348]	@ (80266c8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 802656a:	6811      	ldr	r1, [r2, #0]
 802656c:	0589      	lsls	r1, r1, #22
 802656e:	d503      	bpl.n	8026578 <HAL_RCCEx_GetPeriphCLKFreq+0x444>
 8026570:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8026574:	f000 87df 	beq.w	8027536 <HAL_RCCEx_GetPeriphCLKFreq+0x1402>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8026578:	6810      	ldr	r0, [r2, #0]
 802657a:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 802657e:	f43f ae0a 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 8026582:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8026586:	4852      	ldr	r0, [pc, #328]	@ (80266d0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8026588:	bf18      	it	ne
 802658a:	2000      	movne	r0, #0
 802658c:	e603      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 802658e:	4b4e      	ldr	r3, [pc, #312]	@ (80266c8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8026590:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8026594:	0658      	lsls	r0, r3, #25
 8026596:	d404      	bmi.n	80265a2 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8026598:	a801      	add	r0, sp, #4
 802659a:	f7ff fbf1 	bl	8025d80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 802659e:	9802      	ldr	r0, [sp, #8]
 80265a0:	e5f9      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80265a2:	a801      	add	r0, sp, #4
 80265a4:	f7ff fc8a 	bl	8025ebc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80265a8:	9803      	ldr	r0, [sp, #12]
 80265aa:	e5f4      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80265ac:	4a46      	ldr	r2, [pc, #280]	@ (80266c8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80265ae:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80265b2:	f013 0307 	ands.w	r3, r3, #7
 80265b6:	d104      	bne.n	80265c2 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
}
 80265b8:	b005      	add	sp, #20
 80265ba:	f85d eb04 	ldr.w	lr, [sp], #4
          frequency = HAL_RCC_GetPCLK2Freq();
 80265be:	f7fe baf3 	b.w	8024ba8 <HAL_RCC_GetPCLK2Freq>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80265c2:	6811      	ldr	r1, [r2, #0]
 80265c4:	0109      	lsls	r1, r1, #4
 80265c6:	d506      	bpl.n	80265d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4a2>
 80265c8:	2b01      	cmp	r3, #1
 80265ca:	d104      	bne.n	80265d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4a2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80265cc:	a801      	add	r0, sp, #4
 80265ce:	f7ff fc75 	bl	8025ebc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80265d2:	9802      	ldr	r0, [sp, #8]
 80265d4:	e5df      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 80265d6:	6812      	ldr	r2, [r2, #0]
 80265d8:	0090      	lsls	r0, r2, #2
 80265da:	d506      	bpl.n	80265ea <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
 80265dc:	2b02      	cmp	r3, #2
 80265de:	d104      	bne.n	80265ea <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80265e0:	a801      	add	r0, sp, #4
 80265e2:	f7ff fd09 	bl	8025ff8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80265e6:	9802      	ldr	r0, [sp, #8]
 80265e8:	e5d5      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80265ea:	4a37      	ldr	r2, [pc, #220]	@ (80266c8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80265ec:	6811      	ldr	r1, [r2, #0]
 80265ee:	0789      	lsls	r1, r1, #30
 80265f0:	d507      	bpl.n	8026602 <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
 80265f2:	2b03      	cmp	r3, #3
 80265f4:	d105      	bne.n	8026602 <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80265f6:	6813      	ldr	r3, [r2, #0]
 80265f8:	4834      	ldr	r0, [pc, #208]	@ (80266cc <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80265fa:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80265fe:	40d8      	lsrs	r0, r3
 8026600:	e5c9      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8026602:	6812      	ldr	r2, [r2, #0]
 8026604:	0592      	lsls	r2, r2, #22
 8026606:	d502      	bpl.n	802660e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 8026608:	2b04      	cmp	r3, #4
 802660a:	f000 8797 	beq.w	802753c <HAL_RCCEx_GetPeriphCLKFreq+0x1408>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 802660e:	4a2e      	ldr	r2, [pc, #184]	@ (80266c8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8026610:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026614:	f010 0002 	ands.w	r0, r0, #2
 8026618:	f43f adbd 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802661c:	f1a3 0c05 	sub.w	ip, r3, #5
 8026620:	f1dc 0300 	rsbs	r3, ip, #0
 8026624:	eb43 030c 	adc.w	r3, r3, ip
 8026628:	03d8      	lsls	r0, r3, #15
 802662a:	e5b4      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 802662c:	4a26      	ldr	r2, [pc, #152]	@ (80266c8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 802662e:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8026632:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 8026636:	d104      	bne.n	8026642 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
}
 8026638:	b005      	add	sp, #20
 802663a:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetPCLK1Freq();
 802663e:	f7fe baa1 	b.w	8024b84 <HAL_RCC_GetPCLK1Freq>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8026642:	6812      	ldr	r2, [r2, #0]
 8026644:	0110      	lsls	r0, r2, #4
 8026646:	d501      	bpl.n	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8026648:	2b08      	cmp	r3, #8
 802664a:	d0bf      	beq.n	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 802664c:	2b10      	cmp	r3, #16
 802664e:	d0c7      	beq.n	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8026650:	4a1d      	ldr	r2, [pc, #116]	@ (80266c8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8026652:	6811      	ldr	r1, [r2, #0]
 8026654:	0789      	lsls	r1, r1, #30
 8026656:	d507      	bpl.n	8026668 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
 8026658:	2b18      	cmp	r3, #24
 802665a:	d105      	bne.n	8026668 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802665c:	6813      	ldr	r3, [r2, #0]
 802665e:	481b      	ldr	r0, [pc, #108]	@ (80266cc <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8026660:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026664:	40d8      	lsrs	r0, r3
 8026666:	e596      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8026668:	6812      	ldr	r2, [r2, #0]
 802666a:	0592      	lsls	r2, r2, #22
 802666c:	d502      	bpl.n	8026674 <HAL_RCCEx_GetPeriphCLKFreq+0x540>
 802666e:	2b20      	cmp	r3, #32
 8026670:	f000 8767 	beq.w	8027542 <HAL_RCCEx_GetPeriphCLKFreq+0x140e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8026674:	4a14      	ldr	r2, [pc, #80]	@ (80266c8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8026676:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 802667a:	f010 0002 	ands.w	r0, r0, #2
 802667e:	f43f ad8a 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026682:	f1a3 0028 	sub.w	r0, r3, #40	@ 0x28
 8026686:	4243      	negs	r3, r0
 8026688:	4143      	adcs	r3, r0
 802668a:	03d8      	lsls	r0, r3, #15
 802668c:	e583      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 802668e:	4a0e      	ldr	r2, [pc, #56]	@ (80266c8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8026690:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8026694:	f413 73e0 	ands.w	r3, r3, #448	@ 0x1c0
 8026698:	d0ce      	beq.n	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 802669a:	6811      	ldr	r1, [r2, #0]
 802669c:	0109      	lsls	r1, r1, #4
 802669e:	d501      	bpl.n	80266a4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
 80266a0:	2b40      	cmp	r3, #64	@ 0x40
 80266a2:	d093      	beq.n	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 80266a4:	6812      	ldr	r2, [r2, #0]
 80266a6:	0090      	lsls	r0, r2, #2
 80266a8:	d501      	bpl.n	80266ae <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 80266aa:	2b80      	cmp	r3, #128	@ 0x80
 80266ac:	d098      	beq.n	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80266ae:	4a06      	ldr	r2, [pc, #24]	@ (80266c8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80266b0:	6811      	ldr	r1, [r2, #0]
 80266b2:	0789      	lsls	r1, r1, #30
 80266b4:	d50e      	bpl.n	80266d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 80266b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80266b8:	d10c      	bne.n	80266d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80266ba:	6813      	ldr	r3, [r2, #0]
 80266bc:	4803      	ldr	r0, [pc, #12]	@ (80266cc <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80266be:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80266c2:	40d8      	lsrs	r0, r3
 80266c4:	e567      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80266c6:	bf00      	nop
 80266c8:	44020c00 	.word	0x44020c00
 80266cc:	03d09000 	.word	0x03d09000
 80266d0:	00b71b00 	.word	0x00b71b00
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80266d4:	6812      	ldr	r2, [r2, #0]
 80266d6:	0592      	lsls	r2, r2, #22
 80266d8:	d503      	bpl.n	80266e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 80266da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80266de:	f000 8733 	beq.w	8027548 <HAL_RCCEx_GetPeriphCLKFreq+0x1414>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80266e2:	4a9e      	ldr	r2, [pc, #632]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 80266e4:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 80266e8:	f010 0002 	ands.w	r0, r0, #2
 80266ec:	f43f ad53 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80266f0:	f5a3 70a0 	sub.w	r0, r3, #320	@ 0x140
 80266f4:	4243      	negs	r3, r0
 80266f6:	4143      	adcs	r3, r0
 80266f8:	03d8      	lsls	r0, r3, #15
 80266fa:	e54c      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80266fc:	4a97      	ldr	r2, [pc, #604]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 80266fe:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8026702:	f413 6360 	ands.w	r3, r3, #3584	@ 0xe00
 8026706:	d097      	beq.n	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8026708:	6811      	ldr	r1, [r2, #0]
 802670a:	0109      	lsls	r1, r1, #4
 802670c:	d503      	bpl.n	8026716 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 802670e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8026712:	f43f af5b 	beq.w	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8026716:	6812      	ldr	r2, [r2, #0]
 8026718:	0090      	lsls	r0, r2, #2
 802671a:	d503      	bpl.n	8026724 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 802671c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8026720:	f43f af5e 	beq.w	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8026724:	4a8d      	ldr	r2, [pc, #564]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8026726:	6811      	ldr	r1, [r2, #0]
 8026728:	0789      	lsls	r1, r1, #30
 802672a:	d508      	bpl.n	802673e <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 802672c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8026730:	d105      	bne.n	802673e <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026732:	6813      	ldr	r3, [r2, #0]
 8026734:	488a      	ldr	r0, [pc, #552]	@ (8026960 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>)
 8026736:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 802673a:	40d8      	lsrs	r0, r3
 802673c:	e52b      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 802673e:	6812      	ldr	r2, [r2, #0]
 8026740:	0592      	lsls	r2, r2, #22
 8026742:	d503      	bpl.n	802674c <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 8026744:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8026748:	f000 8701 	beq.w	802754e <HAL_RCCEx_GetPeriphCLKFreq+0x141a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 802674c:	4a83      	ldr	r2, [pc, #524]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 802674e:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026752:	f010 0002 	ands.w	r0, r0, #2
 8026756:	f43f ad1e 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802675a:	f5a3 6020 	sub.w	r0, r3, #2560	@ 0xa00
 802675e:	4243      	negs	r3, r0
 8026760:	4143      	adcs	r3, r0
 8026762:	03d8      	lsls	r0, r3, #15
 8026764:	e517      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8026766:	4a7d      	ldr	r2, [pc, #500]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8026768:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 802676c:	f413 43e0 	ands.w	r3, r3, #28672	@ 0x7000
 8026770:	f43f af62 	beq.w	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8026774:	6811      	ldr	r1, [r2, #0]
 8026776:	0109      	lsls	r1, r1, #4
 8026778:	d503      	bpl.n	8026782 <HAL_RCCEx_GetPeriphCLKFreq+0x64e>
 802677a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 802677e:	f43f af25 	beq.w	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8026782:	6812      	ldr	r2, [r2, #0]
 8026784:	0090      	lsls	r0, r2, #2
 8026786:	d503      	bpl.n	8026790 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8026788:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 802678c:	f43f af28 	beq.w	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8026790:	4a72      	ldr	r2, [pc, #456]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8026792:	6811      	ldr	r1, [r2, #0]
 8026794:	0789      	lsls	r1, r1, #30
 8026796:	d508      	bpl.n	80267aa <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 8026798:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 802679c:	d105      	bne.n	80267aa <HAL_RCCEx_GetPeriphCLKFreq+0x676>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802679e:	6813      	ldr	r3, [r2, #0]
 80267a0:	486f      	ldr	r0, [pc, #444]	@ (8026960 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>)
 80267a2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80267a6:	40d8      	lsrs	r0, r3
 80267a8:	e4f5      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 80267aa:	6812      	ldr	r2, [r2, #0]
 80267ac:	0592      	lsls	r2, r2, #22
 80267ae:	d503      	bpl.n	80267b8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80267b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80267b4:	f000 86ce 	beq.w	8027554 <HAL_RCCEx_GetPeriphCLKFreq+0x1420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80267b8:	4a68      	ldr	r2, [pc, #416]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 80267ba:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 80267be:	f010 0002 	ands.w	r0, r0, #2
 80267c2:	f43f ace8 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80267c6:	f5a3 40a0 	sub.w	r0, r3, #20480	@ 0x5000
 80267ca:	4243      	negs	r3, r0
 80267cc:	4143      	adcs	r3, r0
 80267ce:	03d8      	lsls	r0, r3, #15
 80267d0:	e4e1      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 80267d2:	4a62      	ldr	r2, [pc, #392]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 80267d4:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 80267d8:	f413 3360 	ands.w	r3, r3, #229376	@ 0x38000
 80267dc:	f43f af2c 	beq.w	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 80267e0:	6811      	ldr	r1, [r2, #0]
 80267e2:	0109      	lsls	r1, r1, #4
 80267e4:	d503      	bpl.n	80267ee <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
 80267e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80267ea:	f43f aeef 	beq.w	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 80267ee:	6812      	ldr	r2, [r2, #0]
 80267f0:	0090      	lsls	r0, r2, #2
 80267f2:	d503      	bpl.n	80267fc <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>
 80267f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80267f8:	f43f aef2 	beq.w	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 80267fc:	4a57      	ldr	r2, [pc, #348]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 80267fe:	6811      	ldr	r1, [r2, #0]
 8026800:	0789      	lsls	r1, r1, #30
 8026802:	d508      	bpl.n	8026816 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
 8026804:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8026808:	d105      	bne.n	8026816 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802680a:	6813      	ldr	r3, [r2, #0]
 802680c:	4854      	ldr	r0, [pc, #336]	@ (8026960 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>)
 802680e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026812:	40d8      	lsrs	r0, r3
 8026814:	e4bf      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8026816:	6812      	ldr	r2, [r2, #0]
 8026818:	0592      	lsls	r2, r2, #22
 802681a:	d503      	bpl.n	8026824 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
 802681c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8026820:	f000 869b 	beq.w	802755a <HAL_RCCEx_GetPeriphCLKFreq+0x1426>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8026824:	4a4d      	ldr	r2, [pc, #308]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8026826:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 802682a:	f010 0002 	ands.w	r0, r0, #2
 802682e:	f43f acb2 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026832:	f5a3 3020 	sub.w	r0, r3, #163840	@ 0x28000
 8026836:	4243      	negs	r3, r0
 8026838:	4143      	adcs	r3, r0
 802683a:	03d8      	lsls	r0, r3, #15
 802683c:	e4ab      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 802683e:	4a47      	ldr	r2, [pc, #284]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8026840:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 8026844:	f413 13e0 	ands.w	r3, r3, #1835008	@ 0x1c0000
 8026848:	f43f aef6 	beq.w	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 802684c:	6811      	ldr	r1, [r2, #0]
 802684e:	0109      	lsls	r1, r1, #4
 8026850:	d503      	bpl.n	802685a <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 8026852:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8026856:	f43f aeb9 	beq.w	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 802685a:	6812      	ldr	r2, [r2, #0]
 802685c:	0090      	lsls	r0, r2, #2
 802685e:	d503      	bpl.n	8026868 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8026860:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8026864:	f43f aebc 	beq.w	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8026868:	4a3c      	ldr	r2, [pc, #240]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 802686a:	6811      	ldr	r1, [r2, #0]
 802686c:	0789      	lsls	r1, r1, #30
 802686e:	d508      	bpl.n	8026882 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 8026870:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8026874:	d105      	bne.n	8026882 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026876:	6813      	ldr	r3, [r2, #0]
 8026878:	4839      	ldr	r0, [pc, #228]	@ (8026960 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>)
 802687a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 802687e:	40d8      	lsrs	r0, r3
 8026880:	e489      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8026882:	6812      	ldr	r2, [r2, #0]
 8026884:	0592      	lsls	r2, r2, #22
 8026886:	d503      	bpl.n	8026890 <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 8026888:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 802688c:	f000 8668 	beq.w	8027560 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8026890:	4a32      	ldr	r2, [pc, #200]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8026892:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026896:	f010 0002 	ands.w	r0, r0, #2
 802689a:	f43f ac7c 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802689e:	f5a3 10a0 	sub.w	r0, r3, #1310720	@ 0x140000
 80268a2:	4243      	negs	r3, r0
 80268a4:	4143      	adcs	r3, r0
 80268a6:	03d8      	lsls	r0, r3, #15
 80268a8:	e475      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 80268aa:	4a2c      	ldr	r2, [pc, #176]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 80268ac:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 80268b0:	f413 0360 	ands.w	r3, r3, #14680064	@ 0xe00000
 80268b4:	f43f aec0 	beq.w	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 80268b8:	6811      	ldr	r1, [r2, #0]
 80268ba:	0109      	lsls	r1, r1, #4
 80268bc:	d503      	bpl.n	80268c6 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
 80268be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80268c2:	f43f ae83 	beq.w	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 80268c6:	6812      	ldr	r2, [r2, #0]
 80268c8:	0090      	lsls	r0, r2, #2
 80268ca:	d503      	bpl.n	80268d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 80268cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80268d0:	f43f ae86 	beq.w	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 80268d4:	4a21      	ldr	r2, [pc, #132]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 80268d6:	6811      	ldr	r1, [r2, #0]
 80268d8:	0789      	lsls	r1, r1, #30
 80268da:	d508      	bpl.n	80268ee <HAL_RCCEx_GetPeriphCLKFreq+0x7ba>
 80268dc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80268e0:	d105      	bne.n	80268ee <HAL_RCCEx_GetPeriphCLKFreq+0x7ba>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80268e2:	6813      	ldr	r3, [r2, #0]
 80268e4:	481e      	ldr	r0, [pc, #120]	@ (8026960 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>)
 80268e6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80268ea:	40d8      	lsrs	r0, r3
 80268ec:	e453      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 80268ee:	6812      	ldr	r2, [r2, #0]
 80268f0:	0592      	lsls	r2, r2, #22
 80268f2:	d503      	bpl.n	80268fc <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>
 80268f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80268f8:	f000 8635 	beq.w	8027566 <HAL_RCCEx_GetPeriphCLKFreq+0x1432>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 80268fc:	4a17      	ldr	r2, [pc, #92]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 80268fe:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026902:	f010 0002 	ands.w	r0, r0, #2
 8026906:	f43f ac46 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802690a:	f5a3 0020 	sub.w	r0, r3, #10485760	@ 0xa00000
 802690e:	4243      	negs	r3, r0
 8026910:	4143      	adcs	r3, r0
 8026912:	03d8      	lsls	r0, r3, #15
 8026914:	e43f      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8026916:	4a11      	ldr	r2, [pc, #68]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8026918:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 802691c:	f013 63e0 	ands.w	r3, r3, #117440512	@ 0x7000000
 8026920:	f43f ae8a 	beq.w	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8026924:	6811      	ldr	r1, [r2, #0]
 8026926:	0109      	lsls	r1, r1, #4
 8026928:	d503      	bpl.n	8026932 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 802692a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 802692e:	f43f ae4d 	beq.w	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8026932:	6812      	ldr	r2, [r2, #0]
 8026934:	0090      	lsls	r0, r2, #2
 8026936:	d503      	bpl.n	8026940 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
 8026938:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 802693c:	f43f ae50 	beq.w	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8026940:	4a06      	ldr	r2, [pc, #24]	@ (802695c <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8026942:	6811      	ldr	r1, [r2, #0]
 8026944:	0789      	lsls	r1, r1, #30
 8026946:	d50d      	bpl.n	8026964 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 8026948:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 802694c:	d10a      	bne.n	8026964 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802694e:	6813      	ldr	r3, [r2, #0]
 8026950:	4803      	ldr	r0, [pc, #12]	@ (8026960 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>)
 8026952:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026956:	40d8      	lsrs	r0, r3
 8026958:	e41d      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802695a:	bf00      	nop
 802695c:	44020c00 	.word	0x44020c00
 8026960:	03d09000 	.word	0x03d09000
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8026964:	6812      	ldr	r2, [r2, #0]
 8026966:	0592      	lsls	r2, r2, #22
 8026968:	d503      	bpl.n	8026972 <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
 802696a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 802696e:	f000 85fd 	beq.w	802756c <HAL_RCCEx_GetPeriphCLKFreq+0x1438>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8026972:	4aa7      	ldr	r2, [pc, #668]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8026974:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026978:	f010 0002 	ands.w	r0, r0, #2
 802697c:	f43f ac0b 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026980:	f103 407b 	add.w	r0, r3, #4211081216	@ 0xfb000000
 8026984:	4243      	negs	r3, r0
 8026986:	4143      	adcs	r3, r0
 8026988:	03d8      	lsls	r0, r3, #15
 802698a:	e404      	b.n	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 802698c:	4aa0      	ldr	r2, [pc, #640]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 802698e:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8026992:	f013 5360 	ands.w	r3, r3, #939524096	@ 0x38000000
 8026996:	f43f ae4f 	beq.w	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 802699a:	6811      	ldr	r1, [r2, #0]
 802699c:	0109      	lsls	r1, r1, #4
 802699e:	d503      	bpl.n	80269a8 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
 80269a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80269a4:	f43f ae12 	beq.w	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 80269a8:	6812      	ldr	r2, [r2, #0]
 80269aa:	0090      	lsls	r0, r2, #2
 80269ac:	d503      	bpl.n	80269b6 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
 80269ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80269b2:	f43f ae15 	beq.w	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 80269b6:	4a96      	ldr	r2, [pc, #600]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 80269b8:	6811      	ldr	r1, [r2, #0]
 80269ba:	0789      	lsls	r1, r1, #30
 80269bc:	d509      	bpl.n	80269d2 <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
 80269be:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80269c2:	d106      	bne.n	80269d2 <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80269c4:	6813      	ldr	r3, [r2, #0]
 80269c6:	4893      	ldr	r0, [pc, #588]	@ (8026c14 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>)
 80269c8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80269cc:	40d8      	lsrs	r0, r3
 80269ce:	f7ff bbe2 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 80269d2:	6812      	ldr	r2, [r2, #0]
 80269d4:	0592      	lsls	r2, r2, #22
 80269d6:	d503      	bpl.n	80269e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 80269d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80269dc:	f000 85c9 	beq.w	8027572 <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 80269e0:	4a8b      	ldr	r2, [pc, #556]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 80269e2:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 80269e6:	f010 0002 	ands.w	r0, r0, #2
 80269ea:	f43f abd4 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80269ee:	f103 4058 	add.w	r0, r3, #3623878656	@ 0xd8000000
 80269f2:	4243      	negs	r3, r0
 80269f4:	4143      	adcs	r3, r0
 80269f6:	03d8      	lsls	r0, r3, #15
 80269f8:	f7ff bbcd 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 80269fc:	4a84      	ldr	r2, [pc, #528]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 80269fe:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8026a02:	f013 0307 	ands.w	r3, r3, #7
 8026a06:	f43f ae17 	beq.w	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8026a0a:	6811      	ldr	r1, [r2, #0]
 8026a0c:	0109      	lsls	r1, r1, #4
 8026a0e:	d502      	bpl.n	8026a16 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8026a10:	2b01      	cmp	r3, #1
 8026a12:	f43f addb 	beq.w	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8026a16:	6812      	ldr	r2, [r2, #0]
 8026a18:	0090      	lsls	r0, r2, #2
 8026a1a:	d502      	bpl.n	8026a22 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
 8026a1c:	2b02      	cmp	r3, #2
 8026a1e:	f43f addf 	beq.w	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8026a22:	4a7b      	ldr	r2, [pc, #492]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8026a24:	6811      	ldr	r1, [r2, #0]
 8026a26:	0789      	lsls	r1, r1, #30
 8026a28:	d508      	bpl.n	8026a3c <HAL_RCCEx_GetPeriphCLKFreq+0x908>
 8026a2a:	2b03      	cmp	r3, #3
 8026a2c:	d106      	bne.n	8026a3c <HAL_RCCEx_GetPeriphCLKFreq+0x908>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026a2e:	6813      	ldr	r3, [r2, #0]
 8026a30:	4878      	ldr	r0, [pc, #480]	@ (8026c14 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>)
 8026a32:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026a36:	40d8      	lsrs	r0, r3
 8026a38:	f7ff bbad 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8026a3c:	6812      	ldr	r2, [r2, #0]
 8026a3e:	0592      	lsls	r2, r2, #22
 8026a40:	d502      	bpl.n	8026a48 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8026a42:	2b04      	cmp	r3, #4
 8026a44:	f000 8598 	beq.w	8027578 <HAL_RCCEx_GetPeriphCLKFreq+0x1444>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8026a48:	4a71      	ldr	r2, [pc, #452]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8026a4a:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026a4e:	f010 0002 	ands.w	r0, r0, #2
 8026a52:	f43f aba0 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026a56:	1f58      	subs	r0, r3, #5
 8026a58:	4243      	negs	r3, r0
 8026a5a:	4143      	adcs	r3, r0
 8026a5c:	03d8      	lsls	r0, r3, #15
 8026a5e:	f7ff bb9a 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8026a62:	4a6b      	ldr	r2, [pc, #428]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8026a64:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8026a68:	f013 0370 	ands.w	r3, r3, #112	@ 0x70
 8026a6c:	f43f ade4 	beq.w	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8026a70:	6811      	ldr	r1, [r2, #0]
 8026a72:	0109      	lsls	r1, r1, #4
 8026a74:	d502      	bpl.n	8026a7c <HAL_RCCEx_GetPeriphCLKFreq+0x948>
 8026a76:	2b10      	cmp	r3, #16
 8026a78:	f43f ada8 	beq.w	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8026a7c:	6812      	ldr	r2, [r2, #0]
 8026a7e:	0090      	lsls	r0, r2, #2
 8026a80:	d502      	bpl.n	8026a88 <HAL_RCCEx_GetPeriphCLKFreq+0x954>
 8026a82:	2b20      	cmp	r3, #32
 8026a84:	f43f adac 	beq.w	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8026a88:	4a61      	ldr	r2, [pc, #388]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8026a8a:	6811      	ldr	r1, [r2, #0]
 8026a8c:	0789      	lsls	r1, r1, #30
 8026a8e:	d508      	bpl.n	8026aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8026a90:	2b30      	cmp	r3, #48	@ 0x30
 8026a92:	d106      	bne.n	8026aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026a94:	6813      	ldr	r3, [r2, #0]
 8026a96:	485f      	ldr	r0, [pc, #380]	@ (8026c14 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>)
 8026a98:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026a9c:	40d8      	lsrs	r0, r3
 8026a9e:	f7ff bb7a 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8026aa2:	6812      	ldr	r2, [r2, #0]
 8026aa4:	0592      	lsls	r2, r2, #22
 8026aa6:	d502      	bpl.n	8026aae <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 8026aa8:	2b40      	cmp	r3, #64	@ 0x40
 8026aaa:	f000 8568 	beq.w	802757e <HAL_RCCEx_GetPeriphCLKFreq+0x144a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8026aae:	4a58      	ldr	r2, [pc, #352]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8026ab0:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026ab4:	f010 0002 	ands.w	r0, r0, #2
 8026ab8:	f43f ab6d 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026abc:	f1a3 0050 	sub.w	r0, r3, #80	@ 0x50
 8026ac0:	4243      	negs	r3, r0
 8026ac2:	4143      	adcs	r3, r0
 8026ac4:	03d8      	lsls	r0, r3, #15
 8026ac6:	f7ff bb66 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8026aca:	4a51      	ldr	r2, [pc, #324]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8026acc:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8026ad0:	f013 63e0 	ands.w	r3, r3, #117440512	@ 0x7000000
 8026ad4:	d104      	bne.n	8026ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
}
 8026ad6:	b005      	add	sp, #20
 8026ad8:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetPCLK3Freq();
 8026adc:	f7fe b876 	b.w	8024bcc <HAL_RCC_GetPCLK3Freq>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8026ae0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8026ae4:	f43f ad72 	beq.w	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8026ae8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8026aec:	f43f ad78 	beq.w	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8026af0:	6811      	ldr	r1, [r2, #0]
 8026af2:	0789      	lsls	r1, r1, #30
 8026af4:	d509      	bpl.n	8026b0a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
 8026af6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8026afa:	d106      	bne.n	8026b0a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026afc:	6813      	ldr	r3, [r2, #0]
 8026afe:	4845      	ldr	r0, [pc, #276]	@ (8026c14 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>)
 8026b00:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026b04:	40d8      	lsrs	r0, r3
 8026b06:	f7ff bb46 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8026b0a:	4a41      	ldr	r2, [pc, #260]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8026b0c:	6811      	ldr	r1, [r2, #0]
 8026b0e:	0588      	lsls	r0, r1, #22
 8026b10:	d503      	bpl.n	8026b1a <HAL_RCCEx_GetPeriphCLKFreq+0x9e6>
 8026b12:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8026b16:	f000 8535 	beq.w	8027584 <HAL_RCCEx_GetPeriphCLKFreq+0x1450>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8026b1a:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026b1e:	f010 0002 	ands.w	r0, r0, #2
 8026b22:	f43f ab38 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026b26:	f103 417b 	add.w	r1, r3, #4211081216	@ 0xfb000000
 8026b2a:	424b      	negs	r3, r1
 8026b2c:	414b      	adcs	r3, r1
 8026b2e:	03d8      	lsls	r0, r3, #15
 8026b30:	f7ff bb31 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8026b34:	4a36      	ldr	r2, [pc, #216]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8026b36:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8026b3a:	f013 0307 	ands.w	r3, r3, #7
 8026b3e:	d104      	bne.n	8026b4a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
}
 8026b40:	b005      	add	sp, #20
 8026b42:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetHCLKFreq();
 8026b46:	f7fd bd53 	b.w	80245f0 <HAL_RCC_GetHCLKFreq>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8026b4a:	2b01      	cmp	r3, #1
 8026b4c:	d104      	bne.n	8026b58 <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
}
 8026b4e:	b005      	add	sp, #20
 8026b50:	f85d eb04 	ldr.w	lr, [sp], #4
          frequency = HAL_RCC_GetSysClockFreq();
 8026b54:	f7fd bb80 	b.w	8024258 <HAL_RCC_GetSysClockFreq>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8026b58:	2b02      	cmp	r3, #2
 8026b5a:	d105      	bne.n	8026b68 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8026b5c:	a801      	add	r0, sp, #4
 8026b5e:	f7ff f9ad 	bl	8025ebc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8026b62:	9803      	ldr	r0, [sp, #12]
 8026b64:	f7ff bb17 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8026b68:	6812      	ldr	r2, [r2, #0]
 8026b6a:	0392      	lsls	r2, r2, #14
 8026b6c:	d502      	bpl.n	8026b74 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>
 8026b6e:	2b03      	cmp	r3, #3
 8026b70:	f000 850b 	beq.w	802758a <HAL_RCCEx_GetPeriphCLKFreq+0x1456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8026b74:	4a26      	ldr	r2, [pc, #152]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8026b76:	6811      	ldr	r1, [r2, #0]
 8026b78:	0788      	lsls	r0, r1, #30
 8026b7a:	d508      	bpl.n	8026b8e <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
 8026b7c:	2b04      	cmp	r3, #4
 8026b7e:	d106      	bne.n	8026b8e <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026b80:	6813      	ldr	r3, [r2, #0]
 8026b82:	4824      	ldr	r0, [pc, #144]	@ (8026c14 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>)
 8026b84:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026b88:	40d8      	lsrs	r0, r3
 8026b8a:	f7ff bb04 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8026b8e:	6810      	ldr	r0, [r2, #0]
 8026b90:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 8026b94:	f43f aaff 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 8026b98:	2b05      	cmp	r3, #5
 8026b9a:	481f      	ldr	r0, [pc, #124]	@ (8026c18 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>)
 8026b9c:	bf18      	it	ne
 8026b9e:	2000      	movne	r0, #0
 8026ba0:	f7ff baf9 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8026ba4:	4a1a      	ldr	r2, [pc, #104]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8026ba6:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8026baa:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8026bae:	f003 0308 	and.w	r3, r3, #8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8026bb2:	0789      	lsls	r1, r1, #30
 8026bb4:	d502      	bpl.n	8026bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa88>
 8026bb6:	2b00      	cmp	r3, #0
 8026bb8:	f000 84ea 	beq.w	8027590 <HAL_RCCEx_GetPeriphCLKFreq+0x145c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8026bbc:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026bc0:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8026bc4:	f43f aae7 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
      frequency = LSI_VALUE;
 8026bc8:	2b00      	cmp	r3, #0
 8026bca:	bf0c      	ite	eq
 8026bcc:	2000      	moveq	r0, #0
 8026bce:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 8026bd2:	f7ff bae0 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8026bd6:	4a0e      	ldr	r2, [pc, #56]	@ (8026c10 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8026bd8:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8026bdc:	f413 3340 	ands.w	r3, r3, #196608	@ 0x30000
 8026be0:	f43f ad2a 	beq.w	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8026be4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8026be8:	d105      	bne.n	8026bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8026bea:	a801      	add	r0, sp, #4
 8026bec:	f7ff fa04 	bl	8025ff8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8026bf0:	9803      	ldr	r0, [sp, #12]
 8026bf2:	f7ff bad0 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8026bf6:	6811      	ldr	r1, [r2, #0]
 8026bf8:	0788      	lsls	r0, r1, #30
 8026bfa:	d50f      	bpl.n	8026c1c <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 8026bfc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8026c00:	d10c      	bne.n	8026c1c <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026c02:	6813      	ldr	r3, [r2, #0]
 8026c04:	4803      	ldr	r0, [pc, #12]	@ (8026c14 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>)
 8026c06:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026c0a:	40d8      	lsrs	r0, r3
 8026c0c:	f7ff bac3 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026c10:	44020c00 	.word	0x44020c00
 8026c14:	03d09000 	.word	0x03d09000
 8026c18:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8026c1c:	4ab6      	ldr	r2, [pc, #728]	@ (8026ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>)
 8026c1e:	6810      	ldr	r0, [r2, #0]
 8026c20:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 8026c24:	f43f aab7 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 8026c28:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8026c2c:	48b3      	ldr	r0, [pc, #716]	@ (8026efc <HAL_RCCEx_GetPeriphCLKFreq+0xdc8>)
 8026c2e:	bf18      	it	ne
 8026c30:	2000      	movne	r0, #0
 8026c32:	f7ff bab0 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8026c36:	4ab0      	ldr	r2, [pc, #704]	@ (8026ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>)
 8026c38:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8026c3c:	f413 2340 	ands.w	r3, r3, #786432	@ 0xc0000
 8026c40:	f43f acfa 	beq.w	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8026c44:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8026c48:	d0cf      	beq.n	8026bea <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8026c4a:	6811      	ldr	r1, [r2, #0]
 8026c4c:	0789      	lsls	r1, r1, #30
 8026c4e:	d509      	bpl.n	8026c64 <HAL_RCCEx_GetPeriphCLKFreq+0xb30>
 8026c50:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8026c54:	d106      	bne.n	8026c64 <HAL_RCCEx_GetPeriphCLKFreq+0xb30>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026c56:	6813      	ldr	r3, [r2, #0]
 8026c58:	48a9      	ldr	r0, [pc, #676]	@ (8026f00 <HAL_RCCEx_GetPeriphCLKFreq+0xdcc>)
 8026c5a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026c5e:	40d8      	lsrs	r0, r3
 8026c60:	f7ff ba99 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8026c64:	4aa4      	ldr	r2, [pc, #656]	@ (8026ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>)
 8026c66:	6810      	ldr	r0, [r2, #0]
 8026c68:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 8026c6c:	f43f aa93 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 8026c70:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8026c74:	48a1      	ldr	r0, [pc, #644]	@ (8026efc <HAL_RCCEx_GetPeriphCLKFreq+0xdc8>)
 8026c76:	bf18      	it	ne
 8026c78:	2000      	movne	r0, #0
 8026c7a:	f7ff ba8c 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8026c7e:	4a9e      	ldr	r2, [pc, #632]	@ (8026ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>)
 8026c80:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8026c84:	f413 1340 	ands.w	r3, r3, #3145728	@ 0x300000
 8026c88:	f43f af25 	beq.w	8026ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a2>
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8026c8c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8026c90:	d0ab      	beq.n	8026bea <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8026c92:	6811      	ldr	r1, [r2, #0]
 8026c94:	0788      	lsls	r0, r1, #30
 8026c96:	d509      	bpl.n	8026cac <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
 8026c98:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8026c9c:	d106      	bne.n	8026cac <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026c9e:	6813      	ldr	r3, [r2, #0]
 8026ca0:	4897      	ldr	r0, [pc, #604]	@ (8026f00 <HAL_RCCEx_GetPeriphCLKFreq+0xdcc>)
 8026ca2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026ca6:	40d8      	lsrs	r0, r3
 8026ca8:	f7ff ba75 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 8026cac:	6810      	ldr	r0, [r2, #0]
 8026cae:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 8026cb2:	f43f aa70 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 8026cb6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8026cba:	4890      	ldr	r0, [pc, #576]	@ (8026efc <HAL_RCCEx_GetPeriphCLKFreq+0xdc8>)
 8026cbc:	bf18      	it	ne
 8026cbe:	2000      	movne	r0, #0
 8026cc0:	f7ff ba69 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8026cc4:	4a8c      	ldr	r2, [pc, #560]	@ (8026ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>)
 8026cc6:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 8026cca:	f413 0340 	ands.w	r3, r3, #12582912	@ 0xc00000
 8026cce:	f43f af02 	beq.w	8026ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a2>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 8026cd2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8026cd6:	d088      	beq.n	8026bea <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8026cd8:	6811      	ldr	r1, [r2, #0]
 8026cda:	0789      	lsls	r1, r1, #30
 8026cdc:	d509      	bpl.n	8026cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
 8026cde:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8026ce2:	d106      	bne.n	8026cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026ce4:	6813      	ldr	r3, [r2, #0]
 8026ce6:	4886      	ldr	r0, [pc, #536]	@ (8026f00 <HAL_RCCEx_GetPeriphCLKFreq+0xdcc>)
 8026ce8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026cec:	40d8      	lsrs	r0, r3
 8026cee:	f7ff ba52 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8026cf2:	4a81      	ldr	r2, [pc, #516]	@ (8026ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>)
 8026cf4:	6810      	ldr	r0, [r2, #0]
 8026cf6:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 8026cfa:	f43f aa4c 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 8026cfe:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8026d02:	487e      	ldr	r0, [pc, #504]	@ (8026efc <HAL_RCCEx_GetPeriphCLKFreq+0xdc8>)
 8026d04:	bf18      	it	ne
 8026d06:	2000      	movne	r0, #0
 8026d08:	f7ff ba45 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8026d0c:	4a7a      	ldr	r2, [pc, #488]	@ (8026ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>)
 8026d0e:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8026d12:	f013 7340 	ands.w	r3, r3, #50331648	@ 0x3000000
 8026d16:	f43f ac8f 	beq.w	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 8026d1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8026d1e:	f43f af64 	beq.w	8026bea <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8026d22:	6810      	ldr	r0, [r2, #0]
 8026d24:	f010 0002 	ands.w	r0, r0, #2
 8026d28:	f43f aa35 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026d2c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8026d30:	f040 8432 	bne.w	8027598 <HAL_RCCEx_GetPeriphCLKFreq+0x1464>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026d34:	6813      	ldr	r3, [r2, #0]
 8026d36:	4872      	ldr	r0, [pc, #456]	@ (8026f00 <HAL_RCCEx_GetPeriphCLKFreq+0xdcc>)
 8026d38:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026d3c:	40d8      	lsrs	r0, r3
 8026d3e:	f7ff ba2a 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8026d42:	4a6d      	ldr	r2, [pc, #436]	@ (8026ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>)
 8026d44:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 8026d48:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
        switch (srcclk)
 8026d4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8026d50:	d01c      	beq.n	8026d8c <HAL_RCCEx_GetPeriphCLKFreq+0xc58>
 8026d52:	d80c      	bhi.n	8026d6e <HAL_RCCEx_GetPeriphCLKFreq+0xc3a>
 8026d54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8026d58:	f43f abb4 	beq.w	80264c4 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 8026d5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8026d60:	d00e      	beq.n	8026d80 <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
 8026d62:	2b00      	cmp	r3, #0
 8026d64:	f43f aeb7 	beq.w	8026ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a2>
        frequency = 0U;
 8026d68:	2000      	movs	r0, #0
 8026d6a:	f7ff ba14 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026d6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8026d72:	d012      	beq.n	8026d9a <HAL_RCCEx_GetPeriphCLKFreq+0xc66>
 8026d74:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8026d78:	d018      	beq.n	8026dac <HAL_RCCEx_GetPeriphCLKFreq+0xc78>
 8026d7a:	2000      	movs	r0, #0
 8026d7c:	f7ff ba0b 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8026d80:	a801      	add	r0, sp, #4
 8026d82:	f7ff f939 	bl	8025ff8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8026d86:	9803      	ldr	r0, [sp, #12]
            break;
 8026d88:	f7ff ba05 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8026d8c:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026d90:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8026d94:	03c0      	lsls	r0, r0, #15
 8026d96:	f7ff b9fe 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8026d9a:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
      frequency = LSI_VALUE;
 8026d9e:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8026da2:	bf18      	it	ne
 8026da4:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 8026da8:	f7ff b9f5 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026dac:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026db0:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026db2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026db6:	0788      	lsls	r0, r1, #30
 8026db8:	d507      	bpl.n	8026dca <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 8026dba:	b933      	cbnz	r3, 8026dca <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026dbc:	6813      	ldr	r3, [r2, #0]
 8026dbe:	4850      	ldr	r0, [pc, #320]	@ (8026f00 <HAL_RCCEx_GetPeriphCLKFreq+0xdcc>)
 8026dc0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026dc4:	40d8      	lsrs	r0, r3
 8026dc6:	f7ff b9e6 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8026dca:	4a4b      	ldr	r2, [pc, #300]	@ (8026ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>)
 8026dcc:	6811      	ldr	r1, [r2, #0]
 8026dce:	0589      	lsls	r1, r1, #22
 8026dd0:	d503      	bpl.n	8026dda <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 8026dd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8026dd6:	f000 83e2 	beq.w	802759e <HAL_RCCEx_GetPeriphCLKFreq+0x146a>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8026dda:	6810      	ldr	r0, [r2, #0]
 8026ddc:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8026de0:	f43f a9d9 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 8026de4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8026de8:	4846      	ldr	r0, [pc, #280]	@ (8026f04 <HAL_RCCEx_GetPeriphCLKFreq+0xdd0>)
 8026dea:	bf18      	it	ne
 8026dec:	2000      	movne	r0, #0
 8026dee:	f7ff b9d2 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8026df2:	4a41      	ldr	r2, [pc, #260]	@ (8026ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>)
 8026df4:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 8026df8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
        switch (srcclk)
 8026dfc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8026e00:	d016      	beq.n	8026e30 <HAL_RCCEx_GetPeriphCLKFreq+0xcfc>
 8026e02:	d80c      	bhi.n	8026e1e <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
 8026e04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8026e08:	f43f ab5c 	beq.w	80264c4 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 8026e0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8026e10:	d0b6      	beq.n	8026d80 <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
 8026e12:	2b00      	cmp	r3, #0
 8026e14:	f43f ac10 	beq.w	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
        frequency = 0U;
 8026e18:	2000      	movs	r0, #0
 8026e1a:	f7ff b9bc 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026e1e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8026e22:	d00c      	beq.n	8026e3e <HAL_RCCEx_GetPeriphCLKFreq+0xd0a>
 8026e24:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8026e28:	d012      	beq.n	8026e50 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 8026e2a:	2000      	movs	r0, #0
 8026e2c:	f7ff b9b3 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8026e30:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026e34:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8026e38:	03c0      	lsls	r0, r0, #15
 8026e3a:	f7ff b9ac 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8026e3e:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
      frequency = LSI_VALUE;
 8026e42:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8026e46:	bf18      	it	ne
 8026e48:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 8026e4c:	f7ff b9a3 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026e50:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026e54:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026e56:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026e5a:	0788      	lsls	r0, r1, #30
 8026e5c:	d507      	bpl.n	8026e6e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8026e5e:	b933      	cbnz	r3, 8026e6e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026e60:	6813      	ldr	r3, [r2, #0]
 8026e62:	4827      	ldr	r0, [pc, #156]	@ (8026f00 <HAL_RCCEx_GetPeriphCLKFreq+0xdcc>)
 8026e64:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026e68:	40d8      	lsrs	r0, r3
 8026e6a:	f7ff b994 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8026e6e:	4a22      	ldr	r2, [pc, #136]	@ (8026ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>)
 8026e70:	6811      	ldr	r1, [r2, #0]
 8026e72:	0589      	lsls	r1, r1, #22
 8026e74:	d503      	bpl.n	8026e7e <HAL_RCCEx_GetPeriphCLKFreq+0xd4a>
 8026e76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8026e7a:	f000 8393 	beq.w	80275a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1470>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8026e7e:	6810      	ldr	r0, [r2, #0]
 8026e80:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8026e84:	f43f a987 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 8026e88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8026e8c:	481d      	ldr	r0, [pc, #116]	@ (8026f04 <HAL_RCCEx_GetPeriphCLKFreq+0xdd0>)
 8026e8e:	bf18      	it	ne
 8026e90:	2000      	movne	r0, #0
 8026e92:	f7ff b980 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8026e96:	4a18      	ldr	r2, [pc, #96]	@ (8026ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>)
 8026e98:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 8026e9c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
        switch (srcclk)
 8026ea0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8026ea4:	d017      	beq.n	8026ed6 <HAL_RCCEx_GetPeriphCLKFreq+0xda2>
 8026ea6:	d80d      	bhi.n	8026ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
 8026ea8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8026eac:	f43f ab0a 	beq.w	80264c4 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 8026eb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8026eb4:	f43f af64 	beq.w	8026d80 <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
 8026eb8:	2b00      	cmp	r3, #0
 8026eba:	f43f ae0c 	beq.w	8026ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a2>
        frequency = 0U;
 8026ebe:	2000      	movs	r0, #0
 8026ec0:	f7ff b969 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026ec4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8026ec8:	d00c      	beq.n	8026ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 8026eca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8026ece:	d01b      	beq.n	8026f08 <HAL_RCCEx_GetPeriphCLKFreq+0xdd4>
 8026ed0:	2000      	movs	r0, #0
 8026ed2:	f7ff b960 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8026ed6:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026eda:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8026ede:	03c0      	lsls	r0, r0, #15
 8026ee0:	f7ff b959 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8026ee4:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
      frequency = LSI_VALUE;
 8026ee8:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8026eec:	bf18      	it	ne
 8026eee:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 8026ef2:	f7ff b950 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026ef6:	bf00      	nop
 8026ef8:	44020c00 	.word	0x44020c00
 8026efc:	003d0900 	.word	0x003d0900
 8026f00:	03d09000 	.word	0x03d09000
 8026f04:	00b71b00 	.word	0x00b71b00
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026f08:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026f0c:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026f0e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026f12:	0788      	lsls	r0, r1, #30
 8026f14:	d507      	bpl.n	8026f26 <HAL_RCCEx_GetPeriphCLKFreq+0xdf2>
 8026f16:	b933      	cbnz	r3, 8026f26 <HAL_RCCEx_GetPeriphCLKFreq+0xdf2>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026f18:	6813      	ldr	r3, [r2, #0]
 8026f1a:	48ae      	ldr	r0, [pc, #696]	@ (80271d4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>)
 8026f1c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026f20:	40d8      	lsrs	r0, r3
 8026f22:	f7ff b938 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8026f26:	4aac      	ldr	r2, [pc, #688]	@ (80271d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>)
 8026f28:	6811      	ldr	r1, [r2, #0]
 8026f2a:	0589      	lsls	r1, r1, #22
 8026f2c:	d503      	bpl.n	8026f36 <HAL_RCCEx_GetPeriphCLKFreq+0xe02>
 8026f2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8026f32:	f000 833a 	beq.w	80275aa <HAL_RCCEx_GetPeriphCLKFreq+0x1476>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8026f36:	6810      	ldr	r0, [r2, #0]
 8026f38:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8026f3c:	f43f a92b 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 8026f40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8026f44:	48a5      	ldr	r0, [pc, #660]	@ (80271dc <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>)
 8026f46:	bf18      	it	ne
 8026f48:	2000      	movne	r0, #0
 8026f4a:	f7ff b924 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 8026f4e:	4aa2      	ldr	r2, [pc, #648]	@ (80271d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>)
 8026f50:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 8026f54:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
        switch (srcclk)
 8026f58:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8026f5c:	d017      	beq.n	8026f8e <HAL_RCCEx_GetPeriphCLKFreq+0xe5a>
 8026f5e:	d80d      	bhi.n	8026f7c <HAL_RCCEx_GetPeriphCLKFreq+0xe48>
 8026f60:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8026f64:	f43f aaae 	beq.w	80264c4 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 8026f68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8026f6c:	f43f af08 	beq.w	8026d80 <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
 8026f70:	2b00      	cmp	r3, #0
 8026f72:	f43f adb0 	beq.w	8026ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a2>
        frequency = 0U;
 8026f76:	2000      	movs	r0, #0
 8026f78:	f7ff b90d 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026f7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8026f80:	d00c      	beq.n	8026f9c <HAL_RCCEx_GetPeriphCLKFreq+0xe68>
 8026f82:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8026f86:	d012      	beq.n	8026fae <HAL_RCCEx_GetPeriphCLKFreq+0xe7a>
 8026f88:	2000      	movs	r0, #0
 8026f8a:	f7ff b904 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8026f8e:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026f92:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8026f96:	03c0      	lsls	r0, r0, #15
 8026f98:	f7ff b8fd 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8026f9c:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
      frequency = LSI_VALUE;
 8026fa0:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8026fa4:	bf18      	it	ne
 8026fa6:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 8026faa:	f7ff b8f4 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026fae:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026fb2:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026fb4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026fb8:	0788      	lsls	r0, r1, #30
 8026fba:	d507      	bpl.n	8026fcc <HAL_RCCEx_GetPeriphCLKFreq+0xe98>
 8026fbc:	b933      	cbnz	r3, 8026fcc <HAL_RCCEx_GetPeriphCLKFreq+0xe98>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026fbe:	6813      	ldr	r3, [r2, #0]
 8026fc0:	4884      	ldr	r0, [pc, #528]	@ (80271d4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>)
 8026fc2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026fc6:	40d8      	lsrs	r0, r3
 8026fc8:	f7ff b8e5 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8026fcc:	4a82      	ldr	r2, [pc, #520]	@ (80271d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>)
 8026fce:	6811      	ldr	r1, [r2, #0]
 8026fd0:	0589      	lsls	r1, r1, #22
 8026fd2:	d503      	bpl.n	8026fdc <HAL_RCCEx_GetPeriphCLKFreq+0xea8>
 8026fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8026fd8:	f000 82ea 	beq.w	80275b0 <HAL_RCCEx_GetPeriphCLKFreq+0x147c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8026fdc:	6810      	ldr	r0, [r2, #0]
 8026fde:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8026fe2:	f43f a8d8 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 8026fe6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8026fea:	487c      	ldr	r0, [pc, #496]	@ (80271dc <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>)
 8026fec:	bf18      	it	ne
 8026fee:	2000      	movne	r0, #0
 8026ff0:	f7ff b8d1 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 8026ff4:	4a78      	ldr	r2, [pc, #480]	@ (80271d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>)
 8026ff6:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 8026ffa:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
        switch (srcclk)
 8026ffe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8027002:	d017      	beq.n	8027034 <HAL_RCCEx_GetPeriphCLKFreq+0xf00>
 8027004:	d80d      	bhi.n	8027022 <HAL_RCCEx_GetPeriphCLKFreq+0xeee>
 8027006:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 802700a:	f43f aa5b 	beq.w	80264c4 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 802700e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8027012:	f43f aeb5 	beq.w	8026d80 <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
 8027016:	2b00      	cmp	r3, #0
 8027018:	f43f ad5d 	beq.w	8026ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a2>
        frequency = 0U;
 802701c:	2000      	movs	r0, #0
 802701e:	f7ff b8ba 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027022:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8027026:	d00c      	beq.n	8027042 <HAL_RCCEx_GetPeriphCLKFreq+0xf0e>
 8027028:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 802702c:	d012      	beq.n	8027054 <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 802702e:	2000      	movs	r0, #0
 8027030:	f7ff b8b1 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8027034:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8027038:	f3c0 0040 	ubfx	r0, r0, #1, #1
 802703c:	03c0      	lsls	r0, r0, #15
 802703e:	f7ff b8aa 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8027042:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
      frequency = LSI_VALUE;
 8027046:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 802704a:	bf18      	it	ne
 802704c:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 8027050:	f7ff b8a1 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8027054:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8027058:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802705a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802705e:	0788      	lsls	r0, r1, #30
 8027060:	d507      	bpl.n	8027072 <HAL_RCCEx_GetPeriphCLKFreq+0xf3e>
 8027062:	b933      	cbnz	r3, 8027072 <HAL_RCCEx_GetPeriphCLKFreq+0xf3e>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8027064:	6813      	ldr	r3, [r2, #0]
 8027066:	485b      	ldr	r0, [pc, #364]	@ (80271d4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>)
 8027068:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 802706c:	40d8      	lsrs	r0, r3
 802706e:	f7ff b892 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8027072:	4a59      	ldr	r2, [pc, #356]	@ (80271d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>)
 8027074:	6811      	ldr	r1, [r2, #0]
 8027076:	0589      	lsls	r1, r1, #22
 8027078:	d503      	bpl.n	8027082 <HAL_RCCEx_GetPeriphCLKFreq+0xf4e>
 802707a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802707e:	f000 829a 	beq.w	80275b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8027082:	6810      	ldr	r0, [r2, #0]
 8027084:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8027088:	f43f a885 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 802708c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8027090:	4852      	ldr	r0, [pc, #328]	@ (80271dc <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>)
 8027092:	bf18      	it	ne
 8027094:	2000      	movne	r0, #0
 8027096:	f7ff b87e 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802709a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802709e:	d019      	beq.n	80270d4 <HAL_RCCEx_GetPeriphCLKFreq+0xfa0>
 80270a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80270a4:	f47f a877 	bne.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80270a8:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80270ac:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80270ae:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80270b2:	0788      	lsls	r0, r1, #30
 80270b4:	d517      	bpl.n	80270e6 <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
 80270b6:	b9b3      	cbnz	r3, 80270e6 <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80270b8:	6813      	ldr	r3, [r2, #0]
 80270ba:	4846      	ldr	r0, [pc, #280]	@ (80271d4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>)
 80270bc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80270c0:	40d8      	lsrs	r0, r3
 80270c2:	f7ff b868 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80270c6:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 80270ca:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80270ce:	03c0      	lsls	r0, r0, #15
 80270d0:	f7ff b861 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80270d4:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
      frequency = LSI_VALUE;
 80270d8:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80270dc:	bf18      	it	ne
 80270de:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 80270e2:	f7ff b858 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80270e6:	4a3c      	ldr	r2, [pc, #240]	@ (80271d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>)
 80270e8:	6811      	ldr	r1, [r2, #0]
 80270ea:	0589      	lsls	r1, r1, #22
 80270ec:	d503      	bpl.n	80270f6 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 80270ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80270f2:	f000 8263 	beq.w	80275bc <HAL_RCCEx_GetPeriphCLKFreq+0x1488>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80270f6:	6810      	ldr	r0, [r2, #0]
 80270f8:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 80270fc:	f43f a84b 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 8027100:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8027104:	4835      	ldr	r0, [pc, #212]	@ (80271dc <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>)
 8027106:	bf18      	it	ne
 8027108:	2000      	movne	r0, #0
 802710a:	f7ff b844 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 802710e:	4a32      	ldr	r2, [pc, #200]	@ (80271d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>)
 8027110:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8027114:	6812      	ldr	r2, [r2, #0]
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8027116:	f403 7340 	and.w	r3, r3, #768	@ 0x300
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 802711a:	0390      	lsls	r0, r2, #14
 802711c:	d502      	bpl.n	8027124 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>
 802711e:	2b00      	cmp	r3, #0
 8027120:	f000 824f 	beq.w	80275c2 <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8027124:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8027128:	f43f aa36 	beq.w	8026598 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 802712c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8027130:	f43f aa4c 	beq.w	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        frequency = 0U;
 8027134:	2000      	movs	r0, #0
 8027136:	f7ff b82e 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 802713a:	4a27      	ldr	r2, [pc, #156]	@ (80271d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>)
 802713c:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8027140:	f003 0307 	and.w	r3, r3, #7
 8027144:	2b04      	cmp	r3, #4
 8027146:	d80d      	bhi.n	8027164 <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
 8027148:	a101      	add	r1, pc, #4	@ (adr r1, 8027150 <HAL_RCCEx_GetPeriphCLKFreq+0x101c>)
 802714a:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 802714e:	bf00      	nop
 8027150:	0802740d 	.word	0x0802740d
 8027154:	080264c5 	.word	0x080264c5
 8027158:	080264cf 	.word	0x080264cf
 802715c:	080275c9 	.word	0x080275c9
 8027160:	0802716b 	.word	0x0802716b
        frequency = 0U;
 8027164:	2000      	movs	r0, #0
 8027166:	f7ff b816 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802716a:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802716e:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8027170:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8027174:	0789      	lsls	r1, r1, #30
 8027176:	d507      	bpl.n	8027188 <HAL_RCCEx_GetPeriphCLKFreq+0x1054>
 8027178:	b933      	cbnz	r3, 8027188 <HAL_RCCEx_GetPeriphCLKFreq+0x1054>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802717a:	6813      	ldr	r3, [r2, #0]
 802717c:	4815      	ldr	r0, [pc, #84]	@ (80271d4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>)
 802717e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8027182:	40d8      	lsrs	r0, r3
 8027184:	f7ff b807 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8027188:	4a13      	ldr	r2, [pc, #76]	@ (80271d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>)
 802718a:	6811      	ldr	r1, [r2, #0]
 802718c:	0588      	lsls	r0, r1, #22
 802718e:	d503      	bpl.n	8027198 <HAL_RCCEx_GetPeriphCLKFreq+0x1064>
 8027190:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8027194:	f000 821b 	beq.w	80275ce <HAL_RCCEx_GetPeriphCLKFreq+0x149a>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8027198:	6810      	ldr	r0, [r2, #0]
 802719a:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 802719e:	f43e affa 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 80271a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80271a6:	480d      	ldr	r0, [pc, #52]	@ (80271dc <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>)
 80271a8:	bf18      	it	ne
 80271aa:	2000      	movne	r0, #0
 80271ac:	f7fe bff3 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80271b0:	4a09      	ldr	r2, [pc, #36]	@ (80271d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>)
 80271b2:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 80271b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
        switch (srcclk)
 80271ba:	2b10      	cmp	r3, #16
 80271bc:	f43f a987 	beq.w	80264ce <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 80271c0:	d80e      	bhi.n	80271e0 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
 80271c2:	2b00      	cmp	r3, #0
 80271c4:	f000 8122 	beq.w	802740c <HAL_RCCEx_GetPeriphCLKFreq+0x12d8>
 80271c8:	2b08      	cmp	r3, #8
 80271ca:	f43f a97b 	beq.w	80264c4 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
        frequency = 0U;
 80271ce:	2000      	movs	r0, #0
 80271d0:	f7fe bfe1 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80271d4:	03d09000 	.word	0x03d09000
 80271d8:	44020c00 	.word	0x44020c00
 80271dc:	00b71b00 	.word	0x00b71b00
 80271e0:	2b18      	cmp	r3, #24
 80271e2:	f000 81f7 	beq.w	80275d4 <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>
 80271e6:	2b20      	cmp	r3, #32
 80271e8:	f040 81f7 	bne.w	80275da <HAL_RCCEx_GetPeriphCLKFreq+0x14a6>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80271ec:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80271f0:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80271f2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80271f6:	0789      	lsls	r1, r1, #30
 80271f8:	d507      	bpl.n	802720a <HAL_RCCEx_GetPeriphCLKFreq+0x10d6>
 80271fa:	b933      	cbnz	r3, 802720a <HAL_RCCEx_GetPeriphCLKFreq+0x10d6>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80271fc:	6813      	ldr	r3, [r2, #0]
 80271fe:	489b      	ldr	r0, [pc, #620]	@ (802746c <HAL_RCCEx_GetPeriphCLKFreq+0x1338>)
 8027200:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8027204:	40d8      	lsrs	r0, r3
 8027206:	f7fe bfc6 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 802720a:	4a99      	ldr	r2, [pc, #612]	@ (8027470 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 802720c:	6811      	ldr	r1, [r2, #0]
 802720e:	0588      	lsls	r0, r1, #22
 8027210:	d503      	bpl.n	802721a <HAL_RCCEx_GetPeriphCLKFreq+0x10e6>
 8027212:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8027216:	f000 81e3 	beq.w	80275e0 <HAL_RCCEx_GetPeriphCLKFreq+0x14ac>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 802721a:	6810      	ldr	r0, [r2, #0]
 802721c:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8027220:	f43e afb9 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 8027224:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8027228:	4892      	ldr	r0, [pc, #584]	@ (8027474 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>)
 802722a:	bf18      	it	ne
 802722c:	2000      	movne	r0, #0
 802722e:	f7fe bfb2 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8027232:	4a8f      	ldr	r2, [pc, #572]	@ (8027470 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 8027234:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8027238:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
        switch (srcclk)
 802723c:	2b80      	cmp	r3, #128	@ 0x80
 802723e:	f43f a946 	beq.w	80264ce <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 8027242:	d808      	bhi.n	8027256 <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 8027244:	2b00      	cmp	r3, #0
 8027246:	f000 80e1 	beq.w	802740c <HAL_RCCEx_GetPeriphCLKFreq+0x12d8>
 802724a:	2b40      	cmp	r3, #64	@ 0x40
 802724c:	f43f a93a 	beq.w	80264c4 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
        frequency = 0U;
 8027250:	2000      	movs	r0, #0
 8027252:	f7fe bfa0 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027256:	2bc0      	cmp	r3, #192	@ 0xc0
 8027258:	f000 81c5 	beq.w	80275e6 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
 802725c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8027260:	f040 81c4 	bne.w	80275ec <HAL_RCCEx_GetPeriphCLKFreq+0x14b8>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8027264:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8027268:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802726a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802726e:	0789      	lsls	r1, r1, #30
 8027270:	d507      	bpl.n	8027282 <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
 8027272:	b933      	cbnz	r3, 8027282 <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8027274:	6813      	ldr	r3, [r2, #0]
 8027276:	487d      	ldr	r0, [pc, #500]	@ (802746c <HAL_RCCEx_GetPeriphCLKFreq+0x1338>)
 8027278:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 802727c:	40d8      	lsrs	r0, r3
 802727e:	f7fe bf8a 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8027282:	4a7b      	ldr	r2, [pc, #492]	@ (8027470 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 8027284:	6811      	ldr	r1, [r2, #0]
 8027286:	0588      	lsls	r0, r1, #22
 8027288:	d503      	bpl.n	8027292 <HAL_RCCEx_GetPeriphCLKFreq+0x115e>
 802728a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802728e:	f000 81b0 	beq.w	80275f2 <HAL_RCCEx_GetPeriphCLKFreq+0x14be>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8027292:	6810      	ldr	r0, [r2, #0]
 8027294:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8027298:	f43e af7d 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 802729c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80272a0:	4874      	ldr	r0, [pc, #464]	@ (8027474 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>)
 80272a2:	bf18      	it	ne
 80272a4:	2000      	movne	r0, #0
 80272a6:	f7fe bf76 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 80272aa:	4a71      	ldr	r2, [pc, #452]	@ (8027470 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 80272ac:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 80272b0:	f413 6360 	ands.w	r3, r3, #3584	@ 0xe00
 80272b4:	f43f a980 	beq.w	80265b8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 80272b8:	6811      	ldr	r1, [r2, #0]
 80272ba:	0109      	lsls	r1, r1, #4
 80272bc:	d503      	bpl.n	80272c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1192>
 80272be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80272c2:	f43f a983 	beq.w	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 80272c6:	6812      	ldr	r2, [r2, #0]
 80272c8:	0090      	lsls	r0, r2, #2
 80272ca:	d503      	bpl.n	80272d4 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
 80272cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80272d0:	f43f a986 	beq.w	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 80272d4:	4a66      	ldr	r2, [pc, #408]	@ (8027470 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 80272d6:	6811      	ldr	r1, [r2, #0]
 80272d8:	0789      	lsls	r1, r1, #30
 80272da:	d509      	bpl.n	80272f0 <HAL_RCCEx_GetPeriphCLKFreq+0x11bc>
 80272dc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80272e0:	d106      	bne.n	80272f0 <HAL_RCCEx_GetPeriphCLKFreq+0x11bc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80272e2:	6813      	ldr	r3, [r2, #0]
 80272e4:	4861      	ldr	r0, [pc, #388]	@ (802746c <HAL_RCCEx_GetPeriphCLKFreq+0x1338>)
 80272e6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80272ea:	40d8      	lsrs	r0, r3
 80272ec:	f7fe bf53 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 80272f0:	6812      	ldr	r2, [r2, #0]
 80272f2:	0590      	lsls	r0, r2, #22
 80272f4:	d503      	bpl.n	80272fe <HAL_RCCEx_GetPeriphCLKFreq+0x11ca>
 80272f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80272fa:	f000 817d 	beq.w	80275f8 <HAL_RCCEx_GetPeriphCLKFreq+0x14c4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 80272fe:	4a5c      	ldr	r2, [pc, #368]	@ (8027470 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 8027300:	6810      	ldr	r0, [r2, #0]
 8027302:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8027306:	f43e af46 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 802730a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 802730e:	4859      	ldr	r0, [pc, #356]	@ (8027474 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>)
 8027310:	bf18      	it	ne
 8027312:	2000      	movne	r0, #0
 8027314:	f7fe bf3f 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8027318:	4a55      	ldr	r2, [pc, #340]	@ (8027470 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 802731a:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 802731e:	f413 43e0 	ands.w	r3, r3, #28672	@ 0x7000
 8027322:	f43f abd8 	beq.w	8026ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8027326:	6811      	ldr	r1, [r2, #0]
 8027328:	0109      	lsls	r1, r1, #4
 802732a:	d503      	bpl.n	8027334 <HAL_RCCEx_GetPeriphCLKFreq+0x1200>
 802732c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8027330:	f43f a94c 	beq.w	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8027334:	6812      	ldr	r2, [r2, #0]
 8027336:	0090      	lsls	r0, r2, #2
 8027338:	d503      	bpl.n	8027342 <HAL_RCCEx_GetPeriphCLKFreq+0x120e>
 802733a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 802733e:	f43f a94f 	beq.w	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 8027342:	4a4b      	ldr	r2, [pc, #300]	@ (8027470 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 8027344:	6811      	ldr	r1, [r2, #0]
 8027346:	0789      	lsls	r1, r1, #30
 8027348:	d509      	bpl.n	802735e <HAL_RCCEx_GetPeriphCLKFreq+0x122a>
 802734a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 802734e:	d106      	bne.n	802735e <HAL_RCCEx_GetPeriphCLKFreq+0x122a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8027350:	6813      	ldr	r3, [r2, #0]
 8027352:	4846      	ldr	r0, [pc, #280]	@ (802746c <HAL_RCCEx_GetPeriphCLKFreq+0x1338>)
 8027354:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8027358:	40d8      	lsrs	r0, r3
 802735a:	f7fe bf1c 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 802735e:	6812      	ldr	r2, [r2, #0]
 8027360:	0590      	lsls	r0, r2, #22
 8027362:	d503      	bpl.n	802736c <HAL_RCCEx_GetPeriphCLKFreq+0x1238>
 8027364:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8027368:	f000 8149 	beq.w	80275fe <HAL_RCCEx_GetPeriphCLKFreq+0x14ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 802736c:	4a40      	ldr	r2, [pc, #256]	@ (8027470 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 802736e:	6810      	ldr	r0, [r2, #0]
 8027370:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8027374:	f43e af0f 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 8027378:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 802737c:	483d      	ldr	r0, [pc, #244]	@ (8027474 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>)
 802737e:	bf18      	it	ne
 8027380:	2000      	movne	r0, #0
 8027382:	f7fe bf08 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8027386:	4a3a      	ldr	r2, [pc, #232]	@ (8027470 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 8027388:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 802738c:	f413 3360 	ands.w	r3, r3, #229376	@ 0x38000
 8027390:	f43f a912 	beq.w	80265b8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 8027394:	6811      	ldr	r1, [r2, #0]
 8027396:	0109      	lsls	r1, r1, #4
 8027398:	d503      	bpl.n	80273a2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 802739a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 802739e:	f43f a915 	beq.w	80265cc <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 80273a2:	6812      	ldr	r2, [r2, #0]
 80273a4:	0090      	lsls	r0, r2, #2
 80273a6:	d503      	bpl.n	80273b0 <HAL_RCCEx_GetPeriphCLKFreq+0x127c>
 80273a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80273ac:	f43f a918 	beq.w	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 80273b0:	4a2f      	ldr	r2, [pc, #188]	@ (8027470 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 80273b2:	6811      	ldr	r1, [r2, #0]
 80273b4:	0789      	lsls	r1, r1, #30
 80273b6:	d509      	bpl.n	80273cc <HAL_RCCEx_GetPeriphCLKFreq+0x1298>
 80273b8:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80273bc:	d106      	bne.n	80273cc <HAL_RCCEx_GetPeriphCLKFreq+0x1298>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80273be:	6813      	ldr	r3, [r2, #0]
 80273c0:	482a      	ldr	r0, [pc, #168]	@ (802746c <HAL_RCCEx_GetPeriphCLKFreq+0x1338>)
 80273c2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80273c6:	40d8      	lsrs	r0, r3
 80273c8:	f7fe bee5 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 80273cc:	6812      	ldr	r2, [r2, #0]
 80273ce:	0590      	lsls	r0, r2, #22
 80273d0:	d503      	bpl.n	80273da <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
 80273d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80273d6:	f000 8115 	beq.w	8027604 <HAL_RCCEx_GetPeriphCLKFreq+0x14d0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 80273da:	4a25      	ldr	r2, [pc, #148]	@ (8027470 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 80273dc:	6810      	ldr	r0, [r2, #0]
 80273de:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 80273e2:	f43e aed8 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 80273e6:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80273ea:	4822      	ldr	r0, [pc, #136]	@ (8027474 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>)
 80273ec:	bf18      	it	ne
 80273ee:	2000      	movne	r0, #0
 80273f0:	f7fe bed1 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80273f4:	4a1e      	ldr	r2, [pc, #120]	@ (8027470 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 80273f6:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 80273fa:	f003 0303 	and.w	r3, r3, #3
        switch (srcclk)
 80273fe:	2b02      	cmp	r3, #2
 8027400:	d00a      	beq.n	8027418 <HAL_RCCEx_GetPeriphCLKFreq+0x12e4>
 8027402:	2b03      	cmp	r3, #3
 8027404:	d00e      	beq.n	8027424 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>
 8027406:	2b01      	cmp	r3, #1
 8027408:	f47f ab9a 	bne.w	8026b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 802740c:	a801      	add	r0, sp, #4
 802740e:	f7fe fcb7 	bl	8025d80 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8027412:	9802      	ldr	r0, [sp, #8]
            break;
 8027414:	f7fe bebf 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8027418:	a801      	add	r0, sp, #4
 802741a:	f7fe fd4f 	bl	8025ebc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 802741e:	9803      	ldr	r0, [sp, #12]
            break;
 8027420:	f7fe beb9 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8027424:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8027428:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802742a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802742e:	0789      	lsls	r1, r1, #30
 8027430:	d507      	bpl.n	8027442 <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
 8027432:	b933      	cbnz	r3, 8027442 <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8027434:	6813      	ldr	r3, [r2, #0]
 8027436:	480d      	ldr	r0, [pc, #52]	@ (802746c <HAL_RCCEx_GetPeriphCLKFreq+0x1338>)
 8027438:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 802743c:	40d8      	lsrs	r0, r3
 802743e:	f7fe beaa 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8027442:	4a0b      	ldr	r2, [pc, #44]	@ (8027470 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>)
 8027444:	6811      	ldr	r1, [r2, #0]
 8027446:	0588      	lsls	r0, r1, #22
 8027448:	d503      	bpl.n	8027452 <HAL_RCCEx_GetPeriphCLKFreq+0x131e>
 802744a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802744e:	f000 80dc 	beq.w	802760a <HAL_RCCEx_GetPeriphCLKFreq+0x14d6>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8027452:	6810      	ldr	r0, [r2, #0]
 8027454:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8027458:	f43e ae9d 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 802745c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8027460:	4804      	ldr	r0, [pc, #16]	@ (8027474 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>)
 8027462:	bf18      	it	ne
 8027464:	2000      	movne	r0, #0
 8027466:	f7fe be96 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802746a:	bf00      	nop
 802746c:	03d09000 	.word	0x03d09000
 8027470:	44020c00 	.word	0x44020c00
 8027474:	00b71b00 	.word	0x00b71b00
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8027478:	4a6d      	ldr	r2, [pc, #436]	@ (8027630 <HAL_RCCEx_GetPeriphCLKFreq+0x14fc>)
 802747a:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 802747e:	6811      	ldr	r1, [r2, #0]
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8027480:	f003 0330 	and.w	r3, r3, #48	@ 0x30
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8027484:	0489      	lsls	r1, r1, #18
 8027486:	d502      	bpl.n	802748e <HAL_RCCEx_GetPeriphCLKFreq+0x135a>
 8027488:	2b00      	cmp	r3, #0
 802748a:	f000 80c9 	beq.w	8027620 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 802748e:	6812      	ldr	r2, [r2, #0]
 8027490:	0192      	lsls	r2, r2, #6
 8027492:	d502      	bpl.n	802749a <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
 8027494:	2b10      	cmp	r3, #16
 8027496:	f43f a87f 	beq.w	8026598 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 802749a:	4a65      	ldr	r2, [pc, #404]	@ (8027630 <HAL_RCCEx_GetPeriphCLKFreq+0x14fc>)
 802749c:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
 80274a0:	0788      	lsls	r0, r1, #30
 80274a2:	d502      	bpl.n	80274aa <HAL_RCCEx_GetPeriphCLKFreq+0x1376>
 80274a4:	2b20      	cmp	r3, #32
 80274a6:	f000 80be 	beq.w	8027626 <HAL_RCCEx_GetPeriphCLKFreq+0x14f2>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 80274aa:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 80274ae:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80274b2:	f43e ae70 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
      frequency = LSI_VALUE;
 80274b6:	2b30      	cmp	r3, #48	@ 0x30
 80274b8:	bf14      	ite	ne
 80274ba:	2000      	movne	r0, #0
 80274bc:	f44f 40fa 	moveq.w	r0, #32000	@ 0x7d00
 80274c0:	f7fe be69 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 80274c4:	4a5a      	ldr	r2, [pc, #360]	@ (8027630 <HAL_RCCEx_GetPeriphCLKFreq+0x14fc>)
 80274c6:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 80274ca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 80274ce:	2b10      	cmp	r3, #16
 80274d0:	f43f a862 	beq.w	8026598 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 80274d4:	6811      	ldr	r1, [r2, #0]
 80274d6:	0089      	lsls	r1, r1, #2
 80274d8:	d502      	bpl.n	80274e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>
 80274da:	2b20      	cmp	r3, #32
 80274dc:	f43f a880 	beq.w	80265e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80274e0:	6810      	ldr	r0, [r2, #0]
 80274e2:	f410 5000 	ands.w	r0, r0, #8192	@ 0x2000
 80274e6:	f43e ae56 	beq.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
          frequency = HSI48_VALUE;
 80274ea:	2b30      	cmp	r3, #48	@ 0x30
 80274ec:	4851      	ldr	r0, [pc, #324]	@ (8027634 <HAL_RCCEx_GetPeriphCLKFreq+0x1500>)
 80274ee:	bf18      	it	ne
 80274f0:	2000      	movne	r0, #0
 80274f2:	f7fe be50 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
      frequency = LSE_VALUE;
 80274f6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80274fa:	f7fe be4c 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
      frequency = LSI_VALUE;
 80274fe:	f44f 40fa 	mov.w	r0, #32000	@ 0x7d00
 8027502:	f7fe be48 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8027506:	2000      	movs	r0, #0
 8027508:	f7fe be45 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802750c:	2000      	movs	r0, #0
 802750e:	f7fe be42 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027512:	2000      	movs	r0, #0
 8027514:	f7fe be3f 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027518:	2000      	movs	r0, #0
 802751a:	f7fe be3c 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            frequency = EXTERNAL_CLOCK_VALUE;
 802751e:	4846      	ldr	r0, [pc, #280]	@ (8027638 <HAL_RCCEx_GetPeriphCLKFreq+0x1504>)
 8027520:	f7fe be39 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 8027524:	4845      	ldr	r0, [pc, #276]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 8027526:	f7fe be36 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            frequency = EXTERNAL_CLOCK_VALUE;
 802752a:	4843      	ldr	r0, [pc, #268]	@ (8027638 <HAL_RCCEx_GetPeriphCLKFreq+0x1504>)
 802752c:	f7fe be33 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8027530:	2000      	movs	r0, #0
 8027532:	f7fe be30 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 8027536:	4841      	ldr	r0, [pc, #260]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 8027538:	f7fe be2d 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802753c:	483f      	ldr	r0, [pc, #252]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 802753e:	f7fe be2a 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027542:	483e      	ldr	r0, [pc, #248]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 8027544:	f7fe be27 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027548:	483c      	ldr	r0, [pc, #240]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 802754a:	f7fe be24 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802754e:	483b      	ldr	r0, [pc, #236]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 8027550:	f7fe be21 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027554:	4839      	ldr	r0, [pc, #228]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 8027556:	f7fe be1e 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802755a:	4838      	ldr	r0, [pc, #224]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 802755c:	f7fe be1b 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027560:	4836      	ldr	r0, [pc, #216]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 8027562:	f7fe be18 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027566:	4835      	ldr	r0, [pc, #212]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 8027568:	f7fe be15 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802756c:	4833      	ldr	r0, [pc, #204]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 802756e:	f7fe be12 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027572:	4832      	ldr	r0, [pc, #200]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 8027574:	f7fe be0f 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027578:	4830      	ldr	r0, [pc, #192]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 802757a:	f7fe be0c 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802757e:	482f      	ldr	r0, [pc, #188]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 8027580:	f7fe be09 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027584:	482d      	ldr	r0, [pc, #180]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 8027586:	f7fe be06 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 802758a:	482d      	ldr	r0, [pc, #180]	@ (8027640 <HAL_RCCEx_GetPeriphCLKFreq+0x150c>)
 802758c:	f7fe be03 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
      frequency = LSE_VALUE;
 8027590:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8027594:	f7fe bdff 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8027598:	2000      	movs	r0, #0
 802759a:	f7fe bdfc 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 802759e:	4827      	ldr	r0, [pc, #156]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 80275a0:	f7fe bdf9 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275a4:	4825      	ldr	r0, [pc, #148]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 80275a6:	f7fe bdf6 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275aa:	4824      	ldr	r0, [pc, #144]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 80275ac:	f7fe bdf3 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275b0:	4822      	ldr	r0, [pc, #136]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 80275b2:	f7fe bdf0 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275b6:	4821      	ldr	r0, [pc, #132]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 80275b8:	f7fe bded 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275bc:	481f      	ldr	r0, [pc, #124]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 80275be:	f7fe bdea 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 80275c2:	481f      	ldr	r0, [pc, #124]	@ (8027640 <HAL_RCCEx_GetPeriphCLKFreq+0x150c>)
 80275c4:	f7fe bde7 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            frequency = EXTERNAL_CLOCK_VALUE;
 80275c8:	481b      	ldr	r0, [pc, #108]	@ (8027638 <HAL_RCCEx_GetPeriphCLKFreq+0x1504>)
 80275ca:	f7fe bde4 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 80275ce:	481b      	ldr	r0, [pc, #108]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 80275d0:	f7fe bde1 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            frequency = EXTERNAL_CLOCK_VALUE;
 80275d4:	4818      	ldr	r0, [pc, #96]	@ (8027638 <HAL_RCCEx_GetPeriphCLKFreq+0x1504>)
 80275d6:	f7fe bdde 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 80275da:	2000      	movs	r0, #0
 80275dc:	f7fe bddb 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 80275e0:	4816      	ldr	r0, [pc, #88]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 80275e2:	f7fe bdd8 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            frequency = EXTERNAL_CLOCK_VALUE;
 80275e6:	4814      	ldr	r0, [pc, #80]	@ (8027638 <HAL_RCCEx_GetPeriphCLKFreq+0x1504>)
 80275e8:	f7fe bdd5 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 80275ec:	2000      	movs	r0, #0
 80275ee:	f7fe bdd2 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 80275f2:	4812      	ldr	r0, [pc, #72]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 80275f4:	f7fe bdcf 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275f8:	4810      	ldr	r0, [pc, #64]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 80275fa:	f7fe bdcc 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275fe:	480f      	ldr	r0, [pc, #60]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 8027600:	f7fe bdc9 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027604:	480d      	ldr	r0, [pc, #52]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 8027606:	f7fe bdc6 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802760a:	480c      	ldr	r0, [pc, #48]	@ (802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1508>)
 802760c:	f7fe bdc3 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
      frequency = LSE_VALUE;
 8027610:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8027614:	f7fe bdbf 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
      frequency = LSI_VALUE;
 8027618:	f44f 40fa 	mov.w	r0, #32000	@ 0x7d00
 802761c:	f7fe bdbb 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
          frequency = HSI48_VALUE;
 8027620:	4804      	ldr	r0, [pc, #16]	@ (8027634 <HAL_RCCEx_GetPeriphCLKFreq+0x1500>)
 8027622:	f7fe bdb8 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
      frequency = LSE_VALUE;
 8027626:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 802762a:	f7fe bdb4 	b.w	8026196 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802762e:	bf00      	nop
 8027630:	44020c00 	.word	0x44020c00
 8027634:	02dc6c00 	.word	0x02dc6c00
 8027638:	00bb8000 	.word	0x00bb8000
 802763c:	003d0900 	.word	0x003d0900
 8027640:	00b71b00 	.word	0x00b71b00

08027644 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8027644:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8027646:	6a02      	ldr	r2, [r0, #32]
{
 8027648:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 802764a:	f022 0201 	bic.w	r2, r2, #1
 802764e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8027650:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8027652:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8027654:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8027656:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 802765a:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 802765e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8027660:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8027662:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8027666:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8027668:	4d2b      	ldr	r5, [pc, #172]	@ (8027718 <TIM_OC1_SetConfig+0xd4>)
 802766a:	42a8      	cmp	r0, r5
 802766c:	d01f      	beq.n	80276ae <TIM_OC1_SetConfig+0x6a>
 802766e:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027672:	42a8      	cmp	r0, r5
 8027674:	d01b      	beq.n	80276ae <TIM_OC1_SetConfig+0x6a>
 8027676:	4d29      	ldr	r5, [pc, #164]	@ (802771c <TIM_OC1_SetConfig+0xd8>)
 8027678:	42a8      	cmp	r0, r5
 802767a:	d018      	beq.n	80276ae <TIM_OC1_SetConfig+0x6a>
 802767c:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027680:	42a8      	cmp	r0, r5
 8027682:	d014      	beq.n	80276ae <TIM_OC1_SetConfig+0x6a>
 8027684:	4d26      	ldr	r5, [pc, #152]	@ (8027720 <TIM_OC1_SetConfig+0xdc>)
 8027686:	42a8      	cmp	r0, r5
 8027688:	d011      	beq.n	80276ae <TIM_OC1_SetConfig+0x6a>
 802768a:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 802768e:	42a8      	cmp	r0, r5
 8027690:	d00d      	beq.n	80276ae <TIM_OC1_SetConfig+0x6a>
 8027692:	4d24      	ldr	r5, [pc, #144]	@ (8027724 <TIM_OC1_SetConfig+0xe0>)
 8027694:	42a8      	cmp	r0, r5
 8027696:	d00a      	beq.n	80276ae <TIM_OC1_SetConfig+0x6a>
 8027698:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 802769c:	42a8      	cmp	r0, r5
 802769e:	d006      	beq.n	80276ae <TIM_OC1_SetConfig+0x6a>
 80276a0:	4d21      	ldr	r5, [pc, #132]	@ (8027728 <TIM_OC1_SetConfig+0xe4>)
 80276a2:	42a8      	cmp	r0, r5
 80276a4:	d003      	beq.n	80276ae <TIM_OC1_SetConfig+0x6a>
 80276a6:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80276aa:	42a8      	cmp	r0, r5
 80276ac:	d12e      	bne.n	802770c <TIM_OC1_SetConfig+0xc8>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80276ae:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80276b0:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80276b4:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80276b6:	4d18      	ldr	r5, [pc, #96]	@ (8027718 <TIM_OC1_SetConfig+0xd4>)
    tmpccer &= ~TIM_CCER_CC1NE;
 80276b8:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80276bc:	42a8      	cmp	r0, r5
 80276be:	d01f      	beq.n	8027700 <TIM_OC1_SetConfig+0xbc>
 80276c0:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80276c4:	42a8      	cmp	r0, r5
 80276c6:	d01b      	beq.n	8027700 <TIM_OC1_SetConfig+0xbc>
 80276c8:	4d14      	ldr	r5, [pc, #80]	@ (802771c <TIM_OC1_SetConfig+0xd8>)
 80276ca:	42a8      	cmp	r0, r5
 80276cc:	d018      	beq.n	8027700 <TIM_OC1_SetConfig+0xbc>
 80276ce:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80276d2:	42a8      	cmp	r0, r5
 80276d4:	d014      	beq.n	8027700 <TIM_OC1_SetConfig+0xbc>
 80276d6:	4d12      	ldr	r5, [pc, #72]	@ (8027720 <TIM_OC1_SetConfig+0xdc>)
 80276d8:	42a8      	cmp	r0, r5
 80276da:	d011      	beq.n	8027700 <TIM_OC1_SetConfig+0xbc>
 80276dc:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80276e0:	42a8      	cmp	r0, r5
 80276e2:	d00d      	beq.n	8027700 <TIM_OC1_SetConfig+0xbc>
 80276e4:	4d0f      	ldr	r5, [pc, #60]	@ (8027724 <TIM_OC1_SetConfig+0xe0>)
 80276e6:	42a8      	cmp	r0, r5
 80276e8:	d00a      	beq.n	8027700 <TIM_OC1_SetConfig+0xbc>
 80276ea:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80276ee:	42a8      	cmp	r0, r5
 80276f0:	d006      	beq.n	8027700 <TIM_OC1_SetConfig+0xbc>
 80276f2:	4d0d      	ldr	r5, [pc, #52]	@ (8027728 <TIM_OC1_SetConfig+0xe4>)
 80276f4:	42a8      	cmp	r0, r5
 80276f6:	d003      	beq.n	8027700 <TIM_OC1_SetConfig+0xbc>
 80276f8:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80276fc:	42a8      	cmp	r0, r5
 80276fe:	d105      	bne.n	802770c <TIM_OC1_SetConfig+0xc8>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8027700:	f424 7540 	bic.w	r5, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8027704:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8027708:	4334      	orrs	r4, r6
 802770a:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802770c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 802770e:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8027710:	684a      	ldr	r2, [r1, #4]
 8027712:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8027714:	6203      	str	r3, [r0, #32]
}
 8027716:	bd70      	pop	{r4, r5, r6, pc}
 8027718:	40012c00 	.word	0x40012c00
 802771c:	40013400 	.word	0x40013400
 8027720:	40014000 	.word	0x40014000
 8027724:	40014400 	.word	0x40014400
 8027728:	40014800 	.word	0x40014800

0802772c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802772c:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 802772e:	6a02      	ldr	r2, [r0, #32]
{
 8027730:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8027732:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8027736:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8027738:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 802773a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 802773c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 802773e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8027742:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8027746:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8027748:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 802774a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 802774e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8027752:	4d22      	ldr	r5, [pc, #136]	@ (80277dc <TIM_OC3_SetConfig+0xb0>)
 8027754:	42a8      	cmp	r0, r5
 8027756:	d00a      	beq.n	802776e <TIM_OC3_SetConfig+0x42>
 8027758:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 802775c:	42a8      	cmp	r0, r5
 802775e:	d006      	beq.n	802776e <TIM_OC3_SetConfig+0x42>
 8027760:	4d1f      	ldr	r5, [pc, #124]	@ (80277e0 <TIM_OC3_SetConfig+0xb4>)
 8027762:	42a8      	cmp	r0, r5
 8027764:	d003      	beq.n	802776e <TIM_OC3_SetConfig+0x42>
 8027766:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 802776a:	42a8      	cmp	r0, r5
 802776c:	d114      	bne.n	8027798 <TIM_OC3_SetConfig+0x6c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 802776e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8027770:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8027774:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8027778:	4d18      	ldr	r5, [pc, #96]	@ (80277dc <TIM_OC3_SetConfig+0xb0>)
    tmpccer &= ~TIM_CCER_CC3NE;
 802777a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802777e:	42a8      	cmp	r0, r5
 8027780:	d01f      	beq.n	80277c2 <TIM_OC3_SetConfig+0x96>
 8027782:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027786:	42a8      	cmp	r0, r5
 8027788:	d01b      	beq.n	80277c2 <TIM_OC3_SetConfig+0x96>
 802778a:	4d15      	ldr	r5, [pc, #84]	@ (80277e0 <TIM_OC3_SetConfig+0xb4>)
 802778c:	42a8      	cmp	r0, r5
 802778e:	d018      	beq.n	80277c2 <TIM_OC3_SetConfig+0x96>
 8027790:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027794:	42a8      	cmp	r0, r5
 8027796:	d014      	beq.n	80277c2 <TIM_OC3_SetConfig+0x96>
 8027798:	4d12      	ldr	r5, [pc, #72]	@ (80277e4 <TIM_OC3_SetConfig+0xb8>)
 802779a:	42a8      	cmp	r0, r5
 802779c:	d011      	beq.n	80277c2 <TIM_OC3_SetConfig+0x96>
 802779e:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80277a2:	42a8      	cmp	r0, r5
 80277a4:	d00d      	beq.n	80277c2 <TIM_OC3_SetConfig+0x96>
 80277a6:	4d10      	ldr	r5, [pc, #64]	@ (80277e8 <TIM_OC3_SetConfig+0xbc>)
 80277a8:	42a8      	cmp	r0, r5
 80277aa:	d00a      	beq.n	80277c2 <TIM_OC3_SetConfig+0x96>
 80277ac:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80277b0:	42a8      	cmp	r0, r5
 80277b2:	d006      	beq.n	80277c2 <TIM_OC3_SetConfig+0x96>
 80277b4:	4d0d      	ldr	r5, [pc, #52]	@ (80277ec <TIM_OC3_SetConfig+0xc0>)
 80277b6:	42a8      	cmp	r0, r5
 80277b8:	d003      	beq.n	80277c2 <TIM_OC3_SetConfig+0x96>
 80277ba:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80277be:	42a8      	cmp	r0, r5
 80277c0:	d106      	bne.n	80277d0 <TIM_OC3_SetConfig+0xa4>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80277c2:	f424 5540 	bic.w	r5, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80277c6:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 80277ca:	4334      	orrs	r4, r6
 80277cc:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80277d0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80277d2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80277d4:	684a      	ldr	r2, [r1, #4]
 80277d6:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80277d8:	6203      	str	r3, [r0, #32]
}
 80277da:	bd70      	pop	{r4, r5, r6, pc}
 80277dc:	40012c00 	.word	0x40012c00
 80277e0:	40013400 	.word	0x40013400
 80277e4:	40014000 	.word	0x40014000
 80277e8:	40014400 	.word	0x40014400
 80277ec:	40014800 	.word	0x40014800

080277f0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80277f0:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80277f2:	6a02      	ldr	r2, [r0, #32]
{
 80277f4:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80277f6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80277fa:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80277fc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80277fe:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8027800:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8027802:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8027806:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 802780a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 802780e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8027810:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8027814:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8027818:	4d22      	ldr	r5, [pc, #136]	@ (80278a4 <TIM_OC4_SetConfig+0xb4>)
 802781a:	42a8      	cmp	r0, r5
 802781c:	d00a      	beq.n	8027834 <TIM_OC4_SetConfig+0x44>
 802781e:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027822:	42a8      	cmp	r0, r5
 8027824:	d006      	beq.n	8027834 <TIM_OC4_SetConfig+0x44>
 8027826:	4d20      	ldr	r5, [pc, #128]	@ (80278a8 <TIM_OC4_SetConfig+0xb8>)
 8027828:	42a8      	cmp	r0, r5
 802782a:	d003      	beq.n	8027834 <TIM_OC4_SetConfig+0x44>
 802782c:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027830:	42a8      	cmp	r0, r5
 8027832:	d114      	bne.n	802785e <TIM_OC4_SetConfig+0x6e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8027834:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8027836:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 802783a:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802783e:	4d19      	ldr	r5, [pc, #100]	@ (80278a4 <TIM_OC4_SetConfig+0xb4>)
    tmpccer &= ~TIM_CCER_CC4NE;
 8027840:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8027844:	42a8      	cmp	r0, r5
 8027846:	d01f      	beq.n	8027888 <TIM_OC4_SetConfig+0x98>
 8027848:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 802784c:	42a8      	cmp	r0, r5
 802784e:	d01b      	beq.n	8027888 <TIM_OC4_SetConfig+0x98>
 8027850:	4d15      	ldr	r5, [pc, #84]	@ (80278a8 <TIM_OC4_SetConfig+0xb8>)
 8027852:	42a8      	cmp	r0, r5
 8027854:	d018      	beq.n	8027888 <TIM_OC4_SetConfig+0x98>
 8027856:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 802785a:	42a8      	cmp	r0, r5
 802785c:	d014      	beq.n	8027888 <TIM_OC4_SetConfig+0x98>
 802785e:	4d13      	ldr	r5, [pc, #76]	@ (80278ac <TIM_OC4_SetConfig+0xbc>)
 8027860:	42a8      	cmp	r0, r5
 8027862:	d011      	beq.n	8027888 <TIM_OC4_SetConfig+0x98>
 8027864:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027868:	42a8      	cmp	r0, r5
 802786a:	d00d      	beq.n	8027888 <TIM_OC4_SetConfig+0x98>
 802786c:	4d10      	ldr	r5, [pc, #64]	@ (80278b0 <TIM_OC4_SetConfig+0xc0>)
 802786e:	42a8      	cmp	r0, r5
 8027870:	d00a      	beq.n	8027888 <TIM_OC4_SetConfig+0x98>
 8027872:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027876:	42a8      	cmp	r0, r5
 8027878:	d006      	beq.n	8027888 <TIM_OC4_SetConfig+0x98>
 802787a:	4d0e      	ldr	r5, [pc, #56]	@ (80278b4 <TIM_OC4_SetConfig+0xc4>)
 802787c:	42a8      	cmp	r0, r5
 802787e:	d003      	beq.n	8027888 <TIM_OC4_SetConfig+0x98>
 8027880:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027884:	42a8      	cmp	r0, r5
 8027886:	d106      	bne.n	8027896 <TIM_OC4_SetConfig+0xa6>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8027888:	f424 4540 	bic.w	r5, r4, #49152	@ 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 802788c:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8027890:	4334      	orrs	r4, r6
 8027892:	ea45 1484 	orr.w	r4, r5, r4, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8027896:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8027898:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 802789a:	684a      	ldr	r2, [r1, #4]
 802789c:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802789e:	6203      	str	r3, [r0, #32]
}
 80278a0:	bd70      	pop	{r4, r5, r6, pc}
 80278a2:	bf00      	nop
 80278a4:	40012c00 	.word	0x40012c00
 80278a8:	40013400 	.word	0x40013400
 80278ac:	40014000 	.word	0x40014000
 80278b0:	40014400 	.word	0x40014400
 80278b4:	40014800 	.word	0x40014800

080278b8 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80278b8:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80278ba:	6a02      	ldr	r2, [r0, #32]
{
 80278bc:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80278be:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80278c2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80278c4:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80278c6:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80278c8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80278ca:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80278ce:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 80278d2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80278d4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 80278d6:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80278da:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80278de:	4d17      	ldr	r5, [pc, #92]	@ (802793c <TIM_OC5_SetConfig+0x84>)
 80278e0:	42a8      	cmp	r0, r5
 80278e2:	d01f      	beq.n	8027924 <TIM_OC5_SetConfig+0x6c>
 80278e4:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80278e8:	42a8      	cmp	r0, r5
 80278ea:	d01b      	beq.n	8027924 <TIM_OC5_SetConfig+0x6c>
 80278ec:	4d14      	ldr	r5, [pc, #80]	@ (8027940 <TIM_OC5_SetConfig+0x88>)
 80278ee:	42a8      	cmp	r0, r5
 80278f0:	d018      	beq.n	8027924 <TIM_OC5_SetConfig+0x6c>
 80278f2:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80278f6:	42a8      	cmp	r0, r5
 80278f8:	d014      	beq.n	8027924 <TIM_OC5_SetConfig+0x6c>
 80278fa:	4d12      	ldr	r5, [pc, #72]	@ (8027944 <TIM_OC5_SetConfig+0x8c>)
 80278fc:	42a8      	cmp	r0, r5
 80278fe:	d011      	beq.n	8027924 <TIM_OC5_SetConfig+0x6c>
 8027900:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027904:	42a8      	cmp	r0, r5
 8027906:	d00d      	beq.n	8027924 <TIM_OC5_SetConfig+0x6c>
 8027908:	4d0f      	ldr	r5, [pc, #60]	@ (8027948 <TIM_OC5_SetConfig+0x90>)
 802790a:	42a8      	cmp	r0, r5
 802790c:	d00a      	beq.n	8027924 <TIM_OC5_SetConfig+0x6c>
 802790e:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027912:	42a8      	cmp	r0, r5
 8027914:	d006      	beq.n	8027924 <TIM_OC5_SetConfig+0x6c>
 8027916:	4d0d      	ldr	r5, [pc, #52]	@ (802794c <TIM_OC5_SetConfig+0x94>)
 8027918:	42a8      	cmp	r0, r5
 802791a:	d003      	beq.n	8027924 <TIM_OC5_SetConfig+0x6c>
 802791c:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027920:	42a8      	cmp	r0, r5
 8027922:	d104      	bne.n	802792e <TIM_OC5_SetConfig+0x76>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8027924:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8027926:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 802792a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802792e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8027930:	6502      	str	r2, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8027932:	684a      	ldr	r2, [r1, #4]
 8027934:	6482      	str	r2, [r0, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8027936:	6203      	str	r3, [r0, #32]
}
 8027938:	bd30      	pop	{r4, r5, pc}
 802793a:	bf00      	nop
 802793c:	40012c00 	.word	0x40012c00
 8027940:	40013400 	.word	0x40013400
 8027944:	40014000 	.word	0x40014000
 8027948:	40014400 	.word	0x40014400
 802794c:	40014800 	.word	0x40014800

08027950 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8027950:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8027952:	6a02      	ldr	r2, [r0, #32]
{
 8027954:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8027956:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 802795a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802795c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 802795e:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8027960:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8027962:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8027966:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 802796a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 802796e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8027970:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8027974:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8027978:	4d16      	ldr	r5, [pc, #88]	@ (80279d4 <TIM_OC6_SetConfig+0x84>)
 802797a:	42a8      	cmp	r0, r5
 802797c:	d01f      	beq.n	80279be <TIM_OC6_SetConfig+0x6e>
 802797e:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027982:	42a8      	cmp	r0, r5
 8027984:	d01b      	beq.n	80279be <TIM_OC6_SetConfig+0x6e>
 8027986:	4d14      	ldr	r5, [pc, #80]	@ (80279d8 <TIM_OC6_SetConfig+0x88>)
 8027988:	42a8      	cmp	r0, r5
 802798a:	d018      	beq.n	80279be <TIM_OC6_SetConfig+0x6e>
 802798c:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027990:	42a8      	cmp	r0, r5
 8027992:	d014      	beq.n	80279be <TIM_OC6_SetConfig+0x6e>
 8027994:	4d11      	ldr	r5, [pc, #68]	@ (80279dc <TIM_OC6_SetConfig+0x8c>)
 8027996:	42a8      	cmp	r0, r5
 8027998:	d011      	beq.n	80279be <TIM_OC6_SetConfig+0x6e>
 802799a:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 802799e:	42a8      	cmp	r0, r5
 80279a0:	d00d      	beq.n	80279be <TIM_OC6_SetConfig+0x6e>
 80279a2:	4d0f      	ldr	r5, [pc, #60]	@ (80279e0 <TIM_OC6_SetConfig+0x90>)
 80279a4:	42a8      	cmp	r0, r5
 80279a6:	d00a      	beq.n	80279be <TIM_OC6_SetConfig+0x6e>
 80279a8:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80279ac:	42a8      	cmp	r0, r5
 80279ae:	d006      	beq.n	80279be <TIM_OC6_SetConfig+0x6e>
 80279b0:	4d0c      	ldr	r5, [pc, #48]	@ (80279e4 <TIM_OC6_SetConfig+0x94>)
 80279b2:	42a8      	cmp	r0, r5
 80279b4:	d003      	beq.n	80279be <TIM_OC6_SetConfig+0x6e>
 80279b6:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80279ba:	42a8      	cmp	r0, r5
 80279bc:	d104      	bne.n	80279c8 <TIM_OC6_SetConfig+0x78>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80279be:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80279c0:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80279c4:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80279c8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80279ca:	6502      	str	r2, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80279cc:	684a      	ldr	r2, [r1, #4]
 80279ce:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80279d0:	6203      	str	r3, [r0, #32]
}
 80279d2:	bd30      	pop	{r4, r5, pc}
 80279d4:	40012c00 	.word	0x40012c00
 80279d8:	40013400 	.word	0x40013400
 80279dc:	40014000 	.word	0x40014000
 80279e0:	40014400 	.word	0x40014400
 80279e4:	40014800 	.word	0x40014800

080279e8 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 80279e8:	4770      	bx	lr

080279ea <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 80279ea:	4770      	bx	lr

080279ec <HAL_TIM_PeriodElapsedHalfCpltCallback>:
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
 80279ec:	4770      	bx	lr

080279ee <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80279ee:	4770      	bx	lr

080279f0 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80279f0:	4770      	bx	lr

080279f2 <HAL_TIM_IC_CaptureHalfCpltCallback>:
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
 80279f2:	4770      	bx	lr

080279f4 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80279f4:	4770      	bx	lr

080279f6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 80279f6:	4770      	bx	lr

080279f8 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80279f8:	4770      	bx	lr

080279fa <HAL_TIM_TriggerHalfCpltCallback>:
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
 80279fa:	4770      	bx	lr

080279fc <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 80279fc:	4770      	bx	lr
	...

08027a00 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8027a00:	4a5e      	ldr	r2, [pc, #376]	@ (8027b7c <TIM_Base_SetConfig+0x17c>)
  tmpcr1 = TIMx->CR1;
 8027a02:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8027a04:	4290      	cmp	r0, r2
 8027a06:	d025      	beq.n	8027a54 <TIM_Base_SetConfig+0x54>
 8027a08:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a0c:	4290      	cmp	r0, r2
 8027a0e:	d021      	beq.n	8027a54 <TIM_Base_SetConfig+0x54>
 8027a10:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8027a14:	d01e      	beq.n	8027a54 <TIM_Base_SetConfig+0x54>
 8027a16:	f1b0 4fa0 	cmp.w	r0, #1342177280	@ 0x50000000
 8027a1a:	d01b      	beq.n	8027a54 <TIM_Base_SetConfig+0x54>
 8027a1c:	4a58      	ldr	r2, [pc, #352]	@ (8027b80 <TIM_Base_SetConfig+0x180>)
 8027a1e:	4290      	cmp	r0, r2
 8027a20:	d018      	beq.n	8027a54 <TIM_Base_SetConfig+0x54>
 8027a22:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a26:	4290      	cmp	r0, r2
 8027a28:	d014      	beq.n	8027a54 <TIM_Base_SetConfig+0x54>
 8027a2a:	4a56      	ldr	r2, [pc, #344]	@ (8027b84 <TIM_Base_SetConfig+0x184>)
 8027a2c:	4290      	cmp	r0, r2
 8027a2e:	d011      	beq.n	8027a54 <TIM_Base_SetConfig+0x54>
 8027a30:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a34:	4290      	cmp	r0, r2
 8027a36:	d00d      	beq.n	8027a54 <TIM_Base_SetConfig+0x54>
 8027a38:	4a53      	ldr	r2, [pc, #332]	@ (8027b88 <TIM_Base_SetConfig+0x188>)
 8027a3a:	4290      	cmp	r0, r2
 8027a3c:	d00a      	beq.n	8027a54 <TIM_Base_SetConfig+0x54>
 8027a3e:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a42:	4290      	cmp	r0, r2
 8027a44:	d006      	beq.n	8027a54 <TIM_Base_SetConfig+0x54>
 8027a46:	4a51      	ldr	r2, [pc, #324]	@ (8027b8c <TIM_Base_SetConfig+0x18c>)
 8027a48:	4290      	cmp	r0, r2
 8027a4a:	d003      	beq.n	8027a54 <TIM_Base_SetConfig+0x54>
 8027a4c:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a50:	4290      	cmp	r0, r2
 8027a52:	d12c      	bne.n	8027aae <TIM_Base_SetConfig+0xae>
    tmpcr1 |= Structure->CounterMode;
 8027a54:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8027a56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8027a5a:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8027a5c:	4a47      	ldr	r2, [pc, #284]	@ (8027b7c <TIM_Base_SetConfig+0x17c>)
 8027a5e:	4290      	cmp	r0, r2
 8027a60:	d04f      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027a62:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a66:	4290      	cmp	r0, r2
 8027a68:	d04b      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027a6a:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8027a6e:	d048      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027a70:	f1b0 4fa0 	cmp.w	r0, #1342177280	@ 0x50000000
 8027a74:	d045      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027a76:	4a42      	ldr	r2, [pc, #264]	@ (8027b80 <TIM_Base_SetConfig+0x180>)
 8027a78:	4290      	cmp	r0, r2
 8027a7a:	d042      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027a7c:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a80:	4290      	cmp	r0, r2
 8027a82:	d03e      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027a84:	4a3f      	ldr	r2, [pc, #252]	@ (8027b84 <TIM_Base_SetConfig+0x184>)
 8027a86:	4290      	cmp	r0, r2
 8027a88:	d03b      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027a8a:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a8e:	4290      	cmp	r0, r2
 8027a90:	d037      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027a92:	4a3d      	ldr	r2, [pc, #244]	@ (8027b88 <TIM_Base_SetConfig+0x188>)
 8027a94:	4290      	cmp	r0, r2
 8027a96:	d034      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027a98:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a9c:	4290      	cmp	r0, r2
 8027a9e:	d030      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027aa0:	4a3a      	ldr	r2, [pc, #232]	@ (8027b8c <TIM_Base_SetConfig+0x18c>)
 8027aa2:	4290      	cmp	r0, r2
 8027aa4:	d02d      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027aa6:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027aaa:	4290      	cmp	r0, r2
 8027aac:	d029      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027aae:	4a38      	ldr	r2, [pc, #224]	@ (8027b90 <TIM_Base_SetConfig+0x190>)
 8027ab0:	4290      	cmp	r0, r2
 8027ab2:	d026      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027ab4:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027ab8:	4290      	cmp	r0, r2
 8027aba:	d022      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027abc:	4a35      	ldr	r2, [pc, #212]	@ (8027b94 <TIM_Base_SetConfig+0x194>)
 8027abe:	4290      	cmp	r0, r2
 8027ac0:	d01f      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027ac2:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027ac6:	4290      	cmp	r0, r2
 8027ac8:	d01b      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027aca:	4a33      	ldr	r2, [pc, #204]	@ (8027b98 <TIM_Base_SetConfig+0x198>)
 8027acc:	4290      	cmp	r0, r2
 8027ace:	d018      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027ad0:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027ad4:	4290      	cmp	r0, r2
 8027ad6:	d014      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027ad8:	4a30      	ldr	r2, [pc, #192]	@ (8027b9c <TIM_Base_SetConfig+0x19c>)
 8027ada:	4290      	cmp	r0, r2
 8027adc:	d011      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027ade:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027ae2:	4290      	cmp	r0, r2
 8027ae4:	d00d      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027ae6:	4a2e      	ldr	r2, [pc, #184]	@ (8027ba0 <TIM_Base_SetConfig+0x1a0>)
 8027ae8:	4290      	cmp	r0, r2
 8027aea:	d00a      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027aec:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027af0:	4290      	cmp	r0, r2
 8027af2:	d006      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027af4:	4a2b      	ldr	r2, [pc, #172]	@ (8027ba4 <TIM_Base_SetConfig+0x1a4>)
 8027af6:	4290      	cmp	r0, r2
 8027af8:	d003      	beq.n	8027b02 <TIM_Base_SetConfig+0x102>
 8027afa:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027afe:	4290      	cmp	r0, r2
 8027b00:	d103      	bne.n	8027b0a <TIM_Base_SetConfig+0x10a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8027b02:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8027b04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8027b08:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8027b0a:	694a      	ldr	r2, [r1, #20]
 8027b0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8027b10:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8027b12:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8027b14:	688b      	ldr	r3, [r1, #8]
 8027b16:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8027b18:	680b      	ldr	r3, [r1, #0]
 8027b1a:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8027b1c:	4b17      	ldr	r3, [pc, #92]	@ (8027b7c <TIM_Base_SetConfig+0x17c>)
 8027b1e:	4298      	cmp	r0, r3
 8027b20:	d01f      	beq.n	8027b62 <TIM_Base_SetConfig+0x162>
 8027b22:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027b26:	4298      	cmp	r0, r3
 8027b28:	d01b      	beq.n	8027b62 <TIM_Base_SetConfig+0x162>
 8027b2a:	4b18      	ldr	r3, [pc, #96]	@ (8027b8c <TIM_Base_SetConfig+0x18c>)
 8027b2c:	4298      	cmp	r0, r3
 8027b2e:	d018      	beq.n	8027b62 <TIM_Base_SetConfig+0x162>
 8027b30:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027b34:	4298      	cmp	r0, r3
 8027b36:	d014      	beq.n	8027b62 <TIM_Base_SetConfig+0x162>
 8027b38:	4b18      	ldr	r3, [pc, #96]	@ (8027b9c <TIM_Base_SetConfig+0x19c>)
 8027b3a:	4298      	cmp	r0, r3
 8027b3c:	d011      	beq.n	8027b62 <TIM_Base_SetConfig+0x162>
 8027b3e:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027b42:	4298      	cmp	r0, r3
 8027b44:	d00d      	beq.n	8027b62 <TIM_Base_SetConfig+0x162>
 8027b46:	4b16      	ldr	r3, [pc, #88]	@ (8027ba0 <TIM_Base_SetConfig+0x1a0>)
 8027b48:	4298      	cmp	r0, r3
 8027b4a:	d00a      	beq.n	8027b62 <TIM_Base_SetConfig+0x162>
 8027b4c:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027b50:	4298      	cmp	r0, r3
 8027b52:	d006      	beq.n	8027b62 <TIM_Base_SetConfig+0x162>
 8027b54:	4b13      	ldr	r3, [pc, #76]	@ (8027ba4 <TIM_Base_SetConfig+0x1a4>)
 8027b56:	4298      	cmp	r0, r3
 8027b58:	d003      	beq.n	8027b62 <TIM_Base_SetConfig+0x162>
 8027b5a:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027b5e:	4298      	cmp	r0, r3
 8027b60:	d101      	bne.n	8027b66 <TIM_Base_SetConfig+0x166>
    TIMx->RCR = Structure->RepetitionCounter;
 8027b62:	690b      	ldr	r3, [r1, #16]
 8027b64:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8027b66:	2301      	movs	r3, #1
 8027b68:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8027b6a:	6903      	ldr	r3, [r0, #16]
 8027b6c:	07db      	lsls	r3, r3, #31
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8027b6e:	bf42      	ittt	mi
 8027b70:	6903      	ldrmi	r3, [r0, #16]
 8027b72:	f023 0301 	bicmi.w	r3, r3, #1
 8027b76:	6103      	strmi	r3, [r0, #16]
}
 8027b78:	4770      	bx	lr
 8027b7a:	bf00      	nop
 8027b7c:	40012c00 	.word	0x40012c00
 8027b80:	40000400 	.word	0x40000400
 8027b84:	40000800 	.word	0x40000800
 8027b88:	40000c00 	.word	0x40000c00
 8027b8c:	40013400 	.word	0x40013400
 8027b90:	40001800 	.word	0x40001800
 8027b94:	40001c00 	.word	0x40001c00
 8027b98:	40002000 	.word	0x40002000
 8027b9c:	40014000 	.word	0x40014000
 8027ba0:	40014400 	.word	0x40014400
 8027ba4:	40014800 	.word	0x40014800

08027ba8 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 8027ba8:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8027baa:	6a02      	ldr	r2, [r0, #32]
{
 8027bac:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8027bae:	f022 0210 	bic.w	r2, r2, #16
 8027bb2:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8027bb4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8027bb6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8027bb8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8027bba:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8027bbe:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8027bc2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8027bc6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8027bc8:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8027bcc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8027bd0:	4d22      	ldr	r5, [pc, #136]	@ (8027c5c <TIM_OC2_SetConfig+0xb4>)
 8027bd2:	42a8      	cmp	r0, r5
 8027bd4:	d00a      	beq.n	8027bec <TIM_OC2_SetConfig+0x44>
 8027bd6:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027bda:	42a8      	cmp	r0, r5
 8027bdc:	d006      	beq.n	8027bec <TIM_OC2_SetConfig+0x44>
 8027bde:	4d20      	ldr	r5, [pc, #128]	@ (8027c60 <TIM_OC2_SetConfig+0xb8>)
 8027be0:	42a8      	cmp	r0, r5
 8027be2:	d003      	beq.n	8027bec <TIM_OC2_SetConfig+0x44>
 8027be4:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027be8:	42a8      	cmp	r0, r5
 8027bea:	d114      	bne.n	8027c16 <TIM_OC2_SetConfig+0x6e>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8027bec:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8027bee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8027bf2:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8027bf6:	4d19      	ldr	r5, [pc, #100]	@ (8027c5c <TIM_OC2_SetConfig+0xb4>)
    tmpccer &= ~TIM_CCER_CC2NE;
 8027bf8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8027bfc:	42a8      	cmp	r0, r5
 8027bfe:	d01f      	beq.n	8027c40 <TIM_OC2_SetConfig+0x98>
 8027c00:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027c04:	42a8      	cmp	r0, r5
 8027c06:	d01b      	beq.n	8027c40 <TIM_OC2_SetConfig+0x98>
 8027c08:	4d15      	ldr	r5, [pc, #84]	@ (8027c60 <TIM_OC2_SetConfig+0xb8>)
 8027c0a:	42a8      	cmp	r0, r5
 8027c0c:	d018      	beq.n	8027c40 <TIM_OC2_SetConfig+0x98>
 8027c0e:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027c12:	42a8      	cmp	r0, r5
 8027c14:	d014      	beq.n	8027c40 <TIM_OC2_SetConfig+0x98>
 8027c16:	4d13      	ldr	r5, [pc, #76]	@ (8027c64 <TIM_OC2_SetConfig+0xbc>)
 8027c18:	42a8      	cmp	r0, r5
 8027c1a:	d011      	beq.n	8027c40 <TIM_OC2_SetConfig+0x98>
 8027c1c:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027c20:	42a8      	cmp	r0, r5
 8027c22:	d00d      	beq.n	8027c40 <TIM_OC2_SetConfig+0x98>
 8027c24:	4d10      	ldr	r5, [pc, #64]	@ (8027c68 <TIM_OC2_SetConfig+0xc0>)
 8027c26:	42a8      	cmp	r0, r5
 8027c28:	d00a      	beq.n	8027c40 <TIM_OC2_SetConfig+0x98>
 8027c2a:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027c2e:	42a8      	cmp	r0, r5
 8027c30:	d006      	beq.n	8027c40 <TIM_OC2_SetConfig+0x98>
 8027c32:	4d0e      	ldr	r5, [pc, #56]	@ (8027c6c <TIM_OC2_SetConfig+0xc4>)
 8027c34:	42a8      	cmp	r0, r5
 8027c36:	d003      	beq.n	8027c40 <TIM_OC2_SetConfig+0x98>
 8027c38:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027c3c:	42a8      	cmp	r0, r5
 8027c3e:	d106      	bne.n	8027c4e <TIM_OC2_SetConfig+0xa6>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8027c40:	f424 6540 	bic.w	r5, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8027c44:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8027c48:	4334      	orrs	r4, r6
 8027c4a:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8027c4e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8027c50:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8027c52:	684a      	ldr	r2, [r1, #4]
 8027c54:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8027c56:	6203      	str	r3, [r0, #32]
}
 8027c58:	bd70      	pop	{r4, r5, r6, pc}
 8027c5a:	bf00      	nop
 8027c5c:	40012c00 	.word	0x40012c00
 8027c60:	40013400 	.word	0x40013400
 8027c64:	40014000 	.word	0x40014000
 8027c68:	40014400 	.word	0x40014400
 8027c6c:	40014800 	.word	0x40014800

08027c70 <HAL_TIM_PWM_ConfigChannel>:
{
 8027c70:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8027c72:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8027c76:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8027c78:	2b01      	cmp	r3, #1
 8027c7a:	d073      	beq.n	8027d64 <HAL_TIM_PWM_ConfigChannel+0xf4>
 8027c7c:	2001      	movs	r0, #1
  switch (Channel)
 8027c7e:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 8027c80:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
  switch (Channel)
 8027c84:	d04e      	beq.n	8027d24 <HAL_TIM_PWM_ConfigChannel+0xb4>
 8027c86:	d808      	bhi.n	8027c9a <HAL_TIM_PWM_ConfigChannel+0x2a>
 8027c88:	2a04      	cmp	r2, #4
 8027c8a:	d02b      	beq.n	8027ce4 <HAL_TIM_PWM_ConfigChannel+0x74>
 8027c8c:	2a08      	cmp	r2, #8
 8027c8e:	d039      	beq.n	8027d04 <HAL_TIM_PWM_ConfigChannel+0x94>
 8027c90:	b1ba      	cbz	r2, 8027cc2 <HAL_TIM_PWM_ConfigChannel+0x52>
  __HAL_UNLOCK(htim);
 8027c92:	2300      	movs	r3, #0
 8027c94:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8027c98:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8027c9a:	2a10      	cmp	r2, #16
 8027c9c:	d052      	beq.n	8027d44 <HAL_TIM_PWM_ConfigChannel+0xd4>
 8027c9e:	2a14      	cmp	r2, #20
 8027ca0:	d1f7      	bne.n	8027c92 <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8027ca2:	6820      	ldr	r0, [r4, #0]
 8027ca4:	f7ff fe54 	bl	8027950 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8027ca8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8027caa:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8027cac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8027cb0:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8027cb2:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8027cb4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8027cb8:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8027cba:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8027cbc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8027cc0:	e04e      	b.n	8027d60 <HAL_TIM_PWM_ConfigChannel+0xf0>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8027cc2:	6820      	ldr	r0, [r4, #0]
 8027cc4:	f7ff fcbe 	bl	8027644 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8027cc8:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8027cca:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8027ccc:	f043 0308 	orr.w	r3, r3, #8
 8027cd0:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8027cd2:	6983      	ldr	r3, [r0, #24]
 8027cd4:	f023 0304 	bic.w	r3, r3, #4
 8027cd8:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8027cda:	6983      	ldr	r3, [r0, #24]
 8027cdc:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8027cde:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8027ce0:	2000      	movs	r0, #0
 8027ce2:	e7d6      	b.n	8027c92 <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8027ce4:	6820      	ldr	r0, [r4, #0]
 8027ce6:	f7ff ff5f 	bl	8027ba8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8027cea:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8027cec:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8027cee:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8027cf2:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8027cf4:	6983      	ldr	r3, [r0, #24]
 8027cf6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8027cfa:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8027cfc:	6983      	ldr	r3, [r0, #24]
 8027cfe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8027d02:	e7ec      	b.n	8027cde <HAL_TIM_PWM_ConfigChannel+0x6e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8027d04:	6820      	ldr	r0, [r4, #0]
 8027d06:	f7ff fd11 	bl	802772c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8027d0a:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8027d0c:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8027d0e:	f043 0308 	orr.w	r3, r3, #8
 8027d12:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8027d14:	69c3      	ldr	r3, [r0, #28]
 8027d16:	f023 0304 	bic.w	r3, r3, #4
 8027d1a:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8027d1c:	69c3      	ldr	r3, [r0, #28]
 8027d1e:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8027d20:	61c3      	str	r3, [r0, #28]
      break;
 8027d22:	e7dd      	b.n	8027ce0 <HAL_TIM_PWM_ConfigChannel+0x70>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8027d24:	6820      	ldr	r0, [r4, #0]
 8027d26:	f7ff fd63 	bl	80277f0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8027d2a:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8027d2c:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8027d2e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8027d32:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8027d34:	69c3      	ldr	r3, [r0, #28]
 8027d36:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8027d3a:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8027d3c:	69c3      	ldr	r3, [r0, #28]
 8027d3e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8027d42:	e7ed      	b.n	8027d20 <HAL_TIM_PWM_ConfigChannel+0xb0>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8027d44:	6820      	ldr	r0, [r4, #0]
 8027d46:	f7ff fdb7 	bl	80278b8 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8027d4a:	6d03      	ldr	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8027d4c:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8027d4e:	f043 0308 	orr.w	r3, r3, #8
 8027d52:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8027d54:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8027d56:	f023 0304 	bic.w	r3, r3, #4
 8027d5a:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8027d5c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8027d5e:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8027d60:	6503      	str	r3, [r0, #80]	@ 0x50
      break;
 8027d62:	e7bd      	b.n	8027ce0 <HAL_TIM_PWM_ConfigChannel+0x70>
  __HAL_LOCK(htim);
 8027d64:	2002      	movs	r0, #2
 8027d66:	e797      	b.n	8027c98 <HAL_TIM_PWM_ConfigChannel+0x28>

08027d68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8027d68:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8027d6a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8027d6c:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8027d6e:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8027d72:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8027d76:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8027d78:	6082      	str	r2, [r0, #8]
}
 8027d7a:	bd10      	pop	{r4, pc}

08027d7c <HAL_TIM_ConfigClockSource>:
{
 8027d7c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8027d7e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8027d82:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8027d84:	2b01      	cmp	r3, #1
 8027d86:	f04f 0002 	mov.w	r0, #2
 8027d8a:	d021      	beq.n	8027dd0 <HAL_TIM_ConfigClockSource+0x54>
 8027d8c:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8027d8e:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8027d92:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8027d94:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8027d98:	6885      	ldr	r5, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8027d9a:	4b58      	ldr	r3, [pc, #352]	@ (8027efc <HAL_TIM_ConfigClockSource+0x180>)
 8027d9c:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8027d9e:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8027da0:	680b      	ldr	r3, [r1, #0]
 8027da2:	2b70      	cmp	r3, #112	@ 0x70
 8027da4:	d04a      	beq.n	8027e3c <HAL_TIM_ConfigClockSource+0xc0>
 8027da6:	d824      	bhi.n	8027df2 <HAL_TIM_ConfigClockSource+0x76>
 8027da8:	2b50      	cmp	r3, #80	@ 0x50
 8027daa:	d05a      	beq.n	8027e62 <HAL_TIM_ConfigClockSource+0xe6>
 8027dac:	d81d      	bhi.n	8027dea <HAL_TIM_ConfigClockSource+0x6e>
 8027dae:	2b40      	cmp	r3, #64	@ 0x40
 8027db0:	f000 808a 	beq.w	8027ec8 <HAL_TIM_ConfigClockSource+0x14c>
 8027db4:	d81b      	bhi.n	8027dee <HAL_TIM_ConfigClockSource+0x72>
 8027db6:	2b20      	cmp	r3, #32
 8027db8:	d00d      	beq.n	8027dd6 <HAL_TIM_ConfigClockSource+0x5a>
 8027dba:	d80a      	bhi.n	8027dd2 <HAL_TIM_ConfigClockSource+0x56>
 8027dbc:	f033 0210 	bics.w	r2, r3, #16
 8027dc0:	d009      	beq.n	8027dd6 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8027dc2:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8027dc4:	2301      	movs	r3, #1
 8027dc6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8027dca:	2300      	movs	r3, #0
 8027dcc:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8027dd0:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8027dd2:	2b30      	cmp	r3, #48	@ 0x30
 8027dd4:	d1f5      	bne.n	8027dc2 <HAL_TIM_ConfigClockSource+0x46>
  tmpsmcr = TIMx->SMCR;
 8027dd6:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8027dd8:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8027ddc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8027de0:	431a      	orrs	r2, r3
 8027de2:	f042 0207 	orr.w	r2, r2, #7
  TIMx->SMCR = tmpsmcr;
 8027de6:	6082      	str	r2, [r0, #8]
}
 8027de8:	e00a      	b.n	8027e00 <HAL_TIM_ConfigClockSource+0x84>
  switch (sClockSourceConfig->ClockSource)
 8027dea:	2b60      	cmp	r3, #96	@ 0x60
 8027dec:	d052      	beq.n	8027e94 <HAL_TIM_ConfigClockSource+0x118>
      status = HAL_ERROR;
 8027dee:	4610      	mov	r0, r2
 8027df0:	e7e8      	b.n	8027dc4 <HAL_TIM_ConfigClockSource+0x48>
  switch (sClockSourceConfig->ClockSource)
 8027df2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8027df6:	d02b      	beq.n	8027e50 <HAL_TIM_ConfigClockSource+0xd4>
 8027df8:	d804      	bhi.n	8027e04 <HAL_TIM_ConfigClockSource+0x88>
 8027dfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8027dfe:	d1f6      	bne.n	8027dee <HAL_TIM_ConfigClockSource+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8027e00:	2000      	movs	r0, #0
 8027e02:	e7df      	b.n	8027dc4 <HAL_TIM_ConfigClockSource+0x48>
  switch (sClockSourceConfig->ClockSource)
 8027e04:	4a3e      	ldr	r2, [pc, #248]	@ (8027f00 <HAL_TIM_ConfigClockSource+0x184>)
 8027e06:	4293      	cmp	r3, r2
 8027e08:	d0e5      	beq.n	8027dd6 <HAL_TIM_ConfigClockSource+0x5a>
 8027e0a:	d80b      	bhi.n	8027e24 <HAL_TIM_ConfigClockSource+0xa8>
 8027e0c:	3a20      	subs	r2, #32
 8027e0e:	4293      	cmp	r3, r2
 8027e10:	d0e1      	beq.n	8027dd6 <HAL_TIM_ConfigClockSource+0x5a>
 8027e12:	d804      	bhi.n	8027e1e <HAL_TIM_ConfigClockSource+0xa2>
 8027e14:	f023 0210 	bic.w	r2, r3, #16
 8027e18:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8027e1c:	e7da      	b.n	8027dd4 <HAL_TIM_ConfigClockSource+0x58>
 8027e1e:	4a39      	ldr	r2, [pc, #228]	@ (8027f04 <HAL_TIM_ConfigClockSource+0x188>)
 8027e20:	4293      	cmp	r3, r2
 8027e22:	e7d7      	b.n	8027dd4 <HAL_TIM_ConfigClockSource+0x58>
 8027e24:	4a38      	ldr	r2, [pc, #224]	@ (8027f08 <HAL_TIM_ConfigClockSource+0x18c>)
 8027e26:	4293      	cmp	r3, r2
 8027e28:	d0d5      	beq.n	8027dd6 <HAL_TIM_ConfigClockSource+0x5a>
 8027e2a:	d804      	bhi.n	8027e36 <HAL_TIM_ConfigClockSource+0xba>
 8027e2c:	3a20      	subs	r2, #32
 8027e2e:	4293      	cmp	r3, r2
 8027e30:	d0d1      	beq.n	8027dd6 <HAL_TIM_ConfigClockSource+0x5a>
 8027e32:	3210      	adds	r2, #16
 8027e34:	e7f4      	b.n	8027e20 <HAL_TIM_ConfigClockSource+0xa4>
 8027e36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8027e3a:	e7cb      	b.n	8027dd4 <HAL_TIM_ConfigClockSource+0x58>
      TIM_ETR_SetConfig(htim->Instance,
 8027e3c:	68cb      	ldr	r3, [r1, #12]
 8027e3e:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8027e42:	f7ff ff91 	bl	8027d68 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8027e46:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8027e48:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8027e4c:	6083      	str	r3, [r0, #8]
      break;
 8027e4e:	e7d7      	b.n	8027e00 <HAL_TIM_ConfigClockSource+0x84>
      TIM_ETR_SetConfig(htim->Instance,
 8027e50:	68cb      	ldr	r3, [r1, #12]
 8027e52:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8027e56:	f7ff ff87 	bl	8027d68 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8027e5a:	6883      	ldr	r3, [r0, #8]
 8027e5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8027e60:	e7f4      	b.n	8027e4c <HAL_TIM_ConfigClockSource+0xd0>
                               sClockSourceConfig->ClockPolarity,
 8027e62:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8027e64:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8027e66:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8027e68:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8027e6a:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8027e6e:	f023 0301 	bic.w	r3, r3, #1
 8027e72:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8027e74:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8027e76:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8027e78:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8027e7c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8027e80:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8027e82:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8027e84:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8027e86:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8027e8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8027e8e:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8027e92:	e7db      	b.n	8027e4c <HAL_TIM_ConfigClockSource+0xd0>
  tmpccer = TIMx->CCER;
 8027e94:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8027e96:	6a02      	ldr	r2, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 8027e98:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8027e9a:	f022 0210 	bic.w	r2, r2, #16
                               sClockSourceConfig->ClockFilter);
 8027e9e:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8027ea0:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8027ea2:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8027ea4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8027ea8:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8027eac:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8027eb0:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8027eb4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8027eb6:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8027eb8:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8027eba:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8027ebe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8027ec2:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8027ec6:	e7c1      	b.n	8027e4c <HAL_TIM_ConfigClockSource+0xd0>
                               sClockSourceConfig->ClockPolarity,
 8027ec8:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8027eca:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8027ecc:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8027ece:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8027ed0:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8027ed4:	f023 0301 	bic.w	r3, r3, #1
 8027ed8:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8027eda:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8027edc:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8027ede:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8027ee2:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8027ee6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8027ee8:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8027eea:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8027eec:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8027ef0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8027ef4:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8027ef8:	e7a8      	b.n	8027e4c <HAL_TIM_ConfigClockSource+0xd0>
 8027efa:	bf00      	nop
 8027efc:	ffce0088 	.word	0xffce0088
 8027f00:	00100040 	.word	0x00100040
 8027f04:	00100030 	.word	0x00100030
 8027f08:	00100070 	.word	0x00100070

08027f0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8027f0c:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8027f0e:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8027f10:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8027f12:	f001 011f 	and.w	r1, r1, #31
 8027f16:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8027f18:	ea23 0304 	bic.w	r3, r3, r4
 8027f1c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8027f1e:	6a03      	ldr	r3, [r0, #32]
 8027f20:	408a      	lsls	r2, r1
 8027f22:	431a      	orrs	r2, r3
 8027f24:	6202      	str	r2, [r0, #32]
}
 8027f26:	bd10      	pop	{r4, pc}

08027f28 <HAL_TIM_OC_Start>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8027f28:	2908      	cmp	r1, #8
{
 8027f2a:	b508      	push	{r3, lr}
 8027f2c:	d018      	beq.n	8027f60 <HAL_TIM_OC_Start+0x38>
 8027f2e:	d805      	bhi.n	8027f3c <HAL_TIM_OC_Start+0x14>
 8027f30:	b159      	cbz	r1, 8027f4a <HAL_TIM_OC_Start+0x22>
 8027f32:	2904      	cmp	r1, #4
 8027f34:	d011      	beq.n	8027f5a <HAL_TIM_OC_Start+0x32>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8027f36:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 8027f3a:	e008      	b.n	8027f4e <HAL_TIM_OC_Start+0x26>
 8027f3c:	290c      	cmp	r1, #12
 8027f3e:	d012      	beq.n	8027f66 <HAL_TIM_OC_Start+0x3e>
 8027f40:	2910      	cmp	r1, #16
 8027f42:	d1f8      	bne.n	8027f36 <HAL_TIM_OC_Start+0xe>
 8027f44:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8027f48:	e001      	b.n	8027f4e <HAL_TIM_OC_Start+0x26>
 8027f4a:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8027f4e:	3b01      	subs	r3, #1
 8027f50:	bf18      	it	ne
 8027f52:	2301      	movne	r3, #1
 8027f54:	b153      	cbz	r3, 8027f6c <HAL_TIM_OC_Start+0x44>
    return HAL_ERROR;
 8027f56:	2001      	movs	r0, #1
 8027f58:	e04d      	b.n	8027ff6 <HAL_TIM_OC_Start+0xce>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8027f5a:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8027f5e:	e7f6      	b.n	8027f4e <HAL_TIM_OC_Start+0x26>
 8027f60:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8027f64:	e7f3      	b.n	8027f4e <HAL_TIM_OC_Start+0x26>
 8027f66:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8027f6a:	e7f0      	b.n	8027f4e <HAL_TIM_OC_Start+0x26>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8027f6c:	2908      	cmp	r1, #8
 8027f6e:	f04f 0302 	mov.w	r3, #2
 8027f72:	d044      	beq.n	8027ffe <HAL_TIM_OC_Start+0xd6>
 8027f74:	d806      	bhi.n	8027f84 <HAL_TIM_OC_Start+0x5c>
 8027f76:	b161      	cbz	r1, 8027f92 <HAL_TIM_OC_Start+0x6a>
 8027f78:	2904      	cmp	r1, #4
 8027f7a:	d03d      	beq.n	8027ff8 <HAL_TIM_OC_Start+0xd0>
 8027f7c:	2302      	movs	r3, #2
 8027f7e:	f880 3043 	strb.w	r3, [r0, #67]	@ 0x43
 8027f82:	e008      	b.n	8027f96 <HAL_TIM_OC_Start+0x6e>
 8027f84:	290c      	cmp	r1, #12
 8027f86:	d03d      	beq.n	8028004 <HAL_TIM_OC_Start+0xdc>
 8027f88:	2910      	cmp	r1, #16
 8027f8a:	d1f7      	bne.n	8027f7c <HAL_TIM_OC_Start+0x54>
 8027f8c:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
 8027f90:	e001      	b.n	8027f96 <HAL_TIM_OC_Start+0x6e>
 8027f92:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8027f96:	6800      	ldr	r0, [r0, #0]
 8027f98:	2201      	movs	r2, #1
 8027f9a:	f7ff ffb7 	bl	8027f0c <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8027f9e:	4b3b      	ldr	r3, [pc, #236]	@ (802808c <HAL_TIM_OC_Start+0x164>)
 8027fa0:	4298      	cmp	r0, r3
 8027fa2:	d032      	beq.n	802800a <HAL_TIM_OC_Start+0xe2>
 8027fa4:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027fa8:	4298      	cmp	r0, r3
 8027faa:	d02e      	beq.n	802800a <HAL_TIM_OC_Start+0xe2>
 8027fac:	4b38      	ldr	r3, [pc, #224]	@ (8028090 <HAL_TIM_OC_Start+0x168>)
 8027fae:	4298      	cmp	r0, r3
 8027fb0:	d02b      	beq.n	802800a <HAL_TIM_OC_Start+0xe2>
 8027fb2:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027fb6:	4298      	cmp	r0, r3
 8027fb8:	d027      	beq.n	802800a <HAL_TIM_OC_Start+0xe2>
 8027fba:	4b36      	ldr	r3, [pc, #216]	@ (8028094 <HAL_TIM_OC_Start+0x16c>)
 8027fbc:	4298      	cmp	r0, r3
 8027fbe:	d024      	beq.n	802800a <HAL_TIM_OC_Start+0xe2>
 8027fc0:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027fc4:	4298      	cmp	r0, r3
 8027fc6:	d020      	beq.n	802800a <HAL_TIM_OC_Start+0xe2>
 8027fc8:	4b33      	ldr	r3, [pc, #204]	@ (8028098 <HAL_TIM_OC_Start+0x170>)
 8027fca:	4298      	cmp	r0, r3
 8027fcc:	d01d      	beq.n	802800a <HAL_TIM_OC_Start+0xe2>
 8027fce:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027fd2:	4298      	cmp	r0, r3
 8027fd4:	d019      	beq.n	802800a <HAL_TIM_OC_Start+0xe2>
 8027fd6:	4b31      	ldr	r3, [pc, #196]	@ (802809c <HAL_TIM_OC_Start+0x174>)
 8027fd8:	4298      	cmp	r0, r3
 8027fda:	d016      	beq.n	802800a <HAL_TIM_OC_Start+0xe2>
 8027fdc:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027fe0:	4298      	cmp	r0, r3
 8027fe2:	d012      	beq.n	802800a <HAL_TIM_OC_Start+0xe2>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8027fe4:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8027fe8:	d11a      	bne.n	8028020 <HAL_TIM_OC_Start+0xf8>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8027fea:	6882      	ldr	r2, [r0, #8]
 8027fec:	4b2c      	ldr	r3, [pc, #176]	@ (80280a0 <HAL_TIM_OC_Start+0x178>)
 8027fee:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8027ff0:	2b06      	cmp	r3, #6
 8027ff2:	d147      	bne.n	8028084 <HAL_TIM_OC_Start+0x15c>
  return HAL_OK;
 8027ff4:	2000      	movs	r0, #0
}
 8027ff6:	bd08      	pop	{r3, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8027ff8:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 8027ffc:	e7cb      	b.n	8027f96 <HAL_TIM_OC_Start+0x6e>
 8027ffe:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8028002:	e7c8      	b.n	8027f96 <HAL_TIM_OC_Start+0x6e>
 8028004:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 8028008:	e7c5      	b.n	8027f96 <HAL_TIM_OC_Start+0x6e>
    __HAL_TIM_MOE_ENABLE(htim);
 802800a:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 802800c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8028010:	6443      	str	r3, [r0, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8028012:	4b1e      	ldr	r3, [pc, #120]	@ (802808c <HAL_TIM_OC_Start+0x164>)
 8028014:	4298      	cmp	r0, r3
 8028016:	d0e8      	beq.n	8027fea <HAL_TIM_OC_Start+0xc2>
 8028018:	4b22      	ldr	r3, [pc, #136]	@ (80280a4 <HAL_TIM_OC_Start+0x17c>)
 802801a:	4298      	cmp	r0, r3
 802801c:	d1e2      	bne.n	8027fe4 <HAL_TIM_OC_Start+0xbc>
 802801e:	e7e4      	b.n	8027fea <HAL_TIM_OC_Start+0xc2>
 8028020:	f1b0 4fa0 	cmp.w	r0, #1342177280	@ 0x50000000
 8028024:	d0e1      	beq.n	8027fea <HAL_TIM_OC_Start+0xc2>
 8028026:	4b20      	ldr	r3, [pc, #128]	@ (80280a8 <HAL_TIM_OC_Start+0x180>)
 8028028:	4298      	cmp	r0, r3
 802802a:	d0de      	beq.n	8027fea <HAL_TIM_OC_Start+0xc2>
 802802c:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8028030:	4298      	cmp	r0, r3
 8028032:	d0da      	beq.n	8027fea <HAL_TIM_OC_Start+0xc2>
 8028034:	4b1d      	ldr	r3, [pc, #116]	@ (80280ac <HAL_TIM_OC_Start+0x184>)
 8028036:	4298      	cmp	r0, r3
 8028038:	d0d7      	beq.n	8027fea <HAL_TIM_OC_Start+0xc2>
 802803a:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 802803e:	4298      	cmp	r0, r3
 8028040:	d0d3      	beq.n	8027fea <HAL_TIM_OC_Start+0xc2>
 8028042:	4b1b      	ldr	r3, [pc, #108]	@ (80280b0 <HAL_TIM_OC_Start+0x188>)
 8028044:	4298      	cmp	r0, r3
 8028046:	d0d0      	beq.n	8027fea <HAL_TIM_OC_Start+0xc2>
 8028048:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 802804c:	4298      	cmp	r0, r3
 802804e:	d0cc      	beq.n	8027fea <HAL_TIM_OC_Start+0xc2>
 8028050:	4b0f      	ldr	r3, [pc, #60]	@ (8028090 <HAL_TIM_OC_Start+0x168>)
 8028052:	4298      	cmp	r0, r3
 8028054:	d0c9      	beq.n	8027fea <HAL_TIM_OC_Start+0xc2>
 8028056:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 802805a:	4298      	cmp	r0, r3
 802805c:	d0c5      	beq.n	8027fea <HAL_TIM_OC_Start+0xc2>
 802805e:	4b15      	ldr	r3, [pc, #84]	@ (80280b4 <HAL_TIM_OC_Start+0x18c>)
 8028060:	4298      	cmp	r0, r3
 8028062:	d0c2      	beq.n	8027fea <HAL_TIM_OC_Start+0xc2>
 8028064:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8028068:	4298      	cmp	r0, r3
 802806a:	d0be      	beq.n	8027fea <HAL_TIM_OC_Start+0xc2>
 802806c:	4b09      	ldr	r3, [pc, #36]	@ (8028094 <HAL_TIM_OC_Start+0x16c>)
 802806e:	4298      	cmp	r0, r3
 8028070:	d0bb      	beq.n	8027fea <HAL_TIM_OC_Start+0xc2>
 8028072:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8028076:	4298      	cmp	r0, r3
 8028078:	d0b7      	beq.n	8027fea <HAL_TIM_OC_Start+0xc2>
      __HAL_TIM_ENABLE(htim);
 802807a:	6803      	ldr	r3, [r0, #0]
 802807c:	f043 0301 	orr.w	r3, r3, #1
 8028080:	6003      	str	r3, [r0, #0]
 8028082:	e7b7      	b.n	8027ff4 <HAL_TIM_OC_Start+0xcc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8028084:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8028088:	d1f7      	bne.n	802807a <HAL_TIM_OC_Start+0x152>
 802808a:	e7b3      	b.n	8027ff4 <HAL_TIM_OC_Start+0xcc>
 802808c:	40012c00 	.word	0x40012c00
 8028090:	40013400 	.word	0x40013400
 8028094:	40014000 	.word	0x40014000
 8028098:	40014400 	.word	0x40014400
 802809c:	40014800 	.word	0x40014800
 80280a0:	00010007 	.word	0x00010007
 80280a4:	50012c00 	.word	0x50012c00
 80280a8:	40000400 	.word	0x40000400
 80280ac:	40000800 	.word	0x40000800
 80280b0:	40000c00 	.word	0x40000c00
 80280b4:	40001800 	.word	0x40001800

080280b8 <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 80280b8:	f7ff bf36 	b.w	8027f28 <HAL_TIM_OC_Start>

080280bc <TIM_ResetCallback>:
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80280bc:	4b1b      	ldr	r3, [pc, #108]	@ (802812c <TIM_ResetCallback+0x70>)
 80280be:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80280c2:	4b1b      	ldr	r3, [pc, #108]	@ (8028130 <TIM_ResetCallback+0x74>)
 80280c4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80280c8:	4b1a      	ldr	r3, [pc, #104]	@ (8028134 <TIM_ResetCallback+0x78>)
 80280ca:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80280ce:	4b1a      	ldr	r3, [pc, #104]	@ (8028138 <TIM_ResetCallback+0x7c>)
 80280d0:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80280d4:	4b19      	ldr	r3, [pc, #100]	@ (802813c <TIM_ResetCallback+0x80>)
 80280d6:	f8c0 3094 	str.w	r3, [r0, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80280da:	4b19      	ldr	r3, [pc, #100]	@ (8028140 <TIM_ResetCallback+0x84>)
 80280dc:	f8c0 3098 	str.w	r3, [r0, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80280e0:	4b18      	ldr	r3, [pc, #96]	@ (8028144 <TIM_ResetCallback+0x88>)
 80280e2:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80280e6:	4b18      	ldr	r3, [pc, #96]	@ (8028148 <TIM_ResetCallback+0x8c>)
 80280e8:	f8c0 30a0 	str.w	r3, [r0, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80280ec:	4b17      	ldr	r3, [pc, #92]	@ (802814c <TIM_ResetCallback+0x90>)
 80280ee:	f8c0 30a4 	str.w	r3, [r0, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80280f2:	4b17      	ldr	r3, [pc, #92]	@ (8028150 <TIM_ResetCallback+0x94>)
 80280f4:	f8c0 30a8 	str.w	r3, [r0, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80280f8:	4b16      	ldr	r3, [pc, #88]	@ (8028154 <TIM_ResetCallback+0x98>)
 80280fa:	f8c0 30ac 	str.w	r3, [r0, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80280fe:	4b16      	ldr	r3, [pc, #88]	@ (8028158 <TIM_ResetCallback+0x9c>)
 8028100:	f8c0 30b0 	str.w	r3, [r0, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8028104:	4b15      	ldr	r3, [pc, #84]	@ (802815c <TIM_ResetCallback+0xa0>)
 8028106:	f8c0 30b4 	str.w	r3, [r0, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 802810a:	4b15      	ldr	r3, [pc, #84]	@ (8028160 <TIM_ResetCallback+0xa4>)
 802810c:	f8c0 30b8 	str.w	r3, [r0, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 8028110:	4b14      	ldr	r3, [pc, #80]	@ (8028164 <TIM_ResetCallback+0xa8>)
 8028112:	f8c0 30bc 	str.w	r3, [r0, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 8028116:	4b14      	ldr	r3, [pc, #80]	@ (8028168 <TIM_ResetCallback+0xac>)
 8028118:	f8c0 30c0 	str.w	r3, [r0, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 802811c:	4b13      	ldr	r3, [pc, #76]	@ (802816c <TIM_ResetCallback+0xb0>)
 802811e:	f8c0 30c4 	str.w	r3, [r0, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 8028122:	4b13      	ldr	r3, [pc, #76]	@ (8028170 <TIM_ResetCallback+0xb4>)
 8028124:	f8c0 30c8 	str.w	r3, [r0, #200]	@ 0xc8
}
 8028128:	4770      	bx	lr
 802812a:	bf00      	nop
 802812c:	080279eb 	.word	0x080279eb
 8028130:	080279ed 	.word	0x080279ed
 8028134:	080279f9 	.word	0x080279f9
 8028138:	080279fb 	.word	0x080279fb
 802813c:	080279f1 	.word	0x080279f1
 8028140:	080279f3 	.word	0x080279f3
 8028144:	080279ef 	.word	0x080279ef
 8028148:	080279f5 	.word	0x080279f5
 802814c:	080279f7 	.word	0x080279f7
 8028150:	080279fd 	.word	0x080279fd
 8028154:	0802834d 	.word	0x0802834d
 8028158:	0802834f 	.word	0x0802834f
 802815c:	08028351 	.word	0x08028351
 8028160:	08028353 	.word	0x08028353
 8028164:	08028355 	.word	0x08028355
 8028168:	08028357 	.word	0x08028357
 802816c:	08028359 	.word	0x08028359
 8028170:	0802835b 	.word	0x0802835b

08028174 <HAL_TIM_Base_Init>:
{
 8028174:	b510      	push	{r4, lr}
  if (htim == NULL)
 8028176:	4604      	mov	r4, r0
 8028178:	b388      	cbz	r0, 80281de <HAL_TIM_Base_Init+0x6a>
  if (htim->State == HAL_TIM_STATE_RESET)
 802817a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 802817e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8028182:	b953      	cbnz	r3, 802819a <HAL_TIM_Base_Init+0x26>
    htim->Lock = HAL_UNLOCKED;
 8028184:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    TIM_ResetCallback(htim);
 8028188:	f7ff ff98 	bl	80280bc <TIM_ResetCallback>
    if (htim->Base_MspInitCallback == NULL)
 802818c:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 802818e:	b90b      	cbnz	r3, 8028194 <HAL_TIM_Base_Init+0x20>
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8028190:	4b14      	ldr	r3, [pc, #80]	@ (80281e4 <HAL_TIM_Base_Init+0x70>)
 8028192:	64c3      	str	r3, [r0, #76]	@ 0x4c
    htim->Base_MspInitCallback(htim);
 8028194:	4620      	mov	r0, r4
 8028196:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8028198:	4798      	blx	r3
  htim->State = HAL_TIM_STATE_BUSY;
 802819a:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 802819c:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 802819e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80281a2:	1d21      	adds	r1, r4, #4
 80281a4:	f7ff fc2c 	bl	8027a00 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80281a8:	2301      	movs	r3, #1
  return HAL_OK;
 80281aa:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80281ac:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80281b0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80281b4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80281b8:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80281bc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80281c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80281c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80281c8:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80281cc:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80281d0:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80281d4:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80281d8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 80281dc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80281de:	2001      	movs	r0, #1
 80281e0:	e7fc      	b.n	80281dc <HAL_TIM_Base_Init+0x68>
 80281e2:	bf00      	nop
 80281e4:	08021a3d 	.word	0x08021a3d

080281e8 <HAL_TIM_PWM_Init>:
{
 80281e8:	b510      	push	{r4, lr}
  if (htim == NULL)
 80281ea:	4604      	mov	r4, r0
 80281ec:	b388      	cbz	r0, 8028252 <HAL_TIM_PWM_Init+0x6a>
  if (htim->State == HAL_TIM_STATE_RESET)
 80281ee:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80281f2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80281f6:	b953      	cbnz	r3, 802820e <HAL_TIM_PWM_Init+0x26>
    htim->Lock = HAL_UNLOCKED;
 80281f8:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    TIM_ResetCallback(htim);
 80281fc:	f7ff ff5e 	bl	80280bc <TIM_ResetCallback>
    if (htim->PWM_MspInitCallback == NULL)
 8028200:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8028202:	b90b      	cbnz	r3, 8028208 <HAL_TIM_PWM_Init+0x20>
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8028204:	4b14      	ldr	r3, [pc, #80]	@ (8028258 <HAL_TIM_PWM_Init+0x70>)
 8028206:	6643      	str	r3, [r0, #100]	@ 0x64
    htim->PWM_MspInitCallback(htim);
 8028208:	4620      	mov	r0, r4
 802820a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802820c:	4798      	blx	r3
  htim->State = HAL_TIM_STATE_BUSY;
 802820e:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8028210:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8028212:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8028216:	1d21      	adds	r1, r4, #4
 8028218:	f7ff fbf2 	bl	8027a00 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 802821c:	2301      	movs	r3, #1
  return HAL_OK;
 802821e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8028220:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8028224:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8028228:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 802822c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8028230:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8028234:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8028238:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 802823c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8028240:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8028244:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8028248:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 802824c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8028250:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8028252:	2001      	movs	r0, #1
 8028254:	e7fc      	b.n	8028250 <HAL_TIM_PWM_Init+0x68>
 8028256:	bf00      	nop
 8028258:	080279e9 	.word	0x080279e9

0802825c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 802825c:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 802825e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8028262:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8028264:	2b01      	cmp	r3, #1
 8028266:	f04f 0002 	mov.w	r0, #2
 802826a:	d05f      	beq.n	802832c <HAL_TIMEx_MasterConfigSynchronization+0xd0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 802826c:	6823      	ldr	r3, [r4, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 802826e:	4d30      	ldr	r5, [pc, #192]	@ (8028330 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
  htim->State = HAL_TIM_STATE_BUSY;
 8028270:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8028274:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 8028276:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8028278:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 802827a:	d00a      	beq.n	8028292 <HAL_TIMEx_MasterConfigSynchronization+0x36>
 802827c:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8028280:	42ab      	cmp	r3, r5
 8028282:	d006      	beq.n	8028292 <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8028284:	4d2b      	ldr	r5, [pc, #172]	@ (8028334 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8028286:	42ab      	cmp	r3, r5
 8028288:	d003      	beq.n	8028292 <HAL_TIMEx_MasterConfigSynchronization+0x36>
 802828a:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 802828e:	42ab      	cmp	r3, r5
 8028290:	d103      	bne.n	802829a <HAL_TIMEx_MasterConfigSynchronization+0x3e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8028292:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8028294:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8028298:	432a      	orrs	r2, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 802829a:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 802829c:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80282a0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80282a4:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80282a6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80282a8:	4a21      	ldr	r2, [pc, #132]	@ (8028330 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80282aa:	4293      	cmp	r3, r2
 80282ac:	d033      	beq.n	8028316 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80282ae:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 80282b2:	4293      	cmp	r3, r2
 80282b4:	d02f      	beq.n	8028316 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80282b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80282ba:	d02c      	beq.n	8028316 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80282bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80282c0:	d029      	beq.n	8028316 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80282c2:	4a1d      	ldr	r2, [pc, #116]	@ (8028338 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80282c4:	4293      	cmp	r3, r2
 80282c6:	d026      	beq.n	8028316 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80282c8:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 80282cc:	4293      	cmp	r3, r2
 80282ce:	d022      	beq.n	8028316 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80282d0:	4a1a      	ldr	r2, [pc, #104]	@ (802833c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80282d2:	4293      	cmp	r3, r2
 80282d4:	d01f      	beq.n	8028316 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80282d6:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 80282da:	4293      	cmp	r3, r2
 80282dc:	d01b      	beq.n	8028316 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80282de:	4a18      	ldr	r2, [pc, #96]	@ (8028340 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80282e0:	4293      	cmp	r3, r2
 80282e2:	d018      	beq.n	8028316 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80282e4:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 80282e8:	4293      	cmp	r3, r2
 80282ea:	d014      	beq.n	8028316 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80282ec:	4a11      	ldr	r2, [pc, #68]	@ (8028334 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80282ee:	4293      	cmp	r3, r2
 80282f0:	d011      	beq.n	8028316 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80282f2:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 80282f6:	4293      	cmp	r3, r2
 80282f8:	d00d      	beq.n	8028316 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80282fa:	4a12      	ldr	r2, [pc, #72]	@ (8028344 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80282fc:	4293      	cmp	r3, r2
 80282fe:	d00a      	beq.n	8028316 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8028300:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8028304:	4293      	cmp	r3, r2
 8028306:	d006      	beq.n	8028316 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8028308:	4a0f      	ldr	r2, [pc, #60]	@ (8028348 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 802830a:	4293      	cmp	r3, r2
 802830c:	d003      	beq.n	8028316 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 802830e:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8028312:	4293      	cmp	r3, r2
 8028314:	d104      	bne.n	8028320 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8028316:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8028318:	f020 0280 	bic.w	r2, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 802831c:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 802831e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8028320:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8028322:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8028324:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8028328:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c

  return HAL_OK;
}
 802832c:	bd30      	pop	{r4, r5, pc}
 802832e:	bf00      	nop
 8028330:	40012c00 	.word	0x40012c00
 8028334:	40013400 	.word	0x40013400
 8028338:	40000400 	.word	0x40000400
 802833c:	40000800 	.word	0x40000800
 8028340:	40000c00 	.word	0x40000c00
 8028344:	40001800 	.word	0x40001800
 8028348:	40014000 	.word	0x40014000

0802834c <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 802834c:	4770      	bx	lr

0802834e <HAL_TIMEx_CommutHalfCpltCallback>:
/**
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
 802834e:	4770      	bx	lr

08028350 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8028350:	4770      	bx	lr

08028352 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8028352:	4770      	bx	lr

08028354 <HAL_TIMEx_EncoderIndexCallback>:
/**
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
 8028354:	4770      	bx	lr

08028356 <HAL_TIMEx_DirectionChangeCallback>:
/**
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
 8028356:	4770      	bx	lr

08028358 <HAL_TIMEx_IndexErrorCallback>:
/**
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
 8028358:	4770      	bx	lr

0802835a <HAL_TIMEx_TransitionErrorCallback>:
/**
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
 802835a:	4770      	bx	lr

0802835c <HAL_UARTEx_RxEventCallback>:
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 802835c:	4770      	bx	lr

0802835e <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 802835e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028360:	e852 3f00 	ldrex	r3, [r2]
 8028364:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028368:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 802836c:	6802      	ldr	r2, [r0, #0]
 802836e:	2900      	cmp	r1, #0
 8028370:	d1f5      	bne.n	802835e <UART_EndTxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028372:	f102 0308 	add.w	r3, r2, #8
 8028376:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 802837a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802837e:	f102 0c08 	add.w	ip, r2, #8
 8028382:	e84c 3100 	strex	r1, r3, [ip]
 8028386:	2900      	cmp	r1, #0
 8028388:	d1f3      	bne.n	8028372 <UART_EndTxTransfer+0x14>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 802838a:	2320      	movs	r3, #32
 802838c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
}
 8028390:	4770      	bx	lr
	...

08028394 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8028394:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8028396:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028398:	e852 3f00 	ldrex	r3, [r2]
 802839c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80283a0:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80283a4:	6802      	ldr	r2, [r0, #0]
 80283a6:	2900      	cmp	r1, #0
 80283a8:	d1f5      	bne.n	8028396 <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80283aa:	4c0f      	ldr	r4, [pc, #60]	@ (80283e8 <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80283ac:	f102 0308 	add.w	r3, r2, #8
 80283b0:	e853 3f00 	ldrex	r3, [r3]
 80283b4:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80283b6:	f102 0c08 	add.w	ip, r2, #8
 80283ba:	e84c 3100 	strex	r1, r3, [ip]
 80283be:	2900      	cmp	r1, #0
 80283c0:	d1f4      	bne.n	80283ac <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80283c2:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80283c4:	2b01      	cmp	r3, #1
 80283c6:	d107      	bne.n	80283d8 <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80283c8:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80283cc:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80283d0:	e842 3100 	strex	r1, r3, [r2]
 80283d4:	2900      	cmp	r1, #0
 80283d6:	d1f7      	bne.n	80283c8 <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80283d8:	2320      	movs	r3, #32
 80283da:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80283de:	2300      	movs	r3, #0
 80283e0:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80283e2:	6743      	str	r3, [r0, #116]	@ 0x74
}
 80283e4:	bd10      	pop	{r4, pc}
 80283e6:	bf00      	nop
 80283e8:	effffffe 	.word	0xeffffffe

080283ec <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80283ec:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 80283ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80283f0:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 80283f2:	2b81      	cmp	r3, #129	@ 0x81
 80283f4:	d00c      	beq.n	8028410 <UART_DMATransmitCplt+0x24>
  {
    huart->TxXferCount = 0U;
 80283f6:	2300      	movs	r3, #0
 80283f8:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80283fc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80283fe:	e852 3f00 	ldrex	r3, [r2]
 8028402:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028406:	e842 3100 	strex	r1, r3, [r2]
 802840a:	2900      	cmp	r1, #0
 802840c:	d1f6      	bne.n	80283fc <UART_DMATransmitCplt+0x10>
 802840e:	4770      	bx	lr
  /* DMA Circular mode */
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
 8028410:	f8d0 3098 	ldr.w	r3, [r0, #152]	@ 0x98
 8028414:	4718      	bx	r3

08028416 <UART_DMATxHalfCplt>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8028416:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 8028418:	f8d0 3094 	ldr.w	r3, [r0, #148]	@ 0x94
 802841c:	4718      	bx	r3

0802841e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 802841e:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 8028420:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8028422:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 8028424:	2b81      	cmp	r3, #129	@ 0x81
 8028426:	d026      	beq.n	8028476 <UART_DMAReceiveCplt+0x58>
  {
    huart->RxXferCount = 0U;
 8028428:	2300      	movs	r3, #0
 802842a:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 802842e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028430:	e852 3f00 	ldrex	r3, [r2]
 8028434:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028438:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 802843c:	6802      	ldr	r2, [r0, #0]
 802843e:	2900      	cmp	r1, #0
 8028440:	d1f5      	bne.n	802842e <UART_DMAReceiveCplt+0x10>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028442:	f102 0308 	add.w	r3, r2, #8
 8028446:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802844a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802844e:	f102 0c08 	add.w	ip, r2, #8
 8028452:	e84c 3100 	strex	r1, r3, [ip]
 8028456:	2900      	cmp	r1, #0
 8028458:	d1f3      	bne.n	8028442 <UART_DMAReceiveCplt+0x24>
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 802845a:	2320      	movs	r3, #32
 802845c:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8028460:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8028462:	2b01      	cmp	r3, #1
 8028464:	d107      	bne.n	8028476 <UART_DMAReceiveCplt+0x58>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028466:	e852 3f00 	ldrex	r3, [r2]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802846a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802846e:	e842 3100 	strex	r1, r3, [r2]
 8028472:	2900      	cmp	r1, #0
 8028474:	d1f7      	bne.n	8028466 <UART_DMAReceiveCplt+0x48>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8028476:	2300      	movs	r3, #0
 8028478:	6703      	str	r3, [r0, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802847a:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 802847c:	2b01      	cmp	r3, #1
 802847e:	d104      	bne.n	802848a <UART_DMAReceiveCplt+0x6c>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 8028480:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 8028484:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 8028488:	4718      	bx	r3
  else
  {
    /* In other cases : use Rx Complete callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx complete callback*/
    huart->RxCpltCallback(huart);
 802848a:	f8d0 30a0 	ldr.w	r3, [r0, #160]	@ 0xa0
 802848e:	4718      	bx	r3

08028490 <UART_DMARxHalfCplt>:
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8028490:	2301      	movs	r3, #1
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8028492:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8028494:	6703      	str	r3, [r0, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8028496:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8028498:	2b01      	cmp	r3, #1
 802849a:	d105      	bne.n	80284a8 <UART_DMARxHalfCplt+0x18>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 802849c:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 80284a0:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 80284a4:	0849      	lsrs	r1, r1, #1
 80284a6:	4718      	bx	r3
  else
  {
    /* In other cases : use Rx Half Complete callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Half complete callback*/
    huart->RxHalfCpltCallback(huart);
 80284a8:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80284ac:	4718      	bx	r3

080284ae <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80284ae:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
{
 80284b0:	b570      	push	{r4, r5, r6, lr}

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80284b2:	6804      	ldr	r4, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 80284b4:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80284b8:	f8d0 508c 	ldr.w	r5, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80284bc:	68a2      	ldr	r2, [r4, #8]
 80284be:	0612      	lsls	r2, r2, #24
 80284c0:	d506      	bpl.n	80284d0 <UART_DMAError+0x22>
 80284c2:	2b21      	cmp	r3, #33	@ 0x21
 80284c4:	d104      	bne.n	80284d0 <UART_DMAError+0x22>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80284c6:	2300      	movs	r3, #0
 80284c8:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80284cc:	f7ff ff47 	bl	802835e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80284d0:	68a3      	ldr	r3, [r4, #8]
 80284d2:	065b      	lsls	r3, r3, #25
 80284d4:	d506      	bpl.n	80284e4 <UART_DMAError+0x36>
 80284d6:	2d22      	cmp	r5, #34	@ 0x22
 80284d8:	d104      	bne.n	80284e4 <UART_DMAError+0x36>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80284da:	2300      	movs	r3, #0
 80284dc:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80284e0:	f7ff ff58 	bl	8028394 <UART_EndRxTransfer>
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80284e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80284e8:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 80284ec:	f043 0310 	orr.w	r3, r3, #16
 80284f0:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  huart->ErrorCallback(huart);
 80284f4:	f8d0 30a4 	ldr.w	r3, [r0, #164]	@ 0xa4
 80284f8:	4718      	bx	r3

080284fa <UART_DMAAbortOnError>:
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 80284fa:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80284fc:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  huart->RxXferCount = 0U;
 80284fe:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8028502:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8028506:	f8d0 30a4 	ldr.w	r3, [r0, #164]	@ 0xa4
 802850a:	4718      	bx	r3

0802850c <HAL_UART_AbortReceiveCpltCallback>:
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
 802850c:	4770      	bx	lr

0802850e <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 802850e:	4770      	bx	lr

08028510 <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 8028510:	4770      	bx	lr

08028512 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 8028512:	4770      	bx	lr

08028514 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 8028514:	4770      	bx	lr

08028516 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8028516:	4770      	bx	lr

08028518 <HAL_UART_AbortCpltCallback>:
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
 8028518:	4770      	bx	lr

0802851a <HAL_UART_AbortTransmitCpltCallback>:
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
 802851a:	4770      	bx	lr

0802851c <HAL_UART_RegisterCallback>:
  if (pCallback == NULL)
 802851c:	b93a      	cbnz	r2, 802852e <HAL_UART_RegisterCallback+0x12>
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 802851e:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8028522:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8028526:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    return HAL_ERROR;
 802852a:	2001      	movs	r0, #1
}
 802852c:	4770      	bx	lr
  if (huart->gState == HAL_UART_STATE_READY)
 802852e:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8028532:	2b20      	cmp	r3, #32
 8028534:	d12f      	bne.n	8028596 <HAL_UART_RegisterCallback+0x7a>
    switch (CallbackID)
 8028536:	290c      	cmp	r1, #12
 8028538:	d8f1      	bhi.n	802851e <HAL_UART_RegisterCallback+0x2>
 802853a:	e8df f001 	tbb	[pc, r1]
 802853e:	0b07      	.short	0x0b07
 8028540:	1714110e 	.word	0x1714110e
 8028544:	23201d1a 	.word	0x23201d1a
 8028548:	2926      	.short	0x2926
 802854a:	34          	.byte	0x34
 802854b:	00          	.byte	0x00
        huart->TxHalfCpltCallback = pCallback;
 802854c:	f8c0 2094 	str.w	r2, [r0, #148]	@ 0x94
  HAL_StatusTypeDef status = HAL_OK;
 8028550:	2000      	movs	r0, #0
 8028552:	4770      	bx	lr
        huart->TxCpltCallback = pCallback;
 8028554:	f8c0 2098 	str.w	r2, [r0, #152]	@ 0x98
        break;
 8028558:	e7fa      	b.n	8028550 <HAL_UART_RegisterCallback+0x34>
        huart->RxHalfCpltCallback = pCallback;
 802855a:	f8c0 209c 	str.w	r2, [r0, #156]	@ 0x9c
        break;
 802855e:	e7f7      	b.n	8028550 <HAL_UART_RegisterCallback+0x34>
        huart->RxCpltCallback = pCallback;
 8028560:	f8c0 20a0 	str.w	r2, [r0, #160]	@ 0xa0
        break;
 8028564:	e7f4      	b.n	8028550 <HAL_UART_RegisterCallback+0x34>
        huart->ErrorCallback = pCallback;
 8028566:	f8c0 20a4 	str.w	r2, [r0, #164]	@ 0xa4
        break;
 802856a:	e7f1      	b.n	8028550 <HAL_UART_RegisterCallback+0x34>
        huart->AbortCpltCallback = pCallback;
 802856c:	f8c0 20a8 	str.w	r2, [r0, #168]	@ 0xa8
        break;
 8028570:	e7ee      	b.n	8028550 <HAL_UART_RegisterCallback+0x34>
        huart->AbortTransmitCpltCallback = pCallback;
 8028572:	f8c0 20ac 	str.w	r2, [r0, #172]	@ 0xac
        break;
 8028576:	e7eb      	b.n	8028550 <HAL_UART_RegisterCallback+0x34>
        huart->AbortReceiveCpltCallback = pCallback;
 8028578:	f8c0 20b0 	str.w	r2, [r0, #176]	@ 0xb0
        break;
 802857c:	e7e8      	b.n	8028550 <HAL_UART_RegisterCallback+0x34>
        huart->WakeupCallback = pCallback;
 802857e:	f8c0 20b4 	str.w	r2, [r0, #180]	@ 0xb4
        break;
 8028582:	e7e5      	b.n	8028550 <HAL_UART_RegisterCallback+0x34>
        huart->RxFifoFullCallback = pCallback;
 8028584:	f8c0 20b8 	str.w	r2, [r0, #184]	@ 0xb8
        break;
 8028588:	e7e2      	b.n	8028550 <HAL_UART_RegisterCallback+0x34>
        huart->TxFifoEmptyCallback = pCallback;
 802858a:	f8c0 20bc 	str.w	r2, [r0, #188]	@ 0xbc
        break;
 802858e:	e7df      	b.n	8028550 <HAL_UART_RegisterCallback+0x34>
        huart->MspInitCallback = pCallback;
 8028590:	f8c0 20c4 	str.w	r2, [r0, #196]	@ 0xc4
        break;
 8028594:	e7dc      	b.n	8028550 <HAL_UART_RegisterCallback+0x34>
  else if (huart->gState == HAL_UART_STATE_RESET)
 8028596:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 802859a:	2b00      	cmp	r3, #0
 802859c:	d1bf      	bne.n	802851e <HAL_UART_RegisterCallback+0x2>
    switch (CallbackID)
 802859e:	290b      	cmp	r1, #11
 80285a0:	d0f6      	beq.n	8028590 <HAL_UART_RegisterCallback+0x74>
 80285a2:	290c      	cmp	r1, #12
 80285a4:	d1bb      	bne.n	802851e <HAL_UART_RegisterCallback+0x2>
        huart->MspDeInitCallback = pCallback;
 80285a6:	f8c0 20c8 	str.w	r2, [r0, #200]	@ 0xc8
        break;
 80285aa:	e7d1      	b.n	8028550 <HAL_UART_RegisterCallback+0x34>

080285ac <HAL_UART_UnRegisterCallback>:
  if (HAL_UART_STATE_READY == huart->gState)
 80285ac:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80285b0:	2b20      	cmp	r3, #32
 80285b2:	d13f      	bne.n	8028634 <HAL_UART_UnRegisterCallback+0x88>
    switch (CallbackID)
 80285b4:	290c      	cmp	r1, #12
 80285b6:	d844      	bhi.n	8028642 <HAL_UART_UnRegisterCallback+0x96>
 80285b8:	e8df f001 	tbb	[pc, r1]
 80285bc:	14100c07 	.word	0x14100c07
 80285c0:	24201c18 	.word	0x24201c18
 80285c4:	34302c28 	.word	0x34302c28
 80285c8:	38          	.byte	0x38
 80285c9:	00          	.byte	0x00
        huart->TxHalfCpltCallback = HAL_UART_TxHalfCpltCallback;               /* Legacy weak  TxHalfCpltCallback    */
 80285ca:	4b22      	ldr	r3, [pc, #136]	@ (8028654 <HAL_UART_UnRegisterCallback+0xa8>)
 80285cc:	f8c0 3094 	str.w	r3, [r0, #148]	@ 0x94
  HAL_StatusTypeDef status = HAL_OK;
 80285d0:	2000      	movs	r0, #0
 80285d2:	4770      	bx	lr
        huart->TxCpltCallback = HAL_UART_TxCpltCallback;                       /* Legacy weak TxCpltCallback         */
 80285d4:	4b20      	ldr	r3, [pc, #128]	@ (8028658 <HAL_UART_UnRegisterCallback+0xac>)
 80285d6:	f8c0 3098 	str.w	r3, [r0, #152]	@ 0x98
        break;
 80285da:	e7f9      	b.n	80285d0 <HAL_UART_UnRegisterCallback+0x24>
        huart->RxHalfCpltCallback = HAL_UART_RxHalfCpltCallback;               /* Legacy weak RxHalfCpltCallback     */
 80285dc:	4b1f      	ldr	r3, [pc, #124]	@ (802865c <HAL_UART_UnRegisterCallback+0xb0>)
 80285de:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
        break;
 80285e2:	e7f5      	b.n	80285d0 <HAL_UART_UnRegisterCallback+0x24>
        huart->RxCpltCallback = HAL_UART_RxCpltCallback;                       /* Legacy weak RxCpltCallback         */
 80285e4:	4b1e      	ldr	r3, [pc, #120]	@ (8028660 <HAL_UART_UnRegisterCallback+0xb4>)
 80285e6:	f8c0 30a0 	str.w	r3, [r0, #160]	@ 0xa0
        break;
 80285ea:	e7f1      	b.n	80285d0 <HAL_UART_UnRegisterCallback+0x24>
        huart->ErrorCallback = HAL_UART_ErrorCallback;                         /* Legacy weak ErrorCallback          */
 80285ec:	4b1d      	ldr	r3, [pc, #116]	@ (8028664 <HAL_UART_UnRegisterCallback+0xb8>)
 80285ee:	f8c0 30a4 	str.w	r3, [r0, #164]	@ 0xa4
        break;
 80285f2:	e7ed      	b.n	80285d0 <HAL_UART_UnRegisterCallback+0x24>
        huart->AbortCpltCallback = HAL_UART_AbortCpltCallback;                 /* Legacy weak AbortCpltCallback      */
 80285f4:	4b1c      	ldr	r3, [pc, #112]	@ (8028668 <HAL_UART_UnRegisterCallback+0xbc>)
 80285f6:	f8c0 30a8 	str.w	r3, [r0, #168]	@ 0xa8
        break;
 80285fa:	e7e9      	b.n	80285d0 <HAL_UART_UnRegisterCallback+0x24>
        huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak
 80285fc:	4b1b      	ldr	r3, [pc, #108]	@ (802866c <HAL_UART_UnRegisterCallback+0xc0>)
 80285fe:	f8c0 30ac 	str.w	r3, [r0, #172]	@ 0xac
        break;
 8028602:	e7e5      	b.n	80285d0 <HAL_UART_UnRegisterCallback+0x24>
        huart->AbortReceiveCpltCallback = HAL_UART_AbortReceiveCpltCallback;   /* Legacy weak
 8028604:	4b1a      	ldr	r3, [pc, #104]	@ (8028670 <HAL_UART_UnRegisterCallback+0xc4>)
 8028606:	f8c0 30b0 	str.w	r3, [r0, #176]	@ 0xb0
        break;
 802860a:	e7e1      	b.n	80285d0 <HAL_UART_UnRegisterCallback+0x24>
        huart->WakeupCallback = HAL_UARTEx_WakeupCallback;                     /* Legacy weak WakeupCallback         */
 802860c:	4b19      	ldr	r3, [pc, #100]	@ (8028674 <HAL_UART_UnRegisterCallback+0xc8>)
 802860e:	f8c0 30b4 	str.w	r3, [r0, #180]	@ 0xb4
        break;
 8028612:	e7dd      	b.n	80285d0 <HAL_UART_UnRegisterCallback+0x24>
        huart->RxFifoFullCallback = HAL_UARTEx_RxFifoFullCallback;             /* Legacy weak RxFifoFullCallback     */
 8028614:	4b18      	ldr	r3, [pc, #96]	@ (8028678 <HAL_UART_UnRegisterCallback+0xcc>)
 8028616:	f8c0 30b8 	str.w	r3, [r0, #184]	@ 0xb8
        break;
 802861a:	e7d9      	b.n	80285d0 <HAL_UART_UnRegisterCallback+0x24>
        huart->TxFifoEmptyCallback = HAL_UARTEx_TxFifoEmptyCallback;           /* Legacy weak TxFifoEmptyCallback    */
 802861c:	4b17      	ldr	r3, [pc, #92]	@ (802867c <HAL_UART_UnRegisterCallback+0xd0>)
 802861e:	f8c0 30bc 	str.w	r3, [r0, #188]	@ 0xbc
        break;
 8028622:	e7d5      	b.n	80285d0 <HAL_UART_UnRegisterCallback+0x24>
        huart->MspInitCallback = HAL_UART_MspInit;                             /* Legacy weak MspInitCallback        */
 8028624:	4b16      	ldr	r3, [pc, #88]	@ (8028680 <HAL_UART_UnRegisterCallback+0xd4>)
 8028626:	f8c0 30c4 	str.w	r3, [r0, #196]	@ 0xc4
        break;
 802862a:	e7d1      	b.n	80285d0 <HAL_UART_UnRegisterCallback+0x24>
        huart->MspDeInitCallback = HAL_UART_MspDeInit;                         /* Legacy weak MspDeInitCallback      */
 802862c:	4b15      	ldr	r3, [pc, #84]	@ (8028684 <HAL_UART_UnRegisterCallback+0xd8>)
 802862e:	f8c0 30c8 	str.w	r3, [r0, #200]	@ 0xc8
        break;
 8028632:	e7cd      	b.n	80285d0 <HAL_UART_UnRegisterCallback+0x24>
  else if (HAL_UART_STATE_RESET == huart->gState)
 8028634:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8028638:	b91b      	cbnz	r3, 8028642 <HAL_UART_UnRegisterCallback+0x96>
    switch (CallbackID)
 802863a:	290b      	cmp	r1, #11
 802863c:	d0f2      	beq.n	8028624 <HAL_UART_UnRegisterCallback+0x78>
 802863e:	290c      	cmp	r1, #12
 8028640:	d0f4      	beq.n	802862c <HAL_UART_UnRegisterCallback+0x80>
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8028642:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8028646:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802864a:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    status =  HAL_ERROR;
 802864e:	2001      	movs	r0, #1
}
 8028650:	4770      	bx	lr
 8028652:	bf00      	nop
 8028654:	08028511 	.word	0x08028511
 8028658:	0802850f 	.word	0x0802850f
 802865c:	08028515 	.word	0x08028515
 8028660:	08028513 	.word	0x08028513
 8028664:	08028517 	.word	0x08028517
 8028668:	08028519 	.word	0x08028519
 802866c:	0802851b 	.word	0x0802851b
 8028670:	0802850d 	.word	0x0802850d
 8028674:	0802919d 	.word	0x0802919d
 8028678:	0802919f 	.word	0x0802919f
 802867c:	080291a1 	.word	0x080291a1
 8028680:	08021bc9 	.word	0x08021bc9
 8028684:	08021d15 	.word	0x08021d15

08028688 <HAL_UART_RegisterRxEventCallback>:
  if (pCallback == NULL)
 8028688:	b939      	cbnz	r1, 802869a <HAL_UART_RegisterRxEventCallback+0x12>
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 802868a:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 802868e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8028692:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    return HAL_ERROR;
 8028696:	2001      	movs	r0, #1
}
 8028698:	4770      	bx	lr
  if (huart->RxState == HAL_UART_STATE_READY)
 802869a:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 802869e:	2b20      	cmp	r3, #32
 80286a0:	d1f3      	bne.n	802868a <HAL_UART_RegisterRxEventCallback+0x2>
    huart->RxEventCallback = pCallback;
 80286a2:	f8c0 10c0 	str.w	r1, [r0, #192]	@ 0xc0
  HAL_StatusTypeDef status = HAL_OK;
 80286a6:	2000      	movs	r0, #0
 80286a8:	4770      	bx	lr
	...

080286ac <HAL_UART_UnRegisterRxEventCallback>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80286ac:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 80286b0:	2b20      	cmp	r3, #32
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80286b2:	bf15      	itete	ne
 80286b4:	f8d0 3090 	ldrne.w	r3, [r0, #144]	@ 0x90
    huart->RxEventCallback = HAL_UARTEx_RxEventCallback; /* Legacy weak UART Rx Event Callback  */
 80286b8:	4b05      	ldreq	r3, [pc, #20]	@ (80286d0 <HAL_UART_UnRegisterRxEventCallback+0x24>)
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80286ba:	f043 0340 	orrne.w	r3, r3, #64	@ 0x40
    huart->RxEventCallback = HAL_UARTEx_RxEventCallback; /* Legacy weak UART Rx Event Callback  */
 80286be:	f8c0 30c0 	streq.w	r3, [r0, #192]	@ 0xc0
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80286c2:	bf16      	itet	ne
 80286c4:	f8c0 3090 	strne.w	r3, [r0, #144]	@ 0x90
  HAL_StatusTypeDef status = HAL_OK;
 80286c8:	2000      	moveq	r0, #0
    status =  HAL_ERROR;
 80286ca:	2001      	movne	r0, #1
}
 80286cc:	4770      	bx	lr
 80286ce:	bf00      	nop
 80286d0:	0802835d 	.word	0x0802835d

080286d4 <HAL_UART_Transmit_DMA>:
{
 80286d4:	b538      	push	{r3, r4, r5, lr}
 80286d6:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80286d8:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
{
 80286dc:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 80286de:	2a20      	cmp	r2, #32
 80286e0:	d14c      	bne.n	802877c <HAL_UART_Transmit_DMA+0xa8>
    if ((pData == NULL) || (Size == 0U))
 80286e2:	b339      	cbz	r1, 8028734 <HAL_UART_Transmit_DMA+0x60>
 80286e4:	b333      	cbz	r3, 8028734 <HAL_UART_Transmit_DMA+0x60>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80286e6:	2200      	movs	r2, #0
    huart->TxXferCount = Size;
 80286e8:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    huart->pTxBuffPtr  = pData;
 80286ec:	6501      	str	r1, [r0, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80286ee:	f8a0 3054 	strh.w	r3, [r0, #84]	@ 0x54
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80286f2:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80286f6:	2021      	movs	r0, #33	@ 0x21
 80286f8:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
    if (huart->hdmatx != NULL)
 80286fc:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 80286fe:	b338      	cbz	r0, 8028750 <HAL_UART_Transmit_DMA+0x7c>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8028700:	4d1f      	ldr	r5, [pc, #124]	@ (8028780 <HAL_UART_Transmit_DMA+0xac>)
 8028702:	6605      	str	r5, [r0, #96]	@ 0x60
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8028704:	4d1f      	ldr	r5, [pc, #124]	@ (8028784 <HAL_UART_Transmit_DMA+0xb0>)
 8028706:	6645      	str	r5, [r0, #100]	@ 0x64
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8028708:	4d1f      	ldr	r5, [pc, #124]	@ (8028788 <HAL_UART_Transmit_DMA+0xb4>)
      huart->hdmatx->XferAbortCallback = NULL;
 802870a:	e9c0 521a 	strd	r5, r2, [r0, #104]	@ 0x68
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802870e:	68a2      	ldr	r2, [r4, #8]
 8028710:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 8028714:	d103      	bne.n	802871e <HAL_UART_Transmit_DMA+0x4a>
 8028716:	6922      	ldr	r2, [r4, #16]
 8028718:	b90a      	cbnz	r2, 802871e <HAL_UART_Transmit_DMA+0x4a>
        nbByte = Size * 2U;
 802871a:	005b      	lsls	r3, r3, #1
 802871c:	b29b      	uxth	r3, r3
      if ((huart->hdmatx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 802871e:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8028720:	0612      	lsls	r2, r2, #24
 8028722:	d526      	bpl.n	8028772 <HAL_UART_Transmit_DMA+0x9e>
        if ((huart->hdmatx->LinkedListQueue != NULL) && (huart->hdmatx->LinkedListQueue->Head != NULL))
 8028724:	6f42      	ldr	r2, [r0, #116]	@ 0x74
 8028726:	b93a      	cbnz	r2, 8028738 <HAL_UART_Transmit_DMA+0x64>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8028728:	2310      	movs	r3, #16
 802872a:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        huart->gState = HAL_UART_STATE_READY;
 802872e:	2320      	movs	r3, #32
 8028730:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_ERROR;
 8028734:	2001      	movs	r0, #1
 8028736:	e01b      	b.n	8028770 <HAL_UART_Transmit_DMA+0x9c>
        if ((huart->hdmatx->LinkedListQueue != NULL) && (huart->hdmatx->LinkedListQueue->Head != NULL))
 8028738:	6812      	ldr	r2, [r2, #0]
 802873a:	2a00      	cmp	r2, #0
 802873c:	d0f4      	beq.n	8028728 <HAL_UART_Transmit_DMA+0x54>
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)huart->pTxBuffPtr;
 802873e:	e9c2 3102 	strd	r3, r1, [r2, #8]
            (uint32_t)&huart->Instance->TDR;
 8028742:	6823      	ldr	r3, [r4, #0]
 8028744:	3328      	adds	r3, #40	@ 0x28
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] =
 8028746:	6113      	str	r3, [r2, #16]
          status = HAL_DMAEx_List_Start_IT(huart->hdmatx);
 8028748:	f7fa fe2e 	bl	80233a8 <HAL_DMAEx_List_Start_IT>
      if (status != HAL_OK)
 802874c:	2800      	cmp	r0, #0
 802874e:	d1eb      	bne.n	8028728 <HAL_UART_Transmit_DMA+0x54>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8028750:	2240      	movs	r2, #64	@ 0x40
 8028752:	6823      	ldr	r3, [r4, #0]
 8028754:	621a      	str	r2, [r3, #32]
 8028756:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028758:	f102 0308 	add.w	r3, r2, #8
 802875c:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8028760:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028764:	f102 0108 	add.w	r1, r2, #8
 8028768:	e841 3000 	strex	r0, r3, [r1]
 802876c:	2800      	cmp	r0, #0
 802876e:	d1f3      	bne.n	8028758 <HAL_UART_Transmit_DMA+0x84>
}
 8028770:	bd38      	pop	{r3, r4, r5, pc}
        status = HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, nbByte);
 8028772:	6822      	ldr	r2, [r4, #0]
 8028774:	3228      	adds	r2, #40	@ 0x28
 8028776:	f7fa fc87 	bl	8023088 <HAL_DMA_Start_IT>
 802877a:	e7e7      	b.n	802874c <HAL_UART_Transmit_DMA+0x78>
    return HAL_BUSY;
 802877c:	2002      	movs	r0, #2
 802877e:	e7f7      	b.n	8028770 <HAL_UART_Transmit_DMA+0x9c>
 8028780:	080283ed 	.word	0x080283ed
 8028784:	08028417 	.word	0x08028417
 8028788:	080284af 	.word	0x080284af

0802878c <HAL_UART_Abort>:
{
 802878c:	b510      	push	{r4, lr}
 802878e:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8028790:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028792:	e852 3f00 	ldrex	r3, [r2]
 8028796:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802879a:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 802879e:	6823      	ldr	r3, [r4, #0]
 80287a0:	2900      	cmp	r1, #0
 80287a2:	d1f5      	bne.n	8028790 <HAL_UART_Abort+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 80287a4:	482c      	ldr	r0, [pc, #176]	@ (8028858 <HAL_UART_Abort+0xcc>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80287a6:	f103 0208 	add.w	r2, r3, #8
 80287aa:	e852 2f00 	ldrex	r2, [r2]
 80287ae:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80287b0:	f103 0c08 	add.w	ip, r3, #8
 80287b4:	e84c 2100 	strex	r1, r2, [ip]
 80287b8:	2900      	cmp	r1, #0
 80287ba:	d1f4      	bne.n	80287a6 <HAL_UART_Abort+0x1a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80287bc:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 80287be:	2a01      	cmp	r2, #1
 80287c0:	d107      	bne.n	80287d2 <HAL_UART_Abort+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80287c2:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80287c6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80287ca:	e843 2100 	strex	r1, r2, [r3]
 80287ce:	2900      	cmp	r1, #0
 80287d0:	d1f7      	bne.n	80287c2 <HAL_UART_Abort+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80287d2:	689b      	ldr	r3, [r3, #8]
 80287d4:	061a      	lsls	r2, r3, #24
 80287d6:	d50f      	bpl.n	80287f8 <HAL_UART_Abort+0x6c>
    if (huart->hdmatx != NULL)
 80287d8:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 80287da:	b168      	cbz	r0, 80287f8 <HAL_UART_Abort+0x6c>
      huart->hdmatx->XferAbortCallback = NULL;
 80287dc:	2300      	movs	r3, #0
 80287de:	66c3      	str	r3, [r0, #108]	@ 0x6c
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80287e0:	f7fa fc90 	bl	8023104 <HAL_DMA_Abort>
 80287e4:	b140      	cbz	r0, 80287f8 <HAL_UART_Abort+0x6c>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80287e6:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 80287e8:	f7fa fdaa 	bl	8023340 <HAL_DMA_GetError>
 80287ec:	2810      	cmp	r0, #16
 80287ee:	d103      	bne.n	80287f8 <HAL_UART_Abort+0x6c>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80287f0:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 80287f4:	2003      	movs	r0, #3
}
 80287f6:	bd10      	pop	{r4, pc}
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80287f8:	6823      	ldr	r3, [r4, #0]
 80287fa:	689b      	ldr	r3, [r3, #8]
 80287fc:	065b      	lsls	r3, r3, #25
 80287fe:	d50d      	bpl.n	802881c <HAL_UART_Abort+0x90>
    if (huart->hdmarx != NULL)
 8028800:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8028804:	b150      	cbz	r0, 802881c <HAL_UART_Abort+0x90>
      huart->hdmarx->XferAbortCallback = NULL;
 8028806:	2300      	movs	r3, #0
 8028808:	66c3      	str	r3, [r0, #108]	@ 0x6c
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 802880a:	f7fa fc7b 	bl	8023104 <HAL_DMA_Abort>
 802880e:	b128      	cbz	r0, 802881c <HAL_UART_Abort+0x90>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8028810:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8028814:	f7fa fd94 	bl	8023340 <HAL_DMA_GetError>
 8028818:	2810      	cmp	r0, #16
 802881a:	d0e9      	beq.n	80287f0 <HAL_UART_Abort+0x64>
  huart->TxXferCount = 0U;
 802881c:	2300      	movs	r3, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 802881e:	220f      	movs	r2, #15
  huart->TxXferCount = 0U;
 8028820:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
  huart->RxXferCount = 0U;
 8028824:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8028828:	6823      	ldr	r3, [r4, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802882a:	2000      	movs	r0, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 802882c:	621a      	str	r2, [r3, #32]
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 802882e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8028830:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8028834:	bf02      	ittt	eq
 8028836:	699a      	ldreq	r2, [r3, #24]
 8028838:	f042 0210 	orreq.w	r2, r2, #16
 802883c:	619a      	streq	r2, [r3, #24]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 802883e:	699a      	ldr	r2, [r3, #24]
 8028840:	f042 0208 	orr.w	r2, r2, #8
 8028844:	619a      	str	r2, [r3, #24]
  huart->gState  = HAL_UART_STATE_READY;
 8028846:	2320      	movs	r3, #32
 8028848:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 802884c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8028850:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8028852:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
  return HAL_OK;
 8028856:	e7ce      	b.n	80287f6 <HAL_UART_Abort+0x6a>
 8028858:	ef7ffffe 	.word	0xef7ffffe

0802885c <HAL_UART_AbortTransmit>:
{
 802885c:	b510      	push	{r4, lr}
 802885e:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 8028860:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028862:	e852 3f00 	ldrex	r3, [r2]
 8028866:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802886a:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 802886e:	6822      	ldr	r2, [r4, #0]
 8028870:	2900      	cmp	r1, #0
 8028872:	d1f5      	bne.n	8028860 <HAL_UART_AbortTransmit+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028874:	f102 0308 	add.w	r3, r2, #8
 8028878:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 802887c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028880:	f102 0008 	add.w	r0, r2, #8
 8028884:	e840 3100 	strex	r1, r3, [r0]
 8028888:	2900      	cmp	r1, #0
 802888a:	d1f3      	bne.n	8028874 <HAL_UART_AbortTransmit+0x18>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 802888c:	6893      	ldr	r3, [r2, #8]
 802888e:	061b      	lsls	r3, r3, #24
 8028890:	d50e      	bpl.n	80288b0 <HAL_UART_AbortTransmit+0x54>
    if (huart->hdmatx != NULL)
 8028892:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8028894:	b160      	cbz	r0, 80288b0 <HAL_UART_AbortTransmit+0x54>
      huart->hdmatx->XferAbortCallback = NULL;
 8028896:	66c1      	str	r1, [r0, #108]	@ 0x6c
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8028898:	f7fa fc34 	bl	8023104 <HAL_DMA_Abort>
 802889c:	b140      	cbz	r0, 80288b0 <HAL_UART_AbortTransmit+0x54>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 802889e:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 80288a0:	f7fa fd4e 	bl	8023340 <HAL_DMA_GetError>
 80288a4:	2810      	cmp	r0, #16
 80288a6:	d103      	bne.n	80288b0 <HAL_UART_AbortTransmit+0x54>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80288a8:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 80288ac:	2003      	movs	r0, #3
}
 80288ae:	bd10      	pop	{r4, pc}
  huart->TxXferCount = 0U;
 80288b0:	2300      	movs	r3, #0
 80288b2:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80288b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
  return HAL_OK;
 80288b8:	2000      	movs	r0, #0
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80288ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 80288be:	bf01      	itttt	eq
 80288c0:	6822      	ldreq	r2, [r4, #0]
 80288c2:	6993      	ldreq	r3, [r2, #24]
 80288c4:	f043 0310 	orreq.w	r3, r3, #16
 80288c8:	6193      	streq	r3, [r2, #24]
  huart->gState = HAL_UART_STATE_READY;
 80288ca:	2320      	movs	r3, #32
 80288cc:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  return HAL_OK;
 80288d0:	e7ed      	b.n	80288ae <HAL_UART_AbortTransmit+0x52>
	...

080288d4 <HAL_UART_IRQHandler>:
{
 80288d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (errorflags == 0U)
 80288d8:	f640 060f 	movw	r6, #2063	@ 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80288dc:	6803      	ldr	r3, [r0, #0]
{
 80288de:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80288e0:	69d9      	ldr	r1, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80288e2:	681a      	ldr	r2, [r3, #0]
  if (errorflags == 0U)
 80288e4:	4231      	tst	r1, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80288e6:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 80288e8:	d10f      	bne.n	802890a <HAL_UART_IRQHandler+0x36>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80288ea:	068e      	lsls	r6, r1, #26
 80288ec:	f140 808a 	bpl.w	8028a04 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80288f0:	f002 0620 	and.w	r6, r2, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80288f4:	f005 5780 	and.w	r7, r5, #268435456	@ 0x10000000
 80288f8:	433e      	orrs	r6, r7
 80288fa:	f000 8083 	beq.w	8028a04 <HAL_UART_IRQHandler+0x130>
      if (huart->RxISR != NULL)
 80288fe:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 8028900:	2b00      	cmp	r3, #0
 8028902:	d07d      	beq.n	8028a00 <HAL_UART_IRQHandler+0x12c>
}
 8028904:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    huart->RxFifoFullCallback(huart);
 8028908:	4718      	bx	r3
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 802890a:	4e9f      	ldr	r6, [pc, #636]	@ (8028b88 <HAL_UART_IRQHandler+0x2b4>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 802890c:	489f      	ldr	r0, [pc, #636]	@ (8028b8c <HAL_UART_IRQHandler+0x2b8>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 802890e:	402e      	ands	r6, r5
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8028910:	4010      	ands	r0, r2
 8028912:	4330      	orrs	r0, r6
 8028914:	d076      	beq.n	8028a04 <HAL_UART_IRQHandler+0x130>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8028916:	07cf      	lsls	r7, r1, #31
 8028918:	d509      	bpl.n	802892e <HAL_UART_IRQHandler+0x5a>
 802891a:	05d0      	lsls	r0, r2, #23
 802891c:	d507      	bpl.n	802892e <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 802891e:	2001      	movs	r0, #1
 8028920:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8028922:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8028926:	f040 0001 	orr.w	r0, r0, #1
 802892a:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 802892e:	078f      	lsls	r7, r1, #30
 8028930:	d509      	bpl.n	8028946 <HAL_UART_IRQHandler+0x72>
 8028932:	07e8      	lsls	r0, r5, #31
 8028934:	d507      	bpl.n	8028946 <HAL_UART_IRQHandler+0x72>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8028936:	2002      	movs	r0, #2
 8028938:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 802893a:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 802893e:	f040 0004 	orr.w	r0, r0, #4
 8028942:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8028946:	074f      	lsls	r7, r1, #29
 8028948:	d509      	bpl.n	802895e <HAL_UART_IRQHandler+0x8a>
 802894a:	07e8      	lsls	r0, r5, #31
 802894c:	d507      	bpl.n	802895e <HAL_UART_IRQHandler+0x8a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 802894e:	2004      	movs	r0, #4
 8028950:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8028952:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8028956:	f040 0002 	orr.w	r0, r0, #2
 802895a:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 802895e:	070f      	lsls	r7, r1, #28
 8028960:	d50b      	bpl.n	802897a <HAL_UART_IRQHandler+0xa6>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8028962:	f002 0020 	and.w	r0, r2, #32
 8028966:	4330      	orrs	r0, r6
 8028968:	d007      	beq.n	802897a <HAL_UART_IRQHandler+0xa6>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 802896a:	2008      	movs	r0, #8
 802896c:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 802896e:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8028972:	f040 0008 	orr.w	r0, r0, #8
 8028976:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 802897a:	050e      	lsls	r6, r1, #20
 802897c:	d50a      	bpl.n	8028994 <HAL_UART_IRQHandler+0xc0>
 802897e:	0150      	lsls	r0, r2, #5
 8028980:	d508      	bpl.n	8028994 <HAL_UART_IRQHandler+0xc0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8028982:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8028986:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8028988:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 802898c:	f043 0320 	orr.w	r3, r3, #32
 8028990:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8028994:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8028998:	b393      	cbz	r3, 8028a00 <HAL_UART_IRQHandler+0x12c>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 802899a:	068b      	lsls	r3, r1, #26
 802899c:	d509      	bpl.n	80289b2 <HAL_UART_IRQHandler+0xde>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 802899e:	f002 0220 	and.w	r2, r2, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80289a2:	f005 5580 	and.w	r5, r5, #268435456	@ 0x10000000
 80289a6:	432a      	orrs	r2, r5
 80289a8:	d003      	beq.n	80289b2 <HAL_UART_IRQHandler+0xde>
        if (huart->RxISR != NULL)
 80289aa:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 80289ac:	b10b      	cbz	r3, 80289b2 <HAL_UART_IRQHandler+0xde>
          huart->RxISR(huart);
 80289ae:	4620      	mov	r0, r4
 80289b0:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80289b2:	6826      	ldr	r6, [r4, #0]
      errorcode = huart->ErrorCode;
 80289b4:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80289b8:	68b3      	ldr	r3, [r6, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80289ba:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80289be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80289c2:	ea53 0502 	orrs.w	r5, r3, r2
 80289c6:	d015      	beq.n	80289f4 <HAL_UART_IRQHandler+0x120>
        UART_EndRxTransfer(huart);
 80289c8:	4620      	mov	r0, r4
 80289ca:	f7ff fce3 	bl	8028394 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80289ce:	68b3      	ldr	r3, [r6, #8]
 80289d0:	065f      	lsls	r7, r3, #25
 80289d2:	d50c      	bpl.n	80289ee <HAL_UART_IRQHandler+0x11a>
          if (huart->hdmarx != NULL)
 80289d4:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 80289d8:	b14b      	cbz	r3, 80289ee <HAL_UART_IRQHandler+0x11a>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80289da:	4a6d      	ldr	r2, [pc, #436]	@ (8028b90 <HAL_UART_IRQHandler+0x2bc>)
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80289dc:	4618      	mov	r0, r3
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80289de:	66da      	str	r2, [r3, #108]	@ 0x6c
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80289e0:	f7fa fbda 	bl	8023198 <HAL_DMA_Abort_IT>
 80289e4:	b160      	cbz	r0, 8028a00 <HAL_UART_IRQHandler+0x12c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80289e6:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80289ea:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80289ec:	e78a      	b.n	8028904 <HAL_UART_IRQHandler+0x30>
          huart->ErrorCallback(huart);
 80289ee:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 80289f2:	e787      	b.n	8028904 <HAL_UART_IRQHandler+0x30>
        huart->ErrorCallback(huart);
 80289f4:	4620      	mov	r0, r4
 80289f6:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 80289fa:	4798      	blx	r3
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80289fc:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
}
 8028a00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8028a04:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8028a06:	2801      	cmp	r0, #1
 8028a08:	f040 8084 	bne.w	8028b14 <HAL_UART_IRQHandler+0x240>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8028a0c:	06ce      	lsls	r6, r1, #27
 8028a0e:	f140 8081 	bpl.w	8028b14 <HAL_UART_IRQHandler+0x240>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8028a12:	06d0      	lsls	r0, r2, #27
 8028a14:	d57e      	bpl.n	8028b14 <HAL_UART_IRQHandler+0x240>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8028a16:	2210      	movs	r2, #16
 8028a18:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8028a1a:	6899      	ldr	r1, [r3, #8]
          && (nb_remaining_rx_data < huart->RxXferSize))
 8028a1c:	f8b4 205c 	ldrh.w	r2, [r4, #92]	@ 0x5c
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8028a20:	0649      	lsls	r1, r1, #25
 8028a22:	d549      	bpl.n	8028ab8 <HAL_UART_IRQHandler+0x1e4>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8028a24:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8028a28:	6801      	ldr	r1, [r0, #0]
 8028a2a:	6c89      	ldr	r1, [r1, #72]	@ 0x48
 8028a2c:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 8028a2e:	2900      	cmp	r1, #0
 8028a30:	d038      	beq.n	8028aa4 <HAL_UART_IRQHandler+0x1d0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8028a32:	4291      	cmp	r1, r2
 8028a34:	d236      	bcs.n	8028aa4 <HAL_UART_IRQHandler+0x1d0>
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8028a36:	6d02      	ldr	r2, [r0, #80]	@ 0x50
        huart->RxXferCount = nb_remaining_rx_data;
 8028a38:	f8a4 105e 	strh.w	r1, [r4, #94]	@ 0x5e
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8028a3c:	2a81      	cmp	r2, #129	@ 0x81
 8028a3e:	d023      	beq.n	8028a88 <HAL_UART_IRQHandler+0x1b4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028a40:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8028a44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028a48:	e843 2100 	strex	r1, r2, [r3]
 8028a4c:	2900      	cmp	r1, #0
 8028a4e:	d1f7      	bne.n	8028a40 <HAL_UART_IRQHandler+0x16c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028a50:	f103 0208 	add.w	r2, r3, #8
 8028a54:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8028a58:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028a5c:	f103 0008 	add.w	r0, r3, #8
 8028a60:	e840 2100 	strex	r1, r2, [r0]
 8028a64:	2900      	cmp	r1, #0
 8028a66:	d1f3      	bne.n	8028a50 <HAL_UART_IRQHandler+0x17c>
          huart->RxState = HAL_UART_STATE_READY;
 8028a68:	2220      	movs	r2, #32
 8028a6a:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8028a6e:	66e1      	str	r1, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028a70:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8028a74:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028a78:	e843 2100 	strex	r1, r2, [r3]
 8028a7c:	2900      	cmp	r1, #0
 8028a7e:	d1f7      	bne.n	8028a70 <HAL_UART_IRQHandler+0x19c>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8028a80:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8028a84:	f7fa fb3e 	bl	8023104 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8028a88:	2302      	movs	r3, #2
 8028a8a:	6723      	str	r3, [r4, #112]	@ 0x70
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8028a8c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8028a90:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8028a94:	1ac9      	subs	r1, r1, r3
 8028a96:	f8d4 30c0 	ldr.w	r3, [r4, #192]	@ 0xc0
 8028a9a:	b289      	uxth	r1, r1
        huart->RxEventCallback(huart, nb_rx_data);
 8028a9c:	4620      	mov	r0, r4
}
 8028a9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        huart->RxEventCallback(huart, nb_rx_data);
 8028aa2:	4718      	bx	r3
        if (nb_remaining_rx_data == huart->RxXferSize)
 8028aa4:	4291      	cmp	r1, r2
 8028aa6:	d1ab      	bne.n	8028a00 <HAL_UART_IRQHandler+0x12c>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 8028aa8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8028aaa:	2b81      	cmp	r3, #129	@ 0x81
 8028aac:	d1a8      	bne.n	8028a00 <HAL_UART_IRQHandler+0x12c>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8028aae:	2302      	movs	r3, #2
 8028ab0:	6723      	str	r3, [r4, #112]	@ 0x70
        huart->RxEventCallback(huart, nb_rx_data);
 8028ab2:	f8d4 30c0 	ldr.w	r3, [r4, #192]	@ 0xc0
 8028ab6:	e7f1      	b.n	8028a9c <HAL_UART_IRQHandler+0x1c8>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8028ab8:	f8b4 105e 	ldrh.w	r1, [r4, #94]	@ 0x5e
      if ((huart->RxXferCount > 0U)
 8028abc:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8028ac0:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8028ac2:	b280      	uxth	r0, r0
 8028ac4:	2800      	cmp	r0, #0
 8028ac6:	d09b      	beq.n	8028a00 <HAL_UART_IRQHandler+0x12c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8028ac8:	1a52      	subs	r2, r2, r1
 8028aca:	b291      	uxth	r1, r2
          && (nb_rx_data > 0U))
 8028acc:	2900      	cmp	r1, #0
 8028ace:	d097      	beq.n	8028a00 <HAL_UART_IRQHandler+0x12c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028ad0:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8028ad4:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028ad8:	e843 2000 	strex	r0, r2, [r3]
 8028adc:	2800      	cmp	r0, #0
 8028ade:	d1f7      	bne.n	8028ad0 <HAL_UART_IRQHandler+0x1fc>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8028ae0:	4d2c      	ldr	r5, [pc, #176]	@ (8028b94 <HAL_UART_IRQHandler+0x2c0>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028ae2:	f103 0208 	add.w	r2, r3, #8
 8028ae6:	e852 2f00 	ldrex	r2, [r2]
 8028aea:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028aec:	f103 0608 	add.w	r6, r3, #8
 8028af0:	e846 2000 	strex	r0, r2, [r6]
 8028af4:	2800      	cmp	r0, #0
 8028af6:	d1f4      	bne.n	8028ae2 <HAL_UART_IRQHandler+0x20e>
        huart->RxState = HAL_UART_STATE_READY;
 8028af8:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 8028afa:	6760      	str	r0, [r4, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8028afc:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8028b00:	66e0      	str	r0, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028b02:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8028b06:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028b0a:	e843 2000 	strex	r0, r2, [r3]
 8028b0e:	2800      	cmp	r0, #0
 8028b10:	d1f7      	bne.n	8028b02 <HAL_UART_IRQHandler+0x22e>
 8028b12:	e7cc      	b.n	8028aae <HAL_UART_IRQHandler+0x1da>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8028b14:	02cf      	lsls	r7, r1, #11
 8028b16:	d508      	bpl.n	8028b2a <HAL_UART_IRQHandler+0x256>
 8028b18:	026e      	lsls	r6, r5, #9
 8028b1a:	d506      	bpl.n	8028b2a <HAL_UART_IRQHandler+0x256>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8028b1c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8028b20:	621a      	str	r2, [r3, #32]
    huart->WakeupCallback(huart);
 8028b22:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
    huart->RxFifoFullCallback(huart);
 8028b26:	4620      	mov	r0, r4
 8028b28:	e6ec      	b.n	8028904 <HAL_UART_IRQHandler+0x30>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8028b2a:	0608      	lsls	r0, r1, #24
 8028b2c:	d509      	bpl.n	8028b42 <HAL_UART_IRQHandler+0x26e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8028b2e:	f002 0080 	and.w	r0, r2, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8028b32:	f405 0500 	and.w	r5, r5, #8388608	@ 0x800000
 8028b36:	4328      	orrs	r0, r5
 8028b38:	d003      	beq.n	8028b42 <HAL_UART_IRQHandler+0x26e>
    if (huart->TxISR != NULL)
 8028b3a:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8028b3c:	2b00      	cmp	r3, #0
 8028b3e:	d1f2      	bne.n	8028b26 <HAL_UART_IRQHandler+0x252>
 8028b40:	e75e      	b.n	8028a00 <HAL_UART_IRQHandler+0x12c>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8028b42:	064f      	lsls	r7, r1, #25
 8028b44:	d510      	bpl.n	8028b68 <HAL_UART_IRQHandler+0x294>
 8028b46:	0656      	lsls	r6, r2, #25
 8028b48:	d50e      	bpl.n	8028b68 <HAL_UART_IRQHandler+0x294>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028b4a:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8028b4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028b52:	e843 2100 	strex	r1, r2, [r3]
 8028b56:	2900      	cmp	r1, #0
 8028b58:	d1f7      	bne.n	8028b4a <HAL_UART_IRQHandler+0x276>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8028b5a:	2320      	movs	r3, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8028b5c:	67a1      	str	r1, [r4, #120]	@ 0x78
  huart->gState = HAL_UART_STATE_READY;
 8028b5e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8028b62:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8028b66:	e7de      	b.n	8028b26 <HAL_UART_IRQHandler+0x252>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8028b68:	020d      	lsls	r5, r1, #8
 8028b6a:	d504      	bpl.n	8028b76 <HAL_UART_IRQHandler+0x2a2>
 8028b6c:	0050      	lsls	r0, r2, #1
 8028b6e:	d502      	bpl.n	8028b76 <HAL_UART_IRQHandler+0x2a2>
    huart->TxFifoEmptyCallback(huart);
 8028b70:	f8d4 30bc 	ldr.w	r3, [r4, #188]	@ 0xbc
 8028b74:	e7d7      	b.n	8028b26 <HAL_UART_IRQHandler+0x252>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8028b76:	01cb      	lsls	r3, r1, #7
 8028b78:	f57f af42 	bpl.w	8028a00 <HAL_UART_IRQHandler+0x12c>
 8028b7c:	2a00      	cmp	r2, #0
 8028b7e:	f6bf af3f 	bge.w	8028a00 <HAL_UART_IRQHandler+0x12c>
    huart->RxFifoFullCallback(huart);
 8028b82:	f8d4 30b8 	ldr.w	r3, [r4, #184]	@ 0xb8
 8028b86:	e7ce      	b.n	8028b26 <HAL_UART_IRQHandler+0x252>
 8028b88:	10000001 	.word	0x10000001
 8028b8c:	04000120 	.word	0x04000120
 8028b90:	080284fb 	.word	0x080284fb
 8028b94:	effffffe 	.word	0xeffffffe

08028b98 <UART_InitCallbacksToDefault>:
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8028b98:	4b12      	ldr	r3, [pc, #72]	@ (8028be4 <UART_InitCallbacksToDefault+0x4c>)
 8028b9a:	f8c0 3094 	str.w	r3, [r0, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8028b9e:	4b12      	ldr	r3, [pc, #72]	@ (8028be8 <UART_InitCallbacksToDefault+0x50>)
 8028ba0:	f8c0 3098 	str.w	r3, [r0, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8028ba4:	4b11      	ldr	r3, [pc, #68]	@ (8028bec <UART_InitCallbacksToDefault+0x54>)
 8028ba6:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8028baa:	4b11      	ldr	r3, [pc, #68]	@ (8028bf0 <UART_InitCallbacksToDefault+0x58>)
 8028bac:	f8c0 30a0 	str.w	r3, [r0, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8028bb0:	4b10      	ldr	r3, [pc, #64]	@ (8028bf4 <UART_InitCallbacksToDefault+0x5c>)
 8028bb2:	f8c0 30a4 	str.w	r3, [r0, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8028bb6:	4b10      	ldr	r3, [pc, #64]	@ (8028bf8 <UART_InitCallbacksToDefault+0x60>)
 8028bb8:	f8c0 30a8 	str.w	r3, [r0, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8028bbc:	4b0f      	ldr	r3, [pc, #60]	@ (8028bfc <UART_InitCallbacksToDefault+0x64>)
 8028bbe:	f8c0 30ac 	str.w	r3, [r0, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8028bc2:	4b0f      	ldr	r3, [pc, #60]	@ (8028c00 <UART_InitCallbacksToDefault+0x68>)
 8028bc4:	f8c0 30b0 	str.w	r3, [r0, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8028bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8028c04 <UART_InitCallbacksToDefault+0x6c>)
 8028bca:	f8c0 30b4 	str.w	r3, [r0, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8028bce:	4b0e      	ldr	r3, [pc, #56]	@ (8028c08 <UART_InitCallbacksToDefault+0x70>)
 8028bd0:	f8c0 30b8 	str.w	r3, [r0, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8028bd4:	4b0d      	ldr	r3, [pc, #52]	@ (8028c0c <UART_InitCallbacksToDefault+0x74>)
 8028bd6:	f8c0 30bc 	str.w	r3, [r0, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8028bda:	4b0d      	ldr	r3, [pc, #52]	@ (8028c10 <UART_InitCallbacksToDefault+0x78>)
 8028bdc:	f8c0 30c0 	str.w	r3, [r0, #192]	@ 0xc0
}
 8028be0:	4770      	bx	lr
 8028be2:	bf00      	nop
 8028be4:	08028511 	.word	0x08028511
 8028be8:	0802850f 	.word	0x0802850f
 8028bec:	08028515 	.word	0x08028515
 8028bf0:	08028513 	.word	0x08028513
 8028bf4:	08028517 	.word	0x08028517
 8028bf8:	08028519 	.word	0x08028519
 8028bfc:	0802851b 	.word	0x0802851b
 8028c00:	0802850d 	.word	0x0802850d
 8028c04:	0802919d 	.word	0x0802919d
 8028c08:	0802919f 	.word	0x0802919f
 8028c0c:	080291a1 	.word	0x080291a1
 8028c10:	0802835d 	.word	0x0802835d

08028c14 <UART_SetConfig>:
{
 8028c14:	b538      	push	{r3, r4, r5, lr}
 8028c16:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8028c18:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8028c1a:	69c1      	ldr	r1, [r0, #28]
 8028c1c:	6882      	ldr	r2, [r0, #8]
 8028c1e:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8028c20:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8028c22:	4302      	orrs	r2, r0
 8028c24:	6960      	ldr	r0, [r4, #20]
 8028c26:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8028c28:	4877      	ldr	r0, [pc, #476]	@ (8028e08 <UART_SetConfig+0x1f4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8028c2a:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8028c2c:	4028      	ands	r0, r5
 8028c2e:	4302      	orrs	r2, r0
 8028c30:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8028c32:	685a      	ldr	r2, [r3, #4]
 8028c34:	68e0      	ldr	r0, [r4, #12]
 8028c36:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8028c3a:	4302      	orrs	r2, r0
 8028c3c:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8028c3e:	4a73      	ldr	r2, [pc, #460]	@ (8028e0c <UART_SetConfig+0x1f8>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8028c40:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8028c42:	4293      	cmp	r3, r2
 8028c44:	d005      	beq.n	8028c52 <UART_SetConfig+0x3e>
 8028c46:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8028c4a:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 8028c4c:	bf1c      	itt	ne
 8028c4e:	6a22      	ldrne	r2, [r4, #32]
 8028c50:	4310      	orrne	r0, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8028c52:	689a      	ldr	r2, [r3, #8]
 8028c54:	f022 426e 	bic.w	r2, r2, #3992977408	@ 0xee000000
 8028c58:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
 8028c5c:	4302      	orrs	r2, r0
 8028c5e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8028c60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8028c62:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8028c64:	f022 020f 	bic.w	r2, r2, #15
 8028c68:	4302      	orrs	r2, r0
 8028c6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8028c6c:	4a68      	ldr	r2, [pc, #416]	@ (8028e10 <UART_SetConfig+0x1fc>)
 8028c6e:	4293      	cmp	r3, r2
 8028c70:	d072      	beq.n	8028d58 <UART_SetConfig+0x144>
 8028c72:	f5a2 4274 	sub.w	r2, r2, #62464	@ 0xf400
 8028c76:	4293      	cmp	r3, r2
 8028c78:	f000 8093 	beq.w	8028da2 <UART_SetConfig+0x18e>
 8028c7c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8028c80:	4293      	cmp	r3, r2
 8028c82:	f000 8090 	beq.w	8028da6 <UART_SetConfig+0x192>
 8028c86:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8028c8a:	4293      	cmp	r3, r2
 8028c8c:	f000 808d 	beq.w	8028daa <UART_SetConfig+0x196>
 8028c90:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8028c94:	4293      	cmp	r3, r2
 8028c96:	f000 808a 	beq.w	8028dae <UART_SetConfig+0x19a>
 8028c9a:	f502 52a0 	add.w	r2, r2, #5120	@ 0x1400
 8028c9e:	4293      	cmp	r3, r2
 8028ca0:	f000 8087 	beq.w	8028db2 <UART_SetConfig+0x19e>
 8028ca4:	f502 52a0 	add.w	r2, r2, #5120	@ 0x1400
 8028ca8:	4293      	cmp	r3, r2
 8028caa:	f000 8084 	beq.w	8028db6 <UART_SetConfig+0x1a2>
 8028cae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8028cb2:	4293      	cmp	r3, r2
 8028cb4:	f000 8081 	beq.w	8028dba <UART_SetConfig+0x1a6>
 8028cb8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8028cbc:	4293      	cmp	r3, r2
 8028cbe:	d07e      	beq.n	8028dbe <UART_SetConfig+0x1aa>
 8028cc0:	f5a2 52c0 	sub.w	r2, r2, #6144	@ 0x1800
 8028cc4:	4293      	cmp	r3, r2
 8028cc6:	d07d      	beq.n	8028dc4 <UART_SetConfig+0x1b0>
 8028cc8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8028ccc:	4293      	cmp	r3, r2
 8028cce:	d07c      	beq.n	8028dca <UART_SetConfig+0x1b6>
 8028cd0:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8028cd4:	4293      	cmp	r3, r2
 8028cd6:	d07b      	beq.n	8028dd0 <UART_SetConfig+0x1bc>
 8028cd8:	4a4c      	ldr	r2, [pc, #304]	@ (8028e0c <UART_SetConfig+0x1f8>)
 8028cda:	4293      	cmp	r3, r2
 8028cdc:	d01c      	beq.n	8028d18 <UART_SetConfig+0x104>
  if (UART_INSTANCE_LOWPOWER(huart))
 8028cde:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8028ce2:	4293      	cmp	r3, r2
  UART_GETCLOCKSOURCE(huart, clocksource);
 8028ce4:	f04f 0000 	mov.w	r0, #0
  if (UART_INSTANCE_LOWPOWER(huart))
 8028ce8:	d137      	bne.n	8028d5a <UART_SetConfig+0x146>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8028cea:	2100      	movs	r1, #0
 8028cec:	f7fd fa22 	bl	8026134 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 8028cf0:	b380      	cbz	r0, 8028d54 <UART_SetConfig+0x140>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8028cf2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8028cf4:	4a47      	ldr	r2, [pc, #284]	@ (8028e14 <UART_SetConfig+0x200>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8028cf6:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8028cf8:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8028cfc:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8028d00:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8028d04:	4299      	cmp	r1, r3
 8028d06:	d90a      	bls.n	8028d1e <UART_SetConfig+0x10a>
        ret = HAL_ERROR;
 8028d08:	2001      	movs	r0, #1
  huart->NbRxDataToProcess = 1;
 8028d0a:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8028d0e:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8028d10:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8028d12:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 8028d16:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8028d18:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8028d1c:	e7e5      	b.n	8028cea <UART_SetConfig+0xd6>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8028d1e:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8028d22:	d8f1      	bhi.n	8028d08 <UART_SetConfig+0xf4>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8028d24:	2300      	movs	r3, #0
 8028d26:	4619      	mov	r1, r3
 8028d28:	f7f8 f976 	bl	8021018 <__aeabi_uldivmod>
 8028d2c:	0209      	lsls	r1, r1, #8
 8028d2e:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8028d32:	086b      	lsrs	r3, r5, #1
 8028d34:	0200      	lsls	r0, r0, #8
 8028d36:	18c0      	adds	r0, r0, r3
 8028d38:	462a      	mov	r2, r5
 8028d3a:	f04f 0300 	mov.w	r3, #0
 8028d3e:	f141 0100 	adc.w	r1, r1, #0
 8028d42:	f7f8 f969 	bl	8021018 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8028d46:	4b34      	ldr	r3, [pc, #208]	@ (8028e18 <UART_SetConfig+0x204>)
 8028d48:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8028d4c:	429a      	cmp	r2, r3
 8028d4e:	d8db      	bhi.n	8028d08 <UART_SetConfig+0xf4>
          huart->Instance->BRR = usartdiv;
 8028d50:	6823      	ldr	r3, [r4, #0]
 8028d52:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8028d54:	2000      	movs	r0, #0
 8028d56:	e7d8      	b.n	8028d0a <UART_SetConfig+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8028d58:	2001      	movs	r0, #1
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8028d5a:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8028d5e:	f04f 0100 	mov.w	r1, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8028d62:	d138      	bne.n	8028dd6 <UART_SetConfig+0x1c2>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8028d64:	f7fd f9e6 	bl	8026134 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 8028d68:	2800      	cmp	r0, #0
 8028d6a:	d0f3      	beq.n	8028d54 <UART_SetConfig+0x140>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8028d6c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8028d6e:	4b29      	ldr	r3, [pc, #164]	@ (8028e14 <UART_SetConfig+0x200>)
 8028d70:	6862      	ldr	r2, [r4, #4]
 8028d72:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8028d76:	fbb0 f0f3 	udiv	r0, r0, r3
 8028d7a:	0853      	lsrs	r3, r2, #1
 8028d7c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8028d80:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8028d84:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8028d88:	f1a3 0110 	sub.w	r1, r3, #16
 8028d8c:	4291      	cmp	r1, r2
 8028d8e:	d8bb      	bhi.n	8028d08 <UART_SetConfig+0xf4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8028d90:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8028d94:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8028d96:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8028d98:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8028d9c:	4313      	orrs	r3, r2
 8028d9e:	60cb      	str	r3, [r1, #12]
 8028da0:	e7d8      	b.n	8028d54 <UART_SetConfig+0x140>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8028da2:	2002      	movs	r0, #2
 8028da4:	e7d9      	b.n	8028d5a <UART_SetConfig+0x146>
 8028da6:	2004      	movs	r0, #4
 8028da8:	e7d7      	b.n	8028d5a <UART_SetConfig+0x146>
 8028daa:	2008      	movs	r0, #8
 8028dac:	e7d5      	b.n	8028d5a <UART_SetConfig+0x146>
 8028dae:	2010      	movs	r0, #16
 8028db0:	e7d3      	b.n	8028d5a <UART_SetConfig+0x146>
 8028db2:	2020      	movs	r0, #32
 8028db4:	e7d1      	b.n	8028d5a <UART_SetConfig+0x146>
 8028db6:	2040      	movs	r0, #64	@ 0x40
 8028db8:	e7cf      	b.n	8028d5a <UART_SetConfig+0x146>
 8028dba:	2080      	movs	r0, #128	@ 0x80
 8028dbc:	e7cd      	b.n	8028d5a <UART_SetConfig+0x146>
 8028dbe:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8028dc2:	e7ca      	b.n	8028d5a <UART_SetConfig+0x146>
 8028dc4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8028dc8:	e7c7      	b.n	8028d5a <UART_SetConfig+0x146>
 8028dca:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8028dce:	e7c4      	b.n	8028d5a <UART_SetConfig+0x146>
 8028dd0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8028dd4:	e7c1      	b.n	8028d5a <UART_SetConfig+0x146>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8028dd6:	f7fd f9ad 	bl	8026134 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 8028dda:	2800      	cmp	r0, #0
 8028ddc:	d0ba      	beq.n	8028d54 <UART_SetConfig+0x140>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8028dde:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8028de0:	4b0c      	ldr	r3, [pc, #48]	@ (8028e14 <UART_SetConfig+0x200>)
 8028de2:	6862      	ldr	r2, [r4, #4]
 8028de4:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8028de8:	fbb0 f3f3 	udiv	r3, r0, r3
 8028dec:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8028df0:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8028df4:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8028df8:	f1a3 0110 	sub.w	r1, r3, #16
 8028dfc:	4291      	cmp	r1, r2
 8028dfe:	d883      	bhi.n	8028d08 <UART_SetConfig+0xf4>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8028e00:	6822      	ldr	r2, [r4, #0]
 8028e02:	60d3      	str	r3, [r2, #12]
 8028e04:	e7a6      	b.n	8028d54 <UART_SetConfig+0x140>
 8028e06:	bf00      	nop
 8028e08:	cfff69f3 	.word	0xcfff69f3
 8028e0c:	44002400 	.word	0x44002400
 8028e10:	40013800 	.word	0x40013800
 8028e14:	0802c284 	.word	0x0802c284
 8028e18:	000ffcff 	.word	0x000ffcff

08028e1c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8028e1c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 8028e1e:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8028e20:	071a      	lsls	r2, r3, #28
 8028e22:	d506      	bpl.n	8028e32 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8028e24:	6801      	ldr	r1, [r0, #0]
 8028e26:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8028e28:	684a      	ldr	r2, [r1, #4]
 8028e2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8028e2e:	4322      	orrs	r2, r4
 8028e30:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8028e32:	07dc      	lsls	r4, r3, #31
 8028e34:	d506      	bpl.n	8028e44 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8028e36:	6801      	ldr	r1, [r0, #0]
 8028e38:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8028e3a:	684a      	ldr	r2, [r1, #4]
 8028e3c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8028e40:	4322      	orrs	r2, r4
 8028e42:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8028e44:	0799      	lsls	r1, r3, #30
 8028e46:	d506      	bpl.n	8028e56 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8028e48:	6801      	ldr	r1, [r0, #0]
 8028e4a:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8028e4c:	684a      	ldr	r2, [r1, #4]
 8028e4e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8028e52:	4322      	orrs	r2, r4
 8028e54:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8028e56:	075a      	lsls	r2, r3, #29
 8028e58:	d506      	bpl.n	8028e68 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8028e5a:	6801      	ldr	r1, [r0, #0]
 8028e5c:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8028e5e:	684a      	ldr	r2, [r1, #4]
 8028e60:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8028e64:	4322      	orrs	r2, r4
 8028e66:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8028e68:	06dc      	lsls	r4, r3, #27
 8028e6a:	d506      	bpl.n	8028e7a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8028e6c:	6801      	ldr	r1, [r0, #0]
 8028e6e:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8028e70:	688a      	ldr	r2, [r1, #8]
 8028e72:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8028e76:	4322      	orrs	r2, r4
 8028e78:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8028e7a:	0699      	lsls	r1, r3, #26
 8028e7c:	d506      	bpl.n	8028e8c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8028e7e:	6801      	ldr	r1, [r0, #0]
 8028e80:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8028e82:	688a      	ldr	r2, [r1, #8]
 8028e84:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8028e88:	4322      	orrs	r2, r4
 8028e8a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8028e8c:	065a      	lsls	r2, r3, #25
 8028e8e:	d510      	bpl.n	8028eb2 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8028e90:	6801      	ldr	r1, [r0, #0]
 8028e92:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8028e94:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8028e96:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8028e9a:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8028e9e:	ea42 0204 	orr.w	r2, r2, r4
 8028ea2:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8028ea4:	d105      	bne.n	8028eb2 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8028ea6:	684a      	ldr	r2, [r1, #4]
 8028ea8:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8028eaa:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8028eae:	4322      	orrs	r2, r4
 8028eb0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8028eb2:	061b      	lsls	r3, r3, #24
 8028eb4:	d506      	bpl.n	8028ec4 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8028eb6:	6802      	ldr	r2, [r0, #0]
 8028eb8:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8028eba:	6853      	ldr	r3, [r2, #4]
 8028ebc:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8028ec0:	430b      	orrs	r3, r1
 8028ec2:	6053      	str	r3, [r2, #4]
}
 8028ec4:	bd10      	pop	{r4, pc}

08028ec6 <UART_WaitOnFlagUntilTimeout>:
{
 8028ec6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8028eca:	4604      	mov	r4, r0
 8028ecc:	460d      	mov	r5, r1
 8028ece:	4617      	mov	r7, r2
 8028ed0:	4698      	mov	r8, r3
 8028ed2:	f8dd 9020 	ldr.w	r9, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8028ed6:	6822      	ldr	r2, [r4, #0]
 8028ed8:	69d3      	ldr	r3, [r2, #28]
 8028eda:	ea35 0303 	bics.w	r3, r5, r3
 8028ede:	bf0c      	ite	eq
 8028ee0:	2301      	moveq	r3, #1
 8028ee2:	2300      	movne	r3, #0
 8028ee4:	42bb      	cmp	r3, r7
 8028ee6:	d001      	beq.n	8028eec <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8028ee8:	2000      	movs	r0, #0
 8028eea:	e022      	b.n	8028f32 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8028eec:	f1b9 3fff 	cmp.w	r9, #4294967295
 8028ef0:	d0f2      	beq.n	8028ed8 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8028ef2:	f7f8 ffd7 	bl	8021ea4 <HAL_GetTick>
 8028ef6:	eba0 0008 	sub.w	r0, r0, r8
 8028efa:	4548      	cmp	r0, r9
 8028efc:	d829      	bhi.n	8028f52 <UART_WaitOnFlagUntilTimeout+0x8c>
 8028efe:	f1b9 0f00 	cmp.w	r9, #0
 8028f02:	d026      	beq.n	8028f52 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8028f04:	6821      	ldr	r1, [r4, #0]
 8028f06:	680b      	ldr	r3, [r1, #0]
 8028f08:	075a      	lsls	r2, r3, #29
 8028f0a:	d5e4      	bpl.n	8028ed6 <UART_WaitOnFlagUntilTimeout+0x10>
 8028f0c:	2d80      	cmp	r5, #128	@ 0x80
 8028f0e:	d0e2      	beq.n	8028ed6 <UART_WaitOnFlagUntilTimeout+0x10>
 8028f10:	2d40      	cmp	r5, #64	@ 0x40
 8028f12:	d0e0      	beq.n	8028ed6 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8028f14:	69ce      	ldr	r6, [r1, #28]
 8028f16:	f016 0608 	ands.w	r6, r6, #8
 8028f1a:	d00c      	beq.n	8028f36 <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8028f1c:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 8028f1e:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8028f20:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8028f22:	f7ff fa37 	bl	8028394 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8028f26:	2300      	movs	r3, #0
          return HAL_ERROR;
 8028f28:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8028f2a:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8028f2e:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8028f32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8028f36:	69cb      	ldr	r3, [r1, #28]
 8028f38:	051b      	lsls	r3, r3, #20
 8028f3a:	d5cc      	bpl.n	8028ed6 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8028f3c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 8028f40:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8028f42:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8028f44:	f7ff fa26 	bl	8028394 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8028f48:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 8028f4a:	f884 6084 	strb.w	r6, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8028f4e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        return HAL_TIMEOUT;
 8028f52:	2003      	movs	r0, #3
 8028f54:	e7ed      	b.n	8028f32 <UART_WaitOnFlagUntilTimeout+0x6c>

08028f56 <UART_CheckIdleState>:
{
 8028f56:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8028f58:	2600      	movs	r6, #0
{
 8028f5a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8028f5c:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8028f60:	f7f8 ffa0 	bl	8021ea4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8028f64:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8028f66:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8028f68:	681b      	ldr	r3, [r3, #0]
 8028f6a:	071a      	lsls	r2, r3, #28
 8028f6c:	d51c      	bpl.n	8028fa8 <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8028f6e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8028f72:	4632      	mov	r2, r6
 8028f74:	9300      	str	r3, [sp, #0]
 8028f76:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8028f7a:	4603      	mov	r3, r0
 8028f7c:	4620      	mov	r0, r4
 8028f7e:	f7ff ffa2 	bl	8028ec6 <UART_WaitOnFlagUntilTimeout>
 8028f82:	b188      	cbz	r0, 8028fa8 <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8028f84:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028f86:	e852 3f00 	ldrex	r3, [r2]
 8028f8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028f8e:	e842 3100 	strex	r1, r3, [r2]
 8028f92:	2900      	cmp	r1, #0
 8028f94:	d1f6      	bne.n	8028f84 <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 8028f96:	2320      	movs	r3, #32
 8028f98:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8028f9c:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8028f9e:	2300      	movs	r3, #0
 8028fa0:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8028fa4:	b002      	add	sp, #8
 8028fa6:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8028fa8:	6823      	ldr	r3, [r4, #0]
 8028faa:	681b      	ldr	r3, [r3, #0]
 8028fac:	075b      	lsls	r3, r3, #29
 8028fae:	d524      	bpl.n	8028ffa <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8028fb0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8028fb4:	2200      	movs	r2, #0
 8028fb6:	9300      	str	r3, [sp, #0]
 8028fb8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8028fbc:	462b      	mov	r3, r5
 8028fbe:	4620      	mov	r0, r4
 8028fc0:	f7ff ff81 	bl	8028ec6 <UART_WaitOnFlagUntilTimeout>
 8028fc4:	b1c8      	cbz	r0, 8028ffa <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8028fc6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028fc8:	e852 3f00 	ldrex	r3, [r2]
 8028fcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028fd0:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8028fd4:	6822      	ldr	r2, [r4, #0]
 8028fd6:	2900      	cmp	r1, #0
 8028fd8:	d1f5      	bne.n	8028fc6 <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028fda:	f102 0308 	add.w	r3, r2, #8
 8028fde:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8028fe2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028fe6:	f102 0008 	add.w	r0, r2, #8
 8028fea:	e840 3100 	strex	r1, r3, [r0]
 8028fee:	2900      	cmp	r1, #0
 8028ff0:	d1f3      	bne.n	8028fda <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
 8028ff2:	2320      	movs	r3, #32
 8028ff4:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8028ff8:	e7d0      	b.n	8028f9c <UART_CheckIdleState+0x46>
  huart->gState = HAL_UART_STATE_READY;
 8028ffa:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8028ffc:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8028ffe:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8029002:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8029006:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8029008:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 802900a:	e7c8      	b.n	8028f9e <UART_CheckIdleState+0x48>

0802900c <HAL_UART_Init>:
{
 802900c:	b510      	push	{r4, lr}
  if (huart == NULL)
 802900e:	4604      	mov	r4, r0
 8029010:	2800      	cmp	r0, #0
 8029012:	d034      	beq.n	802907e <HAL_UART_Init+0x72>
  if (huart->gState == HAL_UART_STATE_RESET)
 8029014:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8029018:	b96b      	cbnz	r3, 8029036 <HAL_UART_Init+0x2a>
    huart->Lock = HAL_UNLOCKED;
 802901a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    UART_InitCallbacksToDefault(huart);
 802901e:	f7ff fdbb 	bl	8028b98 <UART_InitCallbacksToDefault>
    if (huart->MspInitCallback == NULL)
 8029022:	f8d0 30c4 	ldr.w	r3, [r0, #196]	@ 0xc4
 8029026:	b913      	cbnz	r3, 802902e <HAL_UART_Init+0x22>
      huart->MspInitCallback = HAL_UART_MspInit;
 8029028:	4b16      	ldr	r3, [pc, #88]	@ (8029084 <HAL_UART_Init+0x78>)
 802902a:	f8c0 30c4 	str.w	r3, [r0, #196]	@ 0xc4
    huart->MspInitCallback(huart);
 802902e:	4620      	mov	r0, r4
 8029030:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 8029034:	4798      	blx	r3
  huart->gState = HAL_UART_STATE_BUSY;
 8029036:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8029038:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 802903a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 802903e:	6813      	ldr	r3, [r2, #0]
 8029040:	f023 0301 	bic.w	r3, r3, #1
 8029044:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8029046:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8029048:	b113      	cbz	r3, 8029050 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 802904a:	4620      	mov	r0, r4
 802904c:	f7ff fee6 	bl	8028e1c <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8029050:	4620      	mov	r0, r4
 8029052:	f7ff fddf 	bl	8028c14 <UART_SetConfig>
 8029056:	2801      	cmp	r0, #1
 8029058:	d011      	beq.n	802907e <HAL_UART_Init+0x72>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 802905a:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 802905c:	4620      	mov	r0, r4
}
 802905e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8029062:	685a      	ldr	r2, [r3, #4]
 8029064:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8029068:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 802906a:	689a      	ldr	r2, [r3, #8]
 802906c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8029070:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8029072:	681a      	ldr	r2, [r3, #0]
 8029074:	f042 0201 	orr.w	r2, r2, #1
 8029078:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 802907a:	f7ff bf6c 	b.w	8028f56 <UART_CheckIdleState>
}
 802907e:	2001      	movs	r0, #1
 8029080:	bd10      	pop	{r4, pc}
 8029082:	bf00      	nop
 8029084:	08021bc9 	.word	0x08021bc9

08029088 <UART_Start_Receive_DMA>:
{
 8029088:	b538      	push	{r3, r4, r5, lr}
  huart->RxXferSize = Size;
 802908a:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
{
 802908e:	4613      	mov	r3, r2
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8029090:	2500      	movs	r5, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8029092:	2222      	movs	r2, #34	@ 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8029094:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
{
 8029098:	4604      	mov	r4, r0
  huart->pRxBuffPtr = pData;
 802909a:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 802909c:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
  if (huart->hdmarx != NULL)
 80290a0:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
 80290a4:	b338      	cbz	r0, 80290f6 <UART_Start_Receive_DMA+0x6e>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80290a6:	4a29      	ldr	r2, [pc, #164]	@ (802914c <UART_Start_Receive_DMA+0xc4>)
 80290a8:	6602      	str	r2, [r0, #96]	@ 0x60
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80290aa:	4a29      	ldr	r2, [pc, #164]	@ (8029150 <UART_Start_Receive_DMA+0xc8>)
 80290ac:	6642      	str	r2, [r0, #100]	@ 0x64
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80290ae:	4a29      	ldr	r2, [pc, #164]	@ (8029154 <UART_Start_Receive_DMA+0xcc>)
    huart->hdmarx->XferAbortCallback = NULL;
 80290b0:	e9c0 251a 	strd	r2, r5, [r0, #104]	@ 0x68
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80290b4:	68a2      	ldr	r2, [r4, #8]
 80290b6:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 80290ba:	d103      	bne.n	80290c4 <UART_Start_Receive_DMA+0x3c>
 80290bc:	6922      	ldr	r2, [r4, #16]
 80290be:	b90a      	cbnz	r2, 80290c4 <UART_Start_Receive_DMA+0x3c>
      nbByte = Size * 2U;
 80290c0:	005b      	lsls	r3, r3, #1
 80290c2:	b29b      	uxth	r3, r3
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80290c4:	6d05      	ldr	r5, [r0, #80]	@ 0x50
 80290c6:	062a      	lsls	r2, r5, #24
 80290c8:	d539      	bpl.n	802913e <UART_Start_Receive_DMA+0xb6>
      if ((huart->hdmarx->LinkedListQueue != NULL) && (huart->hdmarx->LinkedListQueue->Head != NULL))
 80290ca:	6f45      	ldr	r5, [r0, #116]	@ 0x74
 80290cc:	b93d      	cbnz	r5, 80290de <UART_Start_Receive_DMA+0x56>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80290ce:	2310      	movs	r3, #16
 80290d0:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
      huart->RxState = HAL_UART_STATE_READY;
 80290d4:	2320      	movs	r3, #32
      return HAL_ERROR;
 80290d6:	2001      	movs	r0, #1
      huart->RxState = HAL_UART_STATE_READY;
 80290d8:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
}
 80290dc:	bd38      	pop	{r3, r4, r5, pc}
      if ((huart->hdmarx->LinkedListQueue != NULL) && (huart->hdmarx->LinkedListQueue->Head != NULL))
 80290de:	682d      	ldr	r5, [r5, #0]
 80290e0:	2d00      	cmp	r5, #0
 80290e2:	d0f4      	beq.n	80290ce <UART_Start_Receive_DMA+0x46>
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
 80290e4:	60ab      	str	r3, [r5, #8]
          (uint32_t)&huart->Instance->RDR;
 80290e6:	6823      	ldr	r3, [r4, #0]
 80290e8:	3324      	adds	r3, #36	@ 0x24
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)huart->pRxBuffPtr;
 80290ea:	e9c5 3103 	strd	r3, r1, [r5, #12]
        status = HAL_DMAEx_List_Start_IT(huart->hdmarx);
 80290ee:	f7fa f95b 	bl	80233a8 <HAL_DMAEx_List_Start_IT>
    if (status != HAL_OK)
 80290f2:	2800      	cmp	r0, #0
 80290f4:	d1eb      	bne.n	80290ce <UART_Start_Receive_DMA+0x46>
  if (huart->Init.Parity != UART_PARITY_NONE)
 80290f6:	6922      	ldr	r2, [r4, #16]
 80290f8:	6823      	ldr	r3, [r4, #0]
 80290fa:	b13a      	cbz	r2, 802910c <UART_Start_Receive_DMA+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80290fc:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8029100:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029104:	e843 2100 	strex	r1, r2, [r3]
 8029108:	2900      	cmp	r1, #0
 802910a:	d1f7      	bne.n	80290fc <UART_Start_Receive_DMA+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802910c:	f103 0208 	add.w	r2, r3, #8
 8029110:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8029114:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029118:	f103 0008 	add.w	r0, r3, #8
 802911c:	e840 2100 	strex	r1, r2, [r0]
 8029120:	2900      	cmp	r1, #0
 8029122:	d1f3      	bne.n	802910c <UART_Start_Receive_DMA+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029124:	f103 0208 	add.w	r2, r3, #8
 8029128:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 802912c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029130:	f103 0108 	add.w	r1, r3, #8
 8029134:	e841 2000 	strex	r0, r2, [r1]
 8029138:	2800      	cmp	r0, #0
 802913a:	d1f3      	bne.n	8029124 <UART_Start_Receive_DMA+0x9c>
 802913c:	e7ce      	b.n	80290dc <UART_Start_Receive_DMA+0x54>
      status = HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, nbByte);
 802913e:	6825      	ldr	r5, [r4, #0]
 8029140:	460a      	mov	r2, r1
 8029142:	f105 0124 	add.w	r1, r5, #36	@ 0x24
 8029146:	f7f9 ff9f 	bl	8023088 <HAL_DMA_Start_IT>
 802914a:	e7d2      	b.n	80290f2 <UART_Start_Receive_DMA+0x6a>
 802914c:	0802841f 	.word	0x0802841f
 8029150:	08028491 	.word	0x08028491
 8029154:	080284af 	.word	0x080284af

08029158 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8029158:	6e43      	ldr	r3, [r0, #100]	@ 0x64
{
 802915a:	b530      	push	{r4, r5, lr}
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 802915c:	b92b      	cbnz	r3, 802916a <UARTEx_SetNbDataToProcess+0x12>
  {
    huart->NbTxDataToProcess = 1U;
 802915e:	2301      	movs	r3, #1
 8029160:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8029164:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8029168:	bd30      	pop	{r4, r5, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 802916a:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 802916c:	4d09      	ldr	r5, [pc, #36]	@ (8029194 <UARTEx_SetNbDataToProcess+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 802916e:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8029170:	6899      	ldr	r1, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8029172:	4c09      	ldr	r4, [pc, #36]	@ (8029198 <UARTEx_SetNbDataToProcess+0x40>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8029174:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8029176:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 8029178:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 802917a:	00db      	lsls	r3, r3, #3
 802917c:	fbb3 f3f1 	udiv	r3, r3, r1
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8029180:	f3c2 6242 	ubfx	r2, r2, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8029184:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8029188:	5cab      	ldrb	r3, [r5, r2]
                               (uint16_t)denominator[rx_fifo_threshold];
 802918a:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 802918c:	00db      	lsls	r3, r3, #3
 802918e:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8029192:	e7e7      	b.n	8029164 <UARTEx_SetNbDataToProcess+0xc>
 8029194:	0802c2a4 	.word	0x0802c2a4
 8029198:	0802c29c 	.word	0x0802c29c

0802919c <HAL_UARTEx_WakeupCallback>:
}
 802919c:	4770      	bx	lr

0802919e <HAL_UARTEx_RxFifoFullCallback>:
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 802919e:	4770      	bx	lr

080291a0 <HAL_UARTEx_TxFifoEmptyCallback>:
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 80291a0:	4770      	bx	lr

080291a2 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 80291a2:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80291a6:	2b01      	cmp	r3, #1
 80291a8:	d014      	beq.n	80291d4 <HAL_UARTEx_DisableFifoMode+0x32>
  huart->gState = HAL_UART_STATE_BUSY;
 80291aa:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80291ac:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80291ae:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80291b2:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80291b4:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80291b6:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 80291ba:	f023 0301 	bic.w	r3, r3, #1
 80291be:	6013      	str	r3, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80291c0:	2300      	movs	r3, #0
 80291c2:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80291c4:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 80291c6:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 80291c8:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 80291cc:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  return HAL_OK;
 80291d0:	4618      	mov	r0, r3
 80291d2:	4770      	bx	lr
  __HAL_LOCK(huart);
 80291d4:	2002      	movs	r0, #2
}
 80291d6:	4770      	bx	lr

080291d8 <HAL_UARTEx_SetTxFifoThreshold>:
{
 80291d8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 80291da:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 80291de:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 80291e0:	2b01      	cmp	r3, #1
 80291e2:	d017      	beq.n	8029214 <HAL_UARTEx_SetTxFifoThreshold+0x3c>
  huart->gState = HAL_UART_STATE_BUSY;
 80291e4:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80291e6:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80291e8:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80291ec:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80291ee:	682b      	ldr	r3, [r5, #0]
 80291f0:	f023 0301 	bic.w	r3, r3, #1
 80291f4:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80291f6:	68ab      	ldr	r3, [r5, #8]
 80291f8:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 80291fc:	4319      	orrs	r1, r3
 80291fe:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 8029200:	f7ff ffaa 	bl	8029158 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8029204:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8029206:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8029208:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 802920c:	2000      	movs	r0, #0
 802920e:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8029212:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8029214:	2002      	movs	r0, #2
 8029216:	e7fc      	b.n	8029212 <HAL_UARTEx_SetTxFifoThreshold+0x3a>

08029218 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8029218:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 802921a:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 802921e:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8029220:	2b01      	cmp	r3, #1
 8029222:	d017      	beq.n	8029254 <HAL_UARTEx_SetRxFifoThreshold+0x3c>
  huart->gState = HAL_UART_STATE_BUSY;
 8029224:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8029226:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8029228:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 802922c:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 802922e:	682b      	ldr	r3, [r5, #0]
 8029230:	f023 0301 	bic.w	r3, r3, #1
 8029234:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8029236:	68ab      	ldr	r3, [r5, #8]
 8029238:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 802923c:	4319      	orrs	r1, r3
 802923e:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 8029240:	f7ff ff8a 	bl	8029158 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8029244:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8029246:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8029248:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 802924c:	2000      	movs	r0, #0
 802924e:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8029252:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8029254:	2002      	movs	r0, #2
 8029256:	e7fc      	b.n	8029252 <HAL_UARTEx_SetRxFifoThreshold+0x3a>

08029258 <HAL_UARTEx_ReceiveToIdle_DMA>:
{
 8029258:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 802925a:	f8d0 608c 	ldr.w	r6, [r0, #140]	@ 0x8c
{
 802925e:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8029260:	2e20      	cmp	r6, #32
 8029262:	d11c      	bne.n	802929e <HAL_UARTEx_ReceiveToIdle_DMA+0x46>
    if ((pData == NULL) || (Size == 0U))
 8029264:	b909      	cbnz	r1, 802926a <HAL_UARTEx_ReceiveToIdle_DMA+0x12>
      return HAL_ERROR;
 8029266:	2001      	movs	r0, #1
}
 8029268:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) || (Size == 0U))
 802926a:	2a00      	cmp	r2, #0
 802926c:	d0fb      	beq.n	8029266 <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 802926e:	2301      	movs	r3, #1
 8029270:	66c3      	str	r3, [r0, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8029272:	2300      	movs	r3, #0
 8029274:	6703      	str	r3, [r0, #112]	@ 0x70
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8029276:	f7ff ff07 	bl	8029088 <UART_Start_Receive_DMA>
    if (status == HAL_OK)
 802927a:	2800      	cmp	r0, #0
 802927c:	d1f4      	bne.n	8029268 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802927e:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8029280:	2b01      	cmp	r3, #1
 8029282:	d1f0      	bne.n	8029266 <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8029284:	2210      	movs	r2, #16
 8029286:	6823      	ldr	r3, [r4, #0]
 8029288:	621a      	str	r2, [r3, #32]
 802928a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802928c:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8029290:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029294:	e842 3100 	strex	r1, r3, [r2]
 8029298:	2900      	cmp	r1, #0
 802929a:	d1f7      	bne.n	802928c <HAL_UARTEx_ReceiveToIdle_DMA+0x34>
 802929c:	e7e4      	b.n	8029268 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
    return HAL_BUSY;
 802929e:	2002      	movs	r0, #2
 80292a0:	e7e2      	b.n	8029268 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>

080292a2 <gAppPreInit>:
 * @note   This function is called before all other initialization routines
 */
void gAppPreInit(void)
{
  /* USER CODE BEGIN App PreInitializes */
  gVibInit();
 80292a2:	f000 b809 	b.w	80292b8 <gVibInit>
	...

080292a8 <gAppInit>:
 * @note   This function is called after all other initialization routines
 */
void gAppInit(void)
{
  /* USER CODE BEGIN App Initializes */
  gBuzPlay(gbuz_beep_beep_);
 80292a8:	4801      	ldr	r0, [pc, #4]	@ (80292b0 <gAppInit+0x8>)
 80292aa:	f000 bb77 	b.w	802999c <gBuzPlay>
 80292ae:	bf00      	nop
 80292b0:	0802c2ac 	.word	0x0802c2ac

080292b4 <gAppLoop>:
 * @note   This function runs continuously, executing in core application tasks and responding to events
 */
void gAppLoop(void)
{
  /* USER CODE BEGIN core Loop */
  gVibLoop();
 80292b4:	f000 b9c2 	b.w	802963c <gVibLoop>

080292b8 <gVibInit>:
 *         the `mp8859` component up to 500 times, with a 10 ms delay between each attempt.
 *         Halts the system if initialization fails.
 *         This function also refreshes the watchdog timer to prevent system reset during long delays.
 */
void gVibInit(void)
{
 80292b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80292ba:	b08f      	sub	sp, #60	@ 0x3c
  const GVibGpioStruct gpio_pin_list[] = GVIB_GPIO_LIST;
 80292bc:	466c      	mov	r4, sp
 80292be:	4d22      	ldr	r5, [pc, #136]	@ (8029348 <gVibInit+0x90>)
 80292c0:	4e22      	ldr	r6, [pc, #136]	@ (802934c <gVibInit+0x94>)
 80292c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80292c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80292c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80292c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80292ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80292cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80292ce:	e895 0003 	ldmia.w	r5, {r0, r1}
  bool found = false;
  memset(&gvib_, 0, sizeof(GVibHandle));
 80292d2:	4a1f      	ldr	r2, [pc, #124]	@ (8029350 <gVibInit+0x98>)
  const GVibGpioStruct gpio_pin_list[] = GVIB_GPIO_LIST;
 80292d4:	e884 0003 	stmia.w	r4, {r0, r1}
  memset(&gvib_, 0, sizeof(GVibHandle));
 80292d8:	2100      	movs	r1, #0
 80292da:	481c      	ldr	r0, [pc, #112]	@ (802934c <gVibInit+0x94>)
 80292dc:	f002 f8bc 	bl	802b458 <memset>
  for (int i = 0; i < GVIB_STIMULATION_CHANNEL; i++)
 80292e0:	466c      	mov	r4, sp
 80292e2:	2500      	movs	r5, #0
 80292e4:	f106 071a 	add.w	r7, r6, #26
  {
    gvib_.gpio[i] = gpio_pin_list[i].gpio;
 80292e8:	6820      	ldr	r0, [r4, #0]
    gvib_.pin[i] = gpio_pin_list[i].pin;
 80292ea:	88a1      	ldrh	r1, [r4, #4]
    gvib_.gpio[i] = gpio_pin_list[i].gpio;
 80292ec:	f846 0b04 	str.w	r0, [r6], #4
    HAL_GPIO_WritePin(gvib_.gpio[i], gvib_.pin[i], GPIO_PIN_RESET);
 80292f0:	2200      	movs	r2, #0
    gvib_.pin[i] = gpio_pin_list[i].pin;
 80292f2:	f827 1f02 	strh.w	r1, [r7, #2]!
  for (int i = 0; i < GVIB_STIMULATION_CHANNEL; i++)
 80292f6:	3501      	adds	r5, #1
    HAL_GPIO_WritePin(gvib_.gpio[i], gvib_.pin[i], GPIO_PIN_RESET);
 80292f8:	f7fa fb1e 	bl	8023938 <HAL_GPIO_WritePin>
  for (int i = 0; i < GVIB_STIMULATION_CHANNEL; i++)
 80292fc:	2d07      	cmp	r5, #7
 80292fe:	f104 0408 	add.w	r4, r4, #8
 8029302:	d1f1      	bne.n	80292e8 <gVibInit+0x30>
  }
  HAL_GPIO_WritePin(GVIB_TRIG1_GPIO, GVIB_TRIG1_PIN, GPIO_PIN_RESET);
 8029304:	2200      	movs	r2, #0
 8029306:	2110      	movs	r1, #16
 8029308:	4812      	ldr	r0, [pc, #72]	@ (8029354 <gVibInit+0x9c>)
 802930a:	f7fa fb15 	bl	8023938 <HAL_GPIO_WritePin>
  gvib_.config.is_constant_trig = true;
 802930e:	f240 3201 	movw	r2, #769	@ 0x301
  gvib_.config.max_ch = GVIB_MAX_CH_DEFAULT;
  gvib_.config.trig_length = GVIB_TRIG_LENGTH_DEFAULT;
  gvib_.config.sequence_len = 1;
  gvib_.config.led_on_duration = GVIB_LED_ON_TIME_DEFAULT;
 8029312:	f44f 74fa 	mov.w	r4, #500	@ 0x1f4
  gvib_.config.is_constant_trig = true;
 8029316:	4b10      	ldr	r3, [pc, #64]	@ (8029358 <gVibInit+0xa0>)
  gvib_.config.led_on_duration = GVIB_LED_ON_TIME_DEFAULT;
 8029318:	4910      	ldr	r1, [pc, #64]	@ (802935c <gVibInit+0xa4>)
  gvib_.config.is_constant_trig = true;
 802931a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  gvib_.config.led_on_duration = GVIB_LED_ON_TIME_DEFAULT;
 802931c:	4a10      	ldr	r2, [pc, #64]	@ (8029360 <gVibInit+0xa8>)
  gvib_.config.led_off_duration = GVIB_LED_OFF_TIME_DEFAULT;
  for (int i = 0; i < 500; i++)
  {
    HAL_IWDG_Refresh(&hiwdg);
 802931e:	4d11      	ldr	r5, [pc, #68]	@ (8029364 <gVibInit+0xac>)
  gvib_.config.led_on_duration = GVIB_LED_ON_TIME_DEFAULT;
 8029320:	e9c3 120b 	strd	r1, r2, [r3, #44]	@ 0x2c
    HAL_IWDG_Refresh(&hiwdg);
 8029324:	4628      	mov	r0, r5
 8029326:	f7fa ff91 	bl	802424c <HAL_IWDG_Refresh>
    HAL_Delay(10);
 802932a:	200a      	movs	r0, #10
 802932c:	f7f8 fdc0 	bl	8021eb0 <HAL_Delay>
		if (mp8859Init())
 8029330:	f000 fa8a 	bl	8029848 <mp8859Init>
 8029334:	b930      	cbnz	r0, 8029344 <gVibInit+0x8c>
  for (int i = 0; i < 500; i++)
 8029336:	3c01      	subs	r4, #1
 8029338:	d1f4      	bne.n	8029324 <gVibInit+0x6c>
  }
  if (found == false)
  {
    gCoreHalt();
  }
}
 802933a:	b00f      	add	sp, #60	@ 0x3c
 802933c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    gCoreHalt();
 8029340:	f001 ba54 	b.w	802a7ec <gCoreHalt>
}
 8029344:	b00f      	add	sp, #60	@ 0x3c
 8029346:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8029348:	0802c1b4 	.word	0x0802c1b4
 802934c:	20000428 	.word	0x20000428
 8029350:	0004004c 	.word	0x0004004c
 8029354:	42020800 	.word	0x42020800
 8029358:	20040428 	.word	0x20040428
 802935c:	00010014 	.word	0x00010014
 8029360:	00640190 	.word	0x00640190
 8029364:	20000184 	.word	0x20000184

08029368 <gVibGetState>:
 * @note   This function returns the state from the global vibration handle.
 */
GVibStateEnum gVibGetState(void)
{
  return gvib_.state;
}
 8029368:	4b01      	ldr	r3, [pc, #4]	@ (8029370 <gVibGetState+0x8>)
 802936a:	f893 0034 	ldrb.w	r0, [r3, #52]	@ 0x34
 802936e:	4770      	bx	lr
 8029370:	20040428 	.word	0x20040428

08029374 <gVibGetConstantTrig>:
 *         trigger length. If constant triggering is disabled, the length value remains unchanged.
 */

void gVibGetConstantTrig(uint8_t *enabled, uint16_t *length)
{
  if (length != NULL)
 8029374:	b111      	cbz	r1, 802937c <gVibGetConstantTrig+0x8>
  {
    *length = gvib_.config.trig_length;
 8029376:	4b04      	ldr	r3, [pc, #16]	@ (8029388 <gVibGetConstantTrig+0x14>)
 8029378:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 802937a:	800b      	strh	r3, [r1, #0]
  }
  if (enabled != NULL)
 802937c:	b118      	cbz	r0, 8029386 <gVibGetConstantTrig+0x12>
  {
    *enabled = gvib_.config.is_constant_trig;
 802937e:	4b02      	ldr	r3, [pc, #8]	@ (8029388 <gVibGetConstantTrig+0x14>)
 8029380:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8029384:	7003      	strb	r3, [r0, #0]
  }
}
 8029386:	4770      	bx	lr
 8029388:	20040428 	.word	0x20040428

0802938c <gVibSetConstantTrig>:
 *         and sets the duration for which it should be active.
 */

void gVibSetConstantTrig(bool enable, uint16_t length)
{
  gvib_.config.is_constant_trig = enable;
 802938c:	4b02      	ldr	r3, [pc, #8]	@ (8029398 <gVibSetConstantTrig+0xc>)
 802938e:	f883 002a 	strb.w	r0, [r3, #42]	@ 0x2a
  gvib_.config.trig_length = length;
 8029392:	8599      	strh	r1, [r3, #44]	@ 0x2c
}
 8029394:	4770      	bx	lr
 8029396:	bf00      	nop
 8029398:	20040428 	.word	0x20040428

0802939c <gVibGetMaxCh>:
 */

uint8_t gVibGetMaxCh(void)
{
  return gvib_.config.max_ch;
}
 802939c:	4b01      	ldr	r3, [pc, #4]	@ (80293a4 <gVibGetMaxCh+0x8>)
 802939e:	f893 002b 	ldrb.w	r0, [r3, #43]	@ 0x2b
 80293a2:	4770      	bx	lr
 80293a4:	20040428 	.word	0x20040428

080293a8 <gVibSetMaxCh>:
bool gVibSetMaxCh(uint8_t max_ch)
{
  bool answer = false;
  do
  {
    if ((max_ch == 0) || (max_ch > GVIB_STIMULATION_CHANNEL))
 80293a8:	3801      	subs	r0, #1
    answer = true;

  } while (0);

  return answer;
}
 80293aa:	2806      	cmp	r0, #6
 80293ac:	bf8c      	ite	hi
 80293ae:	2000      	movhi	r0, #0
 80293b0:	2001      	movls	r0, #1
 80293b2:	4770      	bx	lr

080293b4 <gVibGetSeqLen>:
 */

uint16_t gVibGetSeqLen(void)
{
  return gvib_.config.sequence_len;
}
 80293b4:	4b01      	ldr	r3, [pc, #4]	@ (80293bc <gVibGetSeqLen+0x8>)
 80293b6:	8dd8      	ldrh	r0, [r3, #46]	@ 0x2e
 80293b8:	4770      	bx	lr
 80293ba:	bf00      	nop
 80293bc:	20040428 	.word	0x20040428

080293c0 <gVibSetSeqLen>:
bool gVibSetSeqLen(uint16_t len)
{
  bool answer = false;
  do
  {
    if (len == 0)
 80293c0:	b110      	cbz	r0, 80293c8 <gVibSetSeqLen+0x8>
    {
      break;
    }
    gvib_.config.sequence_len = len;
 80293c2:	4b02      	ldr	r3, [pc, #8]	@ (80293cc <gVibSetSeqLen+0xc>)
 80293c4:	85d8      	strh	r0, [r3, #46]	@ 0x2e
    answer = true;
 80293c6:	2001      	movs	r0, #1

  } while (0);

  return answer;
}
 80293c8:	4770      	bx	lr
 80293ca:	bf00      	nop
 80293cc:	20040428 	.word	0x20040428

080293d0 <gVibGetSettings>:
 * @note   This function checks if the input parameters are valid and retrieves the specified number
 *         of settings starting from the given index into the provided settings array.
 */

bool gVibGetSettings(uint16_t start_index, uint16_t cnt, GVibSettingsStruct *settings)
{
 80293d0:	b530      	push	{r4, r5, lr}
  bool answer = false;
  GVibSettingsStruct *settings_tmp = settings;
  do
  {
    if (settings == NULL)
 80293d2:	b1c2      	cbz	r2, 8029406 <gVibGetSettings+0x36>
    {
      break;
    }
    if (start_index + cnt > GVIB_MAX_SETTINGS)
 80293d4:	1843      	adds	r3, r0, r1
 80293d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80293da:	dc14      	bgt.n	8029406 <gVibGetSettings+0x36>
 80293dc:	4b0b      	ldr	r3, [pc, #44]	@ (802940c <gVibGetSettings+0x3c>)
      break;
    }
    for (uint16_t i = 0; i < cnt; i++)
    {
      settings_tmp->ch = gvib_.settings[start_index + i].ch;
      settings_tmp->length = gvib_.settings[start_index + i].length;
 80293de:	1c95      	adds	r5, r2, #2
 80293e0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    if (start_index + cnt > GVIB_MAX_SETTINGS)
 80293e4:	2300      	movs	r3, #0
    for (uint16_t i = 0; i < cnt; i++)
 80293e6:	b29c      	uxth	r4, r3
 80293e8:	42a1      	cmp	r1, r4
 80293ea:	f100 0004 	add.w	r0, r0, #4
 80293ee:	d801      	bhi.n	80293f4 <gVibGetSettings+0x24>
      settings_tmp++;
    }
    answer = true;
 80293f0:	2001      	movs	r0, #1

  } while (0);

  return answer;
}
 80293f2:	bd30      	pop	{r4, r5, pc}
      settings_tmp->ch = gvib_.settings[start_index + i].ch;
 80293f4:	f890 4026 	ldrb.w	r4, [r0, #38]	@ 0x26
 80293f8:	f802 4023 	strb.w	r4, [r2, r3, lsl #2]
      settings_tmp->length = gvib_.settings[start_index + i].length;
 80293fc:	8d04      	ldrh	r4, [r0, #40]	@ 0x28
 80293fe:	f825 4023 	strh.w	r4, [r5, r3, lsl #2]
    for (uint16_t i = 0; i < cnt; i++)
 8029402:	3301      	adds	r3, #1
 8029404:	e7ef      	b.n	80293e6 <gVibGetSettings+0x16>
  bool answer = false;
 8029406:	2000      	movs	r0, #0
 8029408:	e7f3      	b.n	80293f2 <gVibGetSettings+0x22>
 802940a:	bf00      	nop
 802940c:	20000428 	.word	0x20000428

08029410 <gVibSetSettings>:
 *         settings. It also validates the number of channels specified in each setting against
 *         the maximum channel configuration. If any setting fails validation, no settings are added.
 */

bool gVibSetSettings(uint16_t cnt, GVibSettingsStruct *settings)
{
 8029410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  bool answer = false;
  bool error_max_ch = false;
  GVibSettingsStruct *settings_tmp = settings;
  do
  {
    if (cnt > (GVIB_MAX_SETTINGS - gvib_.instance.settings_len))
 8029414:	4e23      	ldr	r6, [pc, #140]	@ (80294a4 <gVibSetSettings+0x94>)
 8029416:	f8b6 7048 	ldrh.w	r7, [r6, #72]	@ 0x48
 802941a:	f5c7 3380 	rsb	r3, r7, #65536	@ 0x10000
 802941e:	4298      	cmp	r0, r3
 8029420:	dc3d      	bgt.n	802949e <gVibSetSettings+0x8e>
        if ((settings_tmp->ch & (1 << found_idx)) != 0)
        {
          sum++;
        }
      }
      if (sum > gvib_.config.max_ch)
 8029422:	2500      	movs	r5, #0
 8029424:	46aa      	mov	sl, r5
 8029426:	f896 e02b 	ldrb.w	lr, [r6, #43]	@ 0x2b
      {
        error_max_ch = true;
        break;
      }
      gvib_.settings[gvib_.instance.settings_len].ch = settings_tmp->ch;
 802942a:	f5a6 2880 	sub.w	r8, r6, #262144	@ 0x40000
      gvib_.settings[gvib_.instance.settings_len].length = settings_tmp->length;
 802942e:	f1a1 0902 	sub.w	r9, r1, #2
 8029432:	b2aa      	uxth	r2, r5
 8029434:	fa17 f385 	uxtah	r3, r7, r5
    for (uint16_t i = 0; i < cnt; i++)
 8029438:	4290      	cmp	r0, r2
 802943a:	b29b      	uxth	r3, r3
 802943c:	d806      	bhi.n	802944c <gVibSetSettings+0x3c>
 802943e:	f1ba 0f00 	cmp.w	sl, #0
 8029442:	d001      	beq.n	8029448 <gVibSetSettings+0x38>
 8029444:	f8a6 3048 	strh.w	r3, [r6, #72]	@ 0x48
  bool error_max_ch = false;
 8029448:	2000      	movs	r0, #0
 802944a:	e019      	b.n	8029480 <gVibSetSettings+0x70>
        if ((settings_tmp->ch & (1 << found_idx)) != 0)
 802944c:	2400      	movs	r4, #0
      uint8_t sum = 0;
 802944e:	4622      	mov	r2, r4
        if ((settings_tmp->ch & (1 << found_idx)) != 0)
 8029450:	f811 c025 	ldrb.w	ip, [r1, r5, lsl #2]
 8029454:	fa4c fb04 	asr.w	fp, ip, r4
 8029458:	f01b 0f01 	tst.w	fp, #1
          sum++;
 802945c:	bf18      	it	ne
 802945e:	3201      	addne	r2, #1
      for (uint16_t found_idx = 0; found_idx < GVIB_STIMULATION_CHANNEL; found_idx++)
 8029460:	f104 0401 	add.w	r4, r4, #1
          sum++;
 8029464:	bf18      	it	ne
 8029466:	b2d2      	uxtbne	r2, r2
      for (uint16_t found_idx = 0; found_idx < GVIB_STIMULATION_CHANNEL; found_idx++)
 8029468:	2c07      	cmp	r4, #7
 802946a:	d1f3      	bne.n	8029454 <gVibSetSettings+0x44>
      if (sum > gvib_.config.max_ch)
 802946c:	4596      	cmp	lr, r2
 802946e:	f105 0501 	add.w	r5, r5, #1
 8029472:	d209      	bcs.n	8029488 <gVibSetSettings+0x78>
 8029474:	f1ba 0f00 	cmp.w	sl, #0
 8029478:	d001      	beq.n	802947e <gVibSetSettings+0x6e>
 802947a:	f8a6 3048 	strh.w	r3, [r6, #72]	@ 0x48
        error_max_ch = true;
 802947e:	2001      	movs	r0, #1
      gvib_.instance.settings_len++;
      settings_tmp++;
    }
    if (!error_max_ch)
 8029480:	f080 0001 	eor.w	r0, r0, #1
    }

  } while (0);

  return answer;
}
 8029484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      gvib_.settings[gvib_.instance.settings_len].ch = settings_tmp->ch;
 8029488:	330a      	adds	r3, #10
 802948a:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 802948e:	f883 c002 	strb.w	ip, [r3, #2]
      gvib_.settings[gvib_.instance.settings_len].length = settings_tmp->length;
 8029492:	f839 2025 	ldrh.w	r2, [r9, r5, lsl #2]
 8029496:	f04f 0a01 	mov.w	sl, #1
 802949a:	809a      	strh	r2, [r3, #4]
    for (uint16_t i = 0; i < cnt; i++)
 802949c:	e7c9      	b.n	8029432 <gVibSetSettings+0x22>
  bool answer = false;
 802949e:	2000      	movs	r0, #0
 80294a0:	e7f0      	b.n	8029484 <gVibSetSettings+0x74>
 80294a2:	bf00      	nop
 80294a4:	20040428 	.word	0x20040428

080294a8 <gVibGetSeqIndex>:
 */

uint16_t gVibGetSeqIndex(void)
{
  return gvib_.instance.sequence_index;
}
 80294a8:	4b01      	ldr	r3, [pc, #4]	@ (80294b0 <gVibGetSeqIndex+0x8>)
 80294aa:	f8b3 0044 	ldrh.w	r0, [r3, #68]	@ 0x44
 80294ae:	4770      	bx	lr
 80294b0:	20040428 	.word	0x20040428

080294b4 <gVibGetSettingsIndex>:
 */

uint16_t gVibGetSettingsIndex(void)
{
  return gvib_.instance.settings_index;
}
 80294b4:	4b01      	ldr	r3, [pc, #4]	@ (80294bc <gVibGetSettingsIndex+0x8>)
 80294b6:	f8b3 0046 	ldrh.w	r0, [r3, #70]	@ 0x46
 80294ba:	4770      	bx	lr
 80294bc:	20040428 	.word	0x20040428

080294c0 <gVibGetLedDuration>:
 * @note   This function populates the provided pointers with the current on and off durations
 *         for the LED, which are used to control the LED behavior during vibration stimulation.
 */
void gVibGetLedDuration(uint16_t *on_duration, uint16_t *off_duration)
{
  if (on_duration != NULL)
 80294c0:	b110      	cbz	r0, 80294c8 <gVibGetLedDuration+0x8>
  {
    *on_duration = gvib_.config.led_on_duration;
 80294c2:	4b04      	ldr	r3, [pc, #16]	@ (80294d4 <gVibGetLedDuration+0x14>)
 80294c4:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80294c6:	8003      	strh	r3, [r0, #0]
  }
  if (off_duration != NULL)
 80294c8:	b111      	cbz	r1, 80294d0 <gVibGetLedDuration+0x10>
  {
    *off_duration = gvib_.config.led_off_duration;
 80294ca:	4b02      	ldr	r3, [pc, #8]	@ (80294d4 <gVibGetLedDuration+0x14>)
 80294cc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80294ce:	800b      	strh	r3, [r1, #0]
  }
}
 80294d0:	4770      	bx	lr
 80294d2:	bf00      	nop
 80294d4:	20040428 	.word	0x20040428

080294d8 <gVibSetLedDuration>:
 * @note   This function updates the configuration for the LED durations used during vibration
 *         stimulation, allowing for customizable LED behavior.
 */
void gVibSetLedDuration(uint16_t on_duration, uint16_t off_duration)
{
  gvib_.config.led_on_duration = on_duration;
 80294d8:	4b01      	ldr	r3, [pc, #4]	@ (80294e0 <gVibSetLedDuration+0x8>)
 80294da:	8618      	strh	r0, [r3, #48]	@ 0x30
  gvib_.config.led_off_duration = off_duration;
 80294dc:	8659      	strh	r1, [r3, #50]	@ 0x32
}
 80294de:	4770      	bx	lr
 80294e0:	20040428 	.word	0x20040428

080294e4 <gVibGetSettingsLen>:
 *         vibration system, which can be useful for managing or iterating through the settings.
 */
uint16_t gVibGetSettingsLen(void)
{
  return gvib_.instance.settings_len;
}
 80294e4:	4b01      	ldr	r3, [pc, #4]	@ (80294ec <gVibGetSettingsLen+0x8>)
 80294e6:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 80294ea:	4770      	bx	lr
 80294ec:	20040428 	.word	0x20040428

080294f0 <gVibResetSettings>:
 * @note   This function clears the settings array and resets the instance state,
 *         ensuring that all previously configured vibration settings are removed.
 *         It can be used to initialize the system before setting new configurations.
 */
void gVibResetSettings(void)
{
 80294f0:	b508      	push	{r3, lr}
  memset(gvib_.settings, 0, sizeof(GVibSettingsStruct) * GVIB_MAX_SETTINGS);
 80294f2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80294f6:	2100      	movs	r1, #0
 80294f8:	4804      	ldr	r0, [pc, #16]	@ (802950c <gVibResetSettings+0x1c>)
 80294fa:	f001 ffad 	bl	802b458 <memset>
  memset(&gvib_.instance, 0, sizeof(GVibInstanceStruct));
}
 80294fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  memset(&gvib_.instance, 0, sizeof(GVibInstanceStruct));
 8029502:	2214      	movs	r2, #20
 8029504:	2100      	movs	r1, #0
 8029506:	4802      	ldr	r0, [pc, #8]	@ (8029510 <gVibResetSettings+0x20>)
 8029508:	f001 bfa6 	b.w	802b458 <memset>
 802950c:	20000452 	.word	0x20000452
 8029510:	20040460 	.word	0x20040460

08029514 <gVibClearSettings>:
{
 8029514:	b508      	push	{r3, lr}
    if (gvib_.state == GVIB_STATE_STOP)
 8029516:	4b05      	ldr	r3, [pc, #20]	@ (802952c <gVibClearSettings+0x18>)
 8029518:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 802951c:	b91b      	cbnz	r3, 8029526 <gVibClearSettings+0x12>
      gVibResetSettings();
 802951e:	f7ff ffe7 	bl	80294f0 <gVibResetSettings>
      answer = true;
 8029522:	2001      	movs	r0, #1
}
 8029524:	bd08      	pop	{r3, pc}
  bool answer = false;
 8029526:	2000      	movs	r0, #0
 8029528:	e7fc      	b.n	8029524 <gVibClearSettings+0x10>
 802952a:	bf00      	nop
 802952c:	20040428 	.word	0x20040428

08029530 <gVibSetPins>:
 *         based on the constant trigger configuration.
 *         If a channel is active and constant triggering is enabled, it sets the trigger pin high
 *         and records the current time for potential timing purposes.
 */
void gVibSetPins(uint8_t mask)
{
 8029530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t count_ch = 0;
  for (int i = 0; i < GVIB_STIMULATION_CHANNEL; i++)
 8029534:	2500      	movs	r5, #0
{
 8029536:	4607      	mov	r7, r0
  uint8_t count_ch = 0;
 8029538:	462c      	mov	r4, r5
 802953a:	4e18      	ldr	r6, [pc, #96]	@ (802959c <gVibSetPins+0x6c>)
  {
    if (gvib_.gpio[i] != NULL)
 802953c:	f1c6 0800 	rsb	r8, r6, #0
 8029540:	f858 0016 	ldr.w	r0, [r8, r6, lsl #1]
 8029544:	b138      	cbz	r0, 8029556 <gVibSetPins+0x26>
    {
      if ((mask & (1 << i)) == 0)
 8029546:	fa47 f205 	asr.w	r2, r7, r5
 802954a:	f012 0201 	ands.w	r2, r2, #1
      {
        HAL_GPIO_WritePin(gvib_.gpio[i], gvib_.pin[i], GPIO_PIN_RESET);
 802954e:	8bb1      	ldrh	r1, [r6, #28]
      if ((mask & (1 << i)) == 0)
 8029550:	d114      	bne.n	802957c <gVibSetPins+0x4c>
        HAL_GPIO_WritePin(gvib_.gpio[i], gvib_.pin[i], GPIO_PIN_RESET);
 8029552:	f7fa f9f1 	bl	8023938 <HAL_GPIO_WritePin>
  for (int i = 0; i < GVIB_STIMULATION_CHANNEL; i++)
 8029556:	3501      	adds	r5, #1
 8029558:	2d07      	cmp	r5, #7
 802955a:	f106 0602 	add.w	r6, r6, #2
 802955e:	d1ef      	bne.n	8029540 <gVibSetPins+0x10>
      }
    }
  }
  if (count_ch == 0)
  {
    if (gvib_.config.is_constant_trig == false)
 8029560:	4d0f      	ldr	r5, [pc, #60]	@ (80295a0 <gVibSetPins+0x70>)
 8029562:	f895 302a 	ldrb.w	r3, [r5, #42]	@ 0x2a
  if (count_ch == 0)
 8029566:	b97c      	cbnz	r4, 8029588 <gVibSetPins+0x58>
    if (gvib_.config.is_constant_trig == false)
 8029568:	b9ab      	cbnz	r3, 8029596 <gVibSetPins+0x66>
    {
      if ((mask & (1 << GVIB_STIMULATION_CHANNEL)) == 0)
 802956a:	063b      	lsls	r3, r7, #24
 802956c:	d411      	bmi.n	8029592 <gVibSetPins+0x62>
      {
        HAL_GPIO_WritePin(GVIB_TRIG1_GPIO, GVIB_TRIG1_PIN, GPIO_PIN_RESET);
 802956e:	2200      	movs	r2, #0
      {
        HAL_GPIO_WritePin(GVIB_TRIG1_GPIO, GVIB_TRIG1_PIN, GPIO_PIN_SET);
      }
    }
  }
}
 8029570:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      HAL_GPIO_WritePin(GVIB_TRIG1_GPIO, GVIB_TRIG1_PIN, GPIO_PIN_SET);
 8029574:	2110      	movs	r1, #16
 8029576:	480b      	ldr	r0, [pc, #44]	@ (80295a4 <gVibSetPins+0x74>)
 8029578:	f7fa b9de 	b.w	8023938 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(gvib_.gpio[i], gvib_.pin[i], GPIO_PIN_SET);
 802957c:	2201      	movs	r2, #1
        count_ch++;
 802957e:	3401      	adds	r4, #1
        HAL_GPIO_WritePin(gvib_.gpio[i], gvib_.pin[i], GPIO_PIN_SET);
 8029580:	f7fa f9da 	bl	8023938 <HAL_GPIO_WritePin>
        count_ch++;
 8029584:	b2e4      	uxtb	r4, r4
 8029586:	e7e6      	b.n	8029556 <gVibSetPins+0x26>
    if (gvib_.config.is_constant_trig == true)
 8029588:	2b00      	cmp	r3, #0
 802958a:	d0ee      	beq.n	802956a <gVibSetPins+0x3a>
      gvib_.instance.time_trig = HAL_GetTick();
 802958c:	f7f8 fc8a 	bl	8021ea4 <HAL_GetTick>
 8029590:	63e8      	str	r0, [r5, #60]	@ 0x3c
      HAL_GPIO_WritePin(GVIB_TRIG1_GPIO, GVIB_TRIG1_PIN, GPIO_PIN_SET);
 8029592:	2201      	movs	r2, #1
 8029594:	e7ec      	b.n	8029570 <gVibSetPins+0x40>
}
 8029596:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802959a:	bf00      	nop
 802959c:	20000428 	.word	0x20000428
 80295a0:	20040428 	.word	0x20040428
 80295a4:	42020800 	.word	0x42020800

080295a8 <gVibSetState>:
    switch (state)
 80295a8:	2801      	cmp	r0, #1
{
 80295aa:	b570      	push	{r4, r5, r6, lr}
 80295ac:	4604      	mov	r4, r0
    switch (state)
 80295ae:	d015      	beq.n	80295dc <gVibSetState+0x34>
 80295b0:	2802      	cmp	r0, #2
 80295b2:	d02f      	beq.n	8029614 <gVibSetState+0x6c>
 80295b4:	2800      	cmp	r0, #0
 80295b6:	d139      	bne.n	802962c <gVibSetState+0x84>
      HAL_GPIO_WritePin(GVIB_TRIG1_GPIO, GVIB_TRIG1_PIN, GPIO_PIN_RESET);
 80295b8:	4602      	mov	r2, r0
 80295ba:	2110      	movs	r1, #16
 80295bc:	481c      	ldr	r0, [pc, #112]	@ (8029630 <gVibSetState+0x88>)
 80295be:	f7fa f9bb 	bl	8023938 <HAL_GPIO_WritePin>
      gVibSetPins(0x00);
 80295c2:	4620      	mov	r0, r4
 80295c4:	f7ff ffb4 	bl	8029530 <gVibSetPins>
      gVibResetSettings();
 80295c8:	f7ff ff92 	bl	80294f0 <gVibResetSettings>
      mp8859Enable(true);
 80295cc:	2001      	movs	r0, #1
 80295ce:	f000 f8eb 	bl	80297a8 <mp8859Enable>
      answer = true;
 80295d2:	2001      	movs	r0, #1
        gvib_.state = GVIB_STATE_PAUSE;
 80295d4:	4b17      	ldr	r3, [pc, #92]	@ (8029634 <gVibSetState+0x8c>)
 80295d6:	f883 4034 	strb.w	r4, [r3, #52]	@ 0x34
}
 80295da:	bd70      	pop	{r4, r5, r6, pc}
      if ((gvib_.state == GVIB_STATE_STOP) && (gvib_.instance.settings_len > 0))
 80295dc:	4d16      	ldr	r5, [pc, #88]	@ (8029638 <gVibSetState+0x90>)
 80295de:	f505 2680 	add.w	r6, r5, #262144	@ 0x40000
 80295e2:	f896 3034 	ldrb.w	r3, [r6, #52]	@ 0x34
 80295e6:	b95b      	cbnz	r3, 8029600 <gVibSetState+0x58>
 80295e8:	f8b6 0048 	ldrh.w	r0, [r6, #72]	@ 0x48
 80295ec:	2800      	cmp	r0, #0
 80295ee:	d0f4      	beq.n	80295da <gVibSetState+0x32>
        gvib_.instance.time = HAL_GetTick();
 80295f0:	f7f8 fc58 	bl	8021ea4 <HAL_GetTick>
 80295f4:	63b0      	str	r0, [r6, #56]	@ 0x38
        gVibSetPins(gvib_.settings[gvib_.instance.settings_index].ch);
 80295f6:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
        gVibSetPins(0x00);
 80295fa:	f7ff ff99 	bl	8029530 <gVibSetPins>
        answer = true;
 80295fe:	e7e8      	b.n	80295d2 <gVibSetState+0x2a>
      else if (gvib_.state == GVIB_STATE_PAUSE)
 8029600:	2b02      	cmp	r3, #2
 8029602:	d113      	bne.n	802962c <gVibSetState+0x84>
        gvib_.instance.time = HAL_GetTick();
 8029604:	f7f8 fc4e 	bl	8021ea4 <HAL_GetTick>
        gVibSetPins(gvib_.settings[gvib_.instance.settings_index].ch);
 8029608:	f8b6 3046 	ldrh.w	r3, [r6, #70]	@ 0x46
        gvib_.instance.time = HAL_GetTick();
 802960c:	63b0      	str	r0, [r6, #56]	@ 0x38
        gVibSetPins(gvib_.settings[gvib_.instance.settings_index].ch);
 802960e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
 8029612:	e7f0      	b.n	80295f6 <gVibSetState+0x4e>
      if (gvib_.state == GVIB_STATE_STIMULATION)
 8029614:	4b07      	ldr	r3, [pc, #28]	@ (8029634 <gVibSetState+0x8c>)
 8029616:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 802961a:	2b01      	cmp	r3, #1
 802961c:	d106      	bne.n	802962c <gVibSetState+0x84>
        HAL_GPIO_WritePin(GVIB_TRIG1_GPIO, GVIB_TRIG1_PIN, GPIO_PIN_RESET);
 802961e:	4804      	ldr	r0, [pc, #16]	@ (8029630 <gVibSetState+0x88>)
 8029620:	2200      	movs	r2, #0
 8029622:	2110      	movs	r1, #16
 8029624:	f7fa f988 	bl	8023938 <HAL_GPIO_WritePin>
        gVibSetPins(0x00);
 8029628:	2000      	movs	r0, #0
 802962a:	e7e6      	b.n	80295fa <gVibSetState+0x52>
 802962c:	2000      	movs	r0, #0
 802962e:	e7d4      	b.n	80295da <gVibSetState+0x32>
 8029630:	42020800 	.word	0x42020800
 8029634:	20040428 	.word	0x20040428
 8029638:	20000428 	.word	0x20000428

0802963c <gVibLoop>:
{
 802963c:	b538      	push	{r3, r4, r5, lr}
  if (gvib_.state == GVIB_STATE_STIMULATION)
 802963e:	4d3d      	ldr	r5, [pc, #244]	@ (8029734 <gVibLoop+0xf8>)
 8029640:	f505 2480 	add.w	r4, r5, #262144	@ 0x40000
 8029644:	f894 3034 	ldrb.w	r3, [r4, #52]	@ 0x34
 8029648:	2b01      	cmp	r3, #1
 802964a:	d16c      	bne.n	8029726 <gVibLoop+0xea>
    if (gvib_.settings[gvib_.instance.settings_index].length != 0xFFFF)
 802964c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8029650:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8029654:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8029656:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 802965a:	429a      	cmp	r2, r3
 802965c:	d025      	beq.n	80296aa <gVibLoop+0x6e>
      if (HAL_GetTick() - gvib_.instance.time  >= gvib_.settings[gvib_.instance.settings_index].length)
 802965e:	f7f8 fc21 	bl	8021ea4 <HAL_GetTick>
 8029662:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8029664:	1ac0      	subs	r0, r0, r3
 8029666:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 802966a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 802966e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8029670:	4298      	cmp	r0, r3
 8029672:	d31a      	bcc.n	80296aa <gVibLoop+0x6e>
        gvib_.instance.time = HAL_GetTick();
 8029674:	f7f8 fc16 	bl	8021ea4 <HAL_GetTick>
        gvib_.instance.settings_index++;
 8029678:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
        if (gvib_.instance.settings_index >= gvib_.instance.settings_len)
 802967c:	f8b4 2048 	ldrh.w	r2, [r4, #72]	@ 0x48
        gvib_.instance.settings_index++;
 8029680:	3301      	adds	r3, #1
 8029682:	b29b      	uxth	r3, r3
        if (gvib_.instance.settings_index >= gvib_.instance.settings_len)
 8029684:	429a      	cmp	r2, r3
        gvib_.instance.time = HAL_GetTick();
 8029686:	63a0      	str	r0, [r4, #56]	@ 0x38
        gvib_.instance.settings_index++;
 8029688:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        if (gvib_.instance.settings_index >= gvib_.instance.settings_len)
 802968c:	d838      	bhi.n	8029700 <gVibLoop+0xc4>
          gvib_.instance.settings_index = 0;
 802968e:	2000      	movs	r0, #0
          gvib_.instance.sequence_index++;
 8029690:	f8b4 3044 	ldrh.w	r3, [r4, #68]	@ 0x44
          if (gvib_.instance.sequence_index == gvib_.config.sequence_len)
 8029694:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
          gvib_.instance.sequence_index++;
 8029696:	3301      	adds	r3, #1
 8029698:	b29b      	uxth	r3, r3
          if (gvib_.instance.sequence_index == gvib_.config.sequence_len)
 802969a:	429a      	cmp	r2, r3
          gvib_.instance.settings_index = 0;
 802969c:	f8a4 0046 	strh.w	r0, [r4, #70]	@ 0x46
          gvib_.instance.sequence_index++;
 80296a0:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
          if (gvib_.instance.sequence_index == gvib_.config.sequence_len)
 80296a4:	d12e      	bne.n	8029704 <gVibLoop+0xc8>
            gVibSetState(GVIB_STATE_STOP);
 80296a6:	f7ff ff7f 	bl	80295a8 <gVibSetState>
    if ((gvib_.config.is_constant_trig == true)  && (HAL_GPIO_ReadPin(GVIB_TRIG1_GPIO, GVIB_TRIG1_PIN) == GPIO_PIN_SET))
 80296aa:	f894 302a 	ldrb.w	r3, [r4, #42]	@ 0x2a
 80296ae:	b18b      	cbz	r3, 80296d4 <gVibLoop+0x98>
 80296b0:	2110      	movs	r1, #16
 80296b2:	4821      	ldr	r0, [pc, #132]	@ (8029738 <gVibLoop+0xfc>)
 80296b4:	f7fa f93a 	bl	802392c <HAL_GPIO_ReadPin>
 80296b8:	2801      	cmp	r0, #1
 80296ba:	d10b      	bne.n	80296d4 <gVibLoop+0x98>
      if (HAL_GetTick() - gvib_.instance.time_trig >= (uint32_t) gvib_.config.trig_length)
 80296bc:	f7f8 fbf2 	bl	8021ea4 <HAL_GetTick>
 80296c0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80296c2:	1ac0      	subs	r0, r0, r3
 80296c4:	8da3      	ldrh	r3, [r4, #44]	@ 0x2c
 80296c6:	4298      	cmp	r0, r3
 80296c8:	d304      	bcc.n	80296d4 <gVibLoop+0x98>
        HAL_GPIO_WritePin(GVIB_TRIG1_GPIO, GVIB_TRIG1_PIN, GPIO_PIN_RESET);
 80296ca:	2200      	movs	r2, #0
 80296cc:	2110      	movs	r1, #16
 80296ce:	481a      	ldr	r0, [pc, #104]	@ (8029738 <gVibLoop+0xfc>)
 80296d0:	f7fa f932 	bl	8023938 <HAL_GPIO_WritePin>
    if (HAL_GPIO_ReadPin(GVIB_LED_GPIO, GVIB_LED_PIN) == GPIO_PIN_RESET)
 80296d4:	2101      	movs	r1, #1
 80296d6:	4818      	ldr	r0, [pc, #96]	@ (8029738 <gVibLoop+0xfc>)
 80296d8:	f7fa f928 	bl	802392c <HAL_GPIO_ReadPin>
 80296dc:	b9b8      	cbnz	r0, 802970e <gVibLoop+0xd2>
      if (HAL_GetTick() - gvib_.instance.time_led >= (uint32_t) gvib_.config.led_on_duration)
 80296de:	f7f8 fbe1 	bl	8021ea4 <HAL_GetTick>
 80296e2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80296e4:	1ac0      	subs	r0, r0, r3
 80296e6:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 80296e8:	4298      	cmp	r0, r3
 80296ea:	d322      	bcc.n	8029732 <gVibLoop+0xf6>
        gvib_.instance.time_led = HAL_GetTick();
 80296ec:	f7f8 fbda 	bl	8021ea4 <HAL_GetTick>
        HAL_GPIO_WritePin(GVIB_LED_GPIO, GVIB_LED_PIN, GPIO_PIN_SET);
 80296f0:	2201      	movs	r2, #1
        gvib_.instance.time_led = HAL_GetTick();
 80296f2:	6420      	str	r0, [r4, #64]	@ 0x40
    HAL_GPIO_WritePin(GVIB_LED_GPIO, GVIB_LED_PIN, GPIO_PIN_RESET);
 80296f4:	2101      	movs	r1, #1
}
 80296f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_GPIO_WritePin(GVIB_LED_GPIO, GVIB_LED_PIN, GPIO_PIN_RESET);
 80296fa:	480f      	ldr	r0, [pc, #60]	@ (8029738 <gVibLoop+0xfc>)
 80296fc:	f7fa b91c 	b.w	8023938 <HAL_GPIO_WritePin>
        	gVibSetPins(gvib_.settings[gvib_.instance.settings_index].ch);
 8029700:	eb05 0583 	add.w	r5, r5, r3, lsl #2
 8029704:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8029708:	f7ff ff12 	bl	8029530 <gVibSetPins>
 802970c:	e7cd      	b.n	80296aa <gVibLoop+0x6e>
      if (HAL_GetTick() - gvib_.instance.time_led >= (uint32_t) gvib_.config.led_off_duration)
 802970e:	f7f8 fbc9 	bl	8021ea4 <HAL_GetTick>
 8029712:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8029714:	1ac0      	subs	r0, r0, r3
 8029716:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8029718:	4298      	cmp	r0, r3
 802971a:	d30a      	bcc.n	8029732 <gVibLoop+0xf6>
        gvib_.instance.time_led = HAL_GetTick();
 802971c:	f7f8 fbc2 	bl	8021ea4 <HAL_GetTick>
 8029720:	6420      	str	r0, [r4, #64]	@ 0x40
    HAL_GPIO_WritePin(GVIB_LED_GPIO, GVIB_LED_PIN, GPIO_PIN_RESET);
 8029722:	2200      	movs	r2, #0
 8029724:	e7e6      	b.n	80296f4 <gVibLoop+0xb8>
    HAL_GPIO_WritePin(GVIB_TRIG1_GPIO, GVIB_TRIG1_PIN, GPIO_PIN_RESET);
 8029726:	2200      	movs	r2, #0
 8029728:	2110      	movs	r1, #16
 802972a:	4803      	ldr	r0, [pc, #12]	@ (8029738 <gVibLoop+0xfc>)
 802972c:	f7fa f904 	bl	8023938 <HAL_GPIO_WritePin>
 8029730:	e7f7      	b.n	8029722 <gVibLoop+0xe6>
}
 8029732:	bd38      	pop	{r3, r4, r5, pc}
 8029734:	20000428 	.word	0x20000428
 8029738:	42020800 	.word	0x42020800

0802973c <gVibSingleSetting>:
{
 802973c:	2300      	movs	r3, #0
 802973e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8029742:	4680      	mov	r8, r0
 8029744:	460f      	mov	r7, r1
    uint8_t sum = 0;
 8029746:	461c      	mov	r4, r3
      if ((ch & (1 << found_idx)) != 0)
 8029748:	fa48 f203 	asr.w	r2, r8, r3
 802974c:	07d2      	lsls	r2, r2, #31
        sum++;
 802974e:	bf48      	it	mi
 8029750:	3401      	addmi	r4, #1
    for (uint16_t found_idx = 0; found_idx < GVIB_STIMULATION_CHANNEL; found_idx++)
 8029752:	f103 0301 	add.w	r3, r3, #1
        sum++;
 8029756:	bf48      	it	mi
 8029758:	b2e4      	uxtbmi	r4, r4
    for (uint16_t found_idx = 0; found_idx < GVIB_STIMULATION_CHANNEL; found_idx++)
 802975a:	2b07      	cmp	r3, #7
 802975c:	d1f4      	bne.n	8029748 <gVibSingleSetting+0xc>
    if (sum <= gvib_.config.max_ch)
 802975e:	4e11      	ldr	r6, [pc, #68]	@ (80297a4 <gVibSingleSetting+0x68>)
 8029760:	f506 2580 	add.w	r5, r6, #262144	@ 0x40000
 8029764:	f895 302b 	ldrb.w	r3, [r5, #43]	@ 0x2b
 8029768:	42a3      	cmp	r3, r4
 802976a:	d319      	bcc.n	80297a0 <gVibSingleSetting+0x64>
      gVibResetSettings();
 802976c:	f7ff fec0 	bl	80294f0 <gVibResetSettings>
      gvib_.instance.settings_len = 1;
 8029770:	2301      	movs	r3, #1
      gvib_.settings[0].ch = ch;
 8029772:	f886 802a 	strb.w	r8, [r6, #42]	@ 0x2a
      gvib_.settings[0].length = duration;
 8029776:	85b7      	strh	r7, [r6, #44]	@ 0x2c
      gvib_.instance.settings_len = 1;
 8029778:	f8a5 3048 	strh.w	r3, [r5, #72]	@ 0x48
      if ((sum == 0) || (duration == 0))
 802977c:	b104      	cbz	r4, 8029780 <gVibSingleSetting+0x44>
 802977e:	b93f      	cbnz	r7, 8029790 <gVibSingleSetting+0x54>
        gvib_.state = GVIB_STATE_STOP;
 8029780:	2000      	movs	r0, #0
 8029782:	f885 0034 	strb.w	r0, [r5, #52]	@ 0x34
        gVibSetPins(0);
 8029786:	f7ff fed3 	bl	8029530 <gVibSetPins>
      answer = true;
 802978a:	2001      	movs	r0, #1
}
 802978c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        gvib_.state = GVIB_STATE_STIMULATION;
 8029790:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
        gvib_.instance.time = HAL_GetTick();
 8029794:	f7f8 fb86 	bl	8021ea4 <HAL_GetTick>
 8029798:	63a8      	str	r0, [r5, #56]	@ 0x38
        gVibSetPins(gvib_.settings[0].ch);
 802979a:	f896 002a 	ldrb.w	r0, [r6, #42]	@ 0x2a
 802979e:	e7f2      	b.n	8029786 <gVibSingleSetting+0x4a>
  bool answer = false;
 80297a0:	2000      	movs	r0, #0
 80297a2:	e7f3      	b.n	802978c <gVibSingleSetting+0x50>
 80297a4:	20000428 	.word	0x20000428

080297a8 <mp8859Enable>:
/**
 * ************************************************************************************************
 *
 */
void mp8859Enable(bool enable_disable)
{
 80297a8:	b508      	push	{r3, lr}
 80297aa:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(MP8859_EN_GPIO, MP8859_EN_PIN, (GPIO_PinState)enable_disable);
 80297ac:	2140      	movs	r1, #64	@ 0x40
 80297ae:	4804      	ldr	r0, [pc, #16]	@ (80297c0 <mp8859Enable+0x18>)
 80297b0:	f7fa f8c2 	bl	8023938 <HAL_GPIO_WritePin>
  HAL_Delay(1);
}
 80297b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_Delay(1);
 80297b8:	2001      	movs	r0, #1
 80297ba:	f7f8 bb79 	b.w	8021eb0 <HAL_Delay>
 80297be:	bf00      	nop
 80297c0:	42020800 	.word	0x42020800

080297c4 <mp8859WriteReg>:
/**
 * ************************************************************************************************
 *
 */
bool mp8859WriteReg(Mp8859Reg reg, uint8_t data)
{
 80297c4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  bool answer = false;
  do
  {
    if (HAL_I2C_Mem_Write(&MP8859_I2C, MP8859_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, &data, 1, 10) != HAL_OK)
 80297c6:	2301      	movs	r3, #1
{
 80297c8:	f88d 1017 	strb.w	r1, [sp, #23]
    if (HAL_I2C_Mem_Write(&MP8859_I2C, MP8859_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, &data, 1, 10) != HAL_OK)
 80297cc:	210a      	movs	r1, #10
 80297ce:	e9cd 3101 	strd	r3, r1, [sp, #4]
 80297d2:	f10d 0117 	add.w	r1, sp, #23
{
 80297d6:	4602      	mov	r2, r0
    if (HAL_I2C_Mem_Write(&MP8859_I2C, MP8859_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, &data, 1, 10) != HAL_OK)
 80297d8:	9100      	str	r1, [sp, #0]
 80297da:	4805      	ldr	r0, [pc, #20]	@ (80297f0 <mp8859WriteReg+0x2c>)
 80297dc:	21c0      	movs	r1, #192	@ 0xc0
 80297de:	f7fa fa41 	bl	8023c64 <HAL_I2C_Mem_Write>
    answer = true;

  } while (0);

  return answer;
}
 80297e2:	fab0 f080 	clz	r0, r0
 80297e6:	0940      	lsrs	r0, r0, #5
 80297e8:	b007      	add	sp, #28
 80297ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80297ee:	bf00      	nop
 80297f0:	20000130 	.word	0x20000130

080297f4 <mp8859SetVol>:
    if ((voltage_mv < MP8859_MIN_VOLTAGE) || (voltage_mv > MP8859_MAX_VOLTAGE))
 80297f4:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80297f8:	f5a0 62fa 	sub.w	r2, r0, #2000	@ 0x7d0
 80297fc:	429a      	cmp	r2, r3
{
 80297fe:	b510      	push	{r4, lr}
    if ((voltage_mv < MP8859_MIN_VOLTAGE) || (voltage_mv > MP8859_MAX_VOLTAGE))
 8029800:	d814      	bhi.n	802982c <mp8859SetVol+0x38>
    if (mp8859WriteReg(MP8859_REG_VOUT_L, (voltage_mv / 10) & 0x0003) == false)
 8029802:	230a      	movs	r3, #10
 8029804:	fbb0 f4f3 	udiv	r4, r0, r3
 8029808:	2000      	movs	r0, #0
 802980a:	f004 0103 	and.w	r1, r4, #3
 802980e:	f7ff ffd9 	bl	80297c4 <mp8859WriteReg>
 8029812:	b158      	cbz	r0, 802982c <mp8859SetVol+0x38>
    if (mp8859WriteReg(MP8859_REG_VOUT_H, (voltage_mv / 10) >> 3) == false)
 8029814:	2001      	movs	r0, #1
 8029816:	f3c4 01c7 	ubfx	r1, r4, #3, #8
 802981a:	f7ff ffd3 	bl	80297c4 <mp8859WriteReg>
 802981e:	b128      	cbz	r0, 802982c <mp8859SetVol+0x38>
}
 8029820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    if (mp8859WriteReg(MP8859_REG_VOUT_GO, 0x01) == false)
 8029824:	2101      	movs	r1, #1
 8029826:	2002      	movs	r0, #2
 8029828:	f7ff bfcc 	b.w	80297c4 <mp8859WriteReg>
}
 802982c:	2000      	movs	r0, #0
 802982e:	bd10      	pop	{r4, pc}

08029830 <mp8859SetCur>:
    if (current_ma > MP8859_MAX_CURRENT)
 8029830:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8029834:	d806      	bhi.n	8029844 <mp8859SetCur+0x14>
    if (mp8859WriteReg(MP8859_REG_IOUT_LIM, current_ma / 50) == false)
 8029836:	2332      	movs	r3, #50	@ 0x32
 8029838:	fbb0 f0f3 	udiv	r0, r0, r3
 802983c:	b2c1      	uxtb	r1, r0
 802983e:	2003      	movs	r0, #3
 8029840:	f7ff bfc0 	b.w	80297c4 <mp8859WriteReg>
}
 8029844:	2000      	movs	r0, #0
 8029846:	4770      	bx	lr

08029848 <mp8859Init>:
{
 8029848:	b510      	push	{r4, lr}
  	mp8859Enable(false);
 802984a:	2000      	movs	r0, #0
 802984c:	f7ff ffac 	bl	80297a8 <mp8859Enable>
    mp8859Enable(true);
 8029850:	2001      	movs	r0, #1
 8029852:	f7ff ffa9 	bl	80297a8 <mp8859Enable>
    if (HAL_I2C_IsDeviceReady(&MP8859_I2C, MP8859_I2C_ADDRESS, 1, 10) != HAL_OK)
 8029856:	230a      	movs	r3, #10
 8029858:	2201      	movs	r2, #1
 802985a:	21c0      	movs	r1, #192	@ 0xc0
 802985c:	480b      	ldr	r0, [pc, #44]	@ (802988c <mp8859Init+0x44>)
 802985e:	f7fa fbb9 	bl	8023fd4 <HAL_I2C_IsDeviceReady>
 8029862:	b110      	cbz	r0, 802986a <mp8859Init+0x22>
  bool answer = false;
 8029864:	2400      	movs	r4, #0
}
 8029866:	4620      	mov	r0, r4
 8029868:	bd10      	pop	{r4, pc}
    if (mp8859SetVol(MP8859_DEFAULT_VOLTAGE) == false)
 802986a:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 802986e:	f7ff ffc1 	bl	80297f4 <mp8859SetVol>
 8029872:	2800      	cmp	r0, #0
 8029874:	d0f6      	beq.n	8029864 <mp8859Init+0x1c>
    if (mp8859SetCur(MP8859_DEFAULT_CURRENT) == false)
 8029876:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 802987a:	f7ff ffd9 	bl	8029830 <mp8859SetCur>
 802987e:	4604      	mov	r4, r0
 8029880:	2800      	cmp	r0, #0
 8029882:	d0ef      	beq.n	8029864 <mp8859Init+0x1c>
    mp8859Enable(true);
 8029884:	2001      	movs	r0, #1
 8029886:	f7ff ff8f 	bl	80297a8 <mp8859Enable>
    answer = true;
 802988a:	e7ec      	b.n	8029866 <mp8859Init+0x1e>
 802988c:	20000130 	.word	0x20000130

08029890 <mp8859ReadReg>:
/**
 * ************************************************************************************************
 *
 */
bool mp8859ReadReg(Mp8859Reg reg, uint8_t *data)
{
 8029890:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8029892:	4602      	mov	r2, r0
  bool answer = false;
  do
  {
    if (data == NULL)
 8029894:	4608      	mov	r0, r1
 8029896:	b159      	cbz	r1, 80298b0 <mp8859ReadReg+0x20>
    {
      break;
    }
    if (HAL_I2C_Mem_Read(&MP8859_I2C, MP8859_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, data, 1, 10) != HAL_OK)
 8029898:	2301      	movs	r3, #1
 802989a:	210a      	movs	r1, #10
 802989c:	9000      	str	r0, [sp, #0]
 802989e:	e9cd 3101 	strd	r3, r1, [sp, #4]
 80298a2:	4805      	ldr	r0, [pc, #20]	@ (80298b8 <mp8859ReadReg+0x28>)
 80298a4:	21c0      	movs	r1, #192	@ 0xc0
 80298a6:	f7fa fab7 	bl	8023e18 <HAL_I2C_Mem_Read>
 80298aa:	fab0 f080 	clz	r0, r0
 80298ae:	0940      	lsrs	r0, r0, #5
    answer = true;

  } while (0);

  return answer;
}
 80298b0:	b005      	add	sp, #20
 80298b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80298b6:	bf00      	nop
 80298b8:	20000130 	.word	0x20000130

080298bc <mp8859GetVol>:
{
 80298bc:	b513      	push	{r0, r1, r4, lr}
    if (voltage_mv == NULL)
 80298be:	4604      	mov	r4, r0
 80298c0:	b910      	cbnz	r0, 80298c8 <mp8859GetVol+0xc>
  bool answer = false;
 80298c2:	2000      	movs	r0, #0
}
 80298c4:	b002      	add	sp, #8
 80298c6:	bd10      	pop	{r4, pc}
    if (mp8859ReadReg(MP8859_REG_VOUT_L, &data[0]) == false)
 80298c8:	2000      	movs	r0, #0
 80298ca:	a901      	add	r1, sp, #4
 80298cc:	f7ff ffe0 	bl	8029890 <mp8859ReadReg>
 80298d0:	2800      	cmp	r0, #0
 80298d2:	d0f6      	beq.n	80298c2 <mp8859GetVol+0x6>
    if (mp8859ReadReg(MP8859_REG_VOUT_H, &data[1]) == false)
 80298d4:	2001      	movs	r0, #1
 80298d6:	f10d 0105 	add.w	r1, sp, #5
 80298da:	f7ff ffd9 	bl	8029890 <mp8859ReadReg>
 80298de:	2800      	cmp	r0, #0
 80298e0:	d0ef      	beq.n	80298c2 <mp8859GetVol+0x6>
    *voltage_mv = ((uint16_t)data[1] << 3) | ((uint16_t)(data[0] & 0x03));
 80298e2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80298e6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80298ea:	f003 0303 	and.w	r3, r3, #3
 80298ee:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
    *voltage_mv *= 10;
 80298f2:	220a      	movs	r2, #10
 80298f4:	4353      	muls	r3, r2
 80298f6:	6023      	str	r3, [r4, #0]
    answer = true;
 80298f8:	e7e4      	b.n	80298c4 <mp8859GetVol+0x8>

080298fa <mp8859GetCur>:
  uint8_t data = 0;
 80298fa:	2300      	movs	r3, #0
{
 80298fc:	b513      	push	{r0, r1, r4, lr}
    if (current_ma == NULL)
 80298fe:	4604      	mov	r4, r0
  uint8_t data = 0;
 8029900:	f88d 3007 	strb.w	r3, [sp, #7]
    if (current_ma == NULL)
 8029904:	b910      	cbnz	r0, 802990c <mp8859GetCur+0x12>
  bool answer = false;
 8029906:	2000      	movs	r0, #0
}
 8029908:	b002      	add	sp, #8
 802990a:	bd10      	pop	{r4, pc}
    if (mp8859ReadReg(MP8859_REG_IOUT_LIM, &data) == false)
 802990c:	2003      	movs	r0, #3
 802990e:	f10d 0107 	add.w	r1, sp, #7
 8029912:	f7ff ffbd 	bl	8029890 <mp8859ReadReg>
 8029916:	2800      	cmp	r0, #0
 8029918:	d0f5      	beq.n	8029906 <mp8859GetCur+0xc>
    *current_ma = data * 50;
 802991a:	2232      	movs	r2, #50	@ 0x32
 802991c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8029920:	fb13 f302 	smulbb	r3, r3, r2
 8029924:	6023      	str	r3, [r4, #0]
    answer = true;
 8029926:	e7ef      	b.n	8029908 <mp8859GetCur+0xe>

08029928 <gBuzInit>:
 * @note   This function configures the necessary hardware and settings for the buzzer to operate.
 *         It initializes the buzzer handle, configures the timer for PWM output, and starts
 *         the PWM signal. If the timer fails to start, the core system is halted.
 */
void gBuzInit(void)
{
 8029928:	b508      	push	{r3, lr}
  memset(&gbuz_, 0, sizeof(GBuzHandle));
 802992a:	2300      	movs	r3, #0
  __HAL_TIM_SET_PRESCALER(&GBUZ_TIMER, GBUZ_TIMER_FREQ_MHZ - 1);
 802992c:	21f9      	movs	r1, #249	@ 0xf9
  memset(&gbuz_, 0, sizeof(GBuzHandle));
 802992e:	4a0a      	ldr	r2, [pc, #40]	@ (8029958 <gBuzInit+0x30>)
  __HAL_TIM_SET_PRESCALER(&GBUZ_TIMER, GBUZ_TIMER_FREQ_MHZ - 1);
 8029930:	480a      	ldr	r0, [pc, #40]	@ (802995c <gBuzInit+0x34>)
  memset(&gbuz_, 0, sizeof(GBuzHandle));
 8029932:	e9c2 3300 	strd	r3, r3, [r2]
 8029936:	6093      	str	r3, [r2, #8]
  __HAL_TIM_SET_PRESCALER(&GBUZ_TIMER, GBUZ_TIMER_FREQ_MHZ - 1);
 8029938:	6802      	ldr	r2, [r0, #0]
 802993a:	6291      	str	r1, [r2, #40]	@ 0x28
  __HAL_TIM_SET_COMPARE(&GBUZ_TIMER, GBUZ_CHANNEL, 0);
  __HAL_TIM_SET_AUTORELOAD(&GBUZ_TIMER, 10);
 802993c:	210a      	movs	r1, #10
  __HAL_TIM_SET_COMPARE(&GBUZ_TIMER, GBUZ_CHANNEL, 0);
 802993e:	6413      	str	r3, [r2, #64]	@ 0x40
  __HAL_TIM_SET_AUTORELOAD(&GBUZ_TIMER, 10);
 8029940:	60c1      	str	r1, [r0, #12]
 8029942:	62d1      	str	r1, [r2, #44]	@ 0x2c
  __HAL_TIM_SET_COUNTER(&GBUZ_TIMER, 0);
  if (HAL_TIM_PWM_Start(&GBUZ_TIMER, GBUZ_CHANNEL) != HAL_OK)
 8029944:	210c      	movs	r1, #12
  __HAL_TIM_SET_COUNTER(&GBUZ_TIMER, 0);
 8029946:	6253      	str	r3, [r2, #36]	@ 0x24
  if (HAL_TIM_PWM_Start(&GBUZ_TIMER, GBUZ_CHANNEL) != HAL_OK)
 8029948:	f7fe fbb6 	bl	80280b8 <HAL_TIM_PWM_Start>
 802994c:	b118      	cbz	r0, 8029956 <gBuzInit+0x2e>
  {
    gCoreHalt();
  }
}
 802994e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    gCoreHalt();
 8029952:	f000 bf4b 	b.w	802a7ec <gCoreHalt>
}
 8029956:	bd08      	pop	{r3, pc}
 8029958:	20040474 	.word	0x20040474
 802995c:	2000019c 	.word	0x2000019c

08029960 <gBuzPlayNote>:
 * @note   This function generates the sound corresponding to the specified note on the buzzer.
 *         It can be called to play individual notes, and the behavior may depend on the
 *         buzzer's current state or settings.
 */
void gBuzPlayNote(uint32_t note)
{
 8029960:	b510      	push	{r4, lr}
 8029962:	4604      	mov	r4, r0
  uint32_t tmp = 0;
  gbuz_.time = HAL_GetTick();
 8029964:	f7f8 fa9e 	bl	8021ea4 <HAL_GetTick>
 8029968:	4b09      	ldr	r3, [pc, #36]	@ (8029990 <gBuzPlayNote+0x30>)
 802996a:	4a0a      	ldr	r2, [pc, #40]	@ (8029994 <gBuzPlayNote+0x34>)
 802996c:	6058      	str	r0, [r3, #4]
  if (note > 0)
 802996e:	b14c      	cbz	r4, 8029984 <gBuzPlayNote+0x24>
  {
    tmp = (1000000UL / note) - 1;
 8029970:	4b09      	ldr	r3, [pc, #36]	@ (8029998 <gBuzPlayNote+0x38>)
    __HAL_TIM_SET_AUTORELOAD(&GBUZ_TIMER, tmp);
 8029972:	6811      	ldr	r1, [r2, #0]
    tmp = (1000000UL / note) - 1;
 8029974:	fbb3 f3f4 	udiv	r3, r3, r4
 8029978:	3b01      	subs	r3, #1
    __HAL_TIM_SET_AUTORELOAD(&GBUZ_TIMER, tmp);
 802997a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 802997c:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&GBUZ_TIMER, GBUZ_CHANNEL, tmp / 16);
 802997e:	091b      	lsrs	r3, r3, #4
 8029980:	640b      	str	r3, [r1, #64]	@ 0x40
  else
  {
    __HAL_TIM_SET_AUTORELOAD(&GBUZ_TIMER, 100);
    __HAL_TIM_SET_COMPARE(&GBUZ_TIMER, GBUZ_CHANNEL, 0);
  }
}
 8029982:	bd10      	pop	{r4, pc}
    __HAL_TIM_SET_AUTORELOAD(&GBUZ_TIMER, 100);
 8029984:	2164      	movs	r1, #100	@ 0x64
 8029986:	6813      	ldr	r3, [r2, #0]
 8029988:	60d1      	str	r1, [r2, #12]
 802998a:	62d9      	str	r1, [r3, #44]	@ 0x2c
    __HAL_TIM_SET_COMPARE(&GBUZ_TIMER, GBUZ_CHANNEL, 0);
 802998c:	641c      	str	r4, [r3, #64]	@ 0x40
}
 802998e:	e7f8      	b.n	8029982 <gBuzPlayNote+0x22>
 8029990:	20040474 	.word	0x20040474
 8029994:	2000019c 	.word	0x2000019c
 8029998:	000f4240 	.word	0x000f4240

0802999c <gBuzPlay>:
{
 802999c:	b538      	push	{r3, r4, r5, lr}
    if (sequence == NULL)
 802999e:	4605      	mov	r5, r0
 80299a0:	b908      	cbnz	r0, 80299a6 <gBuzPlay+0xa>
      gCoreHalt();
 80299a2:	f000 ff23 	bl	802a7ec <gCoreHalt>
    if (gbuz_.playing == true)
 80299a6:	4b06      	ldr	r3, [pc, #24]	@ (80299c0 <gBuzPlay+0x24>)
 80299a8:	781a      	ldrb	r2, [r3, #0]
 80299aa:	b93a      	cbnz	r2, 80299bc <gBuzPlay+0x20>
    gbuz_.playing = true;
 80299ac:	2401      	movs	r4, #1
    gBuzPlayNote(gbuz_.sequence->note);
 80299ae:	8828      	ldrh	r0, [r5, #0]
    gbuz_.sequence = (GBuzNoteSequence*)sequence;
 80299b0:	609d      	str	r5, [r3, #8]
    gbuz_.playing = true;
 80299b2:	701c      	strb	r4, [r3, #0]
    gBuzPlayNote(gbuz_.sequence->note);
 80299b4:	f7ff ffd4 	bl	8029960 <gBuzPlayNote>
    answer = true;
 80299b8:	4620      	mov	r0, r4
}
 80299ba:	bd38      	pop	{r3, r4, r5, pc}
  bool answer = false;
 80299bc:	2000      	movs	r0, #0
 80299be:	e7fc      	b.n	80299ba <gBuzPlay+0x1e>
 80299c0:	20040474 	.word	0x20040474

080299c4 <gBuzStop>:
{
 80299c4:	b508      	push	{r3, lr}
  gBuzPlayNote(GBUZ_NOTE_NONE);
 80299c6:	2000      	movs	r0, #0
 80299c8:	f7ff ffca 	bl	8029960 <gBuzPlayNote>
  gbuz_.playing = false;
 80299cc:	2200      	movs	r2, #0
 80299ce:	4b02      	ldr	r3, [pc, #8]	@ (80299d8 <gBuzStop+0x14>)
 80299d0:	701a      	strb	r2, [r3, #0]
  gbuz_.sequence = NULL;
 80299d2:	609a      	str	r2, [r3, #8]
}
 80299d4:	bd08      	pop	{r3, pc}
 80299d6:	bf00      	nop
 80299d8:	20040474 	.word	0x20040474

080299dc <gBuzLoop>:
{
 80299dc:	b510      	push	{r4, lr}
  if (gbuz_.playing == true)
 80299de:	4c0e      	ldr	r4, [pc, #56]	@ (8029a18 <gBuzLoop+0x3c>)
 80299e0:	7823      	ldrb	r3, [r4, #0]
 80299e2:	b1c3      	cbz	r3, 8029a16 <gBuzLoop+0x3a>
    if (gbuz_.sequence != NULL)
 80299e4:	68a3      	ldr	r3, [r4, #8]
 80299e6:	b193      	cbz	r3, 8029a0e <gBuzLoop+0x32>
      if (HAL_GetTick() - gbuz_.time >= gbuz_.sequence->duration)
 80299e8:	f7f8 fa5c 	bl	8021ea4 <HAL_GetTick>
 80299ec:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 80299f0:	1a80      	subs	r0, r0, r2
 80299f2:	685a      	ldr	r2, [r3, #4]
 80299f4:	4290      	cmp	r0, r2
 80299f6:	d30e      	bcc.n	8029a16 <gBuzLoop+0x3a>
        gbuz_.sequence++;
 80299f8:	f103 0208 	add.w	r2, r3, #8
        gBuzPlayNote(gbuz_.sequence->note);
 80299fc:	8918      	ldrh	r0, [r3, #8]
        gbuz_.sequence++;
 80299fe:	60a2      	str	r2, [r4, #8]
        gBuzPlayNote(gbuz_.sequence->note);
 8029a00:	f7ff ffae 	bl	8029960 <gBuzPlayNote>
        if ((gbuz_.sequence->duration == 0) && (gbuz_.sequence->note == GBUZ_NOTE_NONE))
 8029a04:	68a3      	ldr	r3, [r4, #8]
 8029a06:	685a      	ldr	r2, [r3, #4]
 8029a08:	b92a      	cbnz	r2, 8029a16 <gBuzLoop+0x3a>
 8029a0a:	881b      	ldrh	r3, [r3, #0]
 8029a0c:	b91b      	cbnz	r3, 8029a16 <gBuzLoop+0x3a>
}
 8029a0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
          gBuzStop();
 8029a12:	f7ff bfd7 	b.w	80299c4 <gBuzStop>
}
 8029a16:	bd10      	pop	{r4, pc}
 8029a18:	20040474 	.word	0x20040474

08029a1c <gComRxEventCallback>:
 *         the incoming data based on the specified size and may trigger further
 *         actions or state transitions within the communication system.
 */
void gComRxEventCallback(UART_HandleTypeDef *huart, uint16_t size)
{
  gcom_.instance.rx_len = size;
 8029a1c:	4b01      	ldr	r3, [pc, #4]	@ (8029a24 <gComRxEventCallback+0x8>)
 8029a1e:	60d9      	str	r1, [r3, #12]
}
 8029a20:	4770      	bx	lr
 8029a22:	bf00      	nop
 8029a24:	20042480 	.word	0x20042480

08029a28 <gComTxDoneCallback>:
 *         This function should be registered with the UART peripheral to handle transmission
 *         complete events correctly.
 */
void gComTxDoneCallback(UART_HandleTypeDef *huart)
{
  gcom_.instance.tx_done = 1;
 8029a28:	2201      	movs	r2, #1
 8029a2a:	4b01      	ldr	r3, [pc, #4]	@ (8029a30 <gComTxDoneCallback+0x8>)
 8029a2c:	615a      	str	r2, [r3, #20]
}
 8029a2e:	4770      	bx	lr
 8029a30:	20042480 	.word	0x20042480

08029a34 <gComDeInit>:
{
 8029a34:	b510      	push	{r4, lr}
  HAL_UART_Abort(&GCOM_USART);
 8029a36:	4c0b      	ldr	r4, [pc, #44]	@ (8029a64 <gComDeInit+0x30>)
 8029a38:	4620      	mov	r0, r4
 8029a3a:	f7fe fea7 	bl	802878c <HAL_UART_Abort>
  HAL_UART_UnRegisterRxEventCallback(&GCOM_USART);
 8029a3e:	4620      	mov	r0, r4
 8029a40:	f7fe fe34 	bl	80286ac <HAL_UART_UnRegisterRxEventCallback>
  HAL_UART_UnRegisterCallback(&GCOM_USART, HAL_UART_TX_COMPLETE_CB_ID);
 8029a44:	2101      	movs	r1, #1
 8029a46:	4620      	mov	r0, r4
 8029a48:	f7fe fdb0 	bl	80285ac <HAL_UART_UnRegisterCallback>
  HAL_UART_UnRegisterCallback(&GCOM_USART, HAL_UART_ERROR_CB_ID);
 8029a4c:	2104      	movs	r1, #4
 8029a4e:	4620      	mov	r0, r4
 8029a50:	f7fe fdac 	bl	80285ac <HAL_UART_UnRegisterCallback>
}
 8029a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memset(&gcom_, 0, sizeof(GComHandle));
 8029a58:	f242 024c 	movw	r2, #8268	@ 0x204c
 8029a5c:	2100      	movs	r1, #0
 8029a5e:	4802      	ldr	r0, [pc, #8]	@ (8029a68 <gComDeInit+0x34>)
 8029a60:	f001 bcfa 	b.w	802b458 <memset>
 8029a64:	20000358 	.word	0x20000358
 8029a68:	20040480 	.word	0x20040480

08029a6c <gComRespMake>:
    gcom_.instance.tx_done = 0;
 8029a6c:	2300      	movs	r3, #0
{
 8029a6e:	b5f0      	push	{r4, r5, r6, r7, lr}
    gcom_.instance.tx_done = 0;
 8029a70:	4f39      	ldr	r7, [pc, #228]	@ (8029b58 <gComRespMake+0xec>)
{
 8029a72:	4614      	mov	r4, r2
    gcom_.instance.tx_len = 0;
 8029a74:	e9c7 3304 	strd	r3, r3, [r7, #16]
{
 8029a78:	b087      	sub	sp, #28
    if (data == NULL)
 8029a7a:	b131      	cbz	r1, 8029a8a <gComRespMake+0x1e>
    if (length >= GCOM_BUFFER_SIZE - GCOM_RES_MIN_LENGTH)
 8029a7c:	f240 73f6 	movw	r3, #2038	@ 0x7f6
 8029a80:	429a      	cmp	r2, r3
 8029a82:	d903      	bls.n	8029a8c <gComRespMake+0x20>
  bool answer = false;
 8029a84:	2000      	movs	r0, #0
}
 8029a86:	b007      	add	sp, #28
 8029a88:	bdf0      	pop	{r4, r5, r6, r7, pc}
      length = 0;
 8029a8a:	460c      	mov	r4, r1
    gcom_.instance.tx[0] = gcom_.id;
 8029a8c:	4d33      	ldr	r5, [pc, #204]	@ (8029b5c <gComRespMake+0xf0>)
 8029a8e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
    gcom_.instance.tx[1] = (length + 6) >> 8;
 8029a92:	1da6      	adds	r6, r4, #6
    gcom_.instance.tx[0] = gcom_.id;
 8029a94:	f885 3800 	strb.w	r3, [r5, #2048]	@ 0x800
    gcom_.instance.tx[1] = (length + 6) >> 8;
 8029a98:	1233      	asrs	r3, r6, #8
 8029a9a:	f885 3801 	strb.w	r3, [r5, #2049]	@ 0x801
    gcom_.instance.tx[3] = GCOM_CMD_RESP;
 8029a9e:	2301      	movs	r3, #1
    gcom_.instance.tx[4] = error >> 8;
 8029aa0:	ba40      	rev16	r0, r0
    gcom_.instance.tx[2] = (length + 6) & 0x00FF;
 8029aa2:	f885 6802 	strb.w	r6, [r5, #2050]	@ 0x802
    gcom_.instance.tx[3] = GCOM_CMD_RESP;
 8029aa6:	f885 3803 	strb.w	r3, [r5, #2051]	@ 0x803
    gcom_.instance.tx[4] = error >> 8;
 8029aaa:	f8a5 0804 	strh.w	r0, [r5, #2052]	@ 0x804
    if (length != 0)
 8029aae:	bb1c      	cbnz	r4, 8029af8 <gComRespMake+0x8c>
    __HAL_CRC_DR_RESET(&hcrc);
 8029ab0:	4f2b      	ldr	r7, [pc, #172]	@ (8029b60 <gComRespMake+0xf4>)
    if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x1021, CRC_POLYLENGTH_16B) != HAL_OK)
 8029ab2:	f241 0121 	movw	r1, #4129	@ 0x1021
    __HAL_CRC_DR_RESET(&hcrc);
 8029ab6:	683a      	ldr	r2, [r7, #0]
    if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x1021, CRC_POLYLENGTH_16B) != HAL_OK)
 8029ab8:	4638      	mov	r0, r7
    __HAL_CRC_DR_RESET(&hcrc);
 8029aba:	6893      	ldr	r3, [r2, #8]
 8029abc:	f043 0301 	orr.w	r3, r3, #1
 8029ac0:	6093      	str	r3, [r2, #8]
    if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x1021, CRC_POLYLENGTH_16B) != HAL_OK)
 8029ac2:	2208      	movs	r2, #8
 8029ac4:	f7f9 f890 	bl	8022be8 <HAL_CRCEx_Polynomial_Set>
 8029ac8:	2800      	cmp	r0, #0
 8029aca:	d1db      	bne.n	8029a84 <gComRespMake+0x18>
    crc = HAL_CRC_Calculate(&hcrc, (uint32_t*) &gcom_.instance.tx[1], 5 + length);
 8029acc:	1d62      	adds	r2, r4, #5
 8029ace:	4638      	mov	r0, r7
 8029ad0:	4924      	ldr	r1, [pc, #144]	@ (8029b64 <gComRespMake+0xf8>)
 8029ad2:	f7f9 f865 	bl	8022ba0 <HAL_CRC_Calculate>
    gcom_.instance.tx[8 + length] = GCOM_EOF;
 8029ad6:	22f1      	movs	r2, #241	@ 0xf1
    gcom_.instance.tx[6 + length] = crc >> 8;
 8029ad8:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8029adc:	442e      	add	r6, r5
 8029ade:	f886 3800 	strb.w	r3, [r6, #2048]	@ 0x800
    gcom_.instance.tx[7 + length] = crc & 0x00FF;
 8029ae2:	192b      	adds	r3, r5, r4
    gcom_.instance.tx_len = GCOM_RES_MIN_LENGTH + length;
 8029ae4:	f505 5500 	add.w	r5, r5, #8192	@ 0x2000
 8029ae8:	3409      	adds	r4, #9
    gcom_.instance.tx[7 + length] = crc & 0x00FF;
 8029aea:	f883 0807 	strb.w	r0, [r3, #2055]	@ 0x807
    gcom_.instance.tx[8 + length] = GCOM_EOF;
 8029aee:	f883 2808 	strb.w	r2, [r3, #2056]	@ 0x808
    answer = true;
 8029af2:	2001      	movs	r0, #1
    gcom_.instance.tx_len = GCOM_RES_MIN_LENGTH + length;
 8029af4:	612c      	str	r4, [r5, #16]
    answer = true;
 8029af6:	e7c6      	b.n	8029a86 <gComRespMake+0x1a>
      for (uint16_t i = 0; i < length; i++)
 8029af8:	2300      	movs	r3, #0
 8029afa:	4a1b      	ldr	r2, [pc, #108]	@ (8029b68 <gComRespMake+0xfc>)
 8029afc:	3901      	subs	r1, #1
 8029afe:	3301      	adds	r3, #1
        gcom_.instance.tx_encrypted[i + 6] = data[i];
 8029b00:	f811 0f01 	ldrb.w	r0, [r1, #1]!
      for (uint16_t i = 0; i < length; i++)
 8029b04:	b29b      	uxth	r3, r3
 8029b06:	429c      	cmp	r4, r3
        gcom_.instance.tx_encrypted[i + 6] = data[i];
 8029b08:	f802 0f01 	strb.w	r0, [r2, #1]!
      for (uint16_t i = 0; i < length; i++)
 8029b0c:	d1f7      	bne.n	8029afe <gComRespMake+0x92>
      cmox_initialize(NULL);
 8029b0e:	2000      	movs	r0, #0
 8029b10:	f7f6 fd00 	bl	8020514 <cmox_initialize>
			if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x4c11db7, CRC_POLYLENGTH_32B) != HAL_OK)
 8029b14:	2200      	movs	r2, #0
 8029b16:	4915      	ldr	r1, [pc, #84]	@ (8029b6c <gComRespMake+0x100>)
 8029b18:	4811      	ldr	r0, [pc, #68]	@ (8029b60 <gComRespMake+0xf4>)
 8029b1a:	f7f9 f865 	bl	8022be8 <HAL_CRCEx_Polynomial_Set>
 8029b1e:	2800      	cmp	r0, #0
 8029b20:	d1b0      	bne.n	8029a84 <gComRespMake+0x18>
			cipher_result = cmox_cipher_encrypt(CMOX_AES_CTR_ENC_ALGO,
 8029b22:	4b13      	ldr	r3, [pc, #76]	@ (8029b70 <gComRespMake+0x104>)
 8029b24:	4913      	ldr	r1, [pc, #76]	@ (8029b74 <gComRespMake+0x108>)
 8029b26:	9303      	str	r3, [sp, #12]
 8029b28:	2310      	movs	r3, #16
 8029b2a:	9302      	str	r3, [sp, #8]
 8029b2c:	f101 0328 	add.w	r3, r1, #40	@ 0x28
 8029b30:	9301      	str	r3, [sp, #4]
 8029b32:	2320      	movs	r3, #32
 8029b34:	4810      	ldr	r0, [pc, #64]	@ (8029b78 <gComRespMake+0x10c>)
 8029b36:	9104      	str	r1, [sp, #16]
 8029b38:	9300      	str	r3, [sp, #0]
 8029b3a:	4622      	mov	r2, r4
 8029b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8029b7c <gComRespMake+0x110>)
 8029b3e:	6800      	ldr	r0, [r0, #0]
 8029b40:	f2a1 71fe 	subw	r1, r1, #2046	@ 0x7fe
 8029b44:	f7f6 fc3c 	bl	80203c0 <cmox_cipher_encrypt>
			if (cipher_result != CMOX_CIPHER_SUCCESS)
 8029b48:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8029b4c:	d19a      	bne.n	8029a84 <gComRespMake+0x18>
			if (gcom_.instance.tx_len_encrypted != (length))
 8029b4e:	687b      	ldr	r3, [r7, #4]
 8029b50:	429c      	cmp	r4, r3
 8029b52:	d197      	bne.n	8029a84 <gComRespMake+0x18>
 8029b54:	e7ac      	b.n	8029ab0 <gComRespMake+0x44>
 8029b56:	bf00      	nop
 8029b58:	20042480 	.word	0x20042480
 8029b5c:	20040480 	.word	0x20040480
 8029b60:	2000010c 	.word	0x2000010c
 8029b64:	20040c81 	.word	0x20040c81
 8029b68:	20041c85 	.word	0x20041c85
 8029b6c:	04c11db7 	.word	0x04c11db7
 8029b70:	20040c86 	.word	0x20040c86
 8029b74:	20042484 	.word	0x20042484
 8029b78:	0802c1fc 	.word	0x0802c1fc
 8029b7c:	0802c301 	.word	0x0802c301

08029b80 <gComSetStatusCode>:
  gcom_.status_code = status_code;
 8029b80:	4b01      	ldr	r3, [pc, #4]	@ (8029b88 <gComSetStatusCode+0x8>)
 8029b82:	8558      	strh	r0, [r3, #42]	@ 0x2a
}
 8029b84:	4770      	bx	lr
 8029b86:	bf00      	nop
 8029b88:	20042480 	.word	0x20042480

08029b8c <gComGetStatusCode>:
}
 8029b8c:	4b01      	ldr	r3, [pc, #4]	@ (8029b94 <gComGetStatusCode+0x8>)
 8029b8e:	8d58      	ldrh	r0, [r3, #42]	@ 0x2a
 8029b90:	4770      	bx	lr
 8029b92:	bf00      	nop
 8029b94:	20042480 	.word	0x20042480

08029b98 <gComRxEnable>:
 *         If an error occurs during the setup, the communication state is set to an error state.
 *         The function returns true if the reception is successfully enabled, and false if
 *         an error occurs during the process.
 */
bool gComRxEnable(void)
{
 8029b98:	b570      	push	{r4, r5, r6, lr}
  {
    gcom_.error = GCOM_ERR_NONE;
    gcom_.instance.rx_len = 0;
    gcom_.instance.tx_done = 0;
    gcom_.instance.tx_len = 0;
    __HAL_UART_CLEAR_FLAG(&GCOM_USART, 0xFFFFFFFF);
 8029b9a:	f04f 32ff 	mov.w	r2, #4294967295
    gcom_.error = GCOM_ERR_NONE;
 8029b9e:	2400      	movs	r4, #0
    __HAL_UART_CLEAR_FLAG(&GCOM_USART, 0xFFFFFFFF);
 8029ba0:	4e0f      	ldr	r6, [pc, #60]	@ (8029be0 <gComRxEnable+0x48>)
    gcom_.error = GCOM_ERR_NONE;
 8029ba2:	4d10      	ldr	r5, [pc, #64]	@ (8029be4 <gComRxEnable+0x4c>)
    __HAL_UART_CLEAR_FLAG(&GCOM_USART, 0xFFFFFFFF);
 8029ba4:	6833      	ldr	r3, [r6, #0]
    gcom_.instance.tx_len = 0;
 8029ba6:	e9c5 4404 	strd	r4, r4, [r5, #16]
    gcom_.error = GCOM_ERR_NONE;
 8029baa:	846c      	strh	r4, [r5, #34]	@ 0x22
    gcom_.instance.rx_len = 0;
 8029bac:	60ec      	str	r4, [r5, #12]
    if (HAL_UARTEx_ReceiveToIdle_DMA(&GCOM_USART, gcom_.instance.rx, GCOM_BUFFER_SIZE) != HAL_OK)
 8029bae:	4630      	mov	r0, r6
    __HAL_UART_CLEAR_FLAG(&GCOM_USART, 0xFFFFFFFF);
 8029bb0:	621a      	str	r2, [r3, #32]
    if (HAL_UARTEx_ReceiveToIdle_DMA(&GCOM_USART, gcom_.instance.rx, GCOM_BUFFER_SIZE) != HAL_OK)
 8029bb2:	f5a5 5100 	sub.w	r1, r5, #8192	@ 0x2000
 8029bb6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8029bba:	f7ff fb4d 	bl	8029258 <HAL_UARTEx_ReceiveToIdle_DMA>
 8029bbe:	4603      	mov	r3, r0
 8029bc0:	b950      	cbnz	r0, 8029bd8 <gComRxEnable+0x40>
    {
      gcom_.state = GCOM_STATE_ERROR;
      break;
    }
    __HAL_DMA_DISABLE_IT(GCOM_USART.hdmarx, DMA_IT_HT);
 8029bc2:	2001      	movs	r0, #1
 8029bc4:	f8d6 2080 	ldr.w	r2, [r6, #128]	@ 0x80
 8029bc8:	6811      	ldr	r1, [r2, #0]
 8029bca:	694a      	ldr	r2, [r1, #20]
 8029bcc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8029bd0:	614a      	str	r2, [r1, #20]
      gcom_.state = GCOM_STATE_ERROR;
 8029bd2:	f885 3020 	strb.w	r3, [r5, #32]
    answer = true;

  } while (0);

  return answer;
}
 8029bd6:	bd70      	pop	{r4, r5, r6, pc}
 8029bd8:	2304      	movs	r3, #4
  bool answer = false;
 8029bda:	4620      	mov	r0, r4
 8029bdc:	e7f9      	b.n	8029bd2 <gComRxEnable+0x3a>
 8029bde:	bf00      	nop
 8029be0:	20000358 	.word	0x20000358
 8029be4:	20042480 	.word	0x20042480

08029be8 <gComInit>:
{
 8029be8:	b510      	push	{r4, lr}
  memset(&gcom_, 0, sizeof(GComHandle));
 8029bea:	f242 024c 	movw	r2, #8268	@ 0x204c
 8029bee:	2100      	movs	r1, #0
 8029bf0:	4821      	ldr	r0, [pc, #132]	@ (8029c78 <gComInit+0x90>)
 8029bf2:	f001 fc31 	bl	802b458 <memset>
  MX_CRC_Init();
 8029bf6:	f7f7 fc33 	bl	8021460 <MX_CRC_Init>
  MX_USART1_UART_Init();
 8029bfa:	f7f7 ffb3 	bl	8021b64 <MX_USART1_UART_Init>
  gcom_.id = id;
 8029bfe:	23f0      	movs	r3, #240	@ 0xf0
 8029c00:	4c1e      	ldr	r4, [pc, #120]	@ (8029c7c <gComInit+0x94>)
 8029c02:	f884 3027 	strb.w	r3, [r4, #39]	@ 0x27
  gcom_.instance.sync_time = HAL_GetTick();
 8029c06:	f7f8 f94d 	bl	8021ea4 <HAL_GetTick>
 8029c0a:	61e0      	str	r0, [r4, #28]
  if (!gInfoReadIv(gcom_.iv))
 8029c0c:	f104 002c 	add.w	r0, r4, #44	@ 0x2c
 8029c10:	f000 ff0c 	bl	802aa2c <gInfoReadIv>
 8029c14:	b908      	cbnz	r0, 8029c1a <gComInit+0x32>
  	gCoreHalt();
 8029c16:	f000 fde9 	bl	802a7ec <gCoreHalt>
  if (!gInfoReadIv(gcom_.iv_tmp))
 8029c1a:	4819      	ldr	r0, [pc, #100]	@ (8029c80 <gComInit+0x98>)
 8029c1c:	f000 ff06 	bl	802aa2c <gInfoReadIv>
 8029c20:	b908      	cbnz	r0, 8029c26 <gComInit+0x3e>
		gCoreHalt();
 8029c22:	f000 fde3 	bl	802a7ec <gCoreHalt>
  if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x1021, CRC_POLYLENGTH_16B) != HAL_OK)
 8029c26:	2208      	movs	r2, #8
 8029c28:	f241 0121 	movw	r1, #4129	@ 0x1021
 8029c2c:	4815      	ldr	r0, [pc, #84]	@ (8029c84 <gComInit+0x9c>)
 8029c2e:	f7f8 ffdb 	bl	8022be8 <HAL_CRCEx_Polynomial_Set>
 8029c32:	b108      	cbz	r0, 8029c38 <gComInit+0x50>
    gCoreHalt();
 8029c34:	f000 fdda 	bl	802a7ec <gCoreHalt>
  if (HAL_UART_RegisterRxEventCallback(&GCOM_USART, gComRxEventCallback) != HAL_OK)
 8029c38:	4913      	ldr	r1, [pc, #76]	@ (8029c88 <gComInit+0xa0>)
 8029c3a:	4814      	ldr	r0, [pc, #80]	@ (8029c8c <gComInit+0xa4>)
 8029c3c:	f7fe fd24 	bl	8028688 <HAL_UART_RegisterRxEventCallback>
 8029c40:	b108      	cbz	r0, 8029c46 <gComInit+0x5e>
    gCoreHalt();
 8029c42:	f000 fdd3 	bl	802a7ec <gCoreHalt>
  if (HAL_UART_RegisterCallback(&GCOM_USART, HAL_UART_TX_COMPLETE_CB_ID, gComTxDoneCallback)
 8029c46:	2101      	movs	r1, #1
 8029c48:	4a11      	ldr	r2, [pc, #68]	@ (8029c90 <gComInit+0xa8>)
 8029c4a:	4810      	ldr	r0, [pc, #64]	@ (8029c8c <gComInit+0xa4>)
 8029c4c:	f7fe fc66 	bl	802851c <HAL_UART_RegisterCallback>
 8029c50:	b108      	cbz	r0, 8029c56 <gComInit+0x6e>
    gCoreHalt();
 8029c52:	f000 fdcb 	bl	802a7ec <gCoreHalt>
  if (HAL_UART_RegisterCallback(&GCOM_USART, HAL_UART_ERROR_CB_ID, gComErrorCallback) != HAL_OK)
 8029c56:	2104      	movs	r1, #4
 8029c58:	4a0e      	ldr	r2, [pc, #56]	@ (8029c94 <gComInit+0xac>)
 8029c5a:	480c      	ldr	r0, [pc, #48]	@ (8029c8c <gComInit+0xa4>)
 8029c5c:	f7fe fc5e 	bl	802851c <HAL_UART_RegisterCallback>
 8029c60:	b108      	cbz	r0, 8029c66 <gComInit+0x7e>
    gCoreHalt();
 8029c62:	f000 fdc3 	bl	802a7ec <gCoreHalt>
  if (gComRxEnable() == false)
 8029c66:	f7ff ff97 	bl	8029b98 <gComRxEnable>
 8029c6a:	b918      	cbnz	r0, 8029c74 <gComInit+0x8c>
}
 8029c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    gCoreHalt();
 8029c70:	f000 bdbc 	b.w	802a7ec <gCoreHalt>
}
 8029c74:	bd10      	pop	{r4, pc}
 8029c76:	bf00      	nop
 8029c78:	20040480 	.word	0x20040480
 8029c7c:	20042480 	.word	0x20042480
 8029c80:	200424bc 	.word	0x200424bc
 8029c84:	2000010c 	.word	0x2000010c
 8029c88:	08029a1d 	.word	0x08029a1d
 8029c8c:	20000358 	.word	0x20000358
 8029c90:	08029a29 	.word	0x08029a29
 8029c94:	08029c99 	.word	0x08029c99

08029c98 <gComErrorCallback>:
  gComRxEnable();
 8029c98:	f7ff bf7e 	b.w	8029b98 <gComRxEnable>

08029c9c <gComRespSend>:
 *         broadcast, no data is sent; the function sets the communication state to IDLE
 *         and enables UART reception mode.
 *         The function returns true if the response is initiated successfully.
 */
bool gComRespSend(void)
{
 8029c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  bool answer = false;
  do
  {
    if (gcom_.is_broadcast == 0)
 8029c9e:	4d1a      	ldr	r5, [pc, #104]	@ (8029d08 <gComRespSend+0x6c>)
 8029ca0:	f895 4025 	ldrb.w	r4, [r5, #37]	@ 0x25
 8029ca4:	bb54      	cbnz	r4, 8029cfc <gComRespSend+0x60>
    {
#if ((defined DEBUG) && (GCOM_DEBUG == 1))
			dprintf("gCom TX [ ");
 8029ca6:	4819      	ldr	r0, [pc, #100]	@ (8029d0c <gComRespSend+0x70>)
 8029ca8:	f001 fa44 	bl	802b134 <iprintf>
			for (int i = 0; i < gcom_.instance.tx_len; i++)
 8029cac:	4e18      	ldr	r6, [pc, #96]	@ (8029d10 <gComRespSend+0x74>)
			{
				dprintf("%02X ", gcom_.instance.tx[i]);
 8029cae:	4f19      	ldr	r7, [pc, #100]	@ (8029d14 <gComRespSend+0x78>)
			for (int i = 0; i < gcom_.instance.tx_len; i++)
 8029cb0:	692b      	ldr	r3, [r5, #16]
 8029cb2:	42a3      	cmp	r3, r4
 8029cb4:	d81b      	bhi.n	8029cee <gComRespSend+0x52>
			}
			dprintf("]\r\n\r\n");
 8029cb6:	4818      	ldr	r0, [pc, #96]	@ (8029d18 <gComRespSend+0x7c>)
 8029cb8:	f001 faa4 	bl	802b204 <puts>
#endif
      gcom_.instance.tx_time = HAL_GetTick();
 8029cbc:	f7f8 f8f2 	bl	8021ea4 <HAL_GetTick>
      __HAL_UART_CLEAR_FLAG(&GCOM_USART, 0xFFFFFFFF);
 8029cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8029cc4:	4c15      	ldr	r4, [pc, #84]	@ (8029d1c <gComRespSend+0x80>)
      gcom_.instance.tx_time = HAL_GetTick();
 8029cc6:	61a8      	str	r0, [r5, #24]
      __HAL_UART_CLEAR_FLAG(&GCOM_USART, 0xFFFFFFFF);
 8029cc8:	6823      	ldr	r3, [r4, #0]
      if (HAL_UART_Transmit_DMA(&GCOM_USART, gcom_.instance.tx, gcom_.instance.tx_len) != HAL_OK)
 8029cca:	4620      	mov	r0, r4
      __HAL_UART_CLEAR_FLAG(&GCOM_USART, 0xFFFFFFFF);
 8029ccc:	621a      	str	r2, [r3, #32]
      if (HAL_UART_Transmit_DMA(&GCOM_USART, gcom_.instance.tx, gcom_.instance.tx_len) != HAL_OK)
 8029cce:	4914      	ldr	r1, [pc, #80]	@ (8029d20 <gComRespSend+0x84>)
 8029cd0:	8a2a      	ldrh	r2, [r5, #16]
 8029cd2:	f7fe fcff 	bl	80286d4 <HAL_UART_Transmit_DMA>
 8029cd6:	b9a0      	cbnz	r0, 8029d02 <gComRespSend+0x66>
      {
        break;
      }
      __HAL_DMA_DISABLE_IT(GCOM_USART.hdmatx, DMA_IT_HT);
 8029cd8:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8029cda:	681a      	ldr	r2, [r3, #0]
 8029cdc:	6953      	ldr	r3, [r2, #20]
 8029cde:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8029ce2:	6153      	str	r3, [r2, #20]
      gcom_.state = GCOM_STATE_SENDING;
 8029ce4:	2303      	movs	r3, #3
 8029ce6:	f885 3020 	strb.w	r3, [r5, #32]
    }
    else
    {
      gComRxEnable();
    }
    answer = true;
 8029cea:	2001      	movs	r0, #1

  } while (0);

  return answer;
}
 8029cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				dprintf("%02X ", gcom_.instance.tx[i]);
 8029cee:	4638      	mov	r0, r7
 8029cf0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8029cf4:	f001 fa1e 	bl	802b134 <iprintf>
			for (int i = 0; i < gcom_.instance.tx_len; i++)
 8029cf8:	3401      	adds	r4, #1
 8029cfa:	e7d9      	b.n	8029cb0 <gComRespSend+0x14>
      gComRxEnable();
 8029cfc:	f7ff ff4c 	bl	8029b98 <gComRxEnable>
 8029d00:	e7f3      	b.n	8029cea <gComRespSend+0x4e>
  bool answer = false;
 8029d02:	2000      	movs	r0, #0
 8029d04:	e7f2      	b.n	8029cec <gComRespSend+0x50>
 8029d06:	bf00      	nop
 8029d08:	20042480 	.word	0x20042480
 8029d0c:	0802c2cc 	.word	0x0802c2cc
 8029d10:	20040c7f 	.word	0x20040c7f
 8029d14:	0802c2d7 	.word	0x0802c2d7
 8029d18:	0802c2dd 	.word	0x0802c2dd
 8029d1c:	20000358 	.word	0x20000358
 8029d20:	20040c80 	.word	0x20040c80

08029d24 <gComStateIdle>:
 *         `NVIC_SystemReset()`. Additionally, if the synchronization timeout is exceeded,
 *         it resets the synchronization time and calls the synchronization timeout callback
 *         function. This allows for proper handling of timeouts in the communication state.
 */
void gComStateIdle(void)
{
 8029d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (gcom_.instance.rx_len > 0)
 8029d26:	4c21      	ldr	r4, [pc, #132]	@ (8029dac <gComStateIdle+0x88>)
 8029d28:	68e3      	ldr	r3, [r4, #12]
 8029d2a:	b17b      	cbz	r3, 8029d4c <gComStateIdle+0x28>
  {
#if ((defined DEBUG) && (GCOM_DEBUG == 1))
  	dprintf("gCom RX [ ");
 8029d2c:	4820      	ldr	r0, [pc, #128]	@ (8029db0 <gComStateIdle+0x8c>)
 8029d2e:	f001 fa01 	bl	802b134 <iprintf>
  	for (int i = 0; i < gcom_.instance.rx_len; i++)
 8029d32:	2500      	movs	r5, #0
  	{
  		dprintf("%02X ", gcom_.instance.rx[i]);
 8029d34:	4f1f      	ldr	r7, [pc, #124]	@ (8029db4 <gComStateIdle+0x90>)
 8029d36:	f5a4 5600 	sub.w	r6, r4, #8192	@ 0x2000
  	for (int i = 0; i < gcom_.instance.rx_len; i++)
 8029d3a:	68e3      	ldr	r3, [r4, #12]
 8029d3c:	42ab      	cmp	r3, r5
 8029d3e:	d816      	bhi.n	8029d6e <gComStateIdle+0x4a>
  	}
		dprintf("]\r\n");
 8029d40:	481d      	ldr	r0, [pc, #116]	@ (8029db8 <gComStateIdle+0x94>)
 8029d42:	f001 fa5f 	bl	802b204 <puts>
#endif
    gcom_.state = GCOM_STATE_GOT_DATA;
 8029d46:	2301      	movs	r3, #1
 8029d48:	f884 3020 	strb.w	r3, [r4, #32]
  }
  if (gcom_.restart_req == 1)
 8029d4c:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8029d50:	2b01      	cmp	r3, #1
 8029d52:	d113      	bne.n	8029d7c <gComStateIdle+0x58>
  __ASM volatile ("dsb 0xF":::"memory");
 8029d54:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8029d58:	4918      	ldr	r1, [pc, #96]	@ (8029dbc <gComStateIdle+0x98>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8029d5a:	4b19      	ldr	r3, [pc, #100]	@ (8029dc0 <gComStateIdle+0x9c>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8029d5c:	68ca      	ldr	r2, [r1, #12]
 8029d5e:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8029d62:	4313      	orrs	r3, r2
 8029d64:	60cb      	str	r3, [r1, #12]
 8029d66:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8029d6a:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8029d6c:	e7fd      	b.n	8029d6a <gComStateIdle+0x46>
  		dprintf("%02X ", gcom_.instance.rx[i]);
 8029d6e:	4638      	mov	r0, r7
 8029d70:	f816 1b01 	ldrb.w	r1, [r6], #1
 8029d74:	f001 f9de 	bl	802b134 <iprintf>
  	for (int i = 0; i < gcom_.instance.rx_len; i++)
 8029d78:	3501      	adds	r5, #1
 8029d7a:	e7de      	b.n	8029d3a <gComStateIdle+0x16>
  {
    NVIC_SystemReset();
  }
  if ((gcom_.is_open == 1) && (gcom_.sync_timeout_called == 0))
 8029d7c:	f894 5026 	ldrb.w	r5, [r4, #38]	@ 0x26
 8029d80:	2d01      	cmp	r5, #1
 8029d82:	d112      	bne.n	8029daa <gComStateIdle+0x86>
 8029d84:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8029d88:	b97b      	cbnz	r3, 8029daa <gComStateIdle+0x86>
  {
    if (HAL_GetTick() - gcom_.instance.sync_time >= GCOM_SYNC_TIMEOUT)
 8029d8a:	f7f8 f88b 	bl	8021ea4 <HAL_GetTick>
 8029d8e:	69e3      	ldr	r3, [r4, #28]
 8029d90:	1ac0      	subs	r0, r0, r3
 8029d92:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8029d96:	d308      	bcc.n	8029daa <gComStateIdle+0x86>
    {
      gcom_.instance.sync_time = HAL_GetTick();
 8029d98:	f7f8 f884 	bl	8021ea4 <HAL_GetTick>
      gcom_.sync_timeout_called = 1;
 8029d9c:	f884 5028 	strb.w	r5, [r4, #40]	@ 0x28
      gcom_.instance.sync_time = HAL_GetTick();
 8029da0:	61e0      	str	r0, [r4, #28]
      gComCallbackSyncTimeout();
    }
  }
}
 8029da2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      gComCallbackSyncTimeout();
 8029da6:	f000 b9fc 	b.w	802a1a2 <gComCallbackSyncTimeout>
}
 8029daa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8029dac:	20042480 	.word	0x20042480
 8029db0:	0802c2e2 	.word	0x0802c2e2
 8029db4:	0802c2d7 	.word	0x0802c2d7
 8029db8:	0802c2ed 	.word	0x0802c2ed
 8029dbc:	e000ed00 	.word	0xe000ed00
 8029dc0:	05fa0004 	.word	0x05fa0004

08029dc4 <gComStateGotData>:
 *         `GCOM_STATE_SENDING` to respond with an error. If the data is valid, it sets the
 *         communication state to `GCOM_STATE_SEMANTIC_CHECK`. It also determines whether the
 *         received message is a broadcast or not and enables RX mode if transitioning to idle.
 */
void gComStateGotData(void)
{
 8029dc4:	b570      	push	{r4, r5, r6, lr}
  GComState next_state = GCOM_STATE_IDLE;
  do
  {
    uint16_t crc = 0;
    if (gcom_.instance.rx_len < GCOM_REQ_MIN_LENGTH)
 8029dc6:	4d29      	ldr	r5, [pc, #164]	@ (8029e6c <gComStateGotData+0xa8>)
 8029dc8:	f505 5400 	add.w	r4, r5, #8192	@ 0x2000
 8029dcc:	68e3      	ldr	r3, [r4, #12]
 8029dce:	2b06      	cmp	r3, #6
 8029dd0:	d93b      	bls.n	8029e4a <gComStateGotData+0x86>
    {
      break;
    }
    if (!((gcom_.instance.rx[0] == gcom_.id) || (gcom_.instance.rx[0] == GCOM_SOF_BROADCAST)))
 8029dd2:	782a      	ldrb	r2, [r5, #0]
 8029dd4:	f894 1027 	ldrb.w	r1, [r4, #39]	@ 0x27
 8029dd8:	4291      	cmp	r1, r2
 8029dda:	d001      	beq.n	8029de0 <gComStateGotData+0x1c>
 8029ddc:	2aef      	cmp	r2, #239	@ 0xef
 8029dde:	d134      	bne.n	8029e4a <gComStateGotData+0x86>
    {
      break;
    }
    if (gcom_.instance.rx[gcom_.instance.rx_len - 1] != GCOM_EOF)
 8029de0:	18ea      	adds	r2, r5, r3
 8029de2:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 8029de6:	2af1      	cmp	r2, #241	@ 0xf1
 8029de8:	d133      	bne.n	8029e52 <gComStateGotData+0x8e>
    {
      gcom_.error = GCOM_ERR_EOF;
      next_state = GCOM_STATE_SENDING;
      break;
    }
    if ((((uint16_t)gcom_.instance.rx[1] * 256) + (uint16_t)gcom_.instance.rx[2]) != gcom_.instance.rx_len - 3)
 8029dea:	7869      	ldrb	r1, [r5, #1]
 8029dec:	78aa      	ldrb	r2, [r5, #2]
 8029dee:	3b03      	subs	r3, #3
 8029df0:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8029df4:	429a      	cmp	r2, r3
 8029df6:	d12c      	bne.n	8029e52 <gComStateGotData+0x8e>
    {
      gcom_.error = GCOM_ERR_EOF;                                   // it does not exist correct error in list
      next_state = GCOM_STATE_SENDING;
      break;
    }
    __HAL_CRC_DR_RESET(&hcrc);
 8029df8:	4e1d      	ldr	r6, [pc, #116]	@ (8029e70 <gComStateGotData+0xac>)
    if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x1021, CRC_POLYLENGTH_16B) != HAL_OK)
 8029dfa:	f241 0121 	movw	r1, #4129	@ 0x1021
    __HAL_CRC_DR_RESET(&hcrc);
 8029dfe:	6832      	ldr	r2, [r6, #0]
    if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x1021, CRC_POLYLENGTH_16B) != HAL_OK)
 8029e00:	4630      	mov	r0, r6
    __HAL_CRC_DR_RESET(&hcrc);
 8029e02:	6893      	ldr	r3, [r2, #8]
 8029e04:	f043 0301 	orr.w	r3, r3, #1
 8029e08:	6093      	str	r3, [r2, #8]
    if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x1021, CRC_POLYLENGTH_16B) != HAL_OK)
 8029e0a:	2208      	movs	r2, #8
 8029e0c:	f7f8 feec 	bl	8022be8 <HAL_CRCEx_Polynomial_Set>
 8029e10:	b9d8      	cbnz	r0, 8029e4a <gComStateGotData+0x86>
    {
      break;
    }
    crc = HAL_CRC_Calculate(&hcrc, (uint32_t*)&gcom_.instance.rx[1], gcom_.instance.rx_len - 4);
 8029e12:	68e2      	ldr	r2, [r4, #12]
 8029e14:	4630      	mov	r0, r6
 8029e16:	3a04      	subs	r2, #4
 8029e18:	4916      	ldr	r1, [pc, #88]	@ (8029e74 <gComStateGotData+0xb0>)
 8029e1a:	f7f8 fec1 	bl	8022ba0 <HAL_CRC_Calculate>
    if (crc != (gcom_.instance.rx[gcom_.instance.rx_len - 3] << 8 | gcom_.instance.rx[gcom_.instance.rx_len - 2]))
 8029e1e:	68e3      	ldr	r3, [r4, #12]
 8029e20:	b280      	uxth	r0, r0
 8029e22:	442b      	add	r3, r5
 8029e24:	f813 2c03 	ldrb.w	r2, [r3, #-3]
 8029e28:	f813 3c02 	ldrb.w	r3, [r3, #-2]
 8029e2c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8029e30:	4298      	cmp	r0, r3
 8029e32:	d118      	bne.n	8029e66 <gComStateGotData+0xa2>
    {
      gcom_.error = GCOM_ERR_CRC;
      next_state = GCOM_STATE_SENDING;
      break;
    }
    if (gcom_.instance.rx[0] == GCOM_SOF_BROADCAST)
 8029e34:	782b      	ldrb	r3, [r5, #0]
 8029e36:	f1a3 02ef 	sub.w	r2, r3, #239	@ 0xef
 8029e3a:	4253      	negs	r3, r2
 8029e3c:	4153      	adcs	r3, r2
 8029e3e:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
    gComRespMake(gcom_.error, NULL, 0);
    gComRespSend();
  }
  else if (next_state == GCOM_STATE_SEMANTIC_CHECK)
  {
    gcom_.state = GCOM_STATE_SEMANTIC_CHECK;
 8029e42:	2302      	movs	r3, #2
 8029e44:	f884 3020 	strb.w	r3, [r4, #32]
  }
}
 8029e48:	bd70      	pop	{r4, r5, r6, pc}
 8029e4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    gComRxEnable();
 8029e4e:	f7ff bea3 	b.w	8029b98 <gComRxEnable>
 8029e52:	2004      	movs	r0, #4
    gComRespMake(gcom_.error, NULL, 0);
 8029e54:	2200      	movs	r2, #0
 8029e56:	4611      	mov	r1, r2
      gcom_.error = GCOM_ERR_EOF;
 8029e58:	8460      	strh	r0, [r4, #34]	@ 0x22
    gComRespMake(gcom_.error, NULL, 0);
 8029e5a:	f7ff fe07 	bl	8029a6c <gComRespMake>
}
 8029e5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    gComRespSend();
 8029e62:	f7ff bf1b 	b.w	8029c9c <gComRespSend>
 8029e66:	2003      	movs	r0, #3
 8029e68:	e7f4      	b.n	8029e54 <gComStateGotData+0x90>
 8029e6a:	bf00      	nop
 8029e6c:	20040480 	.word	0x20040480
 8029e70:	2000010c 	.word	0x2000010c
 8029e74:	20040481 	.word	0x20040481

08029e78 <gComStateSemanticCheck>:
 *         - If no valid response is generated during the command execution, it prepares a
 *           semantic error response.
 *         - The sync time is updated if a valid response is generated.
 */
void gComStateSemanticCheck()
{
 8029e78:	b5f0      	push	{r4, r5, r6, r7, lr}
  do
  {
#if GCOM_ENC_DEC == 1
    bool skip_check_counter = false;
    cmox_cipher_retval_t cipher_result;
    if ((gcom_.instance.rx[GCOM_REQ_CMD_OFFSET] == GCOM_CMD_SET_IV) ||
 8029e7a:	4e38      	ldr	r6, [pc, #224]	@ (8029f5c <gComStateSemanticCheck+0xe4>)
{
 8029e7c:	b087      	sub	sp, #28
    		(gcom_.instance.rx[GCOM_REQ_CMD_OFFSET] == GCOM_CMD_OPEN_PORT) ||
 8029e7e:	78f3      	ldrb	r3, [r6, #3]
 8029e80:	f506 5400 	add.w	r4, r6, #8192	@ 0x2000
    if ((gcom_.instance.rx[GCOM_REQ_CMD_OFFSET] == GCOM_CMD_SET_IV) ||
 8029e84:	3b2d      	subs	r3, #45	@ 0x2d
 8029e86:	2b02      	cmp	r3, #2
 8029e88:	d842      	bhi.n	8029f10 <gComStateSemanticCheck+0x98>
				(gcom_.instance.rx[GCOM_REQ_CMD_OFFSET] == GCOM_CMD_CLOSE_PORT))
    {
      skip_check_counter = true;
      gcom_.instance.crypto_counter = 1;
 8029e8a:	2301      	movs	r3, #1
 8029e8c:	60a3      	str	r3, [r4, #8]
      for (int i = 0; i < 16; i++)
      {
        gcom_.iv[i] = gcom_iv_[i];
 8029e8e:	4b34      	ldr	r3, [pc, #208]	@ (8029f60 <gComStateSemanticCheck+0xe8>)
 8029e90:	f104 052c 	add.w	r5, r4, #44	@ 0x2c
 8029e94:	f103 0710 	add.w	r7, r3, #16
 8029e98:	462a      	mov	r2, r5
 8029e9a:	6818      	ldr	r0, [r3, #0]
 8029e9c:	6859      	ldr	r1, [r3, #4]
 8029e9e:	3308      	adds	r3, #8
 8029ea0:	c203      	stmia	r2!, {r0, r1}
 8029ea2:	42bb      	cmp	r3, r7
 8029ea4:	4615      	mov	r5, r2
 8029ea6:	d1f7      	bne.n	8029e98 <gComStateSemanticCheck+0x20>
      skip_check_counter = true;
 8029ea8:	2501      	movs	r5, #1
    	for (int i = 0; i < 16; i++)
			{
				gcom_.iv[i] = gcom_.iv_tmp[i];
			}
    }
    cmox_initialize(NULL);
 8029eaa:	2000      	movs	r0, #0
 8029eac:	f7f6 fb32 	bl	8020514 <cmox_initialize>
    if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x4c11db7, CRC_POLYLENGTH_32B) != HAL_OK)
 8029eb0:	2200      	movs	r2, #0
 8029eb2:	492c      	ldr	r1, [pc, #176]	@ (8029f64 <gComStateSemanticCheck+0xec>)
 8029eb4:	482c      	ldr	r0, [pc, #176]	@ (8029f68 <gComStateSemanticCheck+0xf0>)
 8029eb6:	f7f8 fe97 	bl	8022be8 <HAL_CRCEx_Polynomial_Set>
 8029eba:	2800      	cmp	r0, #0
 8029ebc:	d138      	bne.n	8029f30 <gComStateSemanticCheck+0xb8>
    {
      break;
    }
    cipher_result = cmox_cipher_decrypt(CMOX_AES_CTR_DEC_ALGO,
 8029ebe:	2310      	movs	r3, #16
            &gcom_.instance.rx[GCOM_REQ_DATA_OFFSET],
            gcom_.instance.rx_len - GCOM_REQ_MIN_LENGTH,
 8029ec0:	68e2      	ldr	r2, [r4, #12]
    cipher_result = cmox_cipher_decrypt(CMOX_AES_CTR_DEC_ALGO,
 8029ec2:	9302      	str	r3, [sp, #8]
 8029ec4:	4b29      	ldr	r3, [pc, #164]	@ (8029f6c <gComStateSemanticCheck+0xf4>)
 8029ec6:	4f2a      	ldr	r7, [pc, #168]	@ (8029f70 <gComStateSemanticCheck+0xf8>)
 8029ec8:	9301      	str	r3, [sp, #4]
 8029eca:	2320      	movs	r3, #32
 8029ecc:	4829      	ldr	r0, [pc, #164]	@ (8029f74 <gComStateSemanticCheck+0xfc>)
 8029ece:	9300      	str	r3, [sp, #0]
 8029ed0:	6800      	ldr	r0, [r0, #0]
 8029ed2:	4b29      	ldr	r3, [pc, #164]	@ (8029f78 <gComStateSemanticCheck+0x100>)
 8029ed4:	9404      	str	r4, [sp, #16]
 8029ed6:	9703      	str	r7, [sp, #12]
 8029ed8:	3a07      	subs	r2, #7
 8029eda:	f6a7 71fc 	subw	r1, r7, #4092	@ 0xffc
 8029ede:	f7f6 fa9b 	bl	8020418 <cmox_cipher_decrypt>
            gcom_key_, sizeof(gcom_key_),
            gcom_.iv, sizeof(gcom_.iv),
            gcom_.instance.rx_decrypted,
            (size_t*)&gcom_.instance.rx_len_decrypted);

    if (cipher_result != CMOX_CIPHER_SUCCESS)
 8029ee2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8029ee6:	d123      	bne.n	8029f30 <gComStateSemanticCheck+0xb8>
    {
      break;
    }
    if (!skip_check_counter)
 8029ee8:	b955      	cbnz	r5, 8029f00 <gComStateSemanticCheck+0x88>
    {
      if ((((uint16_t)((gcom_.instance.rx_decrypted[0] << 8) | gcom_.instance.rx_decrypted[1]) - (uint16_t)gcom_.instance.crypto_counter) == 1) ||
 8029eea:	8839      	ldrh	r1, [r7, #0]
 8029eec:	8922      	ldrh	r2, [r4, #8]
 8029eee:	ba4b      	rev16	r3, r1
 8029ef0:	b29b      	uxth	r3, r3
 8029ef2:	1a9a      	subs	r2, r3, r2
 8029ef4:	2a01      	cmp	r2, #1
 8029ef6:	d002      	beq.n	8029efe <gComStateSemanticCheck+0x86>
 8029ef8:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8029efc:	d110      	bne.n	8029f20 <gComStateSemanticCheck+0xa8>
    		 ((uint16_t)((gcom_.instance.rx_decrypted[0] << 8) | gcom_.instance.rx_decrypted[1]) == 1))
      {
        gcom_.instance.crypto_counter = (gcom_.instance.rx_decrypted[0] << 8) | gcom_.instance.rx_decrypted[1];
 8029efe:	60a3      	str	r3, [r4, #8]
        }
        break;
      }
    }
#endif
    gComCallbackCmd(gcom_.instance.rx[GCOM_REQ_CMD_OFFSET], GCOM_DATA_PTR, GCOM_DATA_LEN);
 8029f00:	6822      	ldr	r2, [r4, #0]
 8029f02:	491e      	ldr	r1, [pc, #120]	@ (8029f7c <gComStateSemanticCheck+0x104>)
 8029f04:	3a02      	subs	r2, #2
 8029f06:	78f0      	ldrb	r0, [r6, #3]
 8029f08:	b292      	uxth	r2, r2
 8029f0a:	f000 fb33 	bl	802a574 <gComCallbackCmd>
 8029f0e:	e00f      	b.n	8029f30 <gComStateSemanticCheck+0xb8>
				gcom_.iv[i] = gcom_.iv_tmp[i];
 8029f10:	4d16      	ldr	r5, [pc, #88]	@ (8029f6c <gComStateSemanticCheck+0xf4>)
 8029f12:	f105 0310 	add.w	r3, r5, #16
 8029f16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8029f18:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    bool skip_check_counter = false;
 8029f1c:	2500      	movs	r5, #0
 8029f1e:	e7c4      	b.n	8029eaa <gComStateSemanticCheck+0x32>
        if (gComRespMake(GCOM_ERR_FRAME_MISSED, NULL, 0) == false)
 8029f20:	462a      	mov	r2, r5
 8029f22:	4629      	mov	r1, r5
 8029f24:	200b      	movs	r0, #11
 8029f26:	f7ff fda1 	bl	8029a6c <gComRespMake>
 8029f2a:	b908      	cbnz	r0, 8029f30 <gComStateSemanticCheck+0xb8>
          gComRxEnable();
 8029f2c:	f7ff fe34 	bl	8029b98 <gComRxEnable>

  } while (0);

  if (gcom_.instance.tx_len == 0)
 8029f30:	6922      	ldr	r2, [r4, #16]
 8029f32:	b95a      	cbnz	r2, 8029f4c <gComStateSemanticCheck+0xd4>
  {
    if (gComRespMake(GCOM_ERR_SEMANTIC, NULL, 0) == false)
 8029f34:	4611      	mov	r1, r2
 8029f36:	2005      	movs	r0, #5
 8029f38:	f7ff fd98 	bl	8029a6c <gComRespMake>
 8029f3c:	b908      	cbnz	r0, 8029f42 <gComStateSemanticCheck+0xca>
    {
      gComRxEnable();
 8029f3e:	f7ff fe2b 	bl	8029b98 <gComRxEnable>
  {
    gcom_.instance.sync_time = HAL_GetTick();
    gcom_.sync_timeout_called = 0;
  }
  gComRespSend();
}
 8029f42:	b007      	add	sp, #28
 8029f44:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  gComRespSend();
 8029f48:	f7ff bea8 	b.w	8029c9c <gComRespSend>
    gcom_.instance.sync_time = HAL_GetTick();
 8029f4c:	f7f7 ffaa 	bl	8021ea4 <HAL_GetTick>
    gcom_.sync_timeout_called = 0;
 8029f50:	2300      	movs	r3, #0
    gcom_.instance.sync_time = HAL_GetTick();
 8029f52:	61e0      	str	r0, [r4, #28]
    gcom_.sync_timeout_called = 0;
 8029f54:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 8029f58:	e7f3      	b.n	8029f42 <gComStateSemanticCheck+0xca>
 8029f5a:	bf00      	nop
 8029f5c:	20040480 	.word	0x20040480
 8029f60:	0802c2f0 	.word	0x0802c2f0
 8029f64:	04c11db7 	.word	0x04c11db7
 8029f68:	2000010c 	.word	0x2000010c
 8029f6c:	200424ac 	.word	0x200424ac
 8029f70:	20041480 	.word	0x20041480
 8029f74:	0802c200 	.word	0x0802c200
 8029f78:	0802c301 	.word	0x0802c301
 8029f7c:	20041482 	.word	0x20041482

08029f80 <gComStateSending>:
 *         occurred during the transmission. If the transmission is complete, it re-enables
 *         the reception of new data. If the transmission exceeds the predefined timeout,
 *         it aborts the transmission and also re-enables the reception of new data.
 */
void gComStateSending(void)
{
 8029f80:	b510      	push	{r4, lr}
  if (gcom_.instance.tx_done)
 8029f82:	4c09      	ldr	r4, [pc, #36]	@ (8029fa8 <gComStateSending+0x28>)
 8029f84:	6963      	ldr	r3, [r4, #20]
 8029f86:	b11b      	cbz	r3, 8029f90 <gComStateSending+0x10>
  else if (HAL_GetTick() - gcom_.instance.tx_time >= GCOM_TX_TIMEOUT)
  {
    HAL_UART_AbortTransmit(&GCOM_USART);
    gComRxEnable();
  }
}
 8029f88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    gComRxEnable();
 8029f8c:	f7ff be04 	b.w	8029b98 <gComRxEnable>
  else if (HAL_GetTick() - gcom_.instance.tx_time >= GCOM_TX_TIMEOUT)
 8029f90:	f7f7 ff88 	bl	8021ea4 <HAL_GetTick>
 8029f94:	69a3      	ldr	r3, [r4, #24]
 8029f96:	1ac0      	subs	r0, r0, r3
 8029f98:	2831      	cmp	r0, #49	@ 0x31
 8029f9a:	d903      	bls.n	8029fa4 <gComStateSending+0x24>
    HAL_UART_AbortTransmit(&GCOM_USART);
 8029f9c:	4803      	ldr	r0, [pc, #12]	@ (8029fac <gComStateSending+0x2c>)
 8029f9e:	f7fe fc5d 	bl	802885c <HAL_UART_AbortTransmit>
 8029fa2:	e7f1      	b.n	8029f88 <gComStateSending+0x8>
}
 8029fa4:	bd10      	pop	{r4, pc}
 8029fa6:	bf00      	nop
 8029fa8:	20042480 	.word	0x20042480
 8029fac:	20000358 	.word	0x20000358

08029fb0 <gComStateError>:
 *         de-initializes the current communication setup, re-initializes it to restore
 *         normal operation, and re-enables reception of new data. This allows the system
 *         to recover from errors and continue functioning.
 */
void gComStateError(void)
{
 8029fb0:	b508      	push	{r3, lr}
  gComDeInit();
 8029fb2:	f7ff fd3f 	bl	8029a34 <gComDeInit>
  gComInit();
 8029fb6:	f7ff fe17 	bl	8029be8 <gComInit>
  gComRxEnable();
}
 8029fba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  gComRxEnable();
 8029fbe:	f7ff bdeb 	b.w	8029b98 <gComRxEnable>
	...

08029fc4 <gComLoop>:
  switch (gcom_.state)
 8029fc4:	4b0a      	ldr	r3, [pc, #40]	@ (8029ff0 <gComLoop+0x2c>)
 8029fc6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8029fca:	2b04      	cmp	r3, #4
 8029fcc:	d80e      	bhi.n	8029fec <gComLoop+0x28>
 8029fce:	e8df f003 	tbb	[pc, r3]
 8029fd2:	0503      	.short	0x0503
 8029fd4:	0907      	.short	0x0907
 8029fd6:	0b          	.byte	0x0b
 8029fd7:	00          	.byte	0x00
    gComStateIdle();
 8029fd8:	f7ff bea4 	b.w	8029d24 <gComStateIdle>
    gComStateGotData();
 8029fdc:	f7ff bef2 	b.w	8029dc4 <gComStateGotData>
    gComStateSemanticCheck();
 8029fe0:	f7ff bf4a 	b.w	8029e78 <gComStateSemanticCheck>
    gComStateSending();
 8029fe4:	f7ff bfcc 	b.w	8029f80 <gComStateSending>
    gComStateError();
 8029fe8:	f7ff bfe2 	b.w	8029fb0 <gComStateError>
}
 8029fec:	4770      	bx	lr
 8029fee:	bf00      	nop
 8029ff0:	20042480 	.word	0x20042480

08029ff4 <cmox_ll_init>:
  (void)pArg;
  __HAL_RCC_CRC_RELEASE_RESET();
  __HAL_RCC_CRC_CLK_ENABLE();
  __HAL_CRC_DR_RESET(&hcrc);
  return CMOX_INIT_SUCCESS;
}
 8029ff4:	2000      	movs	r0, #0
  __HAL_RCC_CRC_RELEASE_RESET();
 8029ff6:	4b0d      	ldr	r3, [pc, #52]	@ (802a02c <cmox_ll_init+0x38>)
{
 8029ff8:	b082      	sub	sp, #8
  __HAL_RCC_CRC_RELEASE_RESET();
 8029ffa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8029ffc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 802a000:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_CRC_CLK_ENABLE();
 802a002:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 802a006:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 802a00a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 802a00e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 802a012:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 802a016:	9301      	str	r3, [sp, #4]
 802a018:	9b01      	ldr	r3, [sp, #4]
  __HAL_CRC_DR_RESET(&hcrc);
 802a01a:	4b05      	ldr	r3, [pc, #20]	@ (802a030 <cmox_ll_init+0x3c>)
 802a01c:	681a      	ldr	r2, [r3, #0]
 802a01e:	6893      	ldr	r3, [r2, #8]
 802a020:	f043 0301 	orr.w	r3, r3, #1
 802a024:	6093      	str	r3, [r2, #8]
}
 802a026:	b002      	add	sp, #8
 802a028:	4770      	bx	lr
 802a02a:	bf00      	nop
 802a02c:	44020c00 	.word	0x44020c00
 802a030:	2000010c 	.word	0x2000010c

0802a034 <gComCallbackGetFw.part.0>:
    {
      gComRespMake(GCOM_ERR_NONE, (uint8_t*) str, strlen(str));
    }
    else
    {
      gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a034:	2200      	movs	r2, #0
 802a036:	200a      	movs	r0, #10
 802a038:	4611      	mov	r1, r2
 802a03a:	f7ff bd17 	b.w	8029a6c <gComRespMake>

0802a03e <gComCallbackGetTemp.part.0>:
 * @brief
 * @param
 * @return
 * @note
 */
void gComCallbackGetTemp(const uint8_t *data, uint16_t length)
 802a03e:	b507      	push	{r0, r1, r2, lr}
{
  if (length == 0)
  {
    uint8_t tmp[3];
    tmp[0] = gTempGetDesiCelsius() >> 8;
 802a040:	f000 fe3c 	bl	802acbc <gTempGetDesiCelsius>
 802a044:	1200      	asrs	r0, r0, #8
 802a046:	f88d 0004 	strb.w	r0, [sp, #4]
    tmp[1] = gTempGetDesiCelsius() & 0x00FF;
 802a04a:	f000 fe37 	bl	802acbc <gTempGetDesiCelsius>
 802a04e:	f88d 0005 	strb.w	r0, [sp, #5]
    tmp[2] = gTempGetState();
 802a052:	f000 fe2d 	bl	802acb0 <gTempGetState>
    gComRespMake(GCOM_ERR_NONE, tmp, 3);
 802a056:	2203      	movs	r2, #3
    tmp[2] = gTempGetState();
 802a058:	f88d 0006 	strb.w	r0, [sp, #6]
    gComRespMake(GCOM_ERR_NONE, tmp, 3);
 802a05c:	a901      	add	r1, sp, #4
 802a05e:	2000      	movs	r0, #0
 802a060:	f7ff fd04 	bl	8029a6c <gComRespMake>
  }
}
 802a064:	b003      	add	sp, #12
 802a066:	f85d fb04 	ldr.w	pc, [sp], #4

0802a06a <gComCallbackGetTempThreshold.part.0>:
 * @brief
 * @param
 * @return
 * @note
 */
void gComCallbackGetTempThreshold(const uint8_t *data, uint16_t length)
 802a06a:	b507      	push	{r0, r1, r2, lr}
{
  if (length == 0)
  {
    uint8_t tmp[2];
    tmp[0] = gTempGetAlarmDesiCelsius() >> 8;
 802a06c:	f000 fe32 	bl	802acd4 <gTempGetAlarmDesiCelsius>
 802a070:	1200      	asrs	r0, r0, #8
 802a072:	f88d 0004 	strb.w	r0, [sp, #4]
    tmp[1] = gTempGetAlarmDesiCelsius() & 0x00FF;
 802a076:	f000 fe2d 	bl	802acd4 <gTempGetAlarmDesiCelsius>
    gComRespMake(GCOM_ERR_NONE, tmp, 2);
 802a07a:	2202      	movs	r2, #2
    tmp[1] = gTempGetAlarmDesiCelsius() & 0x00FF;
 802a07c:	f88d 0005 	strb.w	r0, [sp, #5]
    gComRespMake(GCOM_ERR_NONE, tmp, 2);
 802a080:	a901      	add	r1, sp, #4
 802a082:	2000      	movs	r0, #0
 802a084:	f7ff fcf2 	bl	8029a6c <gComRespMake>
  }
}
 802a088:	b003      	add	sp, #12
 802a08a:	f85d fb04 	ldr.w	pc, [sp], #4

0802a08e <gComCallbackSetIv.part.0>:
{
  if (length == 16)
  {
    if (gInfoWriteIv(data))
    {
      gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a08e:	2200      	movs	r2, #0
 802a090:	4611      	mov	r1, r2
 802a092:	4610      	mov	r0, r2
 802a094:	f7ff bcea 	b.w	8029a6c <gComRespMake>

0802a098 <gComCallbackVibGetTrigCfg.part.0>:

/**
 * ************************************************************************************************
 *
 */
void gComCallbackVibGetTrigCfg(const uint8_t *data, uint16_t length)
 802a098:	b507      	push	{r0, r1, r2, lr}
{
	if (length == 0)
	{
		uint16_t trig_len;
		uint8_t answer[3];
		gVibGetConstantTrig(&answer[0], &trig_len);
 802a09a:	f10d 0102 	add.w	r1, sp, #2
 802a09e:	a801      	add	r0, sp, #4
 802a0a0:	f7ff f968 	bl	8029374 <gVibGetConstantTrig>
		answer[1] = trig_len >> 8;
 802a0a4:	f8bd 3002 	ldrh.w	r3, [sp, #2]
		answer[2] = trig_len & 0x00FF;
		gComRespMake(GCOM_ERR_NONE, answer, 3);
 802a0a8:	a901      	add	r1, sp, #4
		answer[1] = trig_len >> 8;
 802a0aa:	0a1a      	lsrs	r2, r3, #8
 802a0ac:	f88d 2005 	strb.w	r2, [sp, #5]
		gComRespMake(GCOM_ERR_NONE, answer, 3);
 802a0b0:	2000      	movs	r0, #0
 802a0b2:	2203      	movs	r2, #3
		answer[2] = trig_len & 0x00FF;
 802a0b4:	f88d 3006 	strb.w	r3, [sp, #6]
		gComRespMake(GCOM_ERR_NONE, answer, 3);
 802a0b8:	f7ff fcd8 	bl	8029a6c <gComRespMake>
	}
}
 802a0bc:	b003      	add	sp, #12
 802a0be:	f85d fb04 	ldr.w	pc, [sp], #4

0802a0c2 <gComCallbackVibGetMaxChCfg.part.0>:

/**
 * ************************************************************************************************
 *
 */
void gComCallbackVibGetMaxChCfg(const uint8_t *data, uint16_t length)
 802a0c2:	b507      	push	{r0, r1, r2, lr}
{
	if (length == 0)
	{
		uint8_t answer[1];
		answer[0] = gVibGetMaxCh();
 802a0c4:	f7ff f96a 	bl	802939c <gVibGetMaxCh>
		gComRespMake(GCOM_ERR_NONE, answer, 1);
 802a0c8:	2201      	movs	r2, #1
		answer[0] = gVibGetMaxCh();
 802a0ca:	f88d 0004 	strb.w	r0, [sp, #4]
		gComRespMake(GCOM_ERR_NONE, answer, 1);
 802a0ce:	a901      	add	r1, sp, #4
 802a0d0:	2000      	movs	r0, #0
 802a0d2:	f7ff fccb 	bl	8029a6c <gComRespMake>
	}
}
 802a0d6:	b003      	add	sp, #12
 802a0d8:	f85d fb04 	ldr.w	pc, [sp], #4

0802a0dc <gComCallbackVibGetSeqLen.part.0>:

/**
 * ************************************************************************************************
 *
 */
void gComCallbackVibGetSeqLen(const uint8_t *data, uint16_t length)
 802a0dc:	b507      	push	{r0, r1, r2, lr}
{
	if (length == 0)
	{
		uint8_t answer[2];
		answer[0] = gVibGetSeqLen() >> 8;
 802a0de:	f7ff f969 	bl	80293b4 <gVibGetSeqLen>
 802a0e2:	0a00      	lsrs	r0, r0, #8
 802a0e4:	f88d 0004 	strb.w	r0, [sp, #4]
		answer[1] = gVibGetSeqLen() & 0x00FF;
 802a0e8:	f7ff f964 	bl	80293b4 <gVibGetSeqLen>
		gComRespMake(GCOM_ERR_NONE, answer, 2);
 802a0ec:	2202      	movs	r2, #2
		answer[1] = gVibGetSeqLen() & 0x00FF;
 802a0ee:	f88d 0005 	strb.w	r0, [sp, #5]
		gComRespMake(GCOM_ERR_NONE, answer, 2);
 802a0f2:	a901      	add	r1, sp, #4
 802a0f4:	2000      	movs	r0, #0
 802a0f6:	f7ff fcb9 	bl	8029a6c <gComRespMake>
	}
}
 802a0fa:	b003      	add	sp, #12
 802a0fc:	f85d fb04 	ldr.w	pc, [sp], #4

0802a100 <gComCallbackVibGetSettings.part.0>:

/**
 * ************************************************************************************************
 *
 */
void gComCallbackVibGetSettings(const uint8_t *data, uint16_t length)
 802a100:	b510      	push	{r4, lr}
{
	if (length == 4)
	{
		uint16_t start_index = (data[0] >> 8) | data[1];
		uint16_t cnt = (data[2] >> 8) | data[3];
 802a102:	78c4      	ldrb	r4, [r0, #3]
void gComCallbackVibGetSettings(const uint8_t *data, uint16_t length)
 802a104:	f5ad 6dff 	sub.w	sp, sp, #2040	@ 0x7f8
		GVibSettingsStruct settings[(GCOM_BUFFER_SIZE - 8) / sizeof(GVibSettingsStruct)];
		if (gVibGetSettings(start_index, cnt, settings) == true)
 802a108:	466a      	mov	r2, sp
 802a10a:	4621      	mov	r1, r4
 802a10c:	7840      	ldrb	r0, [r0, #1]
 802a10e:	f7ff f95f 	bl	80293d0 <gVibGetSettings>
 802a112:	4602      	mov	r2, r0
 802a114:	b138      	cbz	r0, 802a126 <gComCallbackVibGetSettings.part.0+0x26>
		{
			gComRespMake(GCOM_ERR_NONE, (uint8_t*)settings, cnt * sizeof(GVibSettingsStruct));
 802a116:	4669      	mov	r1, sp
 802a118:	2000      	movs	r0, #0
 802a11a:	00a2      	lsls	r2, r4, #2
		}
		else
		{
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a11c:	f7ff fca6 	bl	8029a6c <gComRespMake>
		}
	}
}
 802a120:	f50d 6dff 	add.w	sp, sp, #2040	@ 0x7f8
 802a124:	bd10      	pop	{r4, pc}
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a126:	4601      	mov	r1, r0
 802a128:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a12c:	e7f6      	b.n	802a11c <gComCallbackVibGetSettings.part.0+0x1c>

0802a12e <gComCallbackVibGetDc.part.0>:

/**
 * ************************************************************************************************
 *
 */
void gComCallbackVibGetDc(const uint8_t *data, uint16_t length)
 802a12e:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		bool error = true;
		uint8_t answer[4];
		uint32_t voltage, current;
		do
		{
			if (mp8859GetVol(&voltage) == false)
 802a130:	a802      	add	r0, sp, #8
 802a132:	f7ff fbc3 	bl	80298bc <mp8859GetVol>
 802a136:	b1b0      	cbz	r0, 802a166 <gComCallbackVibGetDc.part.0+0x38>
			{
				break;
			}
			if (mp8859GetCur(&current) == false)
 802a138:	a803      	add	r0, sp, #12
 802a13a:	f7ff fbde 	bl	80298fa <mp8859GetCur>
 802a13e:	b190      	cbz	r0, 802a166 <gComCallbackVibGetDc.part.0+0x38>

		} while (0);

		if (!error)
		{
			gComRespMake(GCOM_ERR_NONE, answer, 4);
 802a140:	2204      	movs	r2, #4
 802a142:	2000      	movs	r0, #0
			answer[0] = ((uint16_t)voltage >> 8);
 802a144:	f8bd 3008 	ldrh.w	r3, [sp, #8]
			gComRespMake(GCOM_ERR_NONE, answer, 4);
 802a148:	eb0d 0102 	add.w	r1, sp, r2
			answer[0] = ((uint16_t)voltage >> 8);
 802a14c:	ba5b      	rev16	r3, r3
 802a14e:	f8ad 3004 	strh.w	r3, [sp, #4]
			answer[2] = ((uint16_t)current >> 8);
 802a152:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 802a156:	ba5b      	rev16	r3, r3
 802a158:	f8ad 3006 	strh.w	r3, [sp, #6]
		}
		else
		{
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a15c:	f7ff fc86 	bl	8029a6c <gComRespMake>
		}
	}
}
 802a160:	b005      	add	sp, #20
 802a162:	f85d fb04 	ldr.w	pc, [sp], #4
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a166:	2200      	movs	r2, #0
 802a168:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a16c:	4611      	mov	r1, r2
 802a16e:	e7f5      	b.n	802a15c <gComCallbackVibGetDc.part.0+0x2e>

0802a170 <gComCallbackVibGetLedDuration.part.0>:

/**
 * ************************************************************************************************
 *
 */
void gComCallbackVibGetLedDuration(const uint8_t *data, uint16_t length)
 802a170:	b507      	push	{r0, r1, r2, lr}
{
	if (length == 0)
	{
		uint16_t on_duration, off_duration;
		uint8_t answer[4];
		gVibGetLedDuration(&on_duration, &off_duration);
 802a172:	4668      	mov	r0, sp
 802a174:	f10d 0102 	add.w	r1, sp, #2
 802a178:	f7ff f9a2 	bl	80294c0 <gVibGetLedDuration>
		answer[0] = on_duration >> 8;
		answer[1] = on_duration & 0x00FF;
		answer[2] = off_duration >> 8;
		answer[3] = off_duration & 0x00FF;
		gComRespMake(GCOM_ERR_NONE, answer, 4);
 802a17c:	2204      	movs	r2, #4
		answer[0] = on_duration >> 8;
 802a17e:	f8bd 3000 	ldrh.w	r3, [sp]
		gComRespMake(GCOM_ERR_NONE, answer, 4);
 802a182:	eb0d 0102 	add.w	r1, sp, r2
		answer[0] = on_duration >> 8;
 802a186:	ba5b      	rev16	r3, r3
 802a188:	f8ad 3004 	strh.w	r3, [sp, #4]
		answer[2] = off_duration >> 8;
 802a18c:	f8bd 3002 	ldrh.w	r3, [sp, #2]
		gComRespMake(GCOM_ERR_NONE, answer, 4);
 802a190:	2000      	movs	r0, #0
		answer[2] = off_duration >> 8;
 802a192:	ba5b      	rev16	r3, r3
 802a194:	f8ad 3006 	strh.w	r3, [sp, #6]
		gComRespMake(GCOM_ERR_NONE, answer, 4);
 802a198:	f7ff fc68 	bl	8029a6c <gComRespMake>
	}
}
 802a19c:	b003      	add	sp, #12
 802a19e:	f85d fb04 	ldr.w	pc, [sp], #4

0802a1a2 <gComCallbackSyncTimeout>:
{
 802a1a2:	b508      	push	{r3, lr}
  gComSetStatusCode(GCOM_STATUS_CODE_NO_PING);
 802a1a4:	f241 0005 	movw	r0, #4101	@ 0x1005
 802a1a8:	f7ff fcea 	bl	8029b80 <gComSetStatusCode>
}
 802a1ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	gVibSetState(GVIB_STATE_STOP);
 802a1b0:	2000      	movs	r0, #0
 802a1b2:	f7ff b9f9 	b.w	80295a8 <gVibSetState>

0802a1b6 <gComCallbackSync>:
{
 802a1b6:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	if (length == 0)
 802a1b8:	460c      	mov	r4, r1
 802a1ba:	bba9      	cbnz	r1, 802a228 <gComCallbackSync+0x72>
		answer[0] = gComGetStatusCode() >> 8;
 802a1bc:	f7ff fce6 	bl	8029b8c <gComGetStatusCode>
 802a1c0:	0a00      	lsrs	r0, r0, #8
 802a1c2:	f88d 0004 	strb.w	r0, [sp, #4]
		answer[1] = gComGetStatusCode() & 0x00FF;
 802a1c6:	f7ff fce1 	bl	8029b8c <gComGetStatusCode>
 802a1ca:	f88d 0005 	strb.w	r0, [sp, #5]
		answer[2] = gVibGetState();
 802a1ce:	f7ff f8cb 	bl	8029368 <gVibGetState>
 802a1d2:	f88d 0006 	strb.w	r0, [sp, #6]
		answer[3] = gTempGetDesiCelsius() >> 8;
 802a1d6:	f000 fd71 	bl	802acbc <gTempGetDesiCelsius>
 802a1da:	1200      	asrs	r0, r0, #8
 802a1dc:	f88d 0007 	strb.w	r0, [sp, #7]
		answer[4] = gTempGetDesiCelsius() & 0x00FF;
 802a1e0:	f000 fd6c 	bl	802acbc <gTempGetDesiCelsius>
 802a1e4:	f88d 0008 	strb.w	r0, [sp, #8]
		answer[5] = gVibGetSeqIndex() >> 8;
 802a1e8:	f7ff f95e 	bl	80294a8 <gVibGetSeqIndex>
 802a1ec:	0a00      	lsrs	r0, r0, #8
 802a1ee:	f88d 0009 	strb.w	r0, [sp, #9]
		answer[6] = gVibGetSeqIndex() & 0x00FF;
 802a1f2:	f7ff f959 	bl	80294a8 <gVibGetSeqIndex>
 802a1f6:	f88d 000a 	strb.w	r0, [sp, #10]
		answer[7] = gVibGetSettingsIndex() >> 8;
 802a1fa:	f7ff f95b 	bl	80294b4 <gVibGetSettingsIndex>
 802a1fe:	0a00      	lsrs	r0, r0, #8
 802a200:	f88d 000b 	strb.w	r0, [sp, #11]
		answer[8] = gVibGetSettingsIndex() & 0x00FF;
 802a204:	f7ff f956 	bl	80294b4 <gVibGetSettingsIndex>
 802a208:	f88d 000c 	strb.w	r0, [sp, #12]
		answer[9] = gVibGetSettingsLen() >> 8;
 802a20c:	f7ff f96a 	bl	80294e4 <gVibGetSettingsLen>
 802a210:	0a00      	lsrs	r0, r0, #8
 802a212:	f88d 000d 	strb.w	r0, [sp, #13]
		answer[10] = gVibGetSettingsLen() & 0x00FF;
 802a216:	f7ff f965 	bl	80294e4 <gVibGetSettingsLen>
		gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a21a:	220b      	movs	r2, #11
		answer[10] = gVibGetSettingsLen() & 0x00FF;
 802a21c:	f88d 000e 	strb.w	r0, [sp, #14]
		gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a220:	a901      	add	r1, sp, #4
 802a222:	4620      	mov	r0, r4
 802a224:	f7ff fc22 	bl	8029a6c <gComRespMake>
  if (gComGetStatusCode() != GCOM_STATUS_CODE_NO_ERROR)
 802a228:	f7ff fcb0 	bl	8029b8c <gComGetStatusCode>
 802a22c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 802a230:	4298      	cmp	r0, r3
 802a232:	d002      	beq.n	802a23a <gComCallbackSync+0x84>
    gComSetStatusCode(GCOM_STATUS_CODE_NO_ERROR);
 802a234:	4618      	mov	r0, r3
 802a236:	f7ff fca3 	bl	8029b80 <gComSetStatusCode>
}
 802a23a:	b004      	add	sp, #16
 802a23c:	bd10      	pop	{r4, pc}

0802a23e <gComCallbackGetHw>:
{
 802a23e:	b510      	push	{r4, lr}
 802a240:	460c      	mov	r4, r1
 802a242:	b088      	sub	sp, #32
  memset(str, 0, 32);
 802a244:	2220      	movs	r2, #32
 802a246:	2100      	movs	r1, #0
 802a248:	4668      	mov	r0, sp
 802a24a:	f001 f905 	bl	802b458 <memset>
  if (length == 0)
 802a24e:	b95c      	cbnz	r4, 802a268 <gComCallbackGetHw+0x2a>
    if (gInfoReadHw(str) == true)
 802a250:	4668      	mov	r0, sp
 802a252:	f000 fbc7 	bl	802a9e4 <gInfoReadHw>
 802a256:	b148      	cbz	r0, 802a26c <gComCallbackGetHw+0x2e>
      gComRespMake(GCOM_ERR_NONE, (uint8_t*) str, strlen(str));
 802a258:	4668      	mov	r0, sp
 802a25a:	f7f6 fe88 	bl	8020f6e <strlen>
 802a25e:	4669      	mov	r1, sp
 802a260:	b282      	uxth	r2, r0
 802a262:	4620      	mov	r0, r4
 802a264:	f7ff fc02 	bl	8029a6c <gComRespMake>
}
 802a268:	b008      	add	sp, #32
 802a26a:	bd10      	pop	{r4, pc}
 802a26c:	f7ff fee2 	bl	802a034 <gComCallbackGetFw.part.0>
 802a270:	e7fa      	b.n	802a268 <gComCallbackGetHw+0x2a>

0802a272 <gComCallbackSetHw>:
{
 802a272:	b530      	push	{r4, r5, lr}
  if ((length < 32) && (length > 0))
 802a274:	1e4b      	subs	r3, r1, #1
 802a276:	2b1e      	cmp	r3, #30
{
 802a278:	4605      	mov	r5, r0
 802a27a:	460c      	mov	r4, r1
 802a27c:	b089      	sub	sp, #36	@ 0x24
  if ((length < 32) && (length > 0))
 802a27e:	d813      	bhi.n	802a2a8 <gComCallbackSetHw+0x36>
    memset(tmp, 0, 32);
 802a280:	2220      	movs	r2, #32
 802a282:	2100      	movs	r1, #0
 802a284:	4668      	mov	r0, sp
 802a286:	f001 f8e7 	bl	802b458 <memset>
    memcpy(tmp, data, length);
 802a28a:	4622      	mov	r2, r4
 802a28c:	4629      	mov	r1, r5
 802a28e:	4668      	mov	r0, sp
 802a290:	f001 f98c 	bl	802b5ac <memcpy>
    if (gInfoWriteHw(tmp))
 802a294:	4668      	mov	r0, sp
 802a296:	f000 fc97 	bl	802abc8 <gInfoWriteHw>
 802a29a:	4602      	mov	r2, r0
 802a29c:	b130      	cbz	r0, 802a2ac <gComCallbackSetHw+0x3a>
      gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a29e:	2200      	movs	r2, #0
 802a2a0:	4611      	mov	r1, r2
 802a2a2:	4610      	mov	r0, r2
      gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a2a4:	f7ff fbe2 	bl	8029a6c <gComRespMake>
}
 802a2a8:	b009      	add	sp, #36	@ 0x24
 802a2aa:	bd30      	pop	{r4, r5, pc}
      gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a2ac:	4601      	mov	r1, r0
 802a2ae:	200a      	movs	r0, #10
 802a2b0:	e7f8      	b.n	802a2a4 <gComCallbackSetHw+0x32>

0802a2b2 <gComCallbackGetFw>:
{
 802a2b2:	b510      	push	{r4, lr}
 802a2b4:	460c      	mov	r4, r1
 802a2b6:	b088      	sub	sp, #32
  memset(str, 0, 32);
 802a2b8:	2220      	movs	r2, #32
 802a2ba:	2100      	movs	r1, #0
 802a2bc:	4668      	mov	r0, sp
 802a2be:	f001 f8cb 	bl	802b458 <memset>
  if (length == 0)
 802a2c2:	b95c      	cbnz	r4, 802a2dc <gComCallbackGetFw+0x2a>
    if (gInfoReadFw(str) == true)
 802a2c4:	4668      	mov	r0, sp
 802a2c6:	f000 fb1d 	bl	802a904 <gInfoReadFw>
 802a2ca:	b148      	cbz	r0, 802a2e0 <gComCallbackGetFw+0x2e>
      gComRespMake(GCOM_ERR_NONE, (uint8_t*) str, strlen(str));
 802a2cc:	4668      	mov	r0, sp
 802a2ce:	f7f6 fe4e 	bl	8020f6e <strlen>
 802a2d2:	4669      	mov	r1, sp
 802a2d4:	b282      	uxth	r2, r0
 802a2d6:	4620      	mov	r0, r4
 802a2d8:	f7ff fbc8 	bl	8029a6c <gComRespMake>
}
 802a2dc:	b008      	add	sp, #32
 802a2de:	bd10      	pop	{r4, pc}
 802a2e0:	f7ff fea8 	bl	802a034 <gComCallbackGetFw.part.0>
 802a2e4:	e7fa      	b.n	802a2dc <gComCallbackGetFw+0x2a>

0802a2e6 <gComCallbackGetSn>:
{
 802a2e6:	b510      	push	{r4, lr}
 802a2e8:	460c      	mov	r4, r1
 802a2ea:	b088      	sub	sp, #32
  memset(str, 0, 32);
 802a2ec:	2220      	movs	r2, #32
 802a2ee:	2100      	movs	r1, #0
 802a2f0:	4668      	mov	r0, sp
 802a2f2:	f001 f8b1 	bl	802b458 <memset>
  if (length == 0)
 802a2f6:	b95c      	cbnz	r4, 802a310 <gComCallbackGetSn+0x2a>
    if (gInfoReadSn(str) == true)
 802a2f8:	4668      	mov	r0, sp
 802a2fa:	f000 fb85 	bl	802aa08 <gInfoReadSn>
 802a2fe:	b148      	cbz	r0, 802a314 <gComCallbackGetSn+0x2e>
      gComRespMake(GCOM_ERR_NONE, (uint8_t*) str, strlen(str));
 802a300:	4668      	mov	r0, sp
 802a302:	f7f6 fe34 	bl	8020f6e <strlen>
 802a306:	4669      	mov	r1, sp
 802a308:	b282      	uxth	r2, r0
 802a30a:	4620      	mov	r0, r4
 802a30c:	f7ff fbae 	bl	8029a6c <gComRespMake>
}
 802a310:	b008      	add	sp, #32
 802a312:	bd10      	pop	{r4, pc}
 802a314:	f7ff fe8e 	bl	802a034 <gComCallbackGetFw.part.0>
 802a318:	e7fa      	b.n	802a310 <gComCallbackGetSn+0x2a>

0802a31a <gComCallbackSetSn>:
{
 802a31a:	b530      	push	{r4, r5, lr}
  if ((length < 32) && (length > 0))
 802a31c:	1e4b      	subs	r3, r1, #1
 802a31e:	2b1e      	cmp	r3, #30
{
 802a320:	4605      	mov	r5, r0
 802a322:	460c      	mov	r4, r1
 802a324:	b089      	sub	sp, #36	@ 0x24
  if ((length < 32) && (length > 0))
 802a326:	d813      	bhi.n	802a350 <gComCallbackSetSn+0x36>
    memset(tmp, 0, 32);
 802a328:	2220      	movs	r2, #32
 802a32a:	2100      	movs	r1, #0
 802a32c:	4668      	mov	r0, sp
 802a32e:	f001 f893 	bl	802b458 <memset>
    memcpy(tmp, data, length);
 802a332:	4622      	mov	r2, r4
 802a334:	4629      	mov	r1, r5
 802a336:	4668      	mov	r0, sp
 802a338:	f001 f938 	bl	802b5ac <memcpy>
    if (gInfoWriteSn(tmp))
 802a33c:	4668      	mov	r0, sp
 802a33e:	f000 fc69 	bl	802ac14 <gInfoWriteSn>
 802a342:	4602      	mov	r2, r0
 802a344:	b130      	cbz	r0, 802a354 <gComCallbackSetSn+0x3a>
      gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a346:	2200      	movs	r2, #0
 802a348:	4611      	mov	r1, r2
 802a34a:	4610      	mov	r0, r2
      gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a34c:	f7ff fb8e 	bl	8029a6c <gComRespMake>
}
 802a350:	b009      	add	sp, #36	@ 0x24
 802a352:	bd30      	pop	{r4, r5, pc}
      gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a354:	4601      	mov	r1, r0
 802a356:	200a      	movs	r0, #10
 802a358:	e7f8      	b.n	802a34c <gComCallbackSetSn+0x32>

0802a35a <gComCallbackSetTempThreshold>:
  if (length == 2)
 802a35a:	2902      	cmp	r1, #2
{
 802a35c:	b508      	push	{r3, lr}
  if (length == 2)
 802a35e:	d10a      	bne.n	802a376 <gComCallbackSetTempThreshold+0x1c>
    gTempSetAlarmDesiCelsius(tmp);
 802a360:	8800      	ldrh	r0, [r0, #0]
 802a362:	bac0      	revsh	r0, r0
 802a364:	f000 fcb0 	bl	802acc8 <gTempSetAlarmDesiCelsius>
}
 802a368:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a36c:	2200      	movs	r2, #0
 802a36e:	4611      	mov	r1, r2
 802a370:	4610      	mov	r0, r2
 802a372:	f7ff bb7b 	b.w	8029a6c <gComRespMake>
}
 802a376:	bd08      	pop	{r3, pc}

0802a378 <gComCallbackSetIv>:
  if (length == 16)
 802a378:	2910      	cmp	r1, #16
{
 802a37a:	b508      	push	{r3, lr}
  if (length == 16)
 802a37c:	d10d      	bne.n	802a39a <gComCallbackSetIv+0x22>
    if (gInfoWriteIv(data))
 802a37e:	f000 fc6f 	bl	802ac60 <gInfoWriteIv>
 802a382:	4602      	mov	r2, r0
 802a384:	b118      	cbz	r0, 802a38e <gComCallbackSetIv+0x16>
}
 802a386:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802a38a:	f7ff be80 	b.w	802a08e <gComCallbackSetIv.part.0>
      gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a38e:	4601      	mov	r1, r0
}
 802a390:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a394:	200a      	movs	r0, #10
 802a396:	f7ff bb69 	b.w	8029a6c <gComRespMake>
}
 802a39a:	bd08      	pop	{r3, pc}

0802a39c <gComCallbackVibSetState>:
	if (length == 1)
 802a39c:	2901      	cmp	r1, #1
{
 802a39e:	b508      	push	{r3, lr}
	if (length == 1)
 802a3a0:	d10f      	bne.n	802a3c2 <gComCallbackVibSetState+0x26>
		if (gVibSetState(data[0]) == true)
 802a3a2:	7800      	ldrb	r0, [r0, #0]
 802a3a4:	f7ff f900 	bl	80295a8 <gVibSetState>
 802a3a8:	4602      	mov	r2, r0
 802a3aa:	b118      	cbz	r0, 802a3b4 <gComCallbackVibSetState+0x18>
}
 802a3ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802a3b0:	f7ff be6d 	b.w	802a08e <gComCallbackSetIv.part.0>
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a3b4:	4601      	mov	r1, r0
}
 802a3b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a3ba:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a3be:	f7ff bb55 	b.w	8029a6c <gComRespMake>
}
 802a3c2:	bd08      	pop	{r3, pc}

0802a3c4 <gComCallbackVibSetTrigCfg>:
	if (length == 3)
 802a3c4:	2903      	cmp	r1, #3
{
 802a3c6:	b508      	push	{r3, lr}
	if (length == 3)
 802a3c8:	d110      	bne.n	802a3ec <gComCallbackVibSetTrigCfg+0x28>
		gVibSetConstantTrig((bool)data[0], (data[1] << 8) | data[2]);
 802a3ca:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 802a3ce:	7800      	ldrb	r0, [r0, #0]
 802a3d0:	ba49      	rev16	r1, r1
 802a3d2:	3800      	subs	r0, #0
 802a3d4:	bf18      	it	ne
 802a3d6:	2001      	movne	r0, #1
 802a3d8:	b289      	uxth	r1, r1
 802a3da:	f7fe ffd7 	bl	802938c <gVibSetConstantTrig>
}
 802a3de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a3e2:	2200      	movs	r2, #0
 802a3e4:	4611      	mov	r1, r2
 802a3e6:	4610      	mov	r0, r2
 802a3e8:	f7ff bb40 	b.w	8029a6c <gComRespMake>
}
 802a3ec:	bd08      	pop	{r3, pc}

0802a3ee <gComCallbackVibSetMaxChCfg>:
	if (length == 1)
 802a3ee:	2901      	cmp	r1, #1
{
 802a3f0:	b508      	push	{r3, lr}
	if (length == 1)
 802a3f2:	d10f      	bne.n	802a414 <gComCallbackVibSetMaxChCfg+0x26>
		if (gVibSetMaxCh(data[0]))
 802a3f4:	7800      	ldrb	r0, [r0, #0]
 802a3f6:	f7fe ffd7 	bl	80293a8 <gVibSetMaxCh>
 802a3fa:	4602      	mov	r2, r0
 802a3fc:	b118      	cbz	r0, 802a406 <gComCallbackVibSetMaxChCfg+0x18>
}
 802a3fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802a402:	f7ff be44 	b.w	802a08e <gComCallbackSetIv.part.0>
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a406:	4601      	mov	r1, r0
}
 802a408:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a40c:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a410:	f7ff bb2c 	b.w	8029a6c <gComRespMake>
}
 802a414:	bd08      	pop	{r3, pc}

0802a416 <gComCallbackVibSetSeqLen>:
	if (length == 2)
 802a416:	2902      	cmp	r1, #2
{
 802a418:	b508      	push	{r3, lr}
	if (length == 2)
 802a41a:	d111      	bne.n	802a440 <gComCallbackVibSetSeqLen+0x2a>
		if (gVibSetSeqLen((data[0] << 8) | data[1]))
 802a41c:	8800      	ldrh	r0, [r0, #0]
 802a41e:	ba40      	rev16	r0, r0
 802a420:	b280      	uxth	r0, r0
 802a422:	f7fe ffcd 	bl	80293c0 <gVibSetSeqLen>
 802a426:	4602      	mov	r2, r0
 802a428:	b118      	cbz	r0, 802a432 <gComCallbackVibSetSeqLen+0x1c>
}
 802a42a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802a42e:	f7ff be2e 	b.w	802a08e <gComCallbackSetIv.part.0>
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a432:	4601      	mov	r1, r0
}
 802a434:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a438:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a43c:	f7ff bb16 	b.w	8029a6c <gComRespMake>
}
 802a440:	bd08      	pop	{r3, pc}

0802a442 <gComCallbackVibGetSettings>:
	if (length == 4)
 802a442:	2904      	cmp	r1, #4
 802a444:	d101      	bne.n	802a44a <gComCallbackVibGetSettings+0x8>
 802a446:	f7ff be5b 	b.w	802a100 <gComCallbackVibGetSettings.part.0>
}
 802a44a:	4770      	bx	lr

0802a44c <gComCallbackVibSetSettings>:
{
 802a44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			for (uint16_t i = 0; i < length / 3; i++)
 802a44e:	2503      	movs	r5, #3
 802a450:	fbb1 f5f5 	udiv	r5, r1, r5
 802a454:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 802a458:	1ac9      	subs	r1, r1, r3
	if (length % 3 == 0)
 802a45a:	b28c      	uxth	r4, r1
{
 802a45c:	4606      	mov	r6, r0
	if (length % 3 == 0)
 802a45e:	bb7c      	cbnz	r4, 802a4c0 <gComCallbackVibSetSettings+0x74>
		GVibSettingsStruct *settings = malloc((GCOM_BUFFER_SIZE - 8));
 802a460:	f44f 60ff 	mov.w	r0, #2040	@ 0x7f8
 802a464:	f000 fce6 	bl	802ae34 <malloc>
		if (settings != NULL)
 802a468:	4607      	mov	r7, r0
 802a46a:	b348      	cbz	r0, 802a4c0 <gComCallbackVibSetSettings+0x74>
 802a46c:	4632      	mov	r2, r6
			for (uint16_t i = 0; i < length / 3; i++)
 802a46e:	4623      	mov	r3, r4
 802a470:	b2a8      	uxth	r0, r5
				settings[i].length = (data[i * 3 + 1] << 8) | (data[i * 3 + 2] & 0x00FF);
 802a472:	1cbc      	adds	r4, r7, #2
			for (uint16_t i = 0; i < length / 3; i++)
 802a474:	b299      	uxth	r1, r3
 802a476:	4288      	cmp	r0, r1
 802a478:	f102 0203 	add.w	r2, r2, #3
 802a47c:	d80e      	bhi.n	802a49c <gComCallbackVibSetSettings+0x50>
			if (gVibSetSettings(length / 3, settings) == true)
 802a47e:	4639      	mov	r1, r7
 802a480:	f7fe ffc6 	bl	8029410 <gVibSetSettings>
 802a484:	4602      	mov	r2, r0
 802a486:	b1b8      	cbz	r0, 802a4b8 <gComCallbackVibSetSettings+0x6c>
				gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a488:	2200      	movs	r2, #0
 802a48a:	4611      	mov	r1, r2
 802a48c:	4610      	mov	r0, r2
				gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a48e:	f7ff faed 	bl	8029a6c <gComRespMake>
			free(settings);
 802a492:	4638      	mov	r0, r7
}
 802a494:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			free(settings);
 802a498:	f000 bcd4 	b.w	802ae44 <free>
				settings[i].ch = data[i * 3 + 0];
 802a49c:	f812 1c03 	ldrb.w	r1, [r2, #-3]
				settings[i].length = (data[i * 3 + 1] << 8) | (data[i * 3 + 2] & 0x00FF);
 802a4a0:	f812 5c02 	ldrb.w	r5, [r2, #-2]
				settings[i].ch = data[i * 3 + 0];
 802a4a4:	f807 1023 	strb.w	r1, [r7, r3, lsl #2]
				settings[i].length = (data[i * 3 + 1] << 8) | (data[i * 3 + 2] & 0x00FF);
 802a4a8:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 802a4ac:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 802a4b0:	f824 1023 	strh.w	r1, [r4, r3, lsl #2]
			for (uint16_t i = 0; i < length / 3; i++)
 802a4b4:	3301      	adds	r3, #1
 802a4b6:	e7dd      	b.n	802a474 <gComCallbackVibSetSettings+0x28>
				gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a4b8:	4601      	mov	r1, r0
 802a4ba:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a4be:	e7e6      	b.n	802a48e <gComCallbackVibSetSettings+0x42>
}
 802a4c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0802a4c2 <gComCallbackVibSetDc>:
	if (length == 4)
 802a4c2:	2904      	cmp	r1, #4
{
 802a4c4:	b510      	push	{r4, lr}
	if (length == 4)
 802a4c6:	d117      	bne.n	802a4f8 <gComCallbackVibSetDc+0x36>
		uint32_t current = (data[2] << 8) | data[3];
 802a4c8:	8844      	ldrh	r4, [r0, #2]
		uint32_t voltage = (data[0] << 8) | data[1];
 802a4ca:	8800      	ldrh	r0, [r0, #0]
 802a4cc:	ba40      	rev16	r0, r0
			if (mp8859SetVol(voltage) == false)
 802a4ce:	b280      	uxth	r0, r0
 802a4d0:	f7ff f990 	bl	80297f4 <mp8859SetVol>
 802a4d4:	b158      	cbz	r0, 802a4ee <gComCallbackVibSetDc+0x2c>
		uint32_t current = (data[2] << 8) | data[3];
 802a4d6:	ba60      	rev16	r0, r4
			if (mp8859SetCur(current) == false)
 802a4d8:	b280      	uxth	r0, r0
 802a4da:	f7ff f9a9 	bl	8029830 <mp8859SetCur>
 802a4de:	b130      	cbz	r0, 802a4ee <gComCallbackVibSetDc+0x2c>
			gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a4e0:	2200      	movs	r2, #0
 802a4e2:	4611      	mov	r1, r2
 802a4e4:	4610      	mov	r0, r2
}
 802a4e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a4ea:	f7ff babf 	b.w	8029a6c <gComRespMake>
 802a4ee:	2200      	movs	r2, #0
 802a4f0:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a4f4:	4611      	mov	r1, r2
 802a4f6:	e7f6      	b.n	802a4e6 <gComCallbackVibSetDc+0x24>
}
 802a4f8:	bd10      	pop	{r4, pc}

0802a4fa <gComCallbackVibClearSettings>:
{
 802a4fa:	b508      	push	{r3, lr}
	if (length == 0)
 802a4fc:	b971      	cbnz	r1, 802a51c <gComCallbackVibClearSettings+0x22>
		if (gVibClearSettings())
 802a4fe:	f7ff f809 	bl	8029514 <gVibClearSettings>
 802a502:	4602      	mov	r2, r0
 802a504:	b118      	cbz	r0, 802a50e <gComCallbackVibClearSettings+0x14>
}
 802a506:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802a50a:	f7ff bdc0 	b.w	802a08e <gComCallbackSetIv.part.0>
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a50e:	4601      	mov	r1, r0
}
 802a510:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a514:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a518:	f7ff baa8 	b.w	8029a6c <gComRespMake>
}
 802a51c:	bd08      	pop	{r3, pc}

0802a51e <gComCallbackVibSingleSettings>:
	if (length == 3)
 802a51e:	2903      	cmp	r1, #3
{
 802a520:	b508      	push	{r3, lr}
	if (length == 3)
 802a522:	d113      	bne.n	802a54c <gComCallbackVibSingleSettings+0x2e>
		if (gVibSingleSetting(data[0], duration))
 802a524:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 802a528:	7800      	ldrb	r0, [r0, #0]
 802a52a:	ba49      	rev16	r1, r1
 802a52c:	b289      	uxth	r1, r1
 802a52e:	f7ff f905 	bl	802973c <gVibSingleSetting>
 802a532:	4602      	mov	r2, r0
 802a534:	b118      	cbz	r0, 802a53e <gComCallbackVibSingleSettings+0x20>
}
 802a536:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802a53a:	f7ff bda8 	b.w	802a08e <gComCallbackSetIv.part.0>
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a53e:	4601      	mov	r1, r0
}
 802a540:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a544:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a548:	f7ff ba90 	b.w	8029a6c <gComRespMake>
}
 802a54c:	bd08      	pop	{r3, pc}

0802a54e <gComCallbackVibSetLedDuration>:
 * ************************************************************************************************
 *
 */
void gComCallbackVibSetLedDuration(const uint8_t *data, uint16_t length)
{
	if (length == 4)
 802a54e:	2904      	cmp	r1, #4
{
 802a550:	b508      	push	{r3, lr}
	if (length == 4)
 802a552:	d10e      	bne.n	802a572 <gComCallbackVibSetLedDuration+0x24>
	{
		uint16_t on_duration = (data[0] << 8) | data[1];
		uint16_t off_duration = (data[2] << 8) | data[3];
		gVibSetLedDuration(on_duration, off_duration);
 802a554:	8841      	ldrh	r1, [r0, #2]
 802a556:	8800      	ldrh	r0, [r0, #0]
 802a558:	ba49      	rev16	r1, r1
 802a55a:	ba40      	rev16	r0, r0
 802a55c:	b289      	uxth	r1, r1
 802a55e:	b280      	uxth	r0, r0
 802a560:	f7fe ffba 	bl	80294d8 <gVibSetLedDuration>
		gComRespMake(GCOM_ERR_NONE, NULL, 0);
	}
}
 802a564:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a568:	2200      	movs	r2, #0
 802a56a:	4611      	mov	r1, r2
 802a56c:	4610      	mov	r0, r2
 802a56e:	f7ff ba7d 	b.w	8029a6c <gComRespMake>
}
 802a572:	bd08      	pop	{r3, pc}

0802a574 <gComCallbackCmd>:
{
 802a574:	4603      	mov	r3, r0
  switch (cmd)
 802a576:	2b6e      	cmp	r3, #110	@ 0x6e
{
 802a578:	b507      	push	{r0, r1, r2, lr}
 802a57a:	4608      	mov	r0, r1
 802a57c:	4611      	mov	r1, r2
  switch (cmd)
 802a57e:	d807      	bhi.n	802a590 <gComCallbackCmd+0x1c>
 802a580:	2b5f      	cmp	r3, #95	@ 0x5f
 802a582:	d808      	bhi.n	802a596 <gComCallbackCmd+0x22>
 802a584:	2b14      	cmp	r3, #20
 802a586:	d93f      	bls.n	802a608 <gComCallbackCmd+0x94>
 802a588:	3b20      	subs	r3, #32
 802a58a:	b2da      	uxtb	r2, r3
 802a58c:	2a0f      	cmp	r2, #15
 802a58e:	d916      	bls.n	802a5be <gComCallbackCmd+0x4a>
}
 802a590:	b003      	add	sp, #12
 802a592:	f85d fb04 	ldr.w	pc, [sp], #4
  switch (cmd)
 802a596:	3b61      	subs	r3, #97	@ 0x61
 802a598:	2b0d      	cmp	r3, #13
 802a59a:	f200 80c2 	bhi.w	802a722 <gComCallbackCmd+0x1ae>
 802a59e:	e8df f013 	tbh	[pc, r3, lsl #1]
 802a5a2:	00c5      	.short	0x00c5
 802a5a4:	00d200cd 	.word	0x00d200cd
 802a5a8:	00df00da 	.word	0x00df00da
 802a5ac:	00ec00e7 	.word	0x00ec00e7
 802a5b0:	00f600f1 	.word	0x00f600f1
 802a5b4:	010300fe 	.word	0x010300fe
 802a5b8:	010d0108 	.word	0x010d0108
 802a5bc:	0115      	.short	0x0115
 802a5be:	2b0f      	cmp	r3, #15
 802a5c0:	d8e6      	bhi.n	802a590 <gComCallbackCmd+0x1c>
 802a5c2:	a201      	add	r2, pc, #4	@ (adr r2, 802a5c8 <gComCallbackCmd+0x54>)
 802a5c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802a5c8:	0802a6bb 	.word	0x0802a6bb
 802a5cc:	0802a6cb 	.word	0x0802a6cb
 802a5d0:	0802a6db 	.word	0x0802a6db
 802a5d4:	0802a591 	.word	0x0802a591
 802a5d8:	0802a591 	.word	0x0802a591
 802a5dc:	0802a591 	.word	0x0802a591
 802a5e0:	0802a591 	.word	0x0802a591
 802a5e4:	0802a591 	.word	0x0802a591
 802a5e8:	0802a591 	.word	0x0802a591
 802a5ec:	0802a591 	.word	0x0802a591
 802a5f0:	0802a591 	.word	0x0802a591
 802a5f4:	0802a591 	.word	0x0802a591
 802a5f8:	0802a591 	.word	0x0802a591
 802a5fc:	0802a6e5 	.word	0x0802a6e5
 802a600:	0802a6ef 	.word	0x0802a6ef
 802a604:	0802a709 	.word	0x0802a709
 802a608:	2b14      	cmp	r3, #20
 802a60a:	d8c1      	bhi.n	802a590 <gComCallbackCmd+0x1c>
 802a60c:	a201      	add	r2, pc, #4	@ (adr r2, 802a614 <gComCallbackCmd+0xa0>)
 802a60e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802a612:	bf00      	nop
 802a614:	0802a669 	.word	0x0802a669
 802a618:	0802a591 	.word	0x0802a591
 802a61c:	0802a673 	.word	0x0802a673
 802a620:	0802a591 	.word	0x0802a591
 802a624:	0802a591 	.word	0x0802a591
 802a628:	0802a591 	.word	0x0802a591
 802a62c:	0802a591 	.word	0x0802a591
 802a630:	0802a591 	.word	0x0802a591
 802a634:	0802a591 	.word	0x0802a591
 802a638:	0802a591 	.word	0x0802a591
 802a63c:	0802a591 	.word	0x0802a591
 802a640:	0802a591 	.word	0x0802a591
 802a644:	0802a591 	.word	0x0802a591
 802a648:	0802a591 	.word	0x0802a591
 802a64c:	0802a591 	.word	0x0802a591
 802a650:	0802a591 	.word	0x0802a591
 802a654:	0802a689 	.word	0x0802a689
 802a658:	0802a693 	.word	0x0802a693
 802a65c:	0802a69d 	.word	0x0802a69d
 802a660:	0802a6a7 	.word	0x0802a6a7
 802a664:	0802a6b1 	.word	0x0802a6b1
}
 802a668:	b003      	add	sp, #12
 802a66a:	f85d eb04 	ldr.w	lr, [sp], #4
    gComCallbackSync(data, length);
 802a66e:	f7ff bda2 	b.w	802a1b6 <gComCallbackSync>
  if (length == 0)
 802a672:	2900      	cmp	r1, #0
 802a674:	d18c      	bne.n	802a590 <gComCallbackCmd+0x1c>
    gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a676:	460a      	mov	r2, r1
 802a678:	4608      	mov	r0, r1
 802a67a:	f7ff f9f7 	bl	8029a6c <gComRespMake>
    gcom_.restart_req = 1;
 802a67e:	2201      	movs	r2, #1
 802a680:	4b55      	ldr	r3, [pc, #340]	@ (802a7d8 <gComCallbackCmd+0x264>)
 802a682:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 802a686:	e783      	b.n	802a590 <gComCallbackCmd+0x1c>
}
 802a688:	b003      	add	sp, #12
 802a68a:	f85d eb04 	ldr.w	lr, [sp], #4
    gComCallbackGetHw(data, length);
 802a68e:	f7ff bdd6 	b.w	802a23e <gComCallbackGetHw>
}
 802a692:	b003      	add	sp, #12
 802a694:	f85d eb04 	ldr.w	lr, [sp], #4
    gComCallbackSetHw(data, length);
 802a698:	f7ff bdeb 	b.w	802a272 <gComCallbackSetHw>
}
 802a69c:	b003      	add	sp, #12
 802a69e:	f85d eb04 	ldr.w	lr, [sp], #4
    gComCallbackGetFw(data, length);
 802a6a2:	f7ff be06 	b.w	802a2b2 <gComCallbackGetFw>
}
 802a6a6:	b003      	add	sp, #12
 802a6a8:	f85d eb04 	ldr.w	lr, [sp], #4
    gComCallbackGetSn(data, length);
 802a6ac:	f7ff be1b 	b.w	802a2e6 <gComCallbackGetSn>
}
 802a6b0:	b003      	add	sp, #12
 802a6b2:	f85d eb04 	ldr.w	lr, [sp], #4
    gComCallbackSetSn(data, length);
 802a6b6:	f7ff be30 	b.w	802a31a <gComCallbackSetSn>
  if (length == 0)
 802a6ba:	2900      	cmp	r1, #0
 802a6bc:	f47f af68 	bne.w	802a590 <gComCallbackCmd+0x1c>
}
 802a6c0:	b003      	add	sp, #12
 802a6c2:	f85d eb04 	ldr.w	lr, [sp], #4
 802a6c6:	f7ff bcba 	b.w	802a03e <gComCallbackGetTemp.part.0>
  if (length == 0)
 802a6ca:	2900      	cmp	r1, #0
 802a6cc:	f47f af60 	bne.w	802a590 <gComCallbackCmd+0x1c>
}
 802a6d0:	b003      	add	sp, #12
 802a6d2:	f85d eb04 	ldr.w	lr, [sp], #4
 802a6d6:	f7ff bcc8 	b.w	802a06a <gComCallbackGetTempThreshold.part.0>
 802a6da:	b003      	add	sp, #12
 802a6dc:	f85d eb04 	ldr.w	lr, [sp], #4
    gComCallbackSetTempThreshold(data, length);
 802a6e0:	f7ff be3b 	b.w	802a35a <gComCallbackSetTempThreshold>
}
 802a6e4:	b003      	add	sp, #12
 802a6e6:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackSetIv(data, length);
 802a6ea:	f7ff be45 	b.w	802a378 <gComCallbackSetIv>
  if (length == 16)
 802a6ee:	2910      	cmp	r1, #16
 802a6f0:	f47f af4e 	bne.w	802a590 <gComCallbackCmd+0x1c>
    gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a6f4:	2200      	movs	r2, #0
 802a6f6:	4611      	mov	r1, r2
 802a6f8:	4610      	mov	r0, r2
 802a6fa:	f7ff f9b7 	bl	8029a6c <gComRespMake>
    gcom_.is_open = 1;
 802a6fe:	2201      	movs	r2, #1
 802a700:	4b35      	ldr	r3, [pc, #212]	@ (802a7d8 <gComCallbackCmd+0x264>)
 802a702:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 802a706:	e743      	b.n	802a590 <gComCallbackCmd+0x1c>
  if (length == 0)
 802a708:	2900      	cmp	r1, #0
 802a70a:	f47f af41 	bne.w	802a590 <gComCallbackCmd+0x1c>
    gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a70e:	460a      	mov	r2, r1
 802a710:	4608      	mov	r0, r1
 802a712:	9101      	str	r1, [sp, #4]
 802a714:	f7ff f9aa 	bl	8029a6c <gComRespMake>
    gcom_.is_open = 0;
 802a718:	4b2f      	ldr	r3, [pc, #188]	@ (802a7d8 <gComCallbackCmd+0x264>)
 802a71a:	9901      	ldr	r1, [sp, #4]
 802a71c:	f883 1026 	strb.w	r1, [r3, #38]	@ 0x26
}
 802a720:	e736      	b.n	802a590 <gComCallbackCmd+0x1c>
}
 802a722:	b003      	add	sp, #12
 802a724:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSetState(data, length);
 802a728:	f7ff be38 	b.w	802a39c <gComCallbackVibSetState>
	if (length == 0)
 802a72c:	2900      	cmp	r1, #0
 802a72e:	f47f af2f 	bne.w	802a590 <gComCallbackCmd+0x1c>
}
 802a732:	b003      	add	sp, #12
 802a734:	f85d eb04 	ldr.w	lr, [sp], #4
 802a738:	f7ff bcae 	b.w	802a098 <gComCallbackVibGetTrigCfg.part.0>
 802a73c:	b003      	add	sp, #12
 802a73e:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSetTrigCfg(data, length);
 802a742:	f7ff be3f 	b.w	802a3c4 <gComCallbackVibSetTrigCfg>
	if (length == 0)
 802a746:	2900      	cmp	r1, #0
 802a748:	f47f af22 	bne.w	802a590 <gComCallbackCmd+0x1c>
}
 802a74c:	b003      	add	sp, #12
 802a74e:	f85d eb04 	ldr.w	lr, [sp], #4
 802a752:	f7ff bcb6 	b.w	802a0c2 <gComCallbackVibGetMaxChCfg.part.0>
 802a756:	b003      	add	sp, #12
 802a758:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSetMaxChCfg(data, length);
 802a75c:	f7ff be47 	b.w	802a3ee <gComCallbackVibSetMaxChCfg>
	if (length == 0)
 802a760:	2900      	cmp	r1, #0
 802a762:	f47f af15 	bne.w	802a590 <gComCallbackCmd+0x1c>
}
 802a766:	b003      	add	sp, #12
 802a768:	f85d eb04 	ldr.w	lr, [sp], #4
 802a76c:	f7ff bcb6 	b.w	802a0dc <gComCallbackVibGetSeqLen.part.0>
 802a770:	b003      	add	sp, #12
 802a772:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSetSeqLen(data, length);
 802a776:	f7ff be4e 	b.w	802a416 <gComCallbackVibSetSeqLen>
}
 802a77a:	b003      	add	sp, #12
 802a77c:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibGetSettings(data, length);
 802a780:	f7ff be5f 	b.w	802a442 <gComCallbackVibGetSettings>
}
 802a784:	b003      	add	sp, #12
 802a786:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSetSettings(data, length);
 802a78a:	f7ff be5f 	b.w	802a44c <gComCallbackVibSetSettings>
	if (length == 0)
 802a78e:	2900      	cmp	r1, #0
 802a790:	f47f aefe 	bne.w	802a590 <gComCallbackCmd+0x1c>
}
 802a794:	b003      	add	sp, #12
 802a796:	f85d eb04 	ldr.w	lr, [sp], #4
 802a79a:	f7ff bcc8 	b.w	802a12e <gComCallbackVibGetDc.part.0>
 802a79e:	b003      	add	sp, #12
 802a7a0:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSetDc(data, length);
 802a7a4:	f7ff be8d 	b.w	802a4c2 <gComCallbackVibSetDc>
}
 802a7a8:	b003      	add	sp, #12
 802a7aa:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibClearSettings(data, length);
 802a7ae:	f7ff bea4 	b.w	802a4fa <gComCallbackVibClearSettings>
}
 802a7b2:	b003      	add	sp, #12
 802a7b4:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSingleSettings(data, length);
 802a7b8:	f7ff beb1 	b.w	802a51e <gComCallbackVibSingleSettings>
	if (length == 0)
 802a7bc:	2900      	cmp	r1, #0
 802a7be:	f47f aee7 	bne.w	802a590 <gComCallbackCmd+0x1c>
}
 802a7c2:	b003      	add	sp, #12
 802a7c4:	f85d eb04 	ldr.w	lr, [sp], #4
 802a7c8:	f7ff bcd2 	b.w	802a170 <gComCallbackVibGetLedDuration.part.0>
 802a7cc:	b003      	add	sp, #12
 802a7ce:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSetLedDuration(data, length);
 802a7d2:	f7ff bebc 	b.w	802a54e <gComCallbackVibSetLedDuration>
 802a7d6:	bf00      	nop
 802a7d8:	20042480 	.word	0x20042480

0802a7dc <gCorePreInit>:
 *         handling environment in embedded applications.
 */
void gCorePreInit(void)
{
  extern const uint32_t g_pfnVectors[];
  SCB->VTOR = (uint32_t)&g_pfnVectors[0];
 802a7dc:	4a01      	ldr	r2, [pc, #4]	@ (802a7e4 <gCorePreInit+0x8>)
 802a7de:	4b02      	ldr	r3, [pc, #8]	@ (802a7e8 <gCorePreInit+0xc>)
 802a7e0:	609a      	str	r2, [r3, #8]
}
 802a7e2:	4770      	bx	lr
 802a7e4:	08020000 	.word	0x08020000
 802a7e8:	e000ed00 	.word	0xe000ed00

0802a7ec <gCoreHalt>:
 *         for potential debugging or recovery actions.
 *         - The GPIO pin for an error LED can be controlled by uncommenting the
 *           HAL_GPIO_WritePin() line, allowing visual indication of an error state.
 */
void gCoreHalt(void)
{
 802a7ec:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
 802a7ee:	b672      	cpsid	i
  __disable_irq();

  /* USER CODE BEGIN halt */
	HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);
 802a7f0:	2200      	movs	r2, #0
 802a7f2:	2110      	movs	r1, #16
 802a7f4:	4803      	ldr	r0, [pc, #12]	@ (802a804 <gCoreHalt+0x18>)
 802a7f6:	f7f9 f89f 	bl	8023938 <HAL_GPIO_WritePin>
  /* USER CODE END halt */

  while (1)
  {
    HAL_IWDG_Refresh(&hiwdg);
 802a7fa:	4c03      	ldr	r4, [pc, #12]	@ (802a808 <gCoreHalt+0x1c>)
 802a7fc:	4620      	mov	r0, r4
 802a7fe:	f7f9 fd25 	bl	802424c <HAL_IWDG_Refresh>
  while (1)
 802a802:	e7fb      	b.n	802a7fc <gCoreHalt+0x10>
 802a804:	42020400 	.word	0x42020400
 802a808:	20000184 	.word	0x20000184

0802a80c <gCoreBlinker>:
 *         - The blinking interval is defined by the constant `GCORE_BLINKER_INTERVAL_MS`.
 *         - This function should be called regularly within the main loop to
 *           ensure timely execution of the blinking functionality.
 */
void gCoreBlinker(void)
{
 802a80c:	b510      	push	{r4, lr}
  if (HAL_GetTick() - gcore_blinker_time_ >= GCORE_BLINKER_INTERVAL_MS)
 802a80e:	f7f7 fb49 	bl	8021ea4 <HAL_GetTick>
 802a812:	4c09      	ldr	r4, [pc, #36]	@ (802a838 <gCoreBlinker+0x2c>)
 802a814:	6823      	ldr	r3, [r4, #0]
 802a816:	1ac0      	subs	r0, r0, r3
 802a818:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 802a81c:	d30b      	bcc.n	802a836 <gCoreBlinker+0x2a>
  {
    gcore_blinker_time_ = HAL_GetTick();
 802a81e:	f7f7 fb41 	bl	8021ea4 <HAL_GetTick>
 802a822:	6020      	str	r0, [r4, #0]
    HAL_IWDG_Refresh(&hiwdg);
 802a824:	4805      	ldr	r0, [pc, #20]	@ (802a83c <gCoreBlinker+0x30>)
 802a826:	f7f9 fd11 	bl	802424c <HAL_IWDG_Refresh>

    /* USER CODE BEGIN blinker */
		HAL_GPIO_TogglePin(LED_SYS_GPIO_Port, LED_SYS_Pin);
    /* USER CODE END blinker */
  }
}
 802a82a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_GPIO_TogglePin(LED_SYS_GPIO_Port, LED_SYS_Pin);
 802a82e:	2120      	movs	r1, #32
 802a830:	4803      	ldr	r0, [pc, #12]	@ (802a840 <gCoreBlinker+0x34>)
 802a832:	f7f9 b886 	b.w	8023942 <HAL_GPIO_TogglePin>
}
 802a836:	bd10      	pop	{r4, pc}
 802a838:	200424cc 	.word	0x200424cc
 802a83c:	20000184 	.word	0x20000184
 802a840:	42020400 	.word	0x42020400

0802a844 <gCoreLoop>:
{
 802a844:	b508      	push	{r3, lr}
  gCoreBlinker();
 802a846:	f7ff ffe1 	bl	802a80c <gCoreBlinker>
  gBuzLoop();
 802a84a:	f7ff f8c7 	bl	80299dc <gBuzLoop>
  gTempLoop();
 802a84e:	f000 fab1 	bl	802adb4 <gTempLoop>
  gComLoop();
 802a852:	f7ff fbb7 	bl	8029fc4 <gComLoop>
}
 802a856:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	gAppLoop();
 802a85a:	f7fe bd2b 	b.w	80292b4 <gAppLoop>
	...

0802a860 <gCoreCheckResetSource>:
 *         RCC reset source register. This function should be called early in the system
 *         initialization process to ensure the correct status code is set before
 *         proceeding with other operations.
 */
void gCoreCheckResetSource(void)
{
 802a860:	b508      	push	{r3, lr}
  uint32_t rst_source = (RCC->RSR & RCC_RESET_FLAG_ALL);
 802a862:	4b13      	ldr	r3, [pc, #76]	@ (802a8b0 <gCoreCheckResetSource+0x50>)
 802a864:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4

  /* USER CODE BEGIN start gCoreCheckResetSource() */

  /* USER CODE END start gCoreCheckResetSource */

  if (rst_source & RCC_RSR_BORRSTF)
 802a868:	0119      	lsls	r1, r3, #4
 802a86a:	d50b      	bpl.n	802a884 <gCoreCheckResetSource+0x24>
  {
    /* USER CODE BEGIN power on or BOR reset flag */
		gComSetStatusCode(GCOM_STATUS_CODE_POWER_ON);
 802a86c:	f241 000c 	movw	r0, #4108	@ 0x100c
    /* USER CODE END Low-Power reset flag */
  }
  else if (rst_source & RCC_RSR_PINRSTF)
  {
    /* USER CODE BEGIN normal power up or reset pin flag */
		gComSetStatusCode(GCOM_STATUS_CODE_EXT_RST);
 802a870:	f7ff f986 	bl	8029b80 <gComSetStatusCode>
    /* USER CODE END normal power up or reset pin flag */
  }

  /* USER CODE BEGIN finish gCoreCheckResetSource */
	RCC->RSR |= RCC_RSR_RMVF; 															///< erase reset flags
 802a874:	4a0e      	ldr	r2, [pc, #56]	@ (802a8b0 <gCoreCheckResetSource+0x50>)
 802a876:	f8d2 30f4 	ldr.w	r3, [r2, #244]	@ 0xf4
 802a87a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 802a87e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
  /* USER CODE END finish gCoreCheckResetSource */
}
 802a882:	bd08      	pop	{r3, pc}
  else if (rst_source & RCC_RSR_SFTRSTF)
 802a884:	00da      	lsls	r2, r3, #3
 802a886:	d502      	bpl.n	802a88e <gCoreCheckResetSource+0x2e>
		gComSetStatusCode(GCOM_STATUS_CODE_FW);
 802a888:	f241 000a 	movw	r0, #4106	@ 0x100a
 802a88c:	e7f0      	b.n	802a870 <gCoreCheckResetSource+0x10>
  else if (rst_source & RCC_RSR_WWDGRSTF)
 802a88e:	f013 4fc0 	tst.w	r3, #1610612736	@ 0x60000000
 802a892:	d002      	beq.n	802a89a <gCoreCheckResetSource+0x3a>
		gComSetStatusCode(GCOM_STATUS_CODE_WDT);
 802a894:	f241 0006 	movw	r0, #4102	@ 0x1006
 802a898:	e7ea      	b.n	802a870 <gCoreCheckResetSource+0x10>
  else if (rst_source & RCC_RSR_LPWRRSTF)
 802a89a:	2b00      	cmp	r3, #0
 802a89c:	da02      	bge.n	802a8a4 <gCoreCheckResetSource+0x44>
		gComSetStatusCode(GCOM_STATUS_CODE_BROWN_OUT);
 802a89e:	f241 000b 	movw	r0, #4107	@ 0x100b
 802a8a2:	e7e5      	b.n	802a870 <gCoreCheckResetSource+0x10>
  else if (rst_source & RCC_RSR_PINRSTF)
 802a8a4:	015b      	lsls	r3, r3, #5
 802a8a6:	d5e5      	bpl.n	802a874 <gCoreCheckResetSource+0x14>
		gComSetStatusCode(GCOM_STATUS_CODE_EXT_RST);
 802a8a8:	f241 0009 	movw	r0, #4105	@ 0x1009
 802a8ac:	e7e0      	b.n	802a870 <gCoreCheckResetSource+0x10>
 802a8ae:	bf00      	nop
 802a8b0:	44020c00 	.word	0x44020c00

0802a8b4 <gCoreInit>:
{
 802a8b4:	b508      	push	{r3, lr}
	gAppPreInit();
 802a8b6:	f7fe fcf4 	bl	80292a2 <gAppPreInit>
  gInfoInit();
 802a8ba:	f000 f92d 	bl	802ab18 <gInfoInit>
  gBuzInit();
 802a8be:	f7ff f833 	bl	8029928 <gBuzInit>
  gTempInit();
 802a8c2:	f000 fa39 	bl	802ad38 <gTempInit>
  gComInit();
 802a8c6:	f7ff f98f 	bl	8029be8 <gComInit>
  gCoreCheckResetSource();
 802a8ca:	f7ff ffc9 	bl	802a860 <gCoreCheckResetSource>
}
 802a8ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	gAppInit();
 802a8d2:	f7fe bce9 	b.w	80292a8 <gAppInit>

0802a8d6 <__io_putchar>:
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 802a8d6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 802a8da:	f8d3 2e80 	ldr.w	r2, [r3, #3712]	@ 0xe80
 802a8de:	07d1      	lsls	r1, r2, #31
 802a8e0:	d503      	bpl.n	802a8ea <__io_putchar+0x14>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 802a8e2:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 802a8e6:	07d2      	lsls	r2, r2, #31
 802a8e8:	d402      	bmi.n	802a8f0 <__io_putchar+0x1a>
 */
int __io_putchar(int ch)
{
  ITM_SendChar(ch);
  return 1;
}
 802a8ea:	2001      	movs	r0, #1
 802a8ec:	4770      	bx	lr
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 802a8ee:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 802a8f0:	681a      	ldr	r2, [r3, #0]
 802a8f2:	2a00      	cmp	r2, #0
 802a8f4:	d0fb      	beq.n	802a8ee <__io_putchar+0x18>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 802a8f6:	b2c0      	uxtb	r0, r0
 802a8f8:	7018      	strb	r0, [r3, #0]
 802a8fa:	e7f6      	b.n	802a8ea <__io_putchar+0x14>

0802a8fc <HAL_RCC_CSSCallback>:
 *         the system is reset or reinitialized. This function should be defined as
 *         an interrupt handler for the CSS interrupt.
 *         The user can add additional error handling or recovery mechanisms within this function.
 */
void HAL_RCC_CSSCallback(void)
{
 802a8fc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HAL_RCC_CSSCallback() */
  gCoreHalt();
 802a8fe:	f7ff ff75 	bl	802a7ec <gCoreHalt>
	...

0802a904 <gInfoReadFw>:
bool gInfoReadFw(char *str)
{
  bool answer = false;
  do
  {
    if (str == NULL)
 802a904:	2300      	movs	r3, #0
{
 802a906:	b507      	push	{r0, r1, r2, lr}
    if (str == NULL)
 802a908:	b138      	cbz	r0, 802a91a <gInfoReadFw+0x16>
    {
      break;
    }
    sprintf(str, "%d.%d.%d-%03d", ginfo_header_.fw_major, ginfo_header_.fw_minor,\
 802a90a:	2209      	movs	r2, #9
 802a90c:	4904      	ldr	r1, [pc, #16]	@ (802a920 <gInfoReadFw+0x1c>)
 802a90e:	e9cd 3200 	strd	r3, r2, [sp]
 802a912:	2201      	movs	r2, #1
 802a914:	f000 fc7e 	bl	802b214 <siprintf>
        ginfo_header_.fw_patch, ginfo_header_.fw_dev_build);
    answer = true;
 802a918:	2001      	movs	r0, #1

  } while (0);

  return answer;
}
 802a91a:	b003      	add	sp, #12
 802a91c:	f85d fb04 	ldr.w	pc, [sp], #4
 802a920:	0802c321 	.word	0x0802c321

0802a924 <gInfoMemFormat>:
 * @note   This function unlocks the flash memory, erases the specified sector, and then
 *         locks the flash memory again. It checks for errors during the erase operation
 *         and returns the appropriate status.
 */
bool gInfoMemFormat(void)
{
 802a924:	b510      	push	{r4, lr}
 802a926:	b086      	sub	sp, #24
  bool answer = false;
  uint32_t error;
  FLASH_EraseInitTypeDef flash_erase;
  do
  {
    if (HAL_FLASH_Unlock() != HAL_OK)
 802a928:	f7f8 fdc2 	bl	80234b0 <HAL_FLASH_Unlock>
 802a92c:	b138      	cbz	r0, 802a93e <gInfoMemFormat+0x1a>
  bool answer = false;
 802a92e:	2400      	movs	r4, #0
    answer = true;

  }
  while (0);

  HAL_FLASH_Lock();
 802a930:	f7f8 fdd0 	bl	80234d4 <HAL_FLASH_Lock>
#ifdef HAL_ICACHE_MODULE_ENABLED
    HAL_ICACHE_Enable();
 802a934:	f7f9 fc1a 	bl	802416c <HAL_ICACHE_Enable>
#endif
  return answer;
}
 802a938:	4620      	mov	r0, r4
 802a93a:	b006      	add	sp, #24
 802a93c:	bd10      	pop	{r4, pc}
    if (HAL_ICACHE_Disable() != HAL_OK)
 802a93e:	f7f9 fc1f 	bl	8024180 <HAL_ICACHE_Disable>
 802a942:	2800      	cmp	r0, #0
 802a944:	d1f3      	bne.n	802a92e <gInfoMemFormat+0xa>
    flash_erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 802a946:	2304      	movs	r3, #4
    flash_erase.Sector = GINFO_MEM_SECTOR;
 802a948:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
    flash_erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 802a94c:	9302      	str	r3, [sp, #8]
    flash_erase.Sector = GINFO_MEM_SECTOR;
 802a94e:	4b0d      	ldr	r3, [pc, #52]	@ (802a984 <gInfoMemFormat+0x60>)
    if (HAL_FLASHEx_Erase(&flash_erase, &error) != HAL_OK)
 802a950:	a802      	add	r0, sp, #8
    flash_erase.Sector = GINFO_MEM_SECTOR;
 802a952:	899b      	ldrh	r3, [r3, #12]
 802a954:	1e5a      	subs	r2, r3, #1
 802a956:	b292      	uxth	r2, r2
 802a958:	428a      	cmp	r2, r1
 802a95a:	bf8e      	itee	hi
 802a95c:	237f      	movhi	r3, #127	@ 0x7f
 802a95e:	091b      	lsrls	r3, r3, #4
 802a960:	f103 33ff 	addls.w	r3, r3, #4294967295
 802a964:	9304      	str	r3, [sp, #16]
    flash_erase.NbSectors = 1;
 802a966:	2301      	movs	r3, #1
 802a968:	9305      	str	r3, [sp, #20]
    flash_erase.Banks = FLASH_BANK_2;
 802a96a:	2302      	movs	r3, #2
    if (HAL_FLASHEx_Erase(&flash_erase, &error) != HAL_OK)
 802a96c:	a901      	add	r1, sp, #4
    flash_erase.Banks = FLASH_BANK_2;
 802a96e:	9303      	str	r3, [sp, #12]
    if (HAL_FLASHEx_Erase(&flash_erase, &error) != HAL_OK)
 802a970:	f7f8 fe78 	bl	8023664 <HAL_FLASHEx_Erase>
 802a974:	2800      	cmp	r0, #0
 802a976:	d1da      	bne.n	802a92e <gInfoMemFormat+0xa>
    if (error != 0xFFFFFFFF)
 802a978:	9c01      	ldr	r4, [sp, #4]
 802a97a:	1c63      	adds	r3, r4, #1
 802a97c:	425c      	negs	r4, r3
 802a97e:	415c      	adcs	r4, r3
 802a980:	e7d6      	b.n	802a930 <gInfoMemFormat+0xc>
 802a982:	bf00      	nop
 802a984:	08fff800 	.word	0x08fff800

0802a988 <gInfoMemRead>:
 * @note   This function reads data from the GInfo memory address into the buffer pointed to
 *         by `ginfo_mem_handle_.data_pointer`. It disables the instruction cache during the
 *         read operation (if enabled) to ensure the data is correctly read from memory.
 */
bool gInfoMemRead(void)
{
 802a988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  bool answer = false;
  uint8_t *data = ginfo_mem_handle_.data_pointer;
 802a98a:	4d13      	ldr	r5, [pc, #76]	@ (802a9d8 <gInfoMemRead+0x50>)
 802a98c:	682c      	ldr	r4, [r5, #0]
  do
  {
#ifdef HAL_ICACHE_MODULE_ENABLED
    if (HAL_ICACHE_Disable() != HAL_OK)
 802a98e:	f7f9 fbf7 	bl	8024180 <HAL_ICACHE_Disable>
 802a992:	b910      	cbnz	r0, 802a99a <gInfoMemRead+0x12>
    {
      break;
    }
#endif
    if ((data != NULL) && (ginfo_mem_handle_.size > 0))
 802a994:	b1bc      	cbz	r4, 802a9c6 <gInfoMemRead+0x3e>
 802a996:	686b      	ldr	r3, [r5, #4]
 802a998:	b9cb      	cbnz	r3, 802a9ce <gInfoMemRead+0x46>
  bool answer = false;
 802a99a:	2400      	movs	r4, #0
 802a99c:	e013      	b.n	802a9c6 <gInfoMemRead+0x3e>
    {
      for (uint32_t i = 0; i < ginfo_mem_handle_.size; i++)
      {
        *data = (*(__IO uint8_t*) (GINFO_MEM_ADDRESS + i));
 802a99e:	898b      	ldrh	r3, [r1, #12]
 802a9a0:	1e5a      	subs	r2, r3, #1
 802a9a2:	b292      	uxth	r2, r2
 802a9a4:	42b2      	cmp	r2, r6
 802a9a6:	bf8f      	iteee	hi
 802a9a8:	463b      	movhi	r3, r7
 802a9aa:	091b      	lsrls	r3, r3, #4
 802a9ac:	039b      	lslls	r3, r3, #14
 802a9ae:	f103 63ff 	addls.w	r3, r3, #133693440	@ 0x7f80000
 802a9b2:	bf98      	it	ls
 802a9b4:	f503 23fc 	addls.w	r3, r3, #516096	@ 0x7e000
 802a9b8:	5cc3      	ldrb	r3, [r0, r3]
 802a9ba:	5423      	strb	r3, [r4, r0]
      for (uint32_t i = 0; i < ginfo_mem_handle_.size; i++)
 802a9bc:	3001      	adds	r0, #1
 802a9be:	686b      	ldr	r3, [r5, #4]
 802a9c0:	4283      	cmp	r3, r0
 802a9c2:	d8ec      	bhi.n	802a99e <gInfoMemRead+0x16>
        data++;
      }
      answer = true;
 802a9c4:	2401      	movs	r4, #1

  }
  while (0);

#ifdef HAL_ICACHE_MODULE_ENABLED
  HAL_ICACHE_Enable();
 802a9c6:	f7f9 fbd1 	bl	802416c <HAL_ICACHE_Enable>
#endif
  return answer;
}
 802a9ca:	4620      	mov	r0, r4
 802a9cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        *data = (*(__IO uint8_t*) (GINFO_MEM_ADDRESS + i));
 802a9ce:	f64f 76fd 	movw	r6, #65533	@ 0xfffd
 802a9d2:	4902      	ldr	r1, [pc, #8]	@ (802a9dc <gInfoMemRead+0x54>)
 802a9d4:	4f02      	ldr	r7, [pc, #8]	@ (802a9e0 <gInfoMemRead+0x58>)
 802a9d6:	e7f2      	b.n	802a9be <gInfoMemRead+0x36>
 802a9d8:	200424d0 	.word	0x200424d0
 802a9dc:	08fff800 	.word	0x08fff800
 802a9e0:	081fe000 	.word	0x081fe000

0802a9e4 <gInfoReadHw>:
{
 802a9e4:	b538      	push	{r3, r4, r5, lr}
    if (str == NULL)
 802a9e6:	4605      	mov	r5, r0
 802a9e8:	b910      	cbnz	r0, 802a9f0 <gInfoReadHw+0xc>
  bool answer = false;
 802a9ea:	2400      	movs	r4, #0
}
 802a9ec:	4620      	mov	r0, r4
 802a9ee:	bd38      	pop	{r3, r4, r5, pc}
    if (gInfoMemRead() == false)
 802a9f0:	f7ff ffca 	bl	802a988 <gInfoMemRead>
 802a9f4:	4604      	mov	r4, r0
 802a9f6:	2800      	cmp	r0, #0
 802a9f8:	d0f7      	beq.n	802a9ea <gInfoReadHw+0x6>
    strcpy(str, ginfo_storage_.hw);
 802a9fa:	4628      	mov	r0, r5
 802a9fc:	4901      	ldr	r1, [pc, #4]	@ (802aa04 <gInfoReadHw+0x20>)
 802a9fe:	f000 fdca 	bl	802b596 <strcpy>
    answer = true;
 802aa02:	e7f3      	b.n	802a9ec <gInfoReadHw+0x8>
 802aa04:	200424dc 	.word	0x200424dc

0802aa08 <gInfoReadSn>:
{
 802aa08:	b538      	push	{r3, r4, r5, lr}
    if (str == NULL)
 802aa0a:	4605      	mov	r5, r0
 802aa0c:	b910      	cbnz	r0, 802aa14 <gInfoReadSn+0xc>
  bool answer = false;
 802aa0e:	2400      	movs	r4, #0
}
 802aa10:	4620      	mov	r0, r4
 802aa12:	bd38      	pop	{r3, r4, r5, pc}
    if (gInfoMemRead() == false)
 802aa14:	f7ff ffb8 	bl	802a988 <gInfoMemRead>
 802aa18:	4604      	mov	r4, r0
 802aa1a:	2800      	cmp	r0, #0
 802aa1c:	d0f7      	beq.n	802aa0e <gInfoReadSn+0x6>
    strcpy(str, ginfo_storage_.sn);
 802aa1e:	4628      	mov	r0, r5
 802aa20:	4901      	ldr	r1, [pc, #4]	@ (802aa28 <gInfoReadSn+0x20>)
 802aa22:	f000 fdb8 	bl	802b596 <strcpy>
    answer = true;
 802aa26:	e7f3      	b.n	802aa10 <gInfoReadSn+0x8>
 802aa28:	200424fc 	.word	0x200424fc

0802aa2c <gInfoReadIv>:
{
 802aa2c:	b510      	push	{r4, lr}
    if (iv == NULL)
 802aa2e:	4604      	mov	r4, r0
 802aa30:	b908      	cbnz	r0, 802aa36 <gInfoReadIv+0xa>
  bool answer = false;
 802aa32:	2000      	movs	r0, #0
}
 802aa34:	bd10      	pop	{r4, pc}
    if (gInfoMemRead() == false)
 802aa36:	f7ff ffa7 	bl	802a988 <gInfoMemRead>
 802aa3a:	2800      	cmp	r0, #0
 802aa3c:	d0f9      	beq.n	802aa32 <gInfoReadIv+0x6>
    memcpy(iv, ginfo_storage_.iv, sizeof(ginfo_storage_.iv));
 802aa3e:	4b05      	ldr	r3, [pc, #20]	@ (802aa54 <gInfoReadIv+0x28>)
 802aa40:	f103 0210 	add.w	r2, r3, #16
 802aa44:	f853 1b04 	ldr.w	r1, [r3], #4
 802aa48:	4293      	cmp	r3, r2
 802aa4a:	f844 1b04 	str.w	r1, [r4], #4
 802aa4e:	d1f9      	bne.n	802aa44 <gInfoReadIv+0x18>
 802aa50:	e7f0      	b.n	802aa34 <gInfoReadIv+0x8>
 802aa52:	bf00      	nop
 802aa54:	2004251c 	.word	0x2004251c

0802aa58 <gInfoMemWrite>:
 *         for writing. It writes data from the buffer pointed to by `ginfo_mem_handle_.data_pointer`
 *         in quadword (16 bytes) increments. After writing, it verifies that the written data
 *         matches the data in the buffer.
 */
bool gInfoMemWrite(void)
{
 802aa58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  bool answer = true;
  uint8_t *data = ginfo_mem_handle_.data_pointer;
 802aa5c:	4e2b      	ldr	r6, [pc, #172]	@ (802ab0c <gInfoMemWrite+0xb4>)
 802aa5e:	6837      	ldr	r7, [r6, #0]
  do
  {
    if (data == NULL)
 802aa60:	b93f      	cbnz	r7, 802aa72 <gInfoMemWrite+0x1a>
    {
      answer = false;
 802aa62:	2500      	movs	r5, #0
      data++;
    }

  } while (0);

  HAL_FLASH_Lock();
 802aa64:	f7f8 fd36 	bl	80234d4 <HAL_FLASH_Lock>
#ifdef HAL_ICACHE_MODULE_ENABLED
  HAL_ICACHE_Enable();
 802aa68:	f7f9 fb80 	bl	802416c <HAL_ICACHE_Enable>
#endif
  return answer;
}
 802aa6c:	4628      	mov	r0, r5
 802aa6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (gInfoMemFormat() == false)
 802aa72:	f7ff ff57 	bl	802a924 <gInfoMemFormat>
 802aa76:	4605      	mov	r5, r0
 802aa78:	2800      	cmp	r0, #0
 802aa7a:	d0f2      	beq.n	802aa62 <gInfoMemWrite+0xa>
    if (HAL_FLASH_Unlock() != HAL_OK)
 802aa7c:	f7f8 fd18 	bl	80234b0 <HAL_FLASH_Unlock>
 802aa80:	2800      	cmp	r0, #0
 802aa82:	d1ef      	bne.n	802aa64 <gInfoMemWrite+0xc>
    if (HAL_ICACHE_Disable() != HAL_OK)
 802aa84:	f7f9 fb7c 	bl	8024180 <HAL_ICACHE_Disable>
 802aa88:	4604      	mov	r4, r0
 802aa8a:	2800      	cmp	r0, #0
 802aa8c:	d1ea      	bne.n	802aa64 <gInfoMemWrite+0xc>
      if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, GINFO_MEM_ADDRESS + i, (uint32_t)data) != HAL_OK)
 802aa8e:	f64f 79fd 	movw	r9, #65533	@ 0xfffd
 802aa92:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 802ab10 <gInfoMemWrite+0xb8>
 802aa96:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 802ab14 <gInfoMemWrite+0xbc>
    for (uint32_t i = 0; i < ginfo_mem_handle_.size; i += 16)
 802aa9a:	6873      	ldr	r3, [r6, #4]
 802aa9c:	42a3      	cmp	r3, r4
 802aa9e:	d81d      	bhi.n	802aadc <gInfoMemWrite+0x84>
    for (uint32_t i = 0; i < ginfo_mem_handle_.size; i++)
 802aaa0:	2200      	movs	r2, #0
 802aaa2:	e9d6 4000 	ldrd	r4, r0, [r6]
      if (*data != (*(__IO uint8_t*) (GINFO_MEM_ADDRESS + i)))
 802aaa6:	f64f 77fd 	movw	r7, #65533	@ 0xfffd
 802aaaa:	4e19      	ldr	r6, [pc, #100]	@ (802ab10 <gInfoMemWrite+0xb8>)
 802aaac:	f8df c064 	ldr.w	ip, [pc, #100]	@ 802ab14 <gInfoMemWrite+0xbc>
    for (uint32_t i = 0; i < ginfo_mem_handle_.size; i++)
 802aab0:	4290      	cmp	r0, r2
 802aab2:	d0d7      	beq.n	802aa64 <gInfoMemWrite+0xc>
      if (*data != (*(__IO uint8_t*) (GINFO_MEM_ADDRESS + i)))
 802aab4:	89b3      	ldrh	r3, [r6, #12]
 802aab6:	f814 e002 	ldrb.w	lr, [r4, r2]
 802aaba:	1e59      	subs	r1, r3, #1
 802aabc:	b289      	uxth	r1, r1
 802aabe:	42b9      	cmp	r1, r7
 802aac0:	bf8f      	iteee	hi
 802aac2:	4663      	movhi	r3, ip
 802aac4:	091b      	lsrls	r3, r3, #4
 802aac6:	039b      	lslls	r3, r3, #14
 802aac8:	f103 63ff 	addls.w	r3, r3, #133693440	@ 0x7f80000
 802aacc:	bf98      	it	ls
 802aace:	f503 23fc 	addls.w	r3, r3, #516096	@ 0x7e000
 802aad2:	5cd3      	ldrb	r3, [r2, r3]
 802aad4:	459e      	cmp	lr, r3
 802aad6:	d1c4      	bne.n	802aa62 <gInfoMemWrite+0xa>
    for (uint32_t i = 0; i < ginfo_mem_handle_.size; i++)
 802aad8:	3201      	adds	r2, #1
 802aada:	e7e9      	b.n	802aab0 <gInfoMemWrite+0x58>
      if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, GINFO_MEM_ADDRESS + i, (uint32_t)data) != HAL_OK)
 802aadc:	f8b8 100c 	ldrh.w	r1, [r8, #12]
 802aae0:	2002      	movs	r0, #2
 802aae2:	1e4b      	subs	r3, r1, #1
 802aae4:	b29b      	uxth	r3, r3
 802aae6:	454b      	cmp	r3, r9
 802aae8:	bf8f      	iteee	hi
 802aaea:	4651      	movhi	r1, sl
 802aaec:	0909      	lsrls	r1, r1, #4
 802aaee:	0389      	lslls	r1, r1, #14
 802aaf0:	f101 61ff 	addls.w	r1, r1, #133693440	@ 0x7f80000
 802aaf4:	bf98      	it	ls
 802aaf6:	f501 21fc 	addls.w	r1, r1, #516096	@ 0x7e000
 802aafa:	193a      	adds	r2, r7, r4
 802aafc:	4421      	add	r1, r4
 802aafe:	f7f8 fd21 	bl	8023544 <HAL_FLASH_Program>
 802ab02:	b908      	cbnz	r0, 802ab08 <gInfoMemWrite+0xb0>
    for (uint32_t i = 0; i < ginfo_mem_handle_.size; i += 16)
 802ab04:	3410      	adds	r4, #16
 802ab06:	e7c8      	b.n	802aa9a <gInfoMemWrite+0x42>
        answer = false;
 802ab08:	2500      	movs	r5, #0
 802ab0a:	e7c9      	b.n	802aaa0 <gInfoMemWrite+0x48>
 802ab0c:	200424d0 	.word	0x200424d0
 802ab10:	08fff800 	.word	0x08fff800
 802ab14:	081fe000 	.word	0x081fe000

0802ab18 <gInfoInit>:
    ginfo_mem_handle_.size = size;
 802ab18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
{
 802ab1c:	b510      	push	{r4, lr}
    ginfo_mem_handle_.size = size;
 802ab1e:	4b21      	ldr	r3, [pc, #132]	@ (802aba4 <gInfoInit+0x8c>)
    ginfo_mem_handle_.data_pointer = (uint8_t*)ptr;
 802ab20:	4c21      	ldr	r4, [pc, #132]	@ (802aba8 <gInfoInit+0x90>)
    ginfo_mem_handle_.size = size;
 802ab22:	605a      	str	r2, [r3, #4]
    ginfo_mem_handle_.data_pointer = (uint8_t*)ptr;
 802ab24:	601c      	str	r4, [r3, #0]
  if (gInfoMemRead() == false)
 802ab26:	f7ff ff2f 	bl	802a988 <gInfoMemRead>
 802ab2a:	b908      	cbnz	r0, 802ab30 <gInfoInit+0x18>
    gCoreHalt();
 802ab2c:	f7ff fe5e 	bl	802a7ec <gCoreHalt>
  if (ginfo_storage_.check != GINFO_CHECK_WORD)
 802ab30:	6822      	ldr	r2, [r4, #0]
 802ab32:	4b1e      	ldr	r3, [pc, #120]	@ (802abac <gInfoInit+0x94>)
 802ab34:	429a      	cmp	r2, r3
 802ab36:	d022      	beq.n	802ab7e <gInfoInit+0x66>
    memset(&ginfo_storage_, 0, sizeof(GInfoStorageStruct));
 802ab38:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 802ab3c:	2100      	movs	r1, #0
 802ab3e:	481a      	ldr	r0, [pc, #104]	@ (802aba8 <gInfoInit+0x90>)
 802ab40:	f000 fc8a 	bl	802b458 <memset>
    memcpy(&ginfo_storage_.config, &ginfo_config_initialize_, GINFO_CONFIG_SIZE);
 802ab44:	f44f 52f0 	mov.w	r2, #7680	@ 0x1e00
 802ab48:	4919      	ldr	r1, [pc, #100]	@ (802abb0 <gInfoInit+0x98>)
 802ab4a:	481a      	ldr	r0, [pc, #104]	@ (802abb4 <gInfoInit+0x9c>)
 802ab4c:	f000 fd2e 	bl	802b5ac <memcpy>
    ginfo_storage_.check = GINFO_CHECK_WORD;
 802ab50:	f06f 032e 	mvn.w	r3, #46	@ 0x2e
 802ab54:	7023      	strb	r3, [r4, #0]
 802ab56:	231d      	movs	r3, #29
 802ab58:	7063      	strb	r3, [r4, #1]
 802ab5a:	f06f 037c 	mvn.w	r3, #124	@ 0x7c
 802ab5e:	70a3      	strb	r3, [r4, #2]
 802ab60:	2348      	movs	r3, #72	@ 0x48
    strcpy(ginfo_storage_.hw, GINFO_HW_DEFAULT);
 802ab62:	4915      	ldr	r1, [pc, #84]	@ (802abb8 <gInfoInit+0xa0>)
 802ab64:	4815      	ldr	r0, [pc, #84]	@ (802abbc <gInfoInit+0xa4>)
    ginfo_storage_.check = GINFO_CHECK_WORD;
 802ab66:	70e3      	strb	r3, [r4, #3]
    strcpy(ginfo_storage_.hw, GINFO_HW_DEFAULT);
 802ab68:	f000 fd15 	bl	802b596 <strcpy>
    strcpy(ginfo_storage_.sn, GINFO_SN_DEFAULT);
 802ab6c:	4912      	ldr	r1, [pc, #72]	@ (802abb8 <gInfoInit+0xa0>)
 802ab6e:	4814      	ldr	r0, [pc, #80]	@ (802abc0 <gInfoInit+0xa8>)
 802ab70:	f000 fd11 	bl	802b596 <strcpy>
    if (gInfoMemWrite() == false)
 802ab74:	f7ff ff70 	bl	802aa58 <gInfoMemWrite>
    if (gInfoSave() == false)
 802ab78:	b908      	cbnz	r0, 802ab7e <gInfoInit+0x66>
      gCoreHalt();
 802ab7a:	f7ff fe37 	bl	802a7ec <gCoreHalt>
  if (ginfo_storage_.config.check_do_not_change_in_code != GINFO_CONFIG_CHECK_WORD)
 802ab7e:	f8d4 2200 	ldr.w	r2, [r4, #512]	@ 0x200
 802ab82:	4b10      	ldr	r3, [pc, #64]	@ (802abc4 <gInfoInit+0xac>)
 802ab84:	429a      	cmp	r2, r3
 802ab86:	d00c      	beq.n	802aba2 <gInfoInit+0x8a>
    memcpy(&ginfo_storage_.config, &ginfo_config_initialize_, GINFO_CONFIG_SIZE);
 802ab88:	f44f 52f0 	mov.w	r2, #7680	@ 0x1e00
 802ab8c:	4908      	ldr	r1, [pc, #32]	@ (802abb0 <gInfoInit+0x98>)
 802ab8e:	4809      	ldr	r0, [pc, #36]	@ (802abb4 <gInfoInit+0x9c>)
 802ab90:	f000 fd0c 	bl	802b5ac <memcpy>
    if (gInfoMemWrite() == false)
 802ab94:	f7ff ff60 	bl	802aa58 <gInfoMemWrite>
    if (gInfoSave() == false)
 802ab98:	b918      	cbnz	r0, 802aba2 <gInfoInit+0x8a>
}
 802ab9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      gCoreHalt();
 802ab9e:	f7ff be25 	b.w	802a7ec <gCoreHalt>
}
 802aba2:	bd10      	pop	{r4, pc}
 802aba4:	200424d0 	.word	0x200424d0
 802aba8:	200424d8 	.word	0x200424d8
 802abac:	48831dd1 	.word	0x48831dd1
 802abb0:	0802c33f 	.word	0x0802c33f
 802abb4:	200426d8 	.word	0x200426d8
 802abb8:	0802c32f 	.word	0x0802c32f
 802abbc:	200424dc 	.word	0x200424dc
 802abc0:	200424fc 	.word	0x200424fc
 802abc4:	0988cda5 	.word	0x0988cda5

0802abc8 <gInfoWriteHw>:
{
 802abc8:	b538      	push	{r3, r4, r5, lr}
    if (str == NULL)
 802abca:	4605      	mov	r5, r0
 802abcc:	b910      	cbnz	r0, 802abd4 <gInfoWriteHw+0xc>
  bool answer = false;
 802abce:	2400      	movs	r4, #0
}
 802abd0:	4620      	mov	r0, r4
 802abd2:	bd38      	pop	{r3, r4, r5, pc}
    if (strlen(str) > sizeof(ginfo_storage_.hw) - 1)
 802abd4:	f7f6 f9cb 	bl	8020f6e <strlen>
 802abd8:	281f      	cmp	r0, #31
 802abda:	d8f8      	bhi.n	802abce <gInfoWriteHw+0x6>
    if (gInfoMemRead() == false)
 802abdc:	f7ff fed4 	bl	802a988 <gInfoMemRead>
 802abe0:	4604      	mov	r4, r0
 802abe2:	2800      	cmp	r0, #0
 802abe4:	d0f3      	beq.n	802abce <gInfoWriteHw+0x6>
    if (memcmp(ginfo_storage_.hw, str, sizeof(ginfo_storage_.hw)) != 0)
 802abe6:	2220      	movs	r2, #32
 802abe8:	4629      	mov	r1, r5
 802abea:	4809      	ldr	r0, [pc, #36]	@ (802ac10 <gInfoWriteHw+0x48>)
 802abec:	f000 fc0a 	bl	802b404 <memcmp>
 802abf0:	2800      	cmp	r0, #0
 802abf2:	d0ed      	beq.n	802abd0 <gInfoWriteHw+0x8>
    	memset(ginfo_storage_.hw, 0, sizeof(ginfo_storage_.hw));
 802abf4:	2220      	movs	r2, #32
 802abf6:	2100      	movs	r1, #0
 802abf8:	4805      	ldr	r0, [pc, #20]	@ (802ac10 <gInfoWriteHw+0x48>)
 802abfa:	f000 fc2d 	bl	802b458 <memset>
    	strncpy(ginfo_storage_.hw, str, sizeof(ginfo_storage_.hw) - 1);
 802abfe:	4629      	mov	r1, r5
 802ac00:	221f      	movs	r2, #31
 802ac02:	4803      	ldr	r0, [pc, #12]	@ (802ac10 <gInfoWriteHw+0x48>)
 802ac04:	f000 fc30 	bl	802b468 <strncpy>
}
 802ac08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    	if (gInfoMemWrite() == false)
 802ac0c:	f7ff bf24 	b.w	802aa58 <gInfoMemWrite>
 802ac10:	200424dc 	.word	0x200424dc

0802ac14 <gInfoWriteSn>:
{
 802ac14:	b538      	push	{r3, r4, r5, lr}
    if (str == NULL)
 802ac16:	4605      	mov	r5, r0
 802ac18:	b910      	cbnz	r0, 802ac20 <gInfoWriteSn+0xc>
  bool answer = false;
 802ac1a:	2400      	movs	r4, #0
}
 802ac1c:	4620      	mov	r0, r4
 802ac1e:	bd38      	pop	{r3, r4, r5, pc}
    if (strlen(str) > sizeof(ginfo_storage_.sn) - 1)
 802ac20:	f7f6 f9a5 	bl	8020f6e <strlen>
 802ac24:	281f      	cmp	r0, #31
 802ac26:	d8f8      	bhi.n	802ac1a <gInfoWriteSn+0x6>
    if (gInfoMemRead() == false)
 802ac28:	f7ff feae 	bl	802a988 <gInfoMemRead>
 802ac2c:	4604      	mov	r4, r0
 802ac2e:	2800      	cmp	r0, #0
 802ac30:	d0f3      	beq.n	802ac1a <gInfoWriteSn+0x6>
    if (memcmp(ginfo_storage_.sn, str, sizeof(ginfo_storage_.sn)) != 0)
 802ac32:	2220      	movs	r2, #32
 802ac34:	4629      	mov	r1, r5
 802ac36:	4809      	ldr	r0, [pc, #36]	@ (802ac5c <gInfoWriteSn+0x48>)
 802ac38:	f000 fbe4 	bl	802b404 <memcmp>
 802ac3c:	2800      	cmp	r0, #0
 802ac3e:	d0ed      	beq.n	802ac1c <gInfoWriteSn+0x8>
    	memset(ginfo_storage_.sn, 0, sizeof(ginfo_storage_.sn));
 802ac40:	2220      	movs	r2, #32
 802ac42:	2100      	movs	r1, #0
 802ac44:	4805      	ldr	r0, [pc, #20]	@ (802ac5c <gInfoWriteSn+0x48>)
 802ac46:	f000 fc07 	bl	802b458 <memset>
    	strncpy(ginfo_storage_.sn, str, sizeof(ginfo_storage_.sn) - 1);
 802ac4a:	4629      	mov	r1, r5
 802ac4c:	221f      	movs	r2, #31
 802ac4e:	4803      	ldr	r0, [pc, #12]	@ (802ac5c <gInfoWriteSn+0x48>)
 802ac50:	f000 fc0a 	bl	802b468 <strncpy>
}
 802ac54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    	if (gInfoMemWrite() == false)
 802ac58:	f7ff befe 	b.w	802aa58 <gInfoMemWrite>
 802ac5c:	200424fc 	.word	0x200424fc

0802ac60 <gInfoWriteIv>:
{
 802ac60:	b538      	push	{r3, r4, r5, lr}
    if (iv == NULL)
 802ac62:	4604      	mov	r4, r0
 802ac64:	b910      	cbnz	r0, 802ac6c <gInfoWriteIv+0xc>
  bool answer = false;
 802ac66:	2500      	movs	r5, #0
}
 802ac68:	4628      	mov	r0, r5
 802ac6a:	bd38      	pop	{r3, r4, r5, pc}
    if (gInfoMemRead() == false)
 802ac6c:	f7ff fe8c 	bl	802a988 <gInfoMemRead>
 802ac70:	4605      	mov	r5, r0
 802ac72:	2800      	cmp	r0, #0
 802ac74:	d0f7      	beq.n	802ac66 <gInfoWriteIv+0x6>
    if (memcmp(ginfo_storage_.iv, iv, sizeof(ginfo_storage_.iv)) != 0)
 802ac76:	2210      	movs	r2, #16
 802ac78:	4621      	mov	r1, r4
 802ac7a:	480c      	ldr	r0, [pc, #48]	@ (802acac <gInfoWriteIv+0x4c>)
 802ac7c:	f000 fbc2 	bl	802b404 <memcmp>
 802ac80:	2800      	cmp	r0, #0
 802ac82:	d0f1      	beq.n	802ac68 <gInfoWriteIv+0x8>
      memset(ginfo_storage_.iv, 0, sizeof(ginfo_storage_.iv));
 802ac84:	2210      	movs	r2, #16
 802ac86:	2100      	movs	r1, #0
 802ac88:	4808      	ldr	r0, [pc, #32]	@ (802acac <gInfoWriteIv+0x4c>)
 802ac8a:	f000 fbe5 	bl	802b458 <memset>
      memcpy(ginfo_storage_.iv, iv, sizeof(ginfo_storage_.iv));
 802ac8e:	4620      	mov	r0, r4
 802ac90:	4b06      	ldr	r3, [pc, #24]	@ (802acac <gInfoWriteIv+0x4c>)
 802ac92:	f104 0210 	add.w	r2, r4, #16
 802ac96:	f850 1b04 	ldr.w	r1, [r0], #4
 802ac9a:	4290      	cmp	r0, r2
 802ac9c:	f843 1b04 	str.w	r1, [r3], #4
 802aca0:	d1f9      	bne.n	802ac96 <gInfoWriteIv+0x36>
}
 802aca2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      if (gInfoMemWrite() == false)
 802aca6:	f7ff bed7 	b.w	802aa58 <gInfoMemWrite>
 802acaa:	bf00      	nop
 802acac:	2004251c 	.word	0x2004251c

0802acb0 <gTempGetState>:
 *         either normal or in an alarm condition.
 */
GTempState gTempGetState(void)
{
  return gtemp_.state;
}
 802acb0:	4b01      	ldr	r3, [pc, #4]	@ (802acb8 <gTempGetState+0x8>)
 802acb2:	7a18      	ldrb	r0, [r3, #8]
 802acb4:	4770      	bx	lr
 802acb6:	bf00      	nop
 802acb8:	200444d8 	.word	0x200444d8

0802acbc <gTempGetDesiCelsius>:
 *         The temperature value is multiplied by 10 for precision.
 */
int16_t gTempGetDesiCelsius(void)
{
  return gtemp_.temp;
}
 802acbc:	4b01      	ldr	r3, [pc, #4]	@ (802acc4 <gTempGetDesiCelsius+0x8>)
 802acbe:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
 802acc2:	4770      	bx	lr
 802acc4:	200444d8 	.word	0x200444d8

0802acc8 <gTempSetAlarmDesiCelsius>:
 * @note   This function updates the alarm temperature threshold for the temperature monitoring.
 *         The temperature value is expected to be in deci-Celsius.
 */
void gTempSetAlarmDesiCelsius(int16_t temp)
{
  gtemp_.alarm_val = temp;
 802acc8:	4b01      	ldr	r3, [pc, #4]	@ (802acd0 <gTempSetAlarmDesiCelsius+0x8>)
 802acca:	8018      	strh	r0, [r3, #0]
}
 802accc:	4770      	bx	lr
 802acce:	bf00      	nop
 802acd0:	200444d8 	.word	0x200444d8

0802acd4 <gTempGetAlarmDesiCelsius>:
 *         monitoring system. The returned value is in deci-Celsius.
 */
int16_t gTempGetAlarmDesiCelsius(void)
{
  return gtemp_.alarm_val;
}
 802acd4:	4b01      	ldr	r3, [pc, #4]	@ (802acdc <gTempGetAlarmDesiCelsius+0x8>)
 802acd6:	f9b3 0000 	ldrsh.w	r0, [r3]
 802acda:	4770      	bx	lr
 802acdc:	200444d8 	.word	0x200444d8

0802ace0 <gTempAlarmCallback>:
 * @note   This function Calls when current temperature reach to the alarm values.
 */
__weak void gTempAlarmCallback(void)
{

}
 802ace0:	4770      	bx	lr
	...

0802ace4 <gTempGet>:
 * @param  None
 * @return Current temperature in deci-Celsius
 * @note   This function returns the current temperature
 */
int16_t gTempGet(void)
{
 802ace4:	b510      	push	{r4, lr}
  int16_t answer = GTEMP_ERROR_VAL;
  do
  {
    if (HAL_ADCEx_Calibration_Start(&GTEMP_ADC, ADC_SINGLE_ENDED) != HAL_OK)
 802ace6:	217f      	movs	r1, #127	@ 0x7f
 802ace8:	4811      	ldr	r0, [pc, #68]	@ (802ad30 <gTempGet+0x4c>)
 802acea:	f7f7 fdc7 	bl	802287c <HAL_ADCEx_Calibration_Start>
 802acee:	b128      	cbz	r0, 802acfc <gTempGet+0x18>
  int16_t answer = GTEMP_ERROR_VAL;
 802acf0:	4c10      	ldr	r4, [pc, #64]	@ (802ad34 <gTempGet+0x50>)
    answer = (((int32_t) __HAL_ADC_CALC_DATA_TO_VOLTAGE(GTEMP_VREF_MV, HAL_ADC_GetValue(&GTEMP_ADC),
        ADC_RESOLUTION_12B) - GTEMP_V0) / (GTEMP_COEF / 10));
  }
  while (0);

  HAL_ADC_Stop(&GTEMP_ADC);
 802acf2:	480f      	ldr	r0, [pc, #60]	@ (802ad30 <gTempGet+0x4c>)
 802acf4:	f7f7 fda3 	bl	802283e <HAL_ADC_Stop>
  return answer;
}
 802acf8:	4620      	mov	r0, r4
 802acfa:	bd10      	pop	{r4, pc}
    if (HAL_ADC_Start(&GTEMP_ADC) != HAL_OK)
 802acfc:	480c      	ldr	r0, [pc, #48]	@ (802ad30 <gTempGet+0x4c>)
 802acfe:	f7f7 fcf9 	bl	80226f4 <HAL_ADC_Start>
 802ad02:	2800      	cmp	r0, #0
 802ad04:	d1f4      	bne.n	802acf0 <gTempGet+0xc>
    if (HAL_ADC_PollForConversion(&GTEMP_ADC, 10) != HAL_OK)
 802ad06:	210a      	movs	r1, #10
 802ad08:	4809      	ldr	r0, [pc, #36]	@ (802ad30 <gTempGet+0x4c>)
 802ad0a:	f7f7 f9d9 	bl	80220c0 <HAL_ADC_PollForConversion>
 802ad0e:	2800      	cmp	r0, #0
 802ad10:	d1ee      	bne.n	802acf0 <gTempGet+0xc>
    answer = (((int32_t) __HAL_ADC_CALC_DATA_TO_VOLTAGE(GTEMP_VREF_MV, HAL_ADC_GetValue(&GTEMP_ADC),
 802ad12:	4807      	ldr	r0, [pc, #28]	@ (802ad30 <gTempGet+0x4c>)
 802ad14:	f7f7 fa46 	bl	80221a4 <HAL_ADC_GetValue>
 802ad18:	f640 43e4 	movw	r3, #3300	@ 0xce4
 802ad1c:	fb03 f400 	mul.w	r4, r3, r0
 802ad20:	f640 73ff 	movw	r3, #4095	@ 0xfff
 802ad24:	fbb4 f4f3 	udiv	r4, r4, r3
        ADC_RESOLUTION_12B) - GTEMP_V0) / (GTEMP_COEF / 10));
 802ad28:	f5a4 74fa 	sub.w	r4, r4, #500	@ 0x1f4
    answer = (((int32_t) __HAL_ADC_CALC_DATA_TO_VOLTAGE(GTEMP_VREF_MV, HAL_ADC_GetValue(&GTEMP_ADC),
 802ad2c:	b224      	sxth	r4, r4
 802ad2e:	e7e0      	b.n	802acf2 <gTempGet+0xe>
 802ad30:	200000a4 	.word	0x200000a4
 802ad34:	fffffc18 	.word	0xfffffc18

0802ad38 <gTempInit>:
{
 802ad38:	b538      	push	{r3, r4, r5, lr}
  if (HAL_ADCEx_Calibration_Start(&GTEMP_ADC, ADC_SINGLE_ENDED) != HAL_OK)
 802ad3a:	217f      	movs	r1, #127	@ 0x7f
{
 802ad3c:	ed2d 8b02 	vpush	{d8}
  if (HAL_ADCEx_Calibration_Start(&GTEMP_ADC, ADC_SINGLE_ENDED) != HAL_OK)
 802ad40:	4817      	ldr	r0, [pc, #92]	@ (802ada0 <gTempInit+0x68>)
 802ad42:	f7f7 fd9b 	bl	802287c <HAL_ADCEx_Calibration_Start>
 802ad46:	b108      	cbz	r0, 802ad4c <gTempInit+0x14>
    gCoreHalt();
 802ad48:	f7ff fd50 	bl	802a7ec <gCoreHalt>
  memset(&gtemp_, 0, sizeof(GTempHandle));
 802ad4c:	2300      	movs	r3, #0
  gtemp_.alarm_val = GTEMP_DEFAULT_ALARM_C * 10;
 802ad4e:	2564      	movs	r5, #100	@ 0x64
      gtemp_.temp = (int16_t)((GTEMP_FILTER_COEF * temp) + ((1.0f - GTEMP_FILTER_COEF) * gtemp_.temp));
 802ad50:	ed9f 8a14 	vldr	s16, [pc, #80]	@ 802ada4 <gTempInit+0x6c>
 802ad54:	eddf 8a14 	vldr	s17, [pc, #80]	@ 802ada8 <gTempInit+0x70>
  memset(&gtemp_, 0, sizeof(GTempHandle));
 802ad58:	4c14      	ldr	r4, [pc, #80]	@ (802adac <gTempInit+0x74>)
 802ad5a:	e9c4 3300 	strd	r3, r3, [r4]
  gtemp_.alarm_val = GTEMP_DEFAULT_ALARM_C * 10;
 802ad5e:	4b14      	ldr	r3, [pc, #80]	@ (802adb0 <gTempInit+0x78>)
 802ad60:	f844 3d04 	str.w	r3, [r4, #-4]!
    int16_t temp = gTempGet();
 802ad64:	f7ff ffbe 	bl	802ace4 <gTempGet>
    if (temp != GTEMP_ERROR_VAL)
 802ad68:	f510 7f7a 	cmn.w	r0, #1000	@ 0x3e8
 802ad6c:	d012      	beq.n	802ad94 <gTempInit+0x5c>
      gtemp_.temp = (int16_t)((GTEMP_FILTER_COEF * temp) + ((1.0f - GTEMP_FILTER_COEF) * gtemp_.temp));
 802ad6e:	ee07 0a90 	vmov	s15, r0
 802ad72:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 802ad76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802ad7a:	ee07 3a90 	vmov	s15, r3
 802ad7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 802ad82:	ee67 7a88 	vmul.f32	s15, s15, s16
 802ad86:	eee7 7a28 	vfma.f32	s15, s14, s17
 802ad8a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802ad8e:	ee17 3a90 	vmov	r3, s15
 802ad92:	8063      	strh	r3, [r4, #2]
  for (int i = 0; i < 100; i++)
 802ad94:	3d01      	subs	r5, #1
 802ad96:	d1e5      	bne.n	802ad64 <gTempInit+0x2c>
}
 802ad98:	ecbd 8b02 	vpop	{d8}
 802ad9c:	bd38      	pop	{r3, r4, r5, pc}
 802ad9e:	bf00      	nop
 802ada0:	200000a4 	.word	0x200000a4
 802ada4:	3f4ccccd 	.word	0x3f4ccccd
 802ada8:	3e4ccccd 	.word	0x3e4ccccd
 802adac:	200444dc 	.word	0x200444dc
 802adb0:	00fa0258 	.word	0x00fa0258

0802adb4 <gTempLoop>:
{
 802adb4:	b510      	push	{r4, lr}
  if (HAL_GetTick() - gtemp_.time >= GTEMP_CHECK_INTERVAL_MS)
 802adb6:	f7f7 f875 	bl	8021ea4 <HAL_GetTick>
 802adba:	4c1b      	ldr	r4, [pc, #108]	@ (802ae28 <gTempLoop+0x74>)
 802adbc:	6863      	ldr	r3, [r4, #4]
 802adbe:	1ac0      	subs	r0, r0, r3
 802adc0:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 802adc4:	d329      	bcc.n	802ae1a <gTempLoop+0x66>
    gtemp_.time = HAL_GetTick();
 802adc6:	f7f7 f86d 	bl	8021ea4 <HAL_GetTick>
 802adca:	6060      	str	r0, [r4, #4]
    temp = gTempGet();
 802adcc:	f7ff ff8a 	bl	802ace4 <gTempGet>
    if (temp != GTEMP_ERROR_VAL)
 802add0:	f510 7f7a 	cmn.w	r0, #1000	@ 0x3e8
 802add4:	d021      	beq.n	802ae1a <gTempLoop+0x66>
    	gtemp_.temp = (int16_t)((GTEMP_FILTER_COEF * temp) + ((1.0f - GTEMP_FILTER_COEF) * gtemp_.temp));
 802add6:	ee07 0a90 	vmov	s15, r0
 802adda:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 802adde:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802ade2:	ee07 3a90 	vmov	s15, r3
 802ade6:	eddf 6a11 	vldr	s13, [pc, #68]	@ 802ae2c <gTempLoop+0x78>
 802adea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 802adee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 802adf2:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 802ae30 <gTempLoop+0x7c>
 802adf6:	eee7 7a26 	vfma.f32	s15, s14, s13
 802adfa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802adfe:	ee17 3a90 	vmov	r3, s15
      if (gtemp_.state == GTEMP_STATE_NORMAL)
 802ae02:	7a21      	ldrb	r1, [r4, #8]
    	gtemp_.temp = (int16_t)((GTEMP_FILTER_COEF * temp) + ((1.0f - GTEMP_FILTER_COEF) * gtemp_.temp));
 802ae04:	b21b      	sxth	r3, r3
        if (gtemp_.temp > gtemp_.alarm_val)
 802ae06:	f9b4 2000 	ldrsh.w	r2, [r4]
    	gtemp_.temp = (int16_t)((GTEMP_FILTER_COEF * temp) + ((1.0f - GTEMP_FILTER_COEF) * gtemp_.temp));
 802ae0a:	8063      	strh	r3, [r4, #2]
      if (gtemp_.state == GTEMP_STATE_NORMAL)
 802ae0c:	b931      	cbnz	r1, 802ae1c <gTempLoop+0x68>
        if (gtemp_.temp > gtemp_.alarm_val)
 802ae0e:	4293      	cmp	r3, r2
 802ae10:	dd03      	ble.n	802ae1a <gTempLoop+0x66>
          gtemp_.state = GTEMP_STATE_ALARM;
 802ae12:	2301      	movs	r3, #1
 802ae14:	7223      	strb	r3, [r4, #8]
          gTempAlarmCallback();
 802ae16:	f7ff ff63 	bl	802ace0 <gTempAlarmCallback>
}
 802ae1a:	bd10      	pop	{r4, pc}
        if (gtemp_.temp < (gtemp_.alarm_val - (GTEMP_HYSTERESIS_C * 10)))
 802ae1c:	3a32      	subs	r2, #50	@ 0x32
 802ae1e:	4293      	cmp	r3, r2
          gtemp_.state = GTEMP_STATE_NORMAL;
 802ae20:	bfbc      	itt	lt
 802ae22:	2300      	movlt	r3, #0
 802ae24:	7223      	strblt	r3, [r4, #8]
}
 802ae26:	e7f8      	b.n	802ae1a <gTempLoop+0x66>
 802ae28:	200444d8 	.word	0x200444d8
 802ae2c:	3f4ccccd 	.word	0x3f4ccccd
 802ae30:	3e4ccccd 	.word	0x3e4ccccd

0802ae34 <malloc>:
 802ae34:	4b02      	ldr	r3, [pc, #8]	@ (802ae40 <malloc+0xc>)
 802ae36:	4601      	mov	r1, r0
 802ae38:	6818      	ldr	r0, [r3, #0]
 802ae3a:	f000 b82d 	b.w	802ae98 <_malloc_r>
 802ae3e:	bf00      	nop
 802ae40:	20000034 	.word	0x20000034

0802ae44 <free>:
 802ae44:	4b02      	ldr	r3, [pc, #8]	@ (802ae50 <free+0xc>)
 802ae46:	4601      	mov	r1, r0
 802ae48:	6818      	ldr	r0, [r3, #0]
 802ae4a:	f000 bbbd 	b.w	802b5c8 <_free_r>
 802ae4e:	bf00      	nop
 802ae50:	20000034 	.word	0x20000034

0802ae54 <sbrk_aligned>:
 802ae54:	b570      	push	{r4, r5, r6, lr}
 802ae56:	4e0f      	ldr	r6, [pc, #60]	@ (802ae94 <sbrk_aligned+0x40>)
 802ae58:	460c      	mov	r4, r1
 802ae5a:	4605      	mov	r5, r0
 802ae5c:	6831      	ldr	r1, [r6, #0]
 802ae5e:	b911      	cbnz	r1, 802ae66 <sbrk_aligned+0x12>
 802ae60:	f000 fb4a 	bl	802b4f8 <_sbrk_r>
 802ae64:	6030      	str	r0, [r6, #0]
 802ae66:	4621      	mov	r1, r4
 802ae68:	4628      	mov	r0, r5
 802ae6a:	f000 fb45 	bl	802b4f8 <_sbrk_r>
 802ae6e:	1c43      	adds	r3, r0, #1
 802ae70:	d103      	bne.n	802ae7a <sbrk_aligned+0x26>
 802ae72:	f04f 34ff 	mov.w	r4, #4294967295
 802ae76:	4620      	mov	r0, r4
 802ae78:	bd70      	pop	{r4, r5, r6, pc}
 802ae7a:	1cc4      	adds	r4, r0, #3
 802ae7c:	f024 0403 	bic.w	r4, r4, #3
 802ae80:	42a0      	cmp	r0, r4
 802ae82:	d0f8      	beq.n	802ae76 <sbrk_aligned+0x22>
 802ae84:	1a21      	subs	r1, r4, r0
 802ae86:	4628      	mov	r0, r5
 802ae88:	f000 fb36 	bl	802b4f8 <_sbrk_r>
 802ae8c:	3001      	adds	r0, #1
 802ae8e:	d1f2      	bne.n	802ae76 <sbrk_aligned+0x22>
 802ae90:	e7ef      	b.n	802ae72 <sbrk_aligned+0x1e>
 802ae92:	bf00      	nop
 802ae94:	200444e4 	.word	0x200444e4

0802ae98 <_malloc_r>:
 802ae98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802ae9c:	1ccd      	adds	r5, r1, #3
 802ae9e:	4606      	mov	r6, r0
 802aea0:	f025 0503 	bic.w	r5, r5, #3
 802aea4:	3508      	adds	r5, #8
 802aea6:	2d0c      	cmp	r5, #12
 802aea8:	bf38      	it	cc
 802aeaa:	250c      	movcc	r5, #12
 802aeac:	2d00      	cmp	r5, #0
 802aeae:	db01      	blt.n	802aeb4 <_malloc_r+0x1c>
 802aeb0:	42a9      	cmp	r1, r5
 802aeb2:	d904      	bls.n	802aebe <_malloc_r+0x26>
 802aeb4:	230c      	movs	r3, #12
 802aeb6:	6033      	str	r3, [r6, #0]
 802aeb8:	2000      	movs	r0, #0
 802aeba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802aebe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 802af94 <_malloc_r+0xfc>
 802aec2:	f000 f869 	bl	802af98 <__malloc_lock>
 802aec6:	f8d8 3000 	ldr.w	r3, [r8]
 802aeca:	461c      	mov	r4, r3
 802aecc:	bb44      	cbnz	r4, 802af20 <_malloc_r+0x88>
 802aece:	4629      	mov	r1, r5
 802aed0:	4630      	mov	r0, r6
 802aed2:	f7ff ffbf 	bl	802ae54 <sbrk_aligned>
 802aed6:	1c43      	adds	r3, r0, #1
 802aed8:	4604      	mov	r4, r0
 802aeda:	d158      	bne.n	802af8e <_malloc_r+0xf6>
 802aedc:	f8d8 4000 	ldr.w	r4, [r8]
 802aee0:	4627      	mov	r7, r4
 802aee2:	2f00      	cmp	r7, #0
 802aee4:	d143      	bne.n	802af6e <_malloc_r+0xd6>
 802aee6:	2c00      	cmp	r4, #0
 802aee8:	d04b      	beq.n	802af82 <_malloc_r+0xea>
 802aeea:	6823      	ldr	r3, [r4, #0]
 802aeec:	4639      	mov	r1, r7
 802aeee:	4630      	mov	r0, r6
 802aef0:	eb04 0903 	add.w	r9, r4, r3
 802aef4:	f000 fb00 	bl	802b4f8 <_sbrk_r>
 802aef8:	4581      	cmp	r9, r0
 802aefa:	d142      	bne.n	802af82 <_malloc_r+0xea>
 802aefc:	6821      	ldr	r1, [r4, #0]
 802aefe:	4630      	mov	r0, r6
 802af00:	1a6d      	subs	r5, r5, r1
 802af02:	4629      	mov	r1, r5
 802af04:	f7ff ffa6 	bl	802ae54 <sbrk_aligned>
 802af08:	3001      	adds	r0, #1
 802af0a:	d03a      	beq.n	802af82 <_malloc_r+0xea>
 802af0c:	6823      	ldr	r3, [r4, #0]
 802af0e:	442b      	add	r3, r5
 802af10:	6023      	str	r3, [r4, #0]
 802af12:	f8d8 3000 	ldr.w	r3, [r8]
 802af16:	685a      	ldr	r2, [r3, #4]
 802af18:	bb62      	cbnz	r2, 802af74 <_malloc_r+0xdc>
 802af1a:	f8c8 7000 	str.w	r7, [r8]
 802af1e:	e00f      	b.n	802af40 <_malloc_r+0xa8>
 802af20:	6822      	ldr	r2, [r4, #0]
 802af22:	1b52      	subs	r2, r2, r5
 802af24:	d420      	bmi.n	802af68 <_malloc_r+0xd0>
 802af26:	2a0b      	cmp	r2, #11
 802af28:	d917      	bls.n	802af5a <_malloc_r+0xc2>
 802af2a:	1961      	adds	r1, r4, r5
 802af2c:	42a3      	cmp	r3, r4
 802af2e:	6025      	str	r5, [r4, #0]
 802af30:	bf18      	it	ne
 802af32:	6059      	strne	r1, [r3, #4]
 802af34:	6863      	ldr	r3, [r4, #4]
 802af36:	bf08      	it	eq
 802af38:	f8c8 1000 	streq.w	r1, [r8]
 802af3c:	5162      	str	r2, [r4, r5]
 802af3e:	604b      	str	r3, [r1, #4]
 802af40:	4630      	mov	r0, r6
 802af42:	f000 f82f 	bl	802afa4 <__malloc_unlock>
 802af46:	f104 000b 	add.w	r0, r4, #11
 802af4a:	1d23      	adds	r3, r4, #4
 802af4c:	f020 0007 	bic.w	r0, r0, #7
 802af50:	1ac2      	subs	r2, r0, r3
 802af52:	bf1c      	itt	ne
 802af54:	1a1b      	subne	r3, r3, r0
 802af56:	50a3      	strne	r3, [r4, r2]
 802af58:	e7af      	b.n	802aeba <_malloc_r+0x22>
 802af5a:	6862      	ldr	r2, [r4, #4]
 802af5c:	42a3      	cmp	r3, r4
 802af5e:	bf0c      	ite	eq
 802af60:	f8c8 2000 	streq.w	r2, [r8]
 802af64:	605a      	strne	r2, [r3, #4]
 802af66:	e7eb      	b.n	802af40 <_malloc_r+0xa8>
 802af68:	4623      	mov	r3, r4
 802af6a:	6864      	ldr	r4, [r4, #4]
 802af6c:	e7ae      	b.n	802aecc <_malloc_r+0x34>
 802af6e:	463c      	mov	r4, r7
 802af70:	687f      	ldr	r7, [r7, #4]
 802af72:	e7b6      	b.n	802aee2 <_malloc_r+0x4a>
 802af74:	461a      	mov	r2, r3
 802af76:	685b      	ldr	r3, [r3, #4]
 802af78:	42a3      	cmp	r3, r4
 802af7a:	d1fb      	bne.n	802af74 <_malloc_r+0xdc>
 802af7c:	2300      	movs	r3, #0
 802af7e:	6053      	str	r3, [r2, #4]
 802af80:	e7de      	b.n	802af40 <_malloc_r+0xa8>
 802af82:	230c      	movs	r3, #12
 802af84:	4630      	mov	r0, r6
 802af86:	6033      	str	r3, [r6, #0]
 802af88:	f000 f80c 	bl	802afa4 <__malloc_unlock>
 802af8c:	e794      	b.n	802aeb8 <_malloc_r+0x20>
 802af8e:	6005      	str	r5, [r0, #0]
 802af90:	e7d6      	b.n	802af40 <_malloc_r+0xa8>
 802af92:	bf00      	nop
 802af94:	200444e8 	.word	0x200444e8

0802af98 <__malloc_lock>:
 802af98:	4801      	ldr	r0, [pc, #4]	@ (802afa0 <__malloc_lock+0x8>)
 802af9a:	f000 bafa 	b.w	802b592 <__retarget_lock_acquire_recursive>
 802af9e:	bf00      	nop
 802afa0:	2004462c 	.word	0x2004462c

0802afa4 <__malloc_unlock>:
 802afa4:	4801      	ldr	r0, [pc, #4]	@ (802afac <__malloc_unlock+0x8>)
 802afa6:	f000 baf5 	b.w	802b594 <__retarget_lock_release_recursive>
 802afaa:	bf00      	nop
 802afac:	2004462c 	.word	0x2004462c

0802afb0 <std>:
 802afb0:	2300      	movs	r3, #0
 802afb2:	b510      	push	{r4, lr}
 802afb4:	4604      	mov	r4, r0
 802afb6:	6083      	str	r3, [r0, #8]
 802afb8:	8181      	strh	r1, [r0, #12]
 802afba:	4619      	mov	r1, r3
 802afbc:	6643      	str	r3, [r0, #100]	@ 0x64
 802afbe:	81c2      	strh	r2, [r0, #14]
 802afc0:	2208      	movs	r2, #8
 802afc2:	6183      	str	r3, [r0, #24]
 802afc4:	e9c0 3300 	strd	r3, r3, [r0]
 802afc8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 802afcc:	305c      	adds	r0, #92	@ 0x5c
 802afce:	f000 fa43 	bl	802b458 <memset>
 802afd2:	4b0d      	ldr	r3, [pc, #52]	@ (802b008 <std+0x58>)
 802afd4:	6224      	str	r4, [r4, #32]
 802afd6:	6263      	str	r3, [r4, #36]	@ 0x24
 802afd8:	4b0c      	ldr	r3, [pc, #48]	@ (802b00c <std+0x5c>)
 802afda:	62a3      	str	r3, [r4, #40]	@ 0x28
 802afdc:	4b0c      	ldr	r3, [pc, #48]	@ (802b010 <std+0x60>)
 802afde:	62e3      	str	r3, [r4, #44]	@ 0x2c
 802afe0:	4b0c      	ldr	r3, [pc, #48]	@ (802b014 <std+0x64>)
 802afe2:	6323      	str	r3, [r4, #48]	@ 0x30
 802afe4:	4b0c      	ldr	r3, [pc, #48]	@ (802b018 <std+0x68>)
 802afe6:	429c      	cmp	r4, r3
 802afe8:	d006      	beq.n	802aff8 <std+0x48>
 802afea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 802afee:	4294      	cmp	r4, r2
 802aff0:	d002      	beq.n	802aff8 <std+0x48>
 802aff2:	33d0      	adds	r3, #208	@ 0xd0
 802aff4:	429c      	cmp	r4, r3
 802aff6:	d105      	bne.n	802b004 <std+0x54>
 802aff8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 802affc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802b000:	f000 bac6 	b.w	802b590 <__retarget_lock_init_recursive>
 802b004:	bd10      	pop	{r4, pc}
 802b006:	bf00      	nop
 802b008:	0802b255 	.word	0x0802b255
 802b00c:	0802b277 	.word	0x0802b277
 802b010:	0802b2af 	.word	0x0802b2af
 802b014:	0802b2d3 	.word	0x0802b2d3
 802b018:	200444ec 	.word	0x200444ec

0802b01c <stdio_exit_handler>:
 802b01c:	4a02      	ldr	r2, [pc, #8]	@ (802b028 <stdio_exit_handler+0xc>)
 802b01e:	4903      	ldr	r1, [pc, #12]	@ (802b02c <stdio_exit_handler+0x10>)
 802b020:	4803      	ldr	r0, [pc, #12]	@ (802b030 <stdio_exit_handler+0x14>)
 802b022:	f000 b869 	b.w	802b0f8 <_fwalk_sglue>
 802b026:	bf00      	nop
 802b028:	20000028 	.word	0x20000028
 802b02c:	0802bfbd 	.word	0x0802bfbd
 802b030:	20000038 	.word	0x20000038

0802b034 <cleanup_stdio>:
 802b034:	6841      	ldr	r1, [r0, #4]
 802b036:	4b0c      	ldr	r3, [pc, #48]	@ (802b068 <cleanup_stdio+0x34>)
 802b038:	4299      	cmp	r1, r3
 802b03a:	b510      	push	{r4, lr}
 802b03c:	4604      	mov	r4, r0
 802b03e:	d001      	beq.n	802b044 <cleanup_stdio+0x10>
 802b040:	f000 ffbc 	bl	802bfbc <_fflush_r>
 802b044:	68a1      	ldr	r1, [r4, #8]
 802b046:	4b09      	ldr	r3, [pc, #36]	@ (802b06c <cleanup_stdio+0x38>)
 802b048:	4299      	cmp	r1, r3
 802b04a:	d002      	beq.n	802b052 <cleanup_stdio+0x1e>
 802b04c:	4620      	mov	r0, r4
 802b04e:	f000 ffb5 	bl	802bfbc <_fflush_r>
 802b052:	68e1      	ldr	r1, [r4, #12]
 802b054:	4b06      	ldr	r3, [pc, #24]	@ (802b070 <cleanup_stdio+0x3c>)
 802b056:	4299      	cmp	r1, r3
 802b058:	d004      	beq.n	802b064 <cleanup_stdio+0x30>
 802b05a:	4620      	mov	r0, r4
 802b05c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802b060:	f000 bfac 	b.w	802bfbc <_fflush_r>
 802b064:	bd10      	pop	{r4, pc}
 802b066:	bf00      	nop
 802b068:	200444ec 	.word	0x200444ec
 802b06c:	20044554 	.word	0x20044554
 802b070:	200445bc 	.word	0x200445bc

0802b074 <global_stdio_init.part.0>:
 802b074:	b510      	push	{r4, lr}
 802b076:	4b0b      	ldr	r3, [pc, #44]	@ (802b0a4 <global_stdio_init.part.0+0x30>)
 802b078:	2104      	movs	r1, #4
 802b07a:	4c0b      	ldr	r4, [pc, #44]	@ (802b0a8 <global_stdio_init.part.0+0x34>)
 802b07c:	4a0b      	ldr	r2, [pc, #44]	@ (802b0ac <global_stdio_init.part.0+0x38>)
 802b07e:	4620      	mov	r0, r4
 802b080:	601a      	str	r2, [r3, #0]
 802b082:	2200      	movs	r2, #0
 802b084:	f7ff ff94 	bl	802afb0 <std>
 802b088:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 802b08c:	2201      	movs	r2, #1
 802b08e:	2109      	movs	r1, #9
 802b090:	f7ff ff8e 	bl	802afb0 <std>
 802b094:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 802b098:	2202      	movs	r2, #2
 802b09a:	2112      	movs	r1, #18
 802b09c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802b0a0:	f7ff bf86 	b.w	802afb0 <std>
 802b0a4:	20044624 	.word	0x20044624
 802b0a8:	200444ec 	.word	0x200444ec
 802b0ac:	0802b01d 	.word	0x0802b01d

0802b0b0 <__sfp_lock_acquire>:
 802b0b0:	4801      	ldr	r0, [pc, #4]	@ (802b0b8 <__sfp_lock_acquire+0x8>)
 802b0b2:	f000 ba6e 	b.w	802b592 <__retarget_lock_acquire_recursive>
 802b0b6:	bf00      	nop
 802b0b8:	2004462d 	.word	0x2004462d

0802b0bc <__sfp_lock_release>:
 802b0bc:	4801      	ldr	r0, [pc, #4]	@ (802b0c4 <__sfp_lock_release+0x8>)
 802b0be:	f000 ba69 	b.w	802b594 <__retarget_lock_release_recursive>
 802b0c2:	bf00      	nop
 802b0c4:	2004462d 	.word	0x2004462d

0802b0c8 <__sinit>:
 802b0c8:	b510      	push	{r4, lr}
 802b0ca:	4604      	mov	r4, r0
 802b0cc:	f7ff fff0 	bl	802b0b0 <__sfp_lock_acquire>
 802b0d0:	6a23      	ldr	r3, [r4, #32]
 802b0d2:	b11b      	cbz	r3, 802b0dc <__sinit+0x14>
 802b0d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802b0d8:	f7ff bff0 	b.w	802b0bc <__sfp_lock_release>
 802b0dc:	4b04      	ldr	r3, [pc, #16]	@ (802b0f0 <__sinit+0x28>)
 802b0de:	6223      	str	r3, [r4, #32]
 802b0e0:	4b04      	ldr	r3, [pc, #16]	@ (802b0f4 <__sinit+0x2c>)
 802b0e2:	681b      	ldr	r3, [r3, #0]
 802b0e4:	2b00      	cmp	r3, #0
 802b0e6:	d1f5      	bne.n	802b0d4 <__sinit+0xc>
 802b0e8:	f7ff ffc4 	bl	802b074 <global_stdio_init.part.0>
 802b0ec:	e7f2      	b.n	802b0d4 <__sinit+0xc>
 802b0ee:	bf00      	nop
 802b0f0:	0802b035 	.word	0x0802b035
 802b0f4:	20044624 	.word	0x20044624

0802b0f8 <_fwalk_sglue>:
 802b0f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802b0fc:	4607      	mov	r7, r0
 802b0fe:	4688      	mov	r8, r1
 802b100:	4614      	mov	r4, r2
 802b102:	2600      	movs	r6, #0
 802b104:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 802b108:	f1b9 0901 	subs.w	r9, r9, #1
 802b10c:	d505      	bpl.n	802b11a <_fwalk_sglue+0x22>
 802b10e:	6824      	ldr	r4, [r4, #0]
 802b110:	2c00      	cmp	r4, #0
 802b112:	d1f7      	bne.n	802b104 <_fwalk_sglue+0xc>
 802b114:	4630      	mov	r0, r6
 802b116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802b11a:	89ab      	ldrh	r3, [r5, #12]
 802b11c:	2b01      	cmp	r3, #1
 802b11e:	d907      	bls.n	802b130 <_fwalk_sglue+0x38>
 802b120:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 802b124:	3301      	adds	r3, #1
 802b126:	d003      	beq.n	802b130 <_fwalk_sglue+0x38>
 802b128:	4629      	mov	r1, r5
 802b12a:	4638      	mov	r0, r7
 802b12c:	47c0      	blx	r8
 802b12e:	4306      	orrs	r6, r0
 802b130:	3568      	adds	r5, #104	@ 0x68
 802b132:	e7e9      	b.n	802b108 <_fwalk_sglue+0x10>

0802b134 <iprintf>:
 802b134:	b40f      	push	{r0, r1, r2, r3}
 802b136:	b507      	push	{r0, r1, r2, lr}
 802b138:	4906      	ldr	r1, [pc, #24]	@ (802b154 <iprintf+0x20>)
 802b13a:	ab04      	add	r3, sp, #16
 802b13c:	6808      	ldr	r0, [r1, #0]
 802b13e:	f853 2b04 	ldr.w	r2, [r3], #4
 802b142:	6881      	ldr	r1, [r0, #8]
 802b144:	9301      	str	r3, [sp, #4]
 802b146:	f000 fc0b 	bl	802b960 <_vfiprintf_r>
 802b14a:	b003      	add	sp, #12
 802b14c:	f85d eb04 	ldr.w	lr, [sp], #4
 802b150:	b004      	add	sp, #16
 802b152:	4770      	bx	lr
 802b154:	20000034 	.word	0x20000034

0802b158 <_puts_r>:
 802b158:	6a03      	ldr	r3, [r0, #32]
 802b15a:	b570      	push	{r4, r5, r6, lr}
 802b15c:	4605      	mov	r5, r0
 802b15e:	460e      	mov	r6, r1
 802b160:	6884      	ldr	r4, [r0, #8]
 802b162:	b90b      	cbnz	r3, 802b168 <_puts_r+0x10>
 802b164:	f7ff ffb0 	bl	802b0c8 <__sinit>
 802b168:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802b16a:	07db      	lsls	r3, r3, #31
 802b16c:	d405      	bmi.n	802b17a <_puts_r+0x22>
 802b16e:	89a3      	ldrh	r3, [r4, #12]
 802b170:	0598      	lsls	r0, r3, #22
 802b172:	d402      	bmi.n	802b17a <_puts_r+0x22>
 802b174:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802b176:	f000 fa0c 	bl	802b592 <__retarget_lock_acquire_recursive>
 802b17a:	89a3      	ldrh	r3, [r4, #12]
 802b17c:	0719      	lsls	r1, r3, #28
 802b17e:	d502      	bpl.n	802b186 <_puts_r+0x2e>
 802b180:	6923      	ldr	r3, [r4, #16]
 802b182:	2b00      	cmp	r3, #0
 802b184:	d135      	bne.n	802b1f2 <_puts_r+0x9a>
 802b186:	4621      	mov	r1, r4
 802b188:	4628      	mov	r0, r5
 802b18a:	f000 f8e5 	bl	802b358 <__swsetup_r>
 802b18e:	b380      	cbz	r0, 802b1f2 <_puts_r+0x9a>
 802b190:	f04f 35ff 	mov.w	r5, #4294967295
 802b194:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802b196:	07da      	lsls	r2, r3, #31
 802b198:	d405      	bmi.n	802b1a6 <_puts_r+0x4e>
 802b19a:	89a3      	ldrh	r3, [r4, #12]
 802b19c:	059b      	lsls	r3, r3, #22
 802b19e:	d402      	bmi.n	802b1a6 <_puts_r+0x4e>
 802b1a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802b1a2:	f000 f9f7 	bl	802b594 <__retarget_lock_release_recursive>
 802b1a6:	4628      	mov	r0, r5
 802b1a8:	bd70      	pop	{r4, r5, r6, pc}
 802b1aa:	2b00      	cmp	r3, #0
 802b1ac:	da04      	bge.n	802b1b8 <_puts_r+0x60>
 802b1ae:	69a2      	ldr	r2, [r4, #24]
 802b1b0:	429a      	cmp	r2, r3
 802b1b2:	dc17      	bgt.n	802b1e4 <_puts_r+0x8c>
 802b1b4:	290a      	cmp	r1, #10
 802b1b6:	d015      	beq.n	802b1e4 <_puts_r+0x8c>
 802b1b8:	6823      	ldr	r3, [r4, #0]
 802b1ba:	1c5a      	adds	r2, r3, #1
 802b1bc:	6022      	str	r2, [r4, #0]
 802b1be:	7019      	strb	r1, [r3, #0]
 802b1c0:	68a3      	ldr	r3, [r4, #8]
 802b1c2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 802b1c6:	3b01      	subs	r3, #1
 802b1c8:	60a3      	str	r3, [r4, #8]
 802b1ca:	2900      	cmp	r1, #0
 802b1cc:	d1ed      	bne.n	802b1aa <_puts_r+0x52>
 802b1ce:	2b00      	cmp	r3, #0
 802b1d0:	da11      	bge.n	802b1f6 <_puts_r+0x9e>
 802b1d2:	4622      	mov	r2, r4
 802b1d4:	210a      	movs	r1, #10
 802b1d6:	4628      	mov	r0, r5
 802b1d8:	f000 f87f 	bl	802b2da <__swbuf_r>
 802b1dc:	3001      	adds	r0, #1
 802b1de:	d0d7      	beq.n	802b190 <_puts_r+0x38>
 802b1e0:	250a      	movs	r5, #10
 802b1e2:	e7d7      	b.n	802b194 <_puts_r+0x3c>
 802b1e4:	4622      	mov	r2, r4
 802b1e6:	4628      	mov	r0, r5
 802b1e8:	f000 f877 	bl	802b2da <__swbuf_r>
 802b1ec:	3001      	adds	r0, #1
 802b1ee:	d1e7      	bne.n	802b1c0 <_puts_r+0x68>
 802b1f0:	e7ce      	b.n	802b190 <_puts_r+0x38>
 802b1f2:	3e01      	subs	r6, #1
 802b1f4:	e7e4      	b.n	802b1c0 <_puts_r+0x68>
 802b1f6:	6823      	ldr	r3, [r4, #0]
 802b1f8:	1c5a      	adds	r2, r3, #1
 802b1fa:	6022      	str	r2, [r4, #0]
 802b1fc:	220a      	movs	r2, #10
 802b1fe:	701a      	strb	r2, [r3, #0]
 802b200:	e7ee      	b.n	802b1e0 <_puts_r+0x88>
	...

0802b204 <puts>:
 802b204:	4b02      	ldr	r3, [pc, #8]	@ (802b210 <puts+0xc>)
 802b206:	4601      	mov	r1, r0
 802b208:	6818      	ldr	r0, [r3, #0]
 802b20a:	f7ff bfa5 	b.w	802b158 <_puts_r>
 802b20e:	bf00      	nop
 802b210:	20000034 	.word	0x20000034

0802b214 <siprintf>:
 802b214:	b40e      	push	{r1, r2, r3}
 802b216:	b500      	push	{lr}
 802b218:	b09c      	sub	sp, #112	@ 0x70
 802b21a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 802b21e:	ab1d      	add	r3, sp, #116	@ 0x74
 802b220:	9002      	str	r0, [sp, #8]
 802b222:	9006      	str	r0, [sp, #24]
 802b224:	9107      	str	r1, [sp, #28]
 802b226:	9104      	str	r1, [sp, #16]
 802b228:	4808      	ldr	r0, [pc, #32]	@ (802b24c <siprintf+0x38>)
 802b22a:	4909      	ldr	r1, [pc, #36]	@ (802b250 <siprintf+0x3c>)
 802b22c:	f853 2b04 	ldr.w	r2, [r3], #4
 802b230:	9105      	str	r1, [sp, #20]
 802b232:	a902      	add	r1, sp, #8
 802b234:	6800      	ldr	r0, [r0, #0]
 802b236:	9301      	str	r3, [sp, #4]
 802b238:	f000 fa6c 	bl	802b714 <_svfiprintf_r>
 802b23c:	9b02      	ldr	r3, [sp, #8]
 802b23e:	2200      	movs	r2, #0
 802b240:	701a      	strb	r2, [r3, #0]
 802b242:	b01c      	add	sp, #112	@ 0x70
 802b244:	f85d eb04 	ldr.w	lr, [sp], #4
 802b248:	b003      	add	sp, #12
 802b24a:	4770      	bx	lr
 802b24c:	20000034 	.word	0x20000034
 802b250:	ffff0208 	.word	0xffff0208

0802b254 <__sread>:
 802b254:	b510      	push	{r4, lr}
 802b256:	460c      	mov	r4, r1
 802b258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802b25c:	f000 f93a 	bl	802b4d4 <_read_r>
 802b260:	2800      	cmp	r0, #0
 802b262:	bfab      	itete	ge
 802b264:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 802b266:	89a3      	ldrhlt	r3, [r4, #12]
 802b268:	181b      	addge	r3, r3, r0
 802b26a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 802b26e:	bfac      	ite	ge
 802b270:	6563      	strge	r3, [r4, #84]	@ 0x54
 802b272:	81a3      	strhlt	r3, [r4, #12]
 802b274:	bd10      	pop	{r4, pc}

0802b276 <__swrite>:
 802b276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802b27a:	461f      	mov	r7, r3
 802b27c:	898b      	ldrh	r3, [r1, #12]
 802b27e:	4605      	mov	r5, r0
 802b280:	460c      	mov	r4, r1
 802b282:	05db      	lsls	r3, r3, #23
 802b284:	4616      	mov	r6, r2
 802b286:	d505      	bpl.n	802b294 <__swrite+0x1e>
 802b288:	2302      	movs	r3, #2
 802b28a:	2200      	movs	r2, #0
 802b28c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802b290:	f000 f90e 	bl	802b4b0 <_lseek_r>
 802b294:	89a3      	ldrh	r3, [r4, #12]
 802b296:	4632      	mov	r2, r6
 802b298:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802b29c:	4628      	mov	r0, r5
 802b29e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 802b2a2:	81a3      	strh	r3, [r4, #12]
 802b2a4:	463b      	mov	r3, r7
 802b2a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802b2aa:	f000 b935 	b.w	802b518 <_write_r>

0802b2ae <__sseek>:
 802b2ae:	b510      	push	{r4, lr}
 802b2b0:	460c      	mov	r4, r1
 802b2b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802b2b6:	f000 f8fb 	bl	802b4b0 <_lseek_r>
 802b2ba:	1c43      	adds	r3, r0, #1
 802b2bc:	89a3      	ldrh	r3, [r4, #12]
 802b2be:	bf15      	itete	ne
 802b2c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 802b2c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 802b2c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 802b2ca:	81a3      	strheq	r3, [r4, #12]
 802b2cc:	bf18      	it	ne
 802b2ce:	81a3      	strhne	r3, [r4, #12]
 802b2d0:	bd10      	pop	{r4, pc}

0802b2d2 <__sclose>:
 802b2d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802b2d6:	f000 b8db 	b.w	802b490 <_close_r>

0802b2da <__swbuf_r>:
 802b2da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802b2dc:	460e      	mov	r6, r1
 802b2de:	4614      	mov	r4, r2
 802b2e0:	4605      	mov	r5, r0
 802b2e2:	b118      	cbz	r0, 802b2ec <__swbuf_r+0x12>
 802b2e4:	6a03      	ldr	r3, [r0, #32]
 802b2e6:	b90b      	cbnz	r3, 802b2ec <__swbuf_r+0x12>
 802b2e8:	f7ff feee 	bl	802b0c8 <__sinit>
 802b2ec:	69a3      	ldr	r3, [r4, #24]
 802b2ee:	60a3      	str	r3, [r4, #8]
 802b2f0:	89a3      	ldrh	r3, [r4, #12]
 802b2f2:	071a      	lsls	r2, r3, #28
 802b2f4:	d501      	bpl.n	802b2fa <__swbuf_r+0x20>
 802b2f6:	6923      	ldr	r3, [r4, #16]
 802b2f8:	b943      	cbnz	r3, 802b30c <__swbuf_r+0x32>
 802b2fa:	4621      	mov	r1, r4
 802b2fc:	4628      	mov	r0, r5
 802b2fe:	f000 f82b 	bl	802b358 <__swsetup_r>
 802b302:	b118      	cbz	r0, 802b30c <__swbuf_r+0x32>
 802b304:	f04f 37ff 	mov.w	r7, #4294967295
 802b308:	4638      	mov	r0, r7
 802b30a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802b30c:	6823      	ldr	r3, [r4, #0]
 802b30e:	b2f6      	uxtb	r6, r6
 802b310:	6922      	ldr	r2, [r4, #16]
 802b312:	4637      	mov	r7, r6
 802b314:	1a98      	subs	r0, r3, r2
 802b316:	6963      	ldr	r3, [r4, #20]
 802b318:	4283      	cmp	r3, r0
 802b31a:	dc05      	bgt.n	802b328 <__swbuf_r+0x4e>
 802b31c:	4621      	mov	r1, r4
 802b31e:	4628      	mov	r0, r5
 802b320:	f000 fe4c 	bl	802bfbc <_fflush_r>
 802b324:	2800      	cmp	r0, #0
 802b326:	d1ed      	bne.n	802b304 <__swbuf_r+0x2a>
 802b328:	68a3      	ldr	r3, [r4, #8]
 802b32a:	3b01      	subs	r3, #1
 802b32c:	60a3      	str	r3, [r4, #8]
 802b32e:	6823      	ldr	r3, [r4, #0]
 802b330:	1c5a      	adds	r2, r3, #1
 802b332:	6022      	str	r2, [r4, #0]
 802b334:	701e      	strb	r6, [r3, #0]
 802b336:	1c43      	adds	r3, r0, #1
 802b338:	6962      	ldr	r2, [r4, #20]
 802b33a:	429a      	cmp	r2, r3
 802b33c:	d004      	beq.n	802b348 <__swbuf_r+0x6e>
 802b33e:	89a3      	ldrh	r3, [r4, #12]
 802b340:	07db      	lsls	r3, r3, #31
 802b342:	d5e1      	bpl.n	802b308 <__swbuf_r+0x2e>
 802b344:	2e0a      	cmp	r6, #10
 802b346:	d1df      	bne.n	802b308 <__swbuf_r+0x2e>
 802b348:	4621      	mov	r1, r4
 802b34a:	4628      	mov	r0, r5
 802b34c:	f000 fe36 	bl	802bfbc <_fflush_r>
 802b350:	2800      	cmp	r0, #0
 802b352:	d0d9      	beq.n	802b308 <__swbuf_r+0x2e>
 802b354:	e7d6      	b.n	802b304 <__swbuf_r+0x2a>
	...

0802b358 <__swsetup_r>:
 802b358:	b538      	push	{r3, r4, r5, lr}
 802b35a:	4b29      	ldr	r3, [pc, #164]	@ (802b400 <__swsetup_r+0xa8>)
 802b35c:	4605      	mov	r5, r0
 802b35e:	460c      	mov	r4, r1
 802b360:	6818      	ldr	r0, [r3, #0]
 802b362:	b118      	cbz	r0, 802b36c <__swsetup_r+0x14>
 802b364:	6a03      	ldr	r3, [r0, #32]
 802b366:	b90b      	cbnz	r3, 802b36c <__swsetup_r+0x14>
 802b368:	f7ff feae 	bl	802b0c8 <__sinit>
 802b36c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802b370:	0719      	lsls	r1, r3, #28
 802b372:	d422      	bmi.n	802b3ba <__swsetup_r+0x62>
 802b374:	06da      	lsls	r2, r3, #27
 802b376:	d407      	bmi.n	802b388 <__swsetup_r+0x30>
 802b378:	2209      	movs	r2, #9
 802b37a:	602a      	str	r2, [r5, #0]
 802b37c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802b380:	f04f 30ff 	mov.w	r0, #4294967295
 802b384:	81a3      	strh	r3, [r4, #12]
 802b386:	e033      	b.n	802b3f0 <__swsetup_r+0x98>
 802b388:	0758      	lsls	r0, r3, #29
 802b38a:	d512      	bpl.n	802b3b2 <__swsetup_r+0x5a>
 802b38c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802b38e:	b141      	cbz	r1, 802b3a2 <__swsetup_r+0x4a>
 802b390:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802b394:	4299      	cmp	r1, r3
 802b396:	d002      	beq.n	802b39e <__swsetup_r+0x46>
 802b398:	4628      	mov	r0, r5
 802b39a:	f000 f915 	bl	802b5c8 <_free_r>
 802b39e:	2300      	movs	r3, #0
 802b3a0:	6363      	str	r3, [r4, #52]	@ 0x34
 802b3a2:	89a3      	ldrh	r3, [r4, #12]
 802b3a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 802b3a8:	81a3      	strh	r3, [r4, #12]
 802b3aa:	2300      	movs	r3, #0
 802b3ac:	6063      	str	r3, [r4, #4]
 802b3ae:	6923      	ldr	r3, [r4, #16]
 802b3b0:	6023      	str	r3, [r4, #0]
 802b3b2:	89a3      	ldrh	r3, [r4, #12]
 802b3b4:	f043 0308 	orr.w	r3, r3, #8
 802b3b8:	81a3      	strh	r3, [r4, #12]
 802b3ba:	6923      	ldr	r3, [r4, #16]
 802b3bc:	b94b      	cbnz	r3, 802b3d2 <__swsetup_r+0x7a>
 802b3be:	89a3      	ldrh	r3, [r4, #12]
 802b3c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 802b3c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802b3c8:	d003      	beq.n	802b3d2 <__swsetup_r+0x7a>
 802b3ca:	4621      	mov	r1, r4
 802b3cc:	4628      	mov	r0, r5
 802b3ce:	f000 fe42 	bl	802c056 <__smakebuf_r>
 802b3d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802b3d6:	f013 0201 	ands.w	r2, r3, #1
 802b3da:	d00a      	beq.n	802b3f2 <__swsetup_r+0x9a>
 802b3dc:	2200      	movs	r2, #0
 802b3de:	60a2      	str	r2, [r4, #8]
 802b3e0:	6962      	ldr	r2, [r4, #20]
 802b3e2:	4252      	negs	r2, r2
 802b3e4:	61a2      	str	r2, [r4, #24]
 802b3e6:	6922      	ldr	r2, [r4, #16]
 802b3e8:	b942      	cbnz	r2, 802b3fc <__swsetup_r+0xa4>
 802b3ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 802b3ee:	d1c5      	bne.n	802b37c <__swsetup_r+0x24>
 802b3f0:	bd38      	pop	{r3, r4, r5, pc}
 802b3f2:	0799      	lsls	r1, r3, #30
 802b3f4:	bf58      	it	pl
 802b3f6:	6962      	ldrpl	r2, [r4, #20]
 802b3f8:	60a2      	str	r2, [r4, #8]
 802b3fa:	e7f4      	b.n	802b3e6 <__swsetup_r+0x8e>
 802b3fc:	2000      	movs	r0, #0
 802b3fe:	e7f7      	b.n	802b3f0 <__swsetup_r+0x98>
 802b400:	20000034 	.word	0x20000034

0802b404 <memcmp>:
 802b404:	3901      	subs	r1, #1
 802b406:	4402      	add	r2, r0
 802b408:	b510      	push	{r4, lr}
 802b40a:	4290      	cmp	r0, r2
 802b40c:	d101      	bne.n	802b412 <memcmp+0xe>
 802b40e:	2000      	movs	r0, #0
 802b410:	e005      	b.n	802b41e <memcmp+0x1a>
 802b412:	7803      	ldrb	r3, [r0, #0]
 802b414:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 802b418:	42a3      	cmp	r3, r4
 802b41a:	d001      	beq.n	802b420 <memcmp+0x1c>
 802b41c:	1b18      	subs	r0, r3, r4
 802b41e:	bd10      	pop	{r4, pc}
 802b420:	3001      	adds	r0, #1
 802b422:	e7f2      	b.n	802b40a <memcmp+0x6>

0802b424 <memmove>:
 802b424:	4288      	cmp	r0, r1
 802b426:	b510      	push	{r4, lr}
 802b428:	eb01 0402 	add.w	r4, r1, r2
 802b42c:	d902      	bls.n	802b434 <memmove+0x10>
 802b42e:	4284      	cmp	r4, r0
 802b430:	4623      	mov	r3, r4
 802b432:	d807      	bhi.n	802b444 <memmove+0x20>
 802b434:	1e43      	subs	r3, r0, #1
 802b436:	42a1      	cmp	r1, r4
 802b438:	d008      	beq.n	802b44c <memmove+0x28>
 802b43a:	f811 2b01 	ldrb.w	r2, [r1], #1
 802b43e:	f803 2f01 	strb.w	r2, [r3, #1]!
 802b442:	e7f8      	b.n	802b436 <memmove+0x12>
 802b444:	4402      	add	r2, r0
 802b446:	4601      	mov	r1, r0
 802b448:	428a      	cmp	r2, r1
 802b44a:	d100      	bne.n	802b44e <memmove+0x2a>
 802b44c:	bd10      	pop	{r4, pc}
 802b44e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 802b452:	f802 4d01 	strb.w	r4, [r2, #-1]!
 802b456:	e7f7      	b.n	802b448 <memmove+0x24>

0802b458 <memset>:
 802b458:	4402      	add	r2, r0
 802b45a:	4603      	mov	r3, r0
 802b45c:	4293      	cmp	r3, r2
 802b45e:	d100      	bne.n	802b462 <memset+0xa>
 802b460:	4770      	bx	lr
 802b462:	f803 1b01 	strb.w	r1, [r3], #1
 802b466:	e7f9      	b.n	802b45c <memset+0x4>

0802b468 <strncpy>:
 802b468:	3901      	subs	r1, #1
 802b46a:	4603      	mov	r3, r0
 802b46c:	b510      	push	{r4, lr}
 802b46e:	b132      	cbz	r2, 802b47e <strncpy+0x16>
 802b470:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 802b474:	3a01      	subs	r2, #1
 802b476:	f803 4b01 	strb.w	r4, [r3], #1
 802b47a:	2c00      	cmp	r4, #0
 802b47c:	d1f7      	bne.n	802b46e <strncpy+0x6>
 802b47e:	441a      	add	r2, r3
 802b480:	2100      	movs	r1, #0
 802b482:	4293      	cmp	r3, r2
 802b484:	d100      	bne.n	802b488 <strncpy+0x20>
 802b486:	bd10      	pop	{r4, pc}
 802b488:	f803 1b01 	strb.w	r1, [r3], #1
 802b48c:	e7f9      	b.n	802b482 <strncpy+0x1a>
	...

0802b490 <_close_r>:
 802b490:	b538      	push	{r3, r4, r5, lr}
 802b492:	2300      	movs	r3, #0
 802b494:	4d05      	ldr	r5, [pc, #20]	@ (802b4ac <_close_r+0x1c>)
 802b496:	4604      	mov	r4, r0
 802b498:	4608      	mov	r0, r1
 802b49a:	602b      	str	r3, [r5, #0]
 802b49c:	f7f6 fa5a 	bl	8021954 <_close>
 802b4a0:	1c43      	adds	r3, r0, #1
 802b4a2:	d102      	bne.n	802b4aa <_close_r+0x1a>
 802b4a4:	682b      	ldr	r3, [r5, #0]
 802b4a6:	b103      	cbz	r3, 802b4aa <_close_r+0x1a>
 802b4a8:	6023      	str	r3, [r4, #0]
 802b4aa:	bd38      	pop	{r3, r4, r5, pc}
 802b4ac:	20044628 	.word	0x20044628

0802b4b0 <_lseek_r>:
 802b4b0:	b538      	push	{r3, r4, r5, lr}
 802b4b2:	4604      	mov	r4, r0
 802b4b4:	4d06      	ldr	r5, [pc, #24]	@ (802b4d0 <_lseek_r+0x20>)
 802b4b6:	4608      	mov	r0, r1
 802b4b8:	4611      	mov	r1, r2
 802b4ba:	2200      	movs	r2, #0
 802b4bc:	602a      	str	r2, [r5, #0]
 802b4be:	461a      	mov	r2, r3
 802b4c0:	f7f6 fa52 	bl	8021968 <_lseek>
 802b4c4:	1c43      	adds	r3, r0, #1
 802b4c6:	d102      	bne.n	802b4ce <_lseek_r+0x1e>
 802b4c8:	682b      	ldr	r3, [r5, #0]
 802b4ca:	b103      	cbz	r3, 802b4ce <_lseek_r+0x1e>
 802b4cc:	6023      	str	r3, [r4, #0]
 802b4ce:	bd38      	pop	{r3, r4, r5, pc}
 802b4d0:	20044628 	.word	0x20044628

0802b4d4 <_read_r>:
 802b4d4:	b538      	push	{r3, r4, r5, lr}
 802b4d6:	4604      	mov	r4, r0
 802b4d8:	4d06      	ldr	r5, [pc, #24]	@ (802b4f4 <_read_r+0x20>)
 802b4da:	4608      	mov	r0, r1
 802b4dc:	4611      	mov	r1, r2
 802b4de:	2200      	movs	r2, #0
 802b4e0:	602a      	str	r2, [r5, #0]
 802b4e2:	461a      	mov	r2, r3
 802b4e4:	f7f6 fa1a 	bl	802191c <_read>
 802b4e8:	1c43      	adds	r3, r0, #1
 802b4ea:	d102      	bne.n	802b4f2 <_read_r+0x1e>
 802b4ec:	682b      	ldr	r3, [r5, #0]
 802b4ee:	b103      	cbz	r3, 802b4f2 <_read_r+0x1e>
 802b4f0:	6023      	str	r3, [r4, #0]
 802b4f2:	bd38      	pop	{r3, r4, r5, pc}
 802b4f4:	20044628 	.word	0x20044628

0802b4f8 <_sbrk_r>:
 802b4f8:	b538      	push	{r3, r4, r5, lr}
 802b4fa:	2300      	movs	r3, #0
 802b4fc:	4d05      	ldr	r5, [pc, #20]	@ (802b514 <_sbrk_r+0x1c>)
 802b4fe:	4604      	mov	r4, r0
 802b500:	4608      	mov	r0, r1
 802b502:	602b      	str	r3, [r5, #0]
 802b504:	f7f6 fa32 	bl	802196c <_sbrk>
 802b508:	1c43      	adds	r3, r0, #1
 802b50a:	d102      	bne.n	802b512 <_sbrk_r+0x1a>
 802b50c:	682b      	ldr	r3, [r5, #0]
 802b50e:	b103      	cbz	r3, 802b512 <_sbrk_r+0x1a>
 802b510:	6023      	str	r3, [r4, #0]
 802b512:	bd38      	pop	{r3, r4, r5, pc}
 802b514:	20044628 	.word	0x20044628

0802b518 <_write_r>:
 802b518:	b538      	push	{r3, r4, r5, lr}
 802b51a:	4604      	mov	r4, r0
 802b51c:	4d06      	ldr	r5, [pc, #24]	@ (802b538 <_write_r+0x20>)
 802b51e:	4608      	mov	r0, r1
 802b520:	4611      	mov	r1, r2
 802b522:	2200      	movs	r2, #0
 802b524:	602a      	str	r2, [r5, #0]
 802b526:	461a      	mov	r2, r3
 802b528:	f7f6 fa06 	bl	8021938 <_write>
 802b52c:	1c43      	adds	r3, r0, #1
 802b52e:	d102      	bne.n	802b536 <_write_r+0x1e>
 802b530:	682b      	ldr	r3, [r5, #0]
 802b532:	b103      	cbz	r3, 802b536 <_write_r+0x1e>
 802b534:	6023      	str	r3, [r4, #0]
 802b536:	bd38      	pop	{r3, r4, r5, pc}
 802b538:	20044628 	.word	0x20044628

0802b53c <__errno>:
 802b53c:	4b01      	ldr	r3, [pc, #4]	@ (802b544 <__errno+0x8>)
 802b53e:	6818      	ldr	r0, [r3, #0]
 802b540:	4770      	bx	lr
 802b542:	bf00      	nop
 802b544:	20000034 	.word	0x20000034

0802b548 <__libc_init_array>:
 802b548:	b570      	push	{r4, r5, r6, lr}
 802b54a:	4d0d      	ldr	r5, [pc, #52]	@ (802b580 <__libc_init_array+0x38>)
 802b54c:	2600      	movs	r6, #0
 802b54e:	4c0d      	ldr	r4, [pc, #52]	@ (802b584 <__libc_init_array+0x3c>)
 802b550:	1b64      	subs	r4, r4, r5
 802b552:	10a4      	asrs	r4, r4, #2
 802b554:	42a6      	cmp	r6, r4
 802b556:	d109      	bne.n	802b56c <__libc_init_array+0x24>
 802b558:	4d0b      	ldr	r5, [pc, #44]	@ (802b588 <__libc_init_array+0x40>)
 802b55a:	2600      	movs	r6, #0
 802b55c:	4c0b      	ldr	r4, [pc, #44]	@ (802b58c <__libc_init_array+0x44>)
 802b55e:	f000 fe1d 	bl	802c19c <_init>
 802b562:	1b64      	subs	r4, r4, r5
 802b564:	10a4      	asrs	r4, r4, #2
 802b566:	42a6      	cmp	r6, r4
 802b568:	d105      	bne.n	802b576 <__libc_init_array+0x2e>
 802b56a:	bd70      	pop	{r4, r5, r6, pc}
 802b56c:	f855 3b04 	ldr.w	r3, [r5], #4
 802b570:	3601      	adds	r6, #1
 802b572:	4798      	blx	r3
 802b574:	e7ee      	b.n	802b554 <__libc_init_array+0xc>
 802b576:	f855 3b04 	ldr.w	r3, [r5], #4
 802b57a:	3601      	adds	r6, #1
 802b57c:	4798      	blx	r3
 802b57e:	e7f2      	b.n	802b566 <__libc_init_array+0x1e>
 802b580:	0802e67c 	.word	0x0802e67c
 802b584:	0802e67c 	.word	0x0802e67c
 802b588:	0802e67c 	.word	0x0802e67c
 802b58c:	0802e680 	.word	0x0802e680

0802b590 <__retarget_lock_init_recursive>:
 802b590:	4770      	bx	lr

0802b592 <__retarget_lock_acquire_recursive>:
 802b592:	4770      	bx	lr

0802b594 <__retarget_lock_release_recursive>:
 802b594:	4770      	bx	lr

0802b596 <strcpy>:
 802b596:	4603      	mov	r3, r0
 802b598:	f811 2b01 	ldrb.w	r2, [r1], #1
 802b59c:	f803 2b01 	strb.w	r2, [r3], #1
 802b5a0:	2a00      	cmp	r2, #0
 802b5a2:	d1f9      	bne.n	802b598 <strcpy+0x2>
 802b5a4:	4770      	bx	lr

0802b5a6 <__aeabi_memclr>:
 802b5a6:	2200      	movs	r2, #0
 802b5a8:	f7f5 bce9 	b.w	8020f7e <__aeabi_memset>

0802b5ac <memcpy>:
 802b5ac:	440a      	add	r2, r1
 802b5ae:	1e43      	subs	r3, r0, #1
 802b5b0:	4291      	cmp	r1, r2
 802b5b2:	d100      	bne.n	802b5b6 <memcpy+0xa>
 802b5b4:	4770      	bx	lr
 802b5b6:	b510      	push	{r4, lr}
 802b5b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 802b5bc:	4291      	cmp	r1, r2
 802b5be:	f803 4f01 	strb.w	r4, [r3, #1]!
 802b5c2:	d1f9      	bne.n	802b5b8 <memcpy+0xc>
 802b5c4:	bd10      	pop	{r4, pc}
	...

0802b5c8 <_free_r>:
 802b5c8:	b538      	push	{r3, r4, r5, lr}
 802b5ca:	4605      	mov	r5, r0
 802b5cc:	2900      	cmp	r1, #0
 802b5ce:	d041      	beq.n	802b654 <_free_r+0x8c>
 802b5d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802b5d4:	1f0c      	subs	r4, r1, #4
 802b5d6:	2b00      	cmp	r3, #0
 802b5d8:	bfb8      	it	lt
 802b5da:	18e4      	addlt	r4, r4, r3
 802b5dc:	f7ff fcdc 	bl	802af98 <__malloc_lock>
 802b5e0:	4a1d      	ldr	r2, [pc, #116]	@ (802b658 <_free_r+0x90>)
 802b5e2:	6813      	ldr	r3, [r2, #0]
 802b5e4:	b933      	cbnz	r3, 802b5f4 <_free_r+0x2c>
 802b5e6:	6063      	str	r3, [r4, #4]
 802b5e8:	6014      	str	r4, [r2, #0]
 802b5ea:	4628      	mov	r0, r5
 802b5ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802b5f0:	f7ff bcd8 	b.w	802afa4 <__malloc_unlock>
 802b5f4:	42a3      	cmp	r3, r4
 802b5f6:	d908      	bls.n	802b60a <_free_r+0x42>
 802b5f8:	6820      	ldr	r0, [r4, #0]
 802b5fa:	1821      	adds	r1, r4, r0
 802b5fc:	428b      	cmp	r3, r1
 802b5fe:	bf01      	itttt	eq
 802b600:	6819      	ldreq	r1, [r3, #0]
 802b602:	685b      	ldreq	r3, [r3, #4]
 802b604:	1809      	addeq	r1, r1, r0
 802b606:	6021      	streq	r1, [r4, #0]
 802b608:	e7ed      	b.n	802b5e6 <_free_r+0x1e>
 802b60a:	461a      	mov	r2, r3
 802b60c:	685b      	ldr	r3, [r3, #4]
 802b60e:	b10b      	cbz	r3, 802b614 <_free_r+0x4c>
 802b610:	42a3      	cmp	r3, r4
 802b612:	d9fa      	bls.n	802b60a <_free_r+0x42>
 802b614:	6811      	ldr	r1, [r2, #0]
 802b616:	1850      	adds	r0, r2, r1
 802b618:	42a0      	cmp	r0, r4
 802b61a:	d10b      	bne.n	802b634 <_free_r+0x6c>
 802b61c:	6820      	ldr	r0, [r4, #0]
 802b61e:	4401      	add	r1, r0
 802b620:	1850      	adds	r0, r2, r1
 802b622:	6011      	str	r1, [r2, #0]
 802b624:	4283      	cmp	r3, r0
 802b626:	d1e0      	bne.n	802b5ea <_free_r+0x22>
 802b628:	6818      	ldr	r0, [r3, #0]
 802b62a:	685b      	ldr	r3, [r3, #4]
 802b62c:	4408      	add	r0, r1
 802b62e:	6053      	str	r3, [r2, #4]
 802b630:	6010      	str	r0, [r2, #0]
 802b632:	e7da      	b.n	802b5ea <_free_r+0x22>
 802b634:	d902      	bls.n	802b63c <_free_r+0x74>
 802b636:	230c      	movs	r3, #12
 802b638:	602b      	str	r3, [r5, #0]
 802b63a:	e7d6      	b.n	802b5ea <_free_r+0x22>
 802b63c:	6820      	ldr	r0, [r4, #0]
 802b63e:	1821      	adds	r1, r4, r0
 802b640:	428b      	cmp	r3, r1
 802b642:	bf02      	ittt	eq
 802b644:	6819      	ldreq	r1, [r3, #0]
 802b646:	685b      	ldreq	r3, [r3, #4]
 802b648:	1809      	addeq	r1, r1, r0
 802b64a:	6063      	str	r3, [r4, #4]
 802b64c:	bf08      	it	eq
 802b64e:	6021      	streq	r1, [r4, #0]
 802b650:	6054      	str	r4, [r2, #4]
 802b652:	e7ca      	b.n	802b5ea <_free_r+0x22>
 802b654:	bd38      	pop	{r3, r4, r5, pc}
 802b656:	bf00      	nop
 802b658:	200444e8 	.word	0x200444e8

0802b65c <__ssputs_r>:
 802b65c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802b660:	461f      	mov	r7, r3
 802b662:	688e      	ldr	r6, [r1, #8]
 802b664:	4682      	mov	sl, r0
 802b666:	460c      	mov	r4, r1
 802b668:	42be      	cmp	r6, r7
 802b66a:	4690      	mov	r8, r2
 802b66c:	680b      	ldr	r3, [r1, #0]
 802b66e:	d82d      	bhi.n	802b6cc <__ssputs_r+0x70>
 802b670:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 802b674:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 802b678:	d026      	beq.n	802b6c8 <__ssputs_r+0x6c>
 802b67a:	6965      	ldr	r5, [r4, #20]
 802b67c:	6909      	ldr	r1, [r1, #16]
 802b67e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802b682:	eba3 0901 	sub.w	r9, r3, r1
 802b686:	1c7b      	adds	r3, r7, #1
 802b688:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 802b68c:	444b      	add	r3, r9
 802b68e:	106d      	asrs	r5, r5, #1
 802b690:	429d      	cmp	r5, r3
 802b692:	bf38      	it	cc
 802b694:	461d      	movcc	r5, r3
 802b696:	0553      	lsls	r3, r2, #21
 802b698:	d527      	bpl.n	802b6ea <__ssputs_r+0x8e>
 802b69a:	4629      	mov	r1, r5
 802b69c:	f7ff fbfc 	bl	802ae98 <_malloc_r>
 802b6a0:	4606      	mov	r6, r0
 802b6a2:	b360      	cbz	r0, 802b6fe <__ssputs_r+0xa2>
 802b6a4:	464a      	mov	r2, r9
 802b6a6:	6921      	ldr	r1, [r4, #16]
 802b6a8:	f7ff ff80 	bl	802b5ac <memcpy>
 802b6ac:	89a3      	ldrh	r3, [r4, #12]
 802b6ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 802b6b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802b6b6:	81a3      	strh	r3, [r4, #12]
 802b6b8:	6126      	str	r6, [r4, #16]
 802b6ba:	444e      	add	r6, r9
 802b6bc:	6165      	str	r5, [r4, #20]
 802b6be:	eba5 0509 	sub.w	r5, r5, r9
 802b6c2:	6026      	str	r6, [r4, #0]
 802b6c4:	463e      	mov	r6, r7
 802b6c6:	60a5      	str	r5, [r4, #8]
 802b6c8:	42be      	cmp	r6, r7
 802b6ca:	d900      	bls.n	802b6ce <__ssputs_r+0x72>
 802b6cc:	463e      	mov	r6, r7
 802b6ce:	4632      	mov	r2, r6
 802b6d0:	4641      	mov	r1, r8
 802b6d2:	6820      	ldr	r0, [r4, #0]
 802b6d4:	f7ff fea6 	bl	802b424 <memmove>
 802b6d8:	68a3      	ldr	r3, [r4, #8]
 802b6da:	2000      	movs	r0, #0
 802b6dc:	1b9b      	subs	r3, r3, r6
 802b6de:	60a3      	str	r3, [r4, #8]
 802b6e0:	6823      	ldr	r3, [r4, #0]
 802b6e2:	4433      	add	r3, r6
 802b6e4:	6023      	str	r3, [r4, #0]
 802b6e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802b6ea:	462a      	mov	r2, r5
 802b6ec:	f000 fd20 	bl	802c130 <_realloc_r>
 802b6f0:	4606      	mov	r6, r0
 802b6f2:	2800      	cmp	r0, #0
 802b6f4:	d1e0      	bne.n	802b6b8 <__ssputs_r+0x5c>
 802b6f6:	6921      	ldr	r1, [r4, #16]
 802b6f8:	4650      	mov	r0, sl
 802b6fa:	f7ff ff65 	bl	802b5c8 <_free_r>
 802b6fe:	230c      	movs	r3, #12
 802b700:	f04f 30ff 	mov.w	r0, #4294967295
 802b704:	f8ca 3000 	str.w	r3, [sl]
 802b708:	89a3      	ldrh	r3, [r4, #12]
 802b70a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802b70e:	81a3      	strh	r3, [r4, #12]
 802b710:	e7e9      	b.n	802b6e6 <__ssputs_r+0x8a>
	...

0802b714 <_svfiprintf_r>:
 802b714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802b718:	4698      	mov	r8, r3
 802b71a:	898b      	ldrh	r3, [r1, #12]
 802b71c:	b09d      	sub	sp, #116	@ 0x74
 802b71e:	4607      	mov	r7, r0
 802b720:	061b      	lsls	r3, r3, #24
 802b722:	460d      	mov	r5, r1
 802b724:	4614      	mov	r4, r2
 802b726:	d510      	bpl.n	802b74a <_svfiprintf_r+0x36>
 802b728:	690b      	ldr	r3, [r1, #16]
 802b72a:	b973      	cbnz	r3, 802b74a <_svfiprintf_r+0x36>
 802b72c:	2140      	movs	r1, #64	@ 0x40
 802b72e:	f7ff fbb3 	bl	802ae98 <_malloc_r>
 802b732:	6028      	str	r0, [r5, #0]
 802b734:	6128      	str	r0, [r5, #16]
 802b736:	b930      	cbnz	r0, 802b746 <_svfiprintf_r+0x32>
 802b738:	230c      	movs	r3, #12
 802b73a:	603b      	str	r3, [r7, #0]
 802b73c:	f04f 30ff 	mov.w	r0, #4294967295
 802b740:	b01d      	add	sp, #116	@ 0x74
 802b742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802b746:	2340      	movs	r3, #64	@ 0x40
 802b748:	616b      	str	r3, [r5, #20]
 802b74a:	2300      	movs	r3, #0
 802b74c:	f8cd 800c 	str.w	r8, [sp, #12]
 802b750:	f04f 0901 	mov.w	r9, #1
 802b754:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 802b8f8 <_svfiprintf_r+0x1e4>
 802b758:	9309      	str	r3, [sp, #36]	@ 0x24
 802b75a:	2320      	movs	r3, #32
 802b75c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 802b760:	2330      	movs	r3, #48	@ 0x30
 802b762:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 802b766:	4623      	mov	r3, r4
 802b768:	469a      	mov	sl, r3
 802b76a:	f813 2b01 	ldrb.w	r2, [r3], #1
 802b76e:	b10a      	cbz	r2, 802b774 <_svfiprintf_r+0x60>
 802b770:	2a25      	cmp	r2, #37	@ 0x25
 802b772:	d1f9      	bne.n	802b768 <_svfiprintf_r+0x54>
 802b774:	ebba 0b04 	subs.w	fp, sl, r4
 802b778:	d00b      	beq.n	802b792 <_svfiprintf_r+0x7e>
 802b77a:	465b      	mov	r3, fp
 802b77c:	4622      	mov	r2, r4
 802b77e:	4629      	mov	r1, r5
 802b780:	4638      	mov	r0, r7
 802b782:	f7ff ff6b 	bl	802b65c <__ssputs_r>
 802b786:	3001      	adds	r0, #1
 802b788:	f000 80a7 	beq.w	802b8da <_svfiprintf_r+0x1c6>
 802b78c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802b78e:	445a      	add	r2, fp
 802b790:	9209      	str	r2, [sp, #36]	@ 0x24
 802b792:	f89a 3000 	ldrb.w	r3, [sl]
 802b796:	2b00      	cmp	r3, #0
 802b798:	f000 809f 	beq.w	802b8da <_svfiprintf_r+0x1c6>
 802b79c:	2300      	movs	r3, #0
 802b79e:	f04f 32ff 	mov.w	r2, #4294967295
 802b7a2:	f10a 0a01 	add.w	sl, sl, #1
 802b7a6:	9304      	str	r3, [sp, #16]
 802b7a8:	9307      	str	r3, [sp, #28]
 802b7aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 802b7ae:	931a      	str	r3, [sp, #104]	@ 0x68
 802b7b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802b7b4:	4654      	mov	r4, sl
 802b7b6:	2205      	movs	r2, #5
 802b7b8:	484f      	ldr	r0, [pc, #316]	@ (802b8f8 <_svfiprintf_r+0x1e4>)
 802b7ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 802b7be:	f000 fca9 	bl	802c114 <memchr>
 802b7c2:	9a04      	ldr	r2, [sp, #16]
 802b7c4:	b9d8      	cbnz	r0, 802b7fe <_svfiprintf_r+0xea>
 802b7c6:	06d0      	lsls	r0, r2, #27
 802b7c8:	bf44      	itt	mi
 802b7ca:	2320      	movmi	r3, #32
 802b7cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802b7d0:	0711      	lsls	r1, r2, #28
 802b7d2:	bf44      	itt	mi
 802b7d4:	232b      	movmi	r3, #43	@ 0x2b
 802b7d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802b7da:	f89a 3000 	ldrb.w	r3, [sl]
 802b7de:	2b2a      	cmp	r3, #42	@ 0x2a
 802b7e0:	d015      	beq.n	802b80e <_svfiprintf_r+0xfa>
 802b7e2:	9a07      	ldr	r2, [sp, #28]
 802b7e4:	4654      	mov	r4, sl
 802b7e6:	2000      	movs	r0, #0
 802b7e8:	f04f 0c0a 	mov.w	ip, #10
 802b7ec:	4621      	mov	r1, r4
 802b7ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 802b7f2:	3b30      	subs	r3, #48	@ 0x30
 802b7f4:	2b09      	cmp	r3, #9
 802b7f6:	d94b      	bls.n	802b890 <_svfiprintf_r+0x17c>
 802b7f8:	b1b0      	cbz	r0, 802b828 <_svfiprintf_r+0x114>
 802b7fa:	9207      	str	r2, [sp, #28]
 802b7fc:	e014      	b.n	802b828 <_svfiprintf_r+0x114>
 802b7fe:	eba0 0308 	sub.w	r3, r0, r8
 802b802:	46a2      	mov	sl, r4
 802b804:	fa09 f303 	lsl.w	r3, r9, r3
 802b808:	4313      	orrs	r3, r2
 802b80a:	9304      	str	r3, [sp, #16]
 802b80c:	e7d2      	b.n	802b7b4 <_svfiprintf_r+0xa0>
 802b80e:	9b03      	ldr	r3, [sp, #12]
 802b810:	1d19      	adds	r1, r3, #4
 802b812:	681b      	ldr	r3, [r3, #0]
 802b814:	2b00      	cmp	r3, #0
 802b816:	9103      	str	r1, [sp, #12]
 802b818:	bfbb      	ittet	lt
 802b81a:	425b      	neglt	r3, r3
 802b81c:	f042 0202 	orrlt.w	r2, r2, #2
 802b820:	9307      	strge	r3, [sp, #28]
 802b822:	9307      	strlt	r3, [sp, #28]
 802b824:	bfb8      	it	lt
 802b826:	9204      	strlt	r2, [sp, #16]
 802b828:	7823      	ldrb	r3, [r4, #0]
 802b82a:	2b2e      	cmp	r3, #46	@ 0x2e
 802b82c:	d10a      	bne.n	802b844 <_svfiprintf_r+0x130>
 802b82e:	7863      	ldrb	r3, [r4, #1]
 802b830:	2b2a      	cmp	r3, #42	@ 0x2a
 802b832:	d132      	bne.n	802b89a <_svfiprintf_r+0x186>
 802b834:	9b03      	ldr	r3, [sp, #12]
 802b836:	3402      	adds	r4, #2
 802b838:	1d1a      	adds	r2, r3, #4
 802b83a:	681b      	ldr	r3, [r3, #0]
 802b83c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 802b840:	9203      	str	r2, [sp, #12]
 802b842:	9305      	str	r3, [sp, #20]
 802b844:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 802b908 <_svfiprintf_r+0x1f4>
 802b848:	2203      	movs	r2, #3
 802b84a:	7821      	ldrb	r1, [r4, #0]
 802b84c:	4650      	mov	r0, sl
 802b84e:	f000 fc61 	bl	802c114 <memchr>
 802b852:	b138      	cbz	r0, 802b864 <_svfiprintf_r+0x150>
 802b854:	eba0 000a 	sub.w	r0, r0, sl
 802b858:	2240      	movs	r2, #64	@ 0x40
 802b85a:	9b04      	ldr	r3, [sp, #16]
 802b85c:	3401      	adds	r4, #1
 802b85e:	4082      	lsls	r2, r0
 802b860:	4313      	orrs	r3, r2
 802b862:	9304      	str	r3, [sp, #16]
 802b864:	f814 1b01 	ldrb.w	r1, [r4], #1
 802b868:	2206      	movs	r2, #6
 802b86a:	4824      	ldr	r0, [pc, #144]	@ (802b8fc <_svfiprintf_r+0x1e8>)
 802b86c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 802b870:	f000 fc50 	bl	802c114 <memchr>
 802b874:	2800      	cmp	r0, #0
 802b876:	d036      	beq.n	802b8e6 <_svfiprintf_r+0x1d2>
 802b878:	4b21      	ldr	r3, [pc, #132]	@ (802b900 <_svfiprintf_r+0x1ec>)
 802b87a:	bb1b      	cbnz	r3, 802b8c4 <_svfiprintf_r+0x1b0>
 802b87c:	9b03      	ldr	r3, [sp, #12]
 802b87e:	3307      	adds	r3, #7
 802b880:	f023 0307 	bic.w	r3, r3, #7
 802b884:	3308      	adds	r3, #8
 802b886:	9303      	str	r3, [sp, #12]
 802b888:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802b88a:	4433      	add	r3, r6
 802b88c:	9309      	str	r3, [sp, #36]	@ 0x24
 802b88e:	e76a      	b.n	802b766 <_svfiprintf_r+0x52>
 802b890:	fb0c 3202 	mla	r2, ip, r2, r3
 802b894:	460c      	mov	r4, r1
 802b896:	2001      	movs	r0, #1
 802b898:	e7a8      	b.n	802b7ec <_svfiprintf_r+0xd8>
 802b89a:	2300      	movs	r3, #0
 802b89c:	3401      	adds	r4, #1
 802b89e:	f04f 0c0a 	mov.w	ip, #10
 802b8a2:	4619      	mov	r1, r3
 802b8a4:	9305      	str	r3, [sp, #20]
 802b8a6:	4620      	mov	r0, r4
 802b8a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 802b8ac:	3a30      	subs	r2, #48	@ 0x30
 802b8ae:	2a09      	cmp	r2, #9
 802b8b0:	d903      	bls.n	802b8ba <_svfiprintf_r+0x1a6>
 802b8b2:	2b00      	cmp	r3, #0
 802b8b4:	d0c6      	beq.n	802b844 <_svfiprintf_r+0x130>
 802b8b6:	9105      	str	r1, [sp, #20]
 802b8b8:	e7c4      	b.n	802b844 <_svfiprintf_r+0x130>
 802b8ba:	fb0c 2101 	mla	r1, ip, r1, r2
 802b8be:	4604      	mov	r4, r0
 802b8c0:	2301      	movs	r3, #1
 802b8c2:	e7f0      	b.n	802b8a6 <_svfiprintf_r+0x192>
 802b8c4:	ab03      	add	r3, sp, #12
 802b8c6:	462a      	mov	r2, r5
 802b8c8:	a904      	add	r1, sp, #16
 802b8ca:	4638      	mov	r0, r7
 802b8cc:	9300      	str	r3, [sp, #0]
 802b8ce:	4b0d      	ldr	r3, [pc, #52]	@ (802b904 <_svfiprintf_r+0x1f0>)
 802b8d0:	f3af 8000 	nop.w
 802b8d4:	1c42      	adds	r2, r0, #1
 802b8d6:	4606      	mov	r6, r0
 802b8d8:	d1d6      	bne.n	802b888 <_svfiprintf_r+0x174>
 802b8da:	89ab      	ldrh	r3, [r5, #12]
 802b8dc:	065b      	lsls	r3, r3, #25
 802b8de:	f53f af2d 	bmi.w	802b73c <_svfiprintf_r+0x28>
 802b8e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802b8e4:	e72c      	b.n	802b740 <_svfiprintf_r+0x2c>
 802b8e6:	ab03      	add	r3, sp, #12
 802b8e8:	462a      	mov	r2, r5
 802b8ea:	a904      	add	r1, sp, #16
 802b8ec:	4638      	mov	r0, r7
 802b8ee:	9300      	str	r3, [sp, #0]
 802b8f0:	4b04      	ldr	r3, [pc, #16]	@ (802b904 <_svfiprintf_r+0x1f0>)
 802b8f2:	f000 f9bf 	bl	802bc74 <_printf_i>
 802b8f6:	e7ed      	b.n	802b8d4 <_svfiprintf_r+0x1c0>
 802b8f8:	0802e13f 	.word	0x0802e13f
 802b8fc:	0802e149 	.word	0x0802e149
 802b900:	00000000 	.word	0x00000000
 802b904:	0802b65d 	.word	0x0802b65d
 802b908:	0802e145 	.word	0x0802e145

0802b90c <__sfputc_r>:
 802b90c:	6893      	ldr	r3, [r2, #8]
 802b90e:	3b01      	subs	r3, #1
 802b910:	2b00      	cmp	r3, #0
 802b912:	6093      	str	r3, [r2, #8]
 802b914:	b410      	push	{r4}
 802b916:	da08      	bge.n	802b92a <__sfputc_r+0x1e>
 802b918:	6994      	ldr	r4, [r2, #24]
 802b91a:	42a3      	cmp	r3, r4
 802b91c:	db01      	blt.n	802b922 <__sfputc_r+0x16>
 802b91e:	290a      	cmp	r1, #10
 802b920:	d103      	bne.n	802b92a <__sfputc_r+0x1e>
 802b922:	f85d 4b04 	ldr.w	r4, [sp], #4
 802b926:	f7ff bcd8 	b.w	802b2da <__swbuf_r>
 802b92a:	6813      	ldr	r3, [r2, #0]
 802b92c:	1c58      	adds	r0, r3, #1
 802b92e:	6010      	str	r0, [r2, #0]
 802b930:	4608      	mov	r0, r1
 802b932:	7019      	strb	r1, [r3, #0]
 802b934:	f85d 4b04 	ldr.w	r4, [sp], #4
 802b938:	4770      	bx	lr

0802b93a <__sfputs_r>:
 802b93a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802b93c:	4606      	mov	r6, r0
 802b93e:	460f      	mov	r7, r1
 802b940:	4614      	mov	r4, r2
 802b942:	18d5      	adds	r5, r2, r3
 802b944:	42ac      	cmp	r4, r5
 802b946:	d101      	bne.n	802b94c <__sfputs_r+0x12>
 802b948:	2000      	movs	r0, #0
 802b94a:	e007      	b.n	802b95c <__sfputs_r+0x22>
 802b94c:	463a      	mov	r2, r7
 802b94e:	f814 1b01 	ldrb.w	r1, [r4], #1
 802b952:	4630      	mov	r0, r6
 802b954:	f7ff ffda 	bl	802b90c <__sfputc_r>
 802b958:	1c43      	adds	r3, r0, #1
 802b95a:	d1f3      	bne.n	802b944 <__sfputs_r+0xa>
 802b95c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0802b960 <_vfiprintf_r>:
 802b960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802b964:	460d      	mov	r5, r1
 802b966:	b09d      	sub	sp, #116	@ 0x74
 802b968:	4614      	mov	r4, r2
 802b96a:	4698      	mov	r8, r3
 802b96c:	4606      	mov	r6, r0
 802b96e:	b118      	cbz	r0, 802b978 <_vfiprintf_r+0x18>
 802b970:	6a03      	ldr	r3, [r0, #32]
 802b972:	b90b      	cbnz	r3, 802b978 <_vfiprintf_r+0x18>
 802b974:	f7ff fba8 	bl	802b0c8 <__sinit>
 802b978:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802b97a:	07d9      	lsls	r1, r3, #31
 802b97c:	d405      	bmi.n	802b98a <_vfiprintf_r+0x2a>
 802b97e:	89ab      	ldrh	r3, [r5, #12]
 802b980:	059a      	lsls	r2, r3, #22
 802b982:	d402      	bmi.n	802b98a <_vfiprintf_r+0x2a>
 802b984:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802b986:	f7ff fe04 	bl	802b592 <__retarget_lock_acquire_recursive>
 802b98a:	89ab      	ldrh	r3, [r5, #12]
 802b98c:	071b      	lsls	r3, r3, #28
 802b98e:	d501      	bpl.n	802b994 <_vfiprintf_r+0x34>
 802b990:	692b      	ldr	r3, [r5, #16]
 802b992:	b99b      	cbnz	r3, 802b9bc <_vfiprintf_r+0x5c>
 802b994:	4629      	mov	r1, r5
 802b996:	4630      	mov	r0, r6
 802b998:	f7ff fcde 	bl	802b358 <__swsetup_r>
 802b99c:	b170      	cbz	r0, 802b9bc <_vfiprintf_r+0x5c>
 802b99e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802b9a0:	07dc      	lsls	r4, r3, #31
 802b9a2:	d504      	bpl.n	802b9ae <_vfiprintf_r+0x4e>
 802b9a4:	f04f 30ff 	mov.w	r0, #4294967295
 802b9a8:	b01d      	add	sp, #116	@ 0x74
 802b9aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802b9ae:	89ab      	ldrh	r3, [r5, #12]
 802b9b0:	0598      	lsls	r0, r3, #22
 802b9b2:	d4f7      	bmi.n	802b9a4 <_vfiprintf_r+0x44>
 802b9b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802b9b6:	f7ff fded 	bl	802b594 <__retarget_lock_release_recursive>
 802b9ba:	e7f3      	b.n	802b9a4 <_vfiprintf_r+0x44>
 802b9bc:	2300      	movs	r3, #0
 802b9be:	f8cd 800c 	str.w	r8, [sp, #12]
 802b9c2:	f04f 0901 	mov.w	r9, #1
 802b9c6:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 802bb7c <_vfiprintf_r+0x21c>
 802b9ca:	9309      	str	r3, [sp, #36]	@ 0x24
 802b9cc:	2320      	movs	r3, #32
 802b9ce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 802b9d2:	2330      	movs	r3, #48	@ 0x30
 802b9d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 802b9d8:	4623      	mov	r3, r4
 802b9da:	469a      	mov	sl, r3
 802b9dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 802b9e0:	b10a      	cbz	r2, 802b9e6 <_vfiprintf_r+0x86>
 802b9e2:	2a25      	cmp	r2, #37	@ 0x25
 802b9e4:	d1f9      	bne.n	802b9da <_vfiprintf_r+0x7a>
 802b9e6:	ebba 0b04 	subs.w	fp, sl, r4
 802b9ea:	d00b      	beq.n	802ba04 <_vfiprintf_r+0xa4>
 802b9ec:	465b      	mov	r3, fp
 802b9ee:	4622      	mov	r2, r4
 802b9f0:	4629      	mov	r1, r5
 802b9f2:	4630      	mov	r0, r6
 802b9f4:	f7ff ffa1 	bl	802b93a <__sfputs_r>
 802b9f8:	3001      	adds	r0, #1
 802b9fa:	f000 80a7 	beq.w	802bb4c <_vfiprintf_r+0x1ec>
 802b9fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802ba00:	445a      	add	r2, fp
 802ba02:	9209      	str	r2, [sp, #36]	@ 0x24
 802ba04:	f89a 3000 	ldrb.w	r3, [sl]
 802ba08:	2b00      	cmp	r3, #0
 802ba0a:	f000 809f 	beq.w	802bb4c <_vfiprintf_r+0x1ec>
 802ba0e:	2300      	movs	r3, #0
 802ba10:	f04f 32ff 	mov.w	r2, #4294967295
 802ba14:	f10a 0a01 	add.w	sl, sl, #1
 802ba18:	9304      	str	r3, [sp, #16]
 802ba1a:	9307      	str	r3, [sp, #28]
 802ba1c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 802ba20:	931a      	str	r3, [sp, #104]	@ 0x68
 802ba22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802ba26:	4654      	mov	r4, sl
 802ba28:	2205      	movs	r2, #5
 802ba2a:	4854      	ldr	r0, [pc, #336]	@ (802bb7c <_vfiprintf_r+0x21c>)
 802ba2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 802ba30:	f000 fb70 	bl	802c114 <memchr>
 802ba34:	9a04      	ldr	r2, [sp, #16]
 802ba36:	b9d8      	cbnz	r0, 802ba70 <_vfiprintf_r+0x110>
 802ba38:	06d1      	lsls	r1, r2, #27
 802ba3a:	bf44      	itt	mi
 802ba3c:	2320      	movmi	r3, #32
 802ba3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802ba42:	0713      	lsls	r3, r2, #28
 802ba44:	bf44      	itt	mi
 802ba46:	232b      	movmi	r3, #43	@ 0x2b
 802ba48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802ba4c:	f89a 3000 	ldrb.w	r3, [sl]
 802ba50:	2b2a      	cmp	r3, #42	@ 0x2a
 802ba52:	d015      	beq.n	802ba80 <_vfiprintf_r+0x120>
 802ba54:	9a07      	ldr	r2, [sp, #28]
 802ba56:	4654      	mov	r4, sl
 802ba58:	2000      	movs	r0, #0
 802ba5a:	f04f 0c0a 	mov.w	ip, #10
 802ba5e:	4621      	mov	r1, r4
 802ba60:	f811 3b01 	ldrb.w	r3, [r1], #1
 802ba64:	3b30      	subs	r3, #48	@ 0x30
 802ba66:	2b09      	cmp	r3, #9
 802ba68:	d94b      	bls.n	802bb02 <_vfiprintf_r+0x1a2>
 802ba6a:	b1b0      	cbz	r0, 802ba9a <_vfiprintf_r+0x13a>
 802ba6c:	9207      	str	r2, [sp, #28]
 802ba6e:	e014      	b.n	802ba9a <_vfiprintf_r+0x13a>
 802ba70:	eba0 0308 	sub.w	r3, r0, r8
 802ba74:	46a2      	mov	sl, r4
 802ba76:	fa09 f303 	lsl.w	r3, r9, r3
 802ba7a:	4313      	orrs	r3, r2
 802ba7c:	9304      	str	r3, [sp, #16]
 802ba7e:	e7d2      	b.n	802ba26 <_vfiprintf_r+0xc6>
 802ba80:	9b03      	ldr	r3, [sp, #12]
 802ba82:	1d19      	adds	r1, r3, #4
 802ba84:	681b      	ldr	r3, [r3, #0]
 802ba86:	2b00      	cmp	r3, #0
 802ba88:	9103      	str	r1, [sp, #12]
 802ba8a:	bfbb      	ittet	lt
 802ba8c:	425b      	neglt	r3, r3
 802ba8e:	f042 0202 	orrlt.w	r2, r2, #2
 802ba92:	9307      	strge	r3, [sp, #28]
 802ba94:	9307      	strlt	r3, [sp, #28]
 802ba96:	bfb8      	it	lt
 802ba98:	9204      	strlt	r2, [sp, #16]
 802ba9a:	7823      	ldrb	r3, [r4, #0]
 802ba9c:	2b2e      	cmp	r3, #46	@ 0x2e
 802ba9e:	d10a      	bne.n	802bab6 <_vfiprintf_r+0x156>
 802baa0:	7863      	ldrb	r3, [r4, #1]
 802baa2:	2b2a      	cmp	r3, #42	@ 0x2a
 802baa4:	d132      	bne.n	802bb0c <_vfiprintf_r+0x1ac>
 802baa6:	9b03      	ldr	r3, [sp, #12]
 802baa8:	3402      	adds	r4, #2
 802baaa:	1d1a      	adds	r2, r3, #4
 802baac:	681b      	ldr	r3, [r3, #0]
 802baae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 802bab2:	9203      	str	r2, [sp, #12]
 802bab4:	9305      	str	r3, [sp, #20]
 802bab6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 802bb8c <_vfiprintf_r+0x22c>
 802baba:	2203      	movs	r2, #3
 802babc:	7821      	ldrb	r1, [r4, #0]
 802babe:	4650      	mov	r0, sl
 802bac0:	f000 fb28 	bl	802c114 <memchr>
 802bac4:	b138      	cbz	r0, 802bad6 <_vfiprintf_r+0x176>
 802bac6:	eba0 000a 	sub.w	r0, r0, sl
 802baca:	2240      	movs	r2, #64	@ 0x40
 802bacc:	9b04      	ldr	r3, [sp, #16]
 802bace:	3401      	adds	r4, #1
 802bad0:	4082      	lsls	r2, r0
 802bad2:	4313      	orrs	r3, r2
 802bad4:	9304      	str	r3, [sp, #16]
 802bad6:	f814 1b01 	ldrb.w	r1, [r4], #1
 802bada:	2206      	movs	r2, #6
 802badc:	4828      	ldr	r0, [pc, #160]	@ (802bb80 <_vfiprintf_r+0x220>)
 802bade:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 802bae2:	f000 fb17 	bl	802c114 <memchr>
 802bae6:	2800      	cmp	r0, #0
 802bae8:	d03f      	beq.n	802bb6a <_vfiprintf_r+0x20a>
 802baea:	4b26      	ldr	r3, [pc, #152]	@ (802bb84 <_vfiprintf_r+0x224>)
 802baec:	bb1b      	cbnz	r3, 802bb36 <_vfiprintf_r+0x1d6>
 802baee:	9b03      	ldr	r3, [sp, #12]
 802baf0:	3307      	adds	r3, #7
 802baf2:	f023 0307 	bic.w	r3, r3, #7
 802baf6:	3308      	adds	r3, #8
 802baf8:	9303      	str	r3, [sp, #12]
 802bafa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802bafc:	443b      	add	r3, r7
 802bafe:	9309      	str	r3, [sp, #36]	@ 0x24
 802bb00:	e76a      	b.n	802b9d8 <_vfiprintf_r+0x78>
 802bb02:	fb0c 3202 	mla	r2, ip, r2, r3
 802bb06:	460c      	mov	r4, r1
 802bb08:	2001      	movs	r0, #1
 802bb0a:	e7a8      	b.n	802ba5e <_vfiprintf_r+0xfe>
 802bb0c:	2300      	movs	r3, #0
 802bb0e:	3401      	adds	r4, #1
 802bb10:	f04f 0c0a 	mov.w	ip, #10
 802bb14:	4619      	mov	r1, r3
 802bb16:	9305      	str	r3, [sp, #20]
 802bb18:	4620      	mov	r0, r4
 802bb1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 802bb1e:	3a30      	subs	r2, #48	@ 0x30
 802bb20:	2a09      	cmp	r2, #9
 802bb22:	d903      	bls.n	802bb2c <_vfiprintf_r+0x1cc>
 802bb24:	2b00      	cmp	r3, #0
 802bb26:	d0c6      	beq.n	802bab6 <_vfiprintf_r+0x156>
 802bb28:	9105      	str	r1, [sp, #20]
 802bb2a:	e7c4      	b.n	802bab6 <_vfiprintf_r+0x156>
 802bb2c:	fb0c 2101 	mla	r1, ip, r1, r2
 802bb30:	4604      	mov	r4, r0
 802bb32:	2301      	movs	r3, #1
 802bb34:	e7f0      	b.n	802bb18 <_vfiprintf_r+0x1b8>
 802bb36:	ab03      	add	r3, sp, #12
 802bb38:	462a      	mov	r2, r5
 802bb3a:	a904      	add	r1, sp, #16
 802bb3c:	4630      	mov	r0, r6
 802bb3e:	9300      	str	r3, [sp, #0]
 802bb40:	4b11      	ldr	r3, [pc, #68]	@ (802bb88 <_vfiprintf_r+0x228>)
 802bb42:	f3af 8000 	nop.w
 802bb46:	4607      	mov	r7, r0
 802bb48:	1c78      	adds	r0, r7, #1
 802bb4a:	d1d6      	bne.n	802bafa <_vfiprintf_r+0x19a>
 802bb4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802bb4e:	07d9      	lsls	r1, r3, #31
 802bb50:	d405      	bmi.n	802bb5e <_vfiprintf_r+0x1fe>
 802bb52:	89ab      	ldrh	r3, [r5, #12]
 802bb54:	059a      	lsls	r2, r3, #22
 802bb56:	d402      	bmi.n	802bb5e <_vfiprintf_r+0x1fe>
 802bb58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802bb5a:	f7ff fd1b 	bl	802b594 <__retarget_lock_release_recursive>
 802bb5e:	89ab      	ldrh	r3, [r5, #12]
 802bb60:	065b      	lsls	r3, r3, #25
 802bb62:	f53f af1f 	bmi.w	802b9a4 <_vfiprintf_r+0x44>
 802bb66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802bb68:	e71e      	b.n	802b9a8 <_vfiprintf_r+0x48>
 802bb6a:	ab03      	add	r3, sp, #12
 802bb6c:	462a      	mov	r2, r5
 802bb6e:	a904      	add	r1, sp, #16
 802bb70:	4630      	mov	r0, r6
 802bb72:	9300      	str	r3, [sp, #0]
 802bb74:	4b04      	ldr	r3, [pc, #16]	@ (802bb88 <_vfiprintf_r+0x228>)
 802bb76:	f000 f87d 	bl	802bc74 <_printf_i>
 802bb7a:	e7e4      	b.n	802bb46 <_vfiprintf_r+0x1e6>
 802bb7c:	0802e13f 	.word	0x0802e13f
 802bb80:	0802e149 	.word	0x0802e149
 802bb84:	00000000 	.word	0x00000000
 802bb88:	0802b93b 	.word	0x0802b93b
 802bb8c:	0802e145 	.word	0x0802e145

0802bb90 <_printf_common>:
 802bb90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802bb94:	4616      	mov	r6, r2
 802bb96:	4698      	mov	r8, r3
 802bb98:	688a      	ldr	r2, [r1, #8]
 802bb9a:	4607      	mov	r7, r0
 802bb9c:	690b      	ldr	r3, [r1, #16]
 802bb9e:	460c      	mov	r4, r1
 802bba0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 802bba4:	4293      	cmp	r3, r2
 802bba6:	bfb8      	it	lt
 802bba8:	4613      	movlt	r3, r2
 802bbaa:	6033      	str	r3, [r6, #0]
 802bbac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 802bbb0:	b10a      	cbz	r2, 802bbb6 <_printf_common+0x26>
 802bbb2:	3301      	adds	r3, #1
 802bbb4:	6033      	str	r3, [r6, #0]
 802bbb6:	6823      	ldr	r3, [r4, #0]
 802bbb8:	0699      	lsls	r1, r3, #26
 802bbba:	bf42      	ittt	mi
 802bbbc:	6833      	ldrmi	r3, [r6, #0]
 802bbbe:	3302      	addmi	r3, #2
 802bbc0:	6033      	strmi	r3, [r6, #0]
 802bbc2:	6825      	ldr	r5, [r4, #0]
 802bbc4:	f015 0506 	ands.w	r5, r5, #6
 802bbc8:	d106      	bne.n	802bbd8 <_printf_common+0x48>
 802bbca:	f104 0a19 	add.w	sl, r4, #25
 802bbce:	68e3      	ldr	r3, [r4, #12]
 802bbd0:	6832      	ldr	r2, [r6, #0]
 802bbd2:	1a9b      	subs	r3, r3, r2
 802bbd4:	42ab      	cmp	r3, r5
 802bbd6:	dc2b      	bgt.n	802bc30 <_printf_common+0xa0>
 802bbd8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 802bbdc:	6822      	ldr	r2, [r4, #0]
 802bbde:	3b00      	subs	r3, #0
 802bbe0:	bf18      	it	ne
 802bbe2:	2301      	movne	r3, #1
 802bbe4:	0692      	lsls	r2, r2, #26
 802bbe6:	d430      	bmi.n	802bc4a <_printf_common+0xba>
 802bbe8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 802bbec:	4641      	mov	r1, r8
 802bbee:	4638      	mov	r0, r7
 802bbf0:	47c8      	blx	r9
 802bbf2:	3001      	adds	r0, #1
 802bbf4:	d023      	beq.n	802bc3e <_printf_common+0xae>
 802bbf6:	6823      	ldr	r3, [r4, #0]
 802bbf8:	341a      	adds	r4, #26
 802bbfa:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 802bbfe:	f003 0306 	and.w	r3, r3, #6
 802bc02:	2b04      	cmp	r3, #4
 802bc04:	bf0a      	itet	eq
 802bc06:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 802bc0a:	2500      	movne	r5, #0
 802bc0c:	6833      	ldreq	r3, [r6, #0]
 802bc0e:	f04f 0600 	mov.w	r6, #0
 802bc12:	bf08      	it	eq
 802bc14:	1aed      	subeq	r5, r5, r3
 802bc16:	f854 3c12 	ldr.w	r3, [r4, #-18]
 802bc1a:	bf08      	it	eq
 802bc1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802bc20:	4293      	cmp	r3, r2
 802bc22:	bfc4      	itt	gt
 802bc24:	1a9b      	subgt	r3, r3, r2
 802bc26:	18ed      	addgt	r5, r5, r3
 802bc28:	42b5      	cmp	r5, r6
 802bc2a:	d11a      	bne.n	802bc62 <_printf_common+0xd2>
 802bc2c:	2000      	movs	r0, #0
 802bc2e:	e008      	b.n	802bc42 <_printf_common+0xb2>
 802bc30:	2301      	movs	r3, #1
 802bc32:	4652      	mov	r2, sl
 802bc34:	4641      	mov	r1, r8
 802bc36:	4638      	mov	r0, r7
 802bc38:	47c8      	blx	r9
 802bc3a:	3001      	adds	r0, #1
 802bc3c:	d103      	bne.n	802bc46 <_printf_common+0xb6>
 802bc3e:	f04f 30ff 	mov.w	r0, #4294967295
 802bc42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802bc46:	3501      	adds	r5, #1
 802bc48:	e7c1      	b.n	802bbce <_printf_common+0x3e>
 802bc4a:	18e1      	adds	r1, r4, r3
 802bc4c:	1c5a      	adds	r2, r3, #1
 802bc4e:	2030      	movs	r0, #48	@ 0x30
 802bc50:	3302      	adds	r3, #2
 802bc52:	4422      	add	r2, r4
 802bc54:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 802bc58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 802bc5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 802bc60:	e7c2      	b.n	802bbe8 <_printf_common+0x58>
 802bc62:	2301      	movs	r3, #1
 802bc64:	4622      	mov	r2, r4
 802bc66:	4641      	mov	r1, r8
 802bc68:	4638      	mov	r0, r7
 802bc6a:	47c8      	blx	r9
 802bc6c:	3001      	adds	r0, #1
 802bc6e:	d0e6      	beq.n	802bc3e <_printf_common+0xae>
 802bc70:	3601      	adds	r6, #1
 802bc72:	e7d9      	b.n	802bc28 <_printf_common+0x98>

0802bc74 <_printf_i>:
 802bc74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 802bc78:	7e0f      	ldrb	r7, [r1, #24]
 802bc7a:	4691      	mov	r9, r2
 802bc7c:	4680      	mov	r8, r0
 802bc7e:	460c      	mov	r4, r1
 802bc80:	2f78      	cmp	r7, #120	@ 0x78
 802bc82:	469a      	mov	sl, r3
 802bc84:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 802bc86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 802bc8a:	d807      	bhi.n	802bc9c <_printf_i+0x28>
 802bc8c:	2f62      	cmp	r7, #98	@ 0x62
 802bc8e:	d80a      	bhi.n	802bca6 <_printf_i+0x32>
 802bc90:	2f00      	cmp	r7, #0
 802bc92:	f000 80d2 	beq.w	802be3a <_printf_i+0x1c6>
 802bc96:	2f58      	cmp	r7, #88	@ 0x58
 802bc98:	f000 80b9 	beq.w	802be0e <_printf_i+0x19a>
 802bc9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 802bca0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 802bca4:	e03a      	b.n	802bd1c <_printf_i+0xa8>
 802bca6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 802bcaa:	2b15      	cmp	r3, #21
 802bcac:	d8f6      	bhi.n	802bc9c <_printf_i+0x28>
 802bcae:	a101      	add	r1, pc, #4	@ (adr r1, 802bcb4 <_printf_i+0x40>)
 802bcb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 802bcb4:	0802bd0d 	.word	0x0802bd0d
 802bcb8:	0802bd21 	.word	0x0802bd21
 802bcbc:	0802bc9d 	.word	0x0802bc9d
 802bcc0:	0802bc9d 	.word	0x0802bc9d
 802bcc4:	0802bc9d 	.word	0x0802bc9d
 802bcc8:	0802bc9d 	.word	0x0802bc9d
 802bccc:	0802bd21 	.word	0x0802bd21
 802bcd0:	0802bc9d 	.word	0x0802bc9d
 802bcd4:	0802bc9d 	.word	0x0802bc9d
 802bcd8:	0802bc9d 	.word	0x0802bc9d
 802bcdc:	0802bc9d 	.word	0x0802bc9d
 802bce0:	0802be21 	.word	0x0802be21
 802bce4:	0802bd4b 	.word	0x0802bd4b
 802bce8:	0802bddb 	.word	0x0802bddb
 802bcec:	0802bc9d 	.word	0x0802bc9d
 802bcf0:	0802bc9d 	.word	0x0802bc9d
 802bcf4:	0802be43 	.word	0x0802be43
 802bcf8:	0802bc9d 	.word	0x0802bc9d
 802bcfc:	0802bd4b 	.word	0x0802bd4b
 802bd00:	0802bc9d 	.word	0x0802bc9d
 802bd04:	0802bc9d 	.word	0x0802bc9d
 802bd08:	0802bde3 	.word	0x0802bde3
 802bd0c:	6833      	ldr	r3, [r6, #0]
 802bd0e:	1d1a      	adds	r2, r3, #4
 802bd10:	681b      	ldr	r3, [r3, #0]
 802bd12:	6032      	str	r2, [r6, #0]
 802bd14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 802bd18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 802bd1c:	2301      	movs	r3, #1
 802bd1e:	e09d      	b.n	802be5c <_printf_i+0x1e8>
 802bd20:	6833      	ldr	r3, [r6, #0]
 802bd22:	6820      	ldr	r0, [r4, #0]
 802bd24:	1d19      	adds	r1, r3, #4
 802bd26:	6031      	str	r1, [r6, #0]
 802bd28:	0606      	lsls	r6, r0, #24
 802bd2a:	d501      	bpl.n	802bd30 <_printf_i+0xbc>
 802bd2c:	681d      	ldr	r5, [r3, #0]
 802bd2e:	e003      	b.n	802bd38 <_printf_i+0xc4>
 802bd30:	0645      	lsls	r5, r0, #25
 802bd32:	d5fb      	bpl.n	802bd2c <_printf_i+0xb8>
 802bd34:	f9b3 5000 	ldrsh.w	r5, [r3]
 802bd38:	2d00      	cmp	r5, #0
 802bd3a:	da03      	bge.n	802bd44 <_printf_i+0xd0>
 802bd3c:	232d      	movs	r3, #45	@ 0x2d
 802bd3e:	426d      	negs	r5, r5
 802bd40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 802bd44:	4859      	ldr	r0, [pc, #356]	@ (802beac <_printf_i+0x238>)
 802bd46:	230a      	movs	r3, #10
 802bd48:	e011      	b.n	802bd6e <_printf_i+0xfa>
 802bd4a:	6821      	ldr	r1, [r4, #0]
 802bd4c:	6833      	ldr	r3, [r6, #0]
 802bd4e:	0608      	lsls	r0, r1, #24
 802bd50:	f853 5b04 	ldr.w	r5, [r3], #4
 802bd54:	d402      	bmi.n	802bd5c <_printf_i+0xe8>
 802bd56:	0649      	lsls	r1, r1, #25
 802bd58:	bf48      	it	mi
 802bd5a:	b2ad      	uxthmi	r5, r5
 802bd5c:	2f6f      	cmp	r7, #111	@ 0x6f
 802bd5e:	6033      	str	r3, [r6, #0]
 802bd60:	4852      	ldr	r0, [pc, #328]	@ (802beac <_printf_i+0x238>)
 802bd62:	bf14      	ite	ne
 802bd64:	230a      	movne	r3, #10
 802bd66:	2308      	moveq	r3, #8
 802bd68:	2100      	movs	r1, #0
 802bd6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 802bd6e:	6866      	ldr	r6, [r4, #4]
 802bd70:	2e00      	cmp	r6, #0
 802bd72:	60a6      	str	r6, [r4, #8]
 802bd74:	bfa2      	ittt	ge
 802bd76:	6821      	ldrge	r1, [r4, #0]
 802bd78:	f021 0104 	bicge.w	r1, r1, #4
 802bd7c:	6021      	strge	r1, [r4, #0]
 802bd7e:	b90d      	cbnz	r5, 802bd84 <_printf_i+0x110>
 802bd80:	2e00      	cmp	r6, #0
 802bd82:	d04b      	beq.n	802be1c <_printf_i+0x1a8>
 802bd84:	4616      	mov	r6, r2
 802bd86:	fbb5 f1f3 	udiv	r1, r5, r3
 802bd8a:	fb03 5711 	mls	r7, r3, r1, r5
 802bd8e:	5dc7      	ldrb	r7, [r0, r7]
 802bd90:	f806 7d01 	strb.w	r7, [r6, #-1]!
 802bd94:	462f      	mov	r7, r5
 802bd96:	460d      	mov	r5, r1
 802bd98:	42bb      	cmp	r3, r7
 802bd9a:	d9f4      	bls.n	802bd86 <_printf_i+0x112>
 802bd9c:	2b08      	cmp	r3, #8
 802bd9e:	d10b      	bne.n	802bdb8 <_printf_i+0x144>
 802bda0:	6823      	ldr	r3, [r4, #0]
 802bda2:	07df      	lsls	r7, r3, #31
 802bda4:	d508      	bpl.n	802bdb8 <_printf_i+0x144>
 802bda6:	6923      	ldr	r3, [r4, #16]
 802bda8:	6861      	ldr	r1, [r4, #4]
 802bdaa:	4299      	cmp	r1, r3
 802bdac:	bfde      	ittt	le
 802bdae:	2330      	movle	r3, #48	@ 0x30
 802bdb0:	f806 3c01 	strble.w	r3, [r6, #-1]
 802bdb4:	f106 36ff 	addle.w	r6, r6, #4294967295
 802bdb8:	1b92      	subs	r2, r2, r6
 802bdba:	6122      	str	r2, [r4, #16]
 802bdbc:	464b      	mov	r3, r9
 802bdbe:	aa03      	add	r2, sp, #12
 802bdc0:	4621      	mov	r1, r4
 802bdc2:	4640      	mov	r0, r8
 802bdc4:	f8cd a000 	str.w	sl, [sp]
 802bdc8:	f7ff fee2 	bl	802bb90 <_printf_common>
 802bdcc:	3001      	adds	r0, #1
 802bdce:	d14a      	bne.n	802be66 <_printf_i+0x1f2>
 802bdd0:	f04f 30ff 	mov.w	r0, #4294967295
 802bdd4:	b004      	add	sp, #16
 802bdd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802bdda:	6823      	ldr	r3, [r4, #0]
 802bddc:	f043 0320 	orr.w	r3, r3, #32
 802bde0:	6023      	str	r3, [r4, #0]
 802bde2:	2778      	movs	r7, #120	@ 0x78
 802bde4:	4832      	ldr	r0, [pc, #200]	@ (802beb0 <_printf_i+0x23c>)
 802bde6:	6823      	ldr	r3, [r4, #0]
 802bde8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 802bdec:	061f      	lsls	r7, r3, #24
 802bdee:	6831      	ldr	r1, [r6, #0]
 802bdf0:	f851 5b04 	ldr.w	r5, [r1], #4
 802bdf4:	d402      	bmi.n	802bdfc <_printf_i+0x188>
 802bdf6:	065f      	lsls	r7, r3, #25
 802bdf8:	bf48      	it	mi
 802bdfa:	b2ad      	uxthmi	r5, r5
 802bdfc:	6031      	str	r1, [r6, #0]
 802bdfe:	07d9      	lsls	r1, r3, #31
 802be00:	bf44      	itt	mi
 802be02:	f043 0320 	orrmi.w	r3, r3, #32
 802be06:	6023      	strmi	r3, [r4, #0]
 802be08:	b11d      	cbz	r5, 802be12 <_printf_i+0x19e>
 802be0a:	2310      	movs	r3, #16
 802be0c:	e7ac      	b.n	802bd68 <_printf_i+0xf4>
 802be0e:	4827      	ldr	r0, [pc, #156]	@ (802beac <_printf_i+0x238>)
 802be10:	e7e9      	b.n	802bde6 <_printf_i+0x172>
 802be12:	6823      	ldr	r3, [r4, #0]
 802be14:	f023 0320 	bic.w	r3, r3, #32
 802be18:	6023      	str	r3, [r4, #0]
 802be1a:	e7f6      	b.n	802be0a <_printf_i+0x196>
 802be1c:	4616      	mov	r6, r2
 802be1e:	e7bd      	b.n	802bd9c <_printf_i+0x128>
 802be20:	6833      	ldr	r3, [r6, #0]
 802be22:	6825      	ldr	r5, [r4, #0]
 802be24:	1d18      	adds	r0, r3, #4
 802be26:	6961      	ldr	r1, [r4, #20]
 802be28:	6030      	str	r0, [r6, #0]
 802be2a:	062e      	lsls	r6, r5, #24
 802be2c:	681b      	ldr	r3, [r3, #0]
 802be2e:	d501      	bpl.n	802be34 <_printf_i+0x1c0>
 802be30:	6019      	str	r1, [r3, #0]
 802be32:	e002      	b.n	802be3a <_printf_i+0x1c6>
 802be34:	0668      	lsls	r0, r5, #25
 802be36:	d5fb      	bpl.n	802be30 <_printf_i+0x1bc>
 802be38:	8019      	strh	r1, [r3, #0]
 802be3a:	2300      	movs	r3, #0
 802be3c:	4616      	mov	r6, r2
 802be3e:	6123      	str	r3, [r4, #16]
 802be40:	e7bc      	b.n	802bdbc <_printf_i+0x148>
 802be42:	6833      	ldr	r3, [r6, #0]
 802be44:	2100      	movs	r1, #0
 802be46:	1d1a      	adds	r2, r3, #4
 802be48:	6032      	str	r2, [r6, #0]
 802be4a:	681e      	ldr	r6, [r3, #0]
 802be4c:	6862      	ldr	r2, [r4, #4]
 802be4e:	4630      	mov	r0, r6
 802be50:	f000 f960 	bl	802c114 <memchr>
 802be54:	b108      	cbz	r0, 802be5a <_printf_i+0x1e6>
 802be56:	1b80      	subs	r0, r0, r6
 802be58:	6060      	str	r0, [r4, #4]
 802be5a:	6863      	ldr	r3, [r4, #4]
 802be5c:	6123      	str	r3, [r4, #16]
 802be5e:	2300      	movs	r3, #0
 802be60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 802be64:	e7aa      	b.n	802bdbc <_printf_i+0x148>
 802be66:	6923      	ldr	r3, [r4, #16]
 802be68:	4632      	mov	r2, r6
 802be6a:	4649      	mov	r1, r9
 802be6c:	4640      	mov	r0, r8
 802be6e:	47d0      	blx	sl
 802be70:	3001      	adds	r0, #1
 802be72:	d0ad      	beq.n	802bdd0 <_printf_i+0x15c>
 802be74:	6823      	ldr	r3, [r4, #0]
 802be76:	079b      	lsls	r3, r3, #30
 802be78:	d413      	bmi.n	802bea2 <_printf_i+0x22e>
 802be7a:	68e0      	ldr	r0, [r4, #12]
 802be7c:	9b03      	ldr	r3, [sp, #12]
 802be7e:	4298      	cmp	r0, r3
 802be80:	bfb8      	it	lt
 802be82:	4618      	movlt	r0, r3
 802be84:	e7a6      	b.n	802bdd4 <_printf_i+0x160>
 802be86:	2301      	movs	r3, #1
 802be88:	4632      	mov	r2, r6
 802be8a:	4649      	mov	r1, r9
 802be8c:	4640      	mov	r0, r8
 802be8e:	47d0      	blx	sl
 802be90:	3001      	adds	r0, #1
 802be92:	d09d      	beq.n	802bdd0 <_printf_i+0x15c>
 802be94:	3501      	adds	r5, #1
 802be96:	68e3      	ldr	r3, [r4, #12]
 802be98:	9903      	ldr	r1, [sp, #12]
 802be9a:	1a5b      	subs	r3, r3, r1
 802be9c:	42ab      	cmp	r3, r5
 802be9e:	dcf2      	bgt.n	802be86 <_printf_i+0x212>
 802bea0:	e7eb      	b.n	802be7a <_printf_i+0x206>
 802bea2:	2500      	movs	r5, #0
 802bea4:	f104 0619 	add.w	r6, r4, #25
 802bea8:	e7f5      	b.n	802be96 <_printf_i+0x222>
 802beaa:	bf00      	nop
 802beac:	0802e150 	.word	0x0802e150
 802beb0:	0802e161 	.word	0x0802e161

0802beb4 <__sflush_r>:
 802beb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 802beb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802bebc:	0716      	lsls	r6, r2, #28
 802bebe:	4605      	mov	r5, r0
 802bec0:	460c      	mov	r4, r1
 802bec2:	d454      	bmi.n	802bf6e <__sflush_r+0xba>
 802bec4:	684b      	ldr	r3, [r1, #4]
 802bec6:	2b00      	cmp	r3, #0
 802bec8:	dc02      	bgt.n	802bed0 <__sflush_r+0x1c>
 802beca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 802becc:	2b00      	cmp	r3, #0
 802bece:	dd48      	ble.n	802bf62 <__sflush_r+0xae>
 802bed0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802bed2:	2e00      	cmp	r6, #0
 802bed4:	d045      	beq.n	802bf62 <__sflush_r+0xae>
 802bed6:	2300      	movs	r3, #0
 802bed8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 802bedc:	682f      	ldr	r7, [r5, #0]
 802bede:	6a21      	ldr	r1, [r4, #32]
 802bee0:	602b      	str	r3, [r5, #0]
 802bee2:	d030      	beq.n	802bf46 <__sflush_r+0x92>
 802bee4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 802bee6:	89a3      	ldrh	r3, [r4, #12]
 802bee8:	0759      	lsls	r1, r3, #29
 802beea:	d505      	bpl.n	802bef8 <__sflush_r+0x44>
 802beec:	6863      	ldr	r3, [r4, #4]
 802beee:	1ad2      	subs	r2, r2, r3
 802bef0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 802bef2:	b10b      	cbz	r3, 802bef8 <__sflush_r+0x44>
 802bef4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 802bef6:	1ad2      	subs	r2, r2, r3
 802bef8:	2300      	movs	r3, #0
 802befa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802befc:	6a21      	ldr	r1, [r4, #32]
 802befe:	4628      	mov	r0, r5
 802bf00:	47b0      	blx	r6
 802bf02:	1c43      	adds	r3, r0, #1
 802bf04:	89a3      	ldrh	r3, [r4, #12]
 802bf06:	d106      	bne.n	802bf16 <__sflush_r+0x62>
 802bf08:	6829      	ldr	r1, [r5, #0]
 802bf0a:	291d      	cmp	r1, #29
 802bf0c:	d82b      	bhi.n	802bf66 <__sflush_r+0xb2>
 802bf0e:	4a2a      	ldr	r2, [pc, #168]	@ (802bfb8 <__sflush_r+0x104>)
 802bf10:	410a      	asrs	r2, r1
 802bf12:	07d6      	lsls	r6, r2, #31
 802bf14:	d427      	bmi.n	802bf66 <__sflush_r+0xb2>
 802bf16:	2200      	movs	r2, #0
 802bf18:	04d9      	lsls	r1, r3, #19
 802bf1a:	6062      	str	r2, [r4, #4]
 802bf1c:	6922      	ldr	r2, [r4, #16]
 802bf1e:	6022      	str	r2, [r4, #0]
 802bf20:	d504      	bpl.n	802bf2c <__sflush_r+0x78>
 802bf22:	1c42      	adds	r2, r0, #1
 802bf24:	d101      	bne.n	802bf2a <__sflush_r+0x76>
 802bf26:	682b      	ldr	r3, [r5, #0]
 802bf28:	b903      	cbnz	r3, 802bf2c <__sflush_r+0x78>
 802bf2a:	6560      	str	r0, [r4, #84]	@ 0x54
 802bf2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802bf2e:	602f      	str	r7, [r5, #0]
 802bf30:	b1b9      	cbz	r1, 802bf62 <__sflush_r+0xae>
 802bf32:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802bf36:	4299      	cmp	r1, r3
 802bf38:	d002      	beq.n	802bf40 <__sflush_r+0x8c>
 802bf3a:	4628      	mov	r0, r5
 802bf3c:	f7ff fb44 	bl	802b5c8 <_free_r>
 802bf40:	2300      	movs	r3, #0
 802bf42:	6363      	str	r3, [r4, #52]	@ 0x34
 802bf44:	e00d      	b.n	802bf62 <__sflush_r+0xae>
 802bf46:	2301      	movs	r3, #1
 802bf48:	4628      	mov	r0, r5
 802bf4a:	47b0      	blx	r6
 802bf4c:	4602      	mov	r2, r0
 802bf4e:	1c50      	adds	r0, r2, #1
 802bf50:	d1c9      	bne.n	802bee6 <__sflush_r+0x32>
 802bf52:	682b      	ldr	r3, [r5, #0]
 802bf54:	2b00      	cmp	r3, #0
 802bf56:	d0c6      	beq.n	802bee6 <__sflush_r+0x32>
 802bf58:	2b1d      	cmp	r3, #29
 802bf5a:	d001      	beq.n	802bf60 <__sflush_r+0xac>
 802bf5c:	2b16      	cmp	r3, #22
 802bf5e:	d11d      	bne.n	802bf9c <__sflush_r+0xe8>
 802bf60:	602f      	str	r7, [r5, #0]
 802bf62:	2000      	movs	r0, #0
 802bf64:	e021      	b.n	802bfaa <__sflush_r+0xf6>
 802bf66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802bf6a:	b21b      	sxth	r3, r3
 802bf6c:	e01a      	b.n	802bfa4 <__sflush_r+0xf0>
 802bf6e:	690f      	ldr	r7, [r1, #16]
 802bf70:	2f00      	cmp	r7, #0
 802bf72:	d0f6      	beq.n	802bf62 <__sflush_r+0xae>
 802bf74:	0793      	lsls	r3, r2, #30
 802bf76:	680e      	ldr	r6, [r1, #0]
 802bf78:	600f      	str	r7, [r1, #0]
 802bf7a:	bf0c      	ite	eq
 802bf7c:	694b      	ldreq	r3, [r1, #20]
 802bf7e:	2300      	movne	r3, #0
 802bf80:	eba6 0807 	sub.w	r8, r6, r7
 802bf84:	608b      	str	r3, [r1, #8]
 802bf86:	f1b8 0f00 	cmp.w	r8, #0
 802bf8a:	ddea      	ble.n	802bf62 <__sflush_r+0xae>
 802bf8c:	4643      	mov	r3, r8
 802bf8e:	463a      	mov	r2, r7
 802bf90:	6a21      	ldr	r1, [r4, #32]
 802bf92:	4628      	mov	r0, r5
 802bf94:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 802bf96:	47b0      	blx	r6
 802bf98:	2800      	cmp	r0, #0
 802bf9a:	dc08      	bgt.n	802bfae <__sflush_r+0xfa>
 802bf9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802bfa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802bfa4:	f04f 30ff 	mov.w	r0, #4294967295
 802bfa8:	81a3      	strh	r3, [r4, #12]
 802bfaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802bfae:	4407      	add	r7, r0
 802bfb0:	eba8 0800 	sub.w	r8, r8, r0
 802bfb4:	e7e7      	b.n	802bf86 <__sflush_r+0xd2>
 802bfb6:	bf00      	nop
 802bfb8:	dfbffffe 	.word	0xdfbffffe

0802bfbc <_fflush_r>:
 802bfbc:	b538      	push	{r3, r4, r5, lr}
 802bfbe:	690b      	ldr	r3, [r1, #16]
 802bfc0:	4605      	mov	r5, r0
 802bfc2:	460c      	mov	r4, r1
 802bfc4:	b913      	cbnz	r3, 802bfcc <_fflush_r+0x10>
 802bfc6:	2500      	movs	r5, #0
 802bfc8:	4628      	mov	r0, r5
 802bfca:	bd38      	pop	{r3, r4, r5, pc}
 802bfcc:	b118      	cbz	r0, 802bfd6 <_fflush_r+0x1a>
 802bfce:	6a03      	ldr	r3, [r0, #32]
 802bfd0:	b90b      	cbnz	r3, 802bfd6 <_fflush_r+0x1a>
 802bfd2:	f7ff f879 	bl	802b0c8 <__sinit>
 802bfd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802bfda:	2b00      	cmp	r3, #0
 802bfdc:	d0f3      	beq.n	802bfc6 <_fflush_r+0xa>
 802bfde:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 802bfe0:	07d0      	lsls	r0, r2, #31
 802bfe2:	d404      	bmi.n	802bfee <_fflush_r+0x32>
 802bfe4:	0599      	lsls	r1, r3, #22
 802bfe6:	d402      	bmi.n	802bfee <_fflush_r+0x32>
 802bfe8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802bfea:	f7ff fad2 	bl	802b592 <__retarget_lock_acquire_recursive>
 802bfee:	4628      	mov	r0, r5
 802bff0:	4621      	mov	r1, r4
 802bff2:	f7ff ff5f 	bl	802beb4 <__sflush_r>
 802bff6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802bff8:	4605      	mov	r5, r0
 802bffa:	07da      	lsls	r2, r3, #31
 802bffc:	d4e4      	bmi.n	802bfc8 <_fflush_r+0xc>
 802bffe:	89a3      	ldrh	r3, [r4, #12]
 802c000:	059b      	lsls	r3, r3, #22
 802c002:	d4e1      	bmi.n	802bfc8 <_fflush_r+0xc>
 802c004:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802c006:	f7ff fac5 	bl	802b594 <__retarget_lock_release_recursive>
 802c00a:	e7dd      	b.n	802bfc8 <_fflush_r+0xc>

0802c00c <__swhatbuf_r>:
 802c00c:	b570      	push	{r4, r5, r6, lr}
 802c00e:	460c      	mov	r4, r1
 802c010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802c014:	b096      	sub	sp, #88	@ 0x58
 802c016:	4615      	mov	r5, r2
 802c018:	2900      	cmp	r1, #0
 802c01a:	461e      	mov	r6, r3
 802c01c:	da0c      	bge.n	802c038 <__swhatbuf_r+0x2c>
 802c01e:	89a3      	ldrh	r3, [r4, #12]
 802c020:	2100      	movs	r1, #0
 802c022:	f013 0f80 	tst.w	r3, #128	@ 0x80
 802c026:	bf14      	ite	ne
 802c028:	2340      	movne	r3, #64	@ 0x40
 802c02a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 802c02e:	2000      	movs	r0, #0
 802c030:	6031      	str	r1, [r6, #0]
 802c032:	602b      	str	r3, [r5, #0]
 802c034:	b016      	add	sp, #88	@ 0x58
 802c036:	bd70      	pop	{r4, r5, r6, pc}
 802c038:	466a      	mov	r2, sp
 802c03a:	f000 f849 	bl	802c0d0 <_fstat_r>
 802c03e:	2800      	cmp	r0, #0
 802c040:	dbed      	blt.n	802c01e <__swhatbuf_r+0x12>
 802c042:	9901      	ldr	r1, [sp, #4]
 802c044:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 802c048:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 802c04c:	4259      	negs	r1, r3
 802c04e:	4159      	adcs	r1, r3
 802c050:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 802c054:	e7eb      	b.n	802c02e <__swhatbuf_r+0x22>

0802c056 <__smakebuf_r>:
 802c056:	898b      	ldrh	r3, [r1, #12]
 802c058:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802c05a:	079d      	lsls	r5, r3, #30
 802c05c:	4606      	mov	r6, r0
 802c05e:	460c      	mov	r4, r1
 802c060:	d507      	bpl.n	802c072 <__smakebuf_r+0x1c>
 802c062:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 802c066:	6023      	str	r3, [r4, #0]
 802c068:	6123      	str	r3, [r4, #16]
 802c06a:	2301      	movs	r3, #1
 802c06c:	6163      	str	r3, [r4, #20]
 802c06e:	b003      	add	sp, #12
 802c070:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802c072:	ab01      	add	r3, sp, #4
 802c074:	466a      	mov	r2, sp
 802c076:	f7ff ffc9 	bl	802c00c <__swhatbuf_r>
 802c07a:	9f00      	ldr	r7, [sp, #0]
 802c07c:	4605      	mov	r5, r0
 802c07e:	4630      	mov	r0, r6
 802c080:	4639      	mov	r1, r7
 802c082:	f7fe ff09 	bl	802ae98 <_malloc_r>
 802c086:	b948      	cbnz	r0, 802c09c <__smakebuf_r+0x46>
 802c088:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802c08c:	059a      	lsls	r2, r3, #22
 802c08e:	d4ee      	bmi.n	802c06e <__smakebuf_r+0x18>
 802c090:	f023 0303 	bic.w	r3, r3, #3
 802c094:	f043 0302 	orr.w	r3, r3, #2
 802c098:	81a3      	strh	r3, [r4, #12]
 802c09a:	e7e2      	b.n	802c062 <__smakebuf_r+0xc>
 802c09c:	89a3      	ldrh	r3, [r4, #12]
 802c09e:	6020      	str	r0, [r4, #0]
 802c0a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802c0a4:	81a3      	strh	r3, [r4, #12]
 802c0a6:	9b01      	ldr	r3, [sp, #4]
 802c0a8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 802c0ac:	b15b      	cbz	r3, 802c0c6 <__smakebuf_r+0x70>
 802c0ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802c0b2:	4630      	mov	r0, r6
 802c0b4:	f000 f81e 	bl	802c0f4 <_isatty_r>
 802c0b8:	b128      	cbz	r0, 802c0c6 <__smakebuf_r+0x70>
 802c0ba:	89a3      	ldrh	r3, [r4, #12]
 802c0bc:	f023 0303 	bic.w	r3, r3, #3
 802c0c0:	f043 0301 	orr.w	r3, r3, #1
 802c0c4:	81a3      	strh	r3, [r4, #12]
 802c0c6:	89a3      	ldrh	r3, [r4, #12]
 802c0c8:	431d      	orrs	r5, r3
 802c0ca:	81a5      	strh	r5, [r4, #12]
 802c0cc:	e7cf      	b.n	802c06e <__smakebuf_r+0x18>
	...

0802c0d0 <_fstat_r>:
 802c0d0:	b538      	push	{r3, r4, r5, lr}
 802c0d2:	2300      	movs	r3, #0
 802c0d4:	4d06      	ldr	r5, [pc, #24]	@ (802c0f0 <_fstat_r+0x20>)
 802c0d6:	4604      	mov	r4, r0
 802c0d8:	4608      	mov	r0, r1
 802c0da:	4611      	mov	r1, r2
 802c0dc:	602b      	str	r3, [r5, #0]
 802c0de:	f7f5 fc3c 	bl	802195a <_fstat>
 802c0e2:	1c43      	adds	r3, r0, #1
 802c0e4:	d102      	bne.n	802c0ec <_fstat_r+0x1c>
 802c0e6:	682b      	ldr	r3, [r5, #0]
 802c0e8:	b103      	cbz	r3, 802c0ec <_fstat_r+0x1c>
 802c0ea:	6023      	str	r3, [r4, #0]
 802c0ec:	bd38      	pop	{r3, r4, r5, pc}
 802c0ee:	bf00      	nop
 802c0f0:	20044628 	.word	0x20044628

0802c0f4 <_isatty_r>:
 802c0f4:	b538      	push	{r3, r4, r5, lr}
 802c0f6:	2300      	movs	r3, #0
 802c0f8:	4d05      	ldr	r5, [pc, #20]	@ (802c110 <_isatty_r+0x1c>)
 802c0fa:	4604      	mov	r4, r0
 802c0fc:	4608      	mov	r0, r1
 802c0fe:	602b      	str	r3, [r5, #0]
 802c100:	f7f5 fc30 	bl	8021964 <_isatty>
 802c104:	1c43      	adds	r3, r0, #1
 802c106:	d102      	bne.n	802c10e <_isatty_r+0x1a>
 802c108:	682b      	ldr	r3, [r5, #0]
 802c10a:	b103      	cbz	r3, 802c10e <_isatty_r+0x1a>
 802c10c:	6023      	str	r3, [r4, #0]
 802c10e:	bd38      	pop	{r3, r4, r5, pc}
 802c110:	20044628 	.word	0x20044628

0802c114 <memchr>:
 802c114:	b2c9      	uxtb	r1, r1
 802c116:	4603      	mov	r3, r0
 802c118:	4402      	add	r2, r0
 802c11a:	b510      	push	{r4, lr}
 802c11c:	4293      	cmp	r3, r2
 802c11e:	4618      	mov	r0, r3
 802c120:	d101      	bne.n	802c126 <memchr+0x12>
 802c122:	2000      	movs	r0, #0
 802c124:	e003      	b.n	802c12e <memchr+0x1a>
 802c126:	7804      	ldrb	r4, [r0, #0]
 802c128:	3301      	adds	r3, #1
 802c12a:	428c      	cmp	r4, r1
 802c12c:	d1f6      	bne.n	802c11c <memchr+0x8>
 802c12e:	bd10      	pop	{r4, pc}

0802c130 <_realloc_r>:
 802c130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802c134:	4680      	mov	r8, r0
 802c136:	4615      	mov	r5, r2
 802c138:	460c      	mov	r4, r1
 802c13a:	b921      	cbnz	r1, 802c146 <_realloc_r+0x16>
 802c13c:	4611      	mov	r1, r2
 802c13e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802c142:	f7fe bea9 	b.w	802ae98 <_malloc_r>
 802c146:	b92a      	cbnz	r2, 802c154 <_realloc_r+0x24>
 802c148:	f7ff fa3e 	bl	802b5c8 <_free_r>
 802c14c:	2400      	movs	r4, #0
 802c14e:	4620      	mov	r0, r4
 802c150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802c154:	f000 f81a 	bl	802c18c <_malloc_usable_size_r>
 802c158:	4285      	cmp	r5, r0
 802c15a:	4606      	mov	r6, r0
 802c15c:	d802      	bhi.n	802c164 <_realloc_r+0x34>
 802c15e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 802c162:	d8f4      	bhi.n	802c14e <_realloc_r+0x1e>
 802c164:	4629      	mov	r1, r5
 802c166:	4640      	mov	r0, r8
 802c168:	f7fe fe96 	bl	802ae98 <_malloc_r>
 802c16c:	4607      	mov	r7, r0
 802c16e:	2800      	cmp	r0, #0
 802c170:	d0ec      	beq.n	802c14c <_realloc_r+0x1c>
 802c172:	42b5      	cmp	r5, r6
 802c174:	462a      	mov	r2, r5
 802c176:	4621      	mov	r1, r4
 802c178:	bf28      	it	cs
 802c17a:	4632      	movcs	r2, r6
 802c17c:	f7ff fa16 	bl	802b5ac <memcpy>
 802c180:	4621      	mov	r1, r4
 802c182:	4640      	mov	r0, r8
 802c184:	463c      	mov	r4, r7
 802c186:	f7ff fa1f 	bl	802b5c8 <_free_r>
 802c18a:	e7e0      	b.n	802c14e <_realloc_r+0x1e>

0802c18c <_malloc_usable_size_r>:
 802c18c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802c190:	1f18      	subs	r0, r3, #4
 802c192:	2b00      	cmp	r3, #0
 802c194:	bfbc      	itt	lt
 802c196:	580b      	ldrlt	r3, [r1, r0]
 802c198:	18c0      	addlt	r0, r0, r3
 802c19a:	4770      	bx	lr

0802c19c <_init>:
 802c19c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802c19e:	bf00      	nop
 802c1a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802c1a2:	bc08      	pop	{r3}
 802c1a4:	469e      	mov	lr, r3
 802c1a6:	4770      	bx	lr

0802c1a8 <_fini>:
 802c1a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802c1aa:	bf00      	nop
 802c1ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802c1ae:	bc08      	pop	{r3}
 802c1b0:	469e      	mov	lr, r3
 802c1b2:	4770      	bx	lr
