# ğŸš€ VSD RISC-V Reference SoC Design: RTL-to-GDSII Flow

This repository documents my weekly learning journey through the **RTL-to-GDSII implementation flow** of a RISC-V-based System-on-Chip (SoC) design, conducted as part of the reference tapeout program in collaboration with:

## ğŸ¤ Collaborating Organizations
- **ğŸ¢ VLSI System Design (VSD) Corp**
- **ğŸ“ IIT Gandhinagar** 
- **âš¡ Synopsys**
- **ğŸ”¬ SCL Mohali**

## ğŸ› ï¸ Toolchain & Verification Status

| Tool | Purpose | Status |
|------|---------|--------|
| ğŸ§  **Yosys** | RTL Synthesis & Logic Optimization | âœ… Verified |
| ğŸ“Ÿ **Iverilog** | Verilog Simulation & Compilation | âœ… Verified |
| ğŸ“Š **GTKWave** | Waveform Viewer & Analysis | âœ… Verified |
| âš¡ **Ngspice** | Analog & Mixed-Signal Simulation | âœ… Verified |
| ğŸ¨ **Magic** | VLSI Layout Design & DRC Verification | âœ… Verified |

---


