vendor_name = ModelSim
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Uart_Byte_Tx.v
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Uart_Byte_Rx.v
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Tx_Rx_Top.v
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Write.v
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Top.v
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Refresh.v
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Read.v
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Para.v
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Sdram_Init.v
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Src/Cmd_Decode.v
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/IP_Core/fifo8x16.qip
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/IP_Core/fifo8x16.v
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/IP_Core/Clk_PLL.qip
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/IP_Core/Clk_PLL.v
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/Sdram_Tx_Rx.cbx.xml
source_file = 1, e:/altera/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, e:/altera/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/cbx.lst
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/clk_pll_altpll.v
source_file = 1, e:/altera/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, e:/altera/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/scfifo_in21.tdf
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/a_dpfifo_pt21.tdf
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/a_fefifo_76e.tdf
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/cntr_5s7.tdf
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/dpram_qa11.tdf
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/altsyncram_i0k1.tdf
source_file = 1, F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/db/cntr_vnb.tdf
design_name = Sdram_Tx_Rx_Top
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4], Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_cnt[3] , Sdram_Top_inst|Sdram_Read_inst|act_cnt[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[2] , Sdram_Top_inst|Sdram_Write_inst|row_addr[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[5] , Sdram_Top_inst|Sdram_Write_inst|row_addr[5], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[10] , Sdram_Top_inst|Sdram_Read_inst|row_addr[10], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[5] , Uart_Byte_Tx_inst|div_cnt[5], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[3] , Uart_Byte_Tx_inst|div_cnt[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[6] , Uart_Byte_Tx_inst|div_cnt[6], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[11] , Uart_Byte_Tx_inst|div_cnt[11], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[13] , Uart_Byte_Tx_inst|div_cnt[13], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~0 , Sdram_Top_inst|Sdram_Write_inst|Add3~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14 , Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~0 , Sdram_Top_inst|Sdram_Read_inst|Add3~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~2 , Sdram_Top_inst|Sdram_Write_inst|Add3~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~2 , Sdram_Top_inst|Sdram_Read_inst|Add3~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~4 , Sdram_Top_inst|Sdram_Write_inst|Add3~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~4 , Sdram_Top_inst|Sdram_Read_inst|Add3~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~6 , Sdram_Top_inst|Sdram_Write_inst|Add3~6, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20 , Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~8 , Sdram_Top_inst|Sdram_Write_inst|Add3~8, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~10 , Sdram_Top_inst|Sdram_Write_inst|Add3~10, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30 , Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[3]~22 , Uart_Byte_Tx_inst|div_cnt[3]~22, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[5]~26 , Uart_Byte_Tx_inst|div_cnt[5]~26, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[6]~28 , Uart_Byte_Tx_inst|div_cnt[6]~28, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[11]~38 , Uart_Byte_Tx_inst|div_cnt[11]~38, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[13]~42 , Uart_Byte_Tx_inst|div_cnt[13]~42, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~0 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~20 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~20, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~22 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~22, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~24 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~24, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~26 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~26, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|rec_num[2] , Cmd_Decode_inst|rec_num[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|rec_num[2]~8 , Cmd_Decode_inst|rec_num[2]~8, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[3] , Uart_Byte_Rx_inst|div_cnt[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[5] , Uart_Byte_Rx_inst|div_cnt[5], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[6] , Uart_Byte_Rx_inst|div_cnt[6], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[3]~22 , Uart_Byte_Rx_inst|div_cnt[3]~22, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[5]~26 , Uart_Byte_Rx_inst|div_cnt[5]~26, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[6]~28 , Uart_Byte_Rx_inst|div_cnt[6]~28, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|Mux0~0 , Uart_Byte_Tx_inst|Mux0~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|Mux0~1 , Uart_Byte_Tx_inst|Mux0~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|Mux0~2 , Uart_Byte_Tx_inst|Mux0~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|Mux0~4 , Uart_Byte_Tx_inst|Mux0~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2] , Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|pre_state.00001 , Sdram_Top_inst|pre_state.00001, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|LessThan0~0 , Sdram_Top_inst|Sdram_Init_inst|LessThan0~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag , Sdram_Top_inst|Sdram_Write_inst|wr_end_flag, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|next_state.01000~0 , Sdram_Top_inst|next_state.01000~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[0] , Sdram_Top_inst|Sdram_Read_inst|rd_cmd[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[0] , Sdram_Top_inst|Sdram_Write_inst|wr_cmd[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[0] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[1] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[2] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[4] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[4], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[4] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[4], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~11 , Sdram_Top_inst|sdram_addr~11, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[5] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[5], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~20 , Sdram_Top_inst|sdram_addr~20, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector4~0 , Sdram_Top_inst|Sdram_Write_inst|Selector4~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|Equal0~1 , Sdram_Top_inst|Sdram_Init_inst|Equal0~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|next_state.00010~1 , Sdram_Top_inst|next_state.00010~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag_r , Sdram_Top_inst|Sdram_Write_inst|wr_end_flag_r, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|WideOr0~0 , Sdram_Top_inst|Sdram_Init_inst|WideOr0~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~1 , Sdram_Top_inst|Sdram_Read_inst|rd_cmd~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector5~0 , Sdram_Top_inst|Sdram_Write_inst|Selector5~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector14~0 , Sdram_Top_inst|Sdram_Write_inst|Selector14~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector12~0 , Sdram_Top_inst|Sdram_Read_inst|Selector12~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector12~0 , Sdram_Top_inst|Sdram_Write_inst|Selector12~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0] , Sdram_Top_inst|Sdram_Read_inst|col_cnt[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector10~0 , Sdram_Top_inst|Sdram_Write_inst|Selector10~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2] , Sdram_Top_inst|Sdram_Read_inst|col_cnt[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector9~0 , Sdram_Top_inst|Sdram_Read_inst|Selector9~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector8~0 , Sdram_Top_inst|Sdram_Read_inst|Selector8~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|Equal0~0 , Uart_Byte_Tx_inst|Equal0~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|Equal0~1 , Uart_Byte_Tx_inst|Equal0~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|Equal0~2 , Uart_Byte_Tx_inst|Equal0~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|Equal0~3 , Uart_Byte_Tx_inst|Equal0~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|Equal0~4 , Uart_Byte_Tx_inst|Equal0~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state~0 , Sdram_Top_inst|Sdram_Read_inst|next_state~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always1~1 , Sdram_Top_inst|Sdram_Read_inst|always1~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector0~0 , Sdram_Top_inst|Sdram_Read_inst|Selector0~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|rd_trig , Cmd_Decode_inst|rd_trig, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00001, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector0~1 , Sdram_Top_inst|Sdram_Read_inst|Selector0~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3 , Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add1~1 , Sdram_Top_inst|Sdram_Read_inst|Add1~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Equal3~1 , Sdram_Top_inst|Sdram_Read_inst|Equal3~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0 , Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2 , Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always7~0 , Sdram_Top_inst|Sdram_Read_inst|always7~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|always4~0 , Cmd_Decode_inst|always4~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|always4~1 , Cmd_Decode_inst|always4~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|always4~2 , Cmd_Decode_inst|always4~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always7~0 , Sdram_Top_inst|Sdram_Write_inst|always7~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector1~0 , Sdram_Top_inst|Sdram_Read_inst|Selector1~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wr_cmd[6] , Cmd_Decode_inst|wr_cmd[6], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wr_cmd[0] , Cmd_Decode_inst|wr_cmd[0], Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[0][1] , Uart_Byte_Rx_inst|r_data_byte[0][1], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|always2~1 , Uart_Byte_Rx_inst|always2~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|always2~2 , Uart_Byte_Rx_inst|always2~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[4][2]~11 , Uart_Byte_Rx_inst|r_data_byte[4][2]~11, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[7][2]~17 , Uart_Byte_Rx_inst|r_data_byte[7][2]~17, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector22~0 , Uart_Byte_Rx_inst|Selector22~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Equal0~1 , Uart_Byte_Rx_inst|Equal0~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Equal0~2 , Uart_Byte_Rx_inst|Equal0~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector25~0 , Uart_Byte_Rx_inst|Selector25~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector14~2 , Sdram_Top_inst|Sdram_Read_inst|Selector14~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706 , Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~feeder , Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~feeder, Sdram_Tx_Rx_Top, 1
instance = comp, \rs232_tx~output , rs232_tx~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_clk~output , sdram_clk~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_cke~output , sdram_cke~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_cs_n~output , sdram_cs_n~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_ras_n~output , sdram_ras_n~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_cas_n~output , sdram_cas_n~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_we_n~output , sdram_we_n~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_bank[0]~output , sdram_bank[0]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_bank[1]~output , sdram_bank[1]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_addr[0]~output , sdram_addr[0]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_addr[1]~output , sdram_addr[1]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_addr[2]~output , sdram_addr[2]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_addr[3]~output , sdram_addr[3]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_addr[4]~output , sdram_addr[4]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_addr[5]~output , sdram_addr[5]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_addr[6]~output , sdram_addr[6]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_addr[7]~output , sdram_addr[7]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_addr[8]~output , sdram_addr[8]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_addr[9]~output , sdram_addr[9]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_addr[10]~output , sdram_addr[10]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_addr[11]~output , sdram_addr[11]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[0]~output , sdram_data[0]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[1]~output , sdram_data[1]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[2]~output , sdram_data[2]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[3]~output , sdram_data[3]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[4]~output , sdram_data[4]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[5]~output , sdram_data[5]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[6]~output , sdram_data[6]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[7]~output , sdram_data[7]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[8]~output , sdram_data[8]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[9]~output , sdram_data[9]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[10]~output , sdram_data[10]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[11]~output , sdram_data[11]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[12]~output , sdram_data[12]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[13]~output , sdram_data[13]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[14]~output , sdram_data[14]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[15]~output , sdram_data[15]~output, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[0]~8 , Uart_Byte_Rx_inst|bps_cnt[0]~8, Sdram_Tx_Rx_Top, 1
instance = comp, \rst_n~input , rst_n~input, Sdram_Tx_Rx_Top, 1
instance = comp, \rst_n~inputclkctrl , rst_n~inputclkctrl, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector26~0 , Uart_Byte_Rx_inst|Selector26~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[1]~10 , Uart_Byte_Rx_inst|bps_cnt[1]~10, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[1] , Uart_Byte_Rx_inst|bps_cnt[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|START_BIT[2]~0 , Uart_Byte_Rx_inst|START_BIT[2]~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[3]~15 , Uart_Byte_Rx_inst|bps_cnt[3]~15, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[4]~17 , Uart_Byte_Rx_inst|bps_cnt[4]~17, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[5]~19 , Uart_Byte_Rx_inst|bps_cnt[5]~19, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[5] , Uart_Byte_Rx_inst|bps_cnt[5], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[6]~21 , Uart_Byte_Rx_inst|bps_cnt[6]~21, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[6] , Uart_Byte_Rx_inst|bps_cnt[6], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Equal2~1 , Uart_Byte_Rx_inst|Equal2~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[4] , Uart_Byte_Rx_inst|bps_cnt[4], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|START_BIT[2]~1 , Uart_Byte_Rx_inst|START_BIT[2]~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|START_BIT[0] , Uart_Byte_Rx_inst|START_BIT[0], Sdram_Tx_Rx_Top, 1
instance = comp, \rs232_rx~input , rs232_rx~input, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|s0_rs232_rx , Uart_Byte_Rx_inst|s0_rs232_rx, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|s1_rs232_rx~feeder , Uart_Byte_Rx_inst|s1_rs232_rx~feeder, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|s1_rs232_rx , Uart_Byte_Rx_inst|s1_rs232_rx, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector25~1 , Uart_Byte_Rx_inst|Selector25~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|START_BIT[1] , Uart_Byte_Rx_inst|START_BIT[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add2~0 , Uart_Byte_Rx_inst|Add2~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector24~2 , Uart_Byte_Rx_inst|Selector24~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|START_BIT[2] , Uart_Byte_Rx_inst|START_BIT[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|always2~0 , Uart_Byte_Rx_inst|always2~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[1]~14 , Uart_Byte_Rx_inst|bps_cnt[1]~14, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[0] , Uart_Byte_Rx_inst|bps_cnt[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[2]~12 , Uart_Byte_Rx_inst|bps_cnt[2]~12, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[2] , Uart_Byte_Rx_inst|bps_cnt[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[3] , Uart_Byte_Rx_inst|bps_cnt[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Equal2~0 , Uart_Byte_Rx_inst|Equal2~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[7]~23 , Uart_Byte_Rx_inst|bps_cnt[7]~23, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[7] , Uart_Byte_Rx_inst|bps_cnt[7], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Equal2~2 , Uart_Byte_Rx_inst|Equal2~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|rx_done , Uart_Byte_Rx_inst|rx_done, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|rec_num[0]~4 , Cmd_Decode_inst|rec_num[0]~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|rec_num[1]~6 , Cmd_Decode_inst|rec_num[1]~6, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|rec_num[3]~11 , Cmd_Decode_inst|rec_num[3]~11, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector2~0 , Uart_Byte_Rx_inst|Selector2~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[6][2]~1 , Uart_Byte_Rx_inst|r_data_byte[6][2]~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[7][2]~2 , Uart_Byte_Rx_inst|r_data_byte[7][2]~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[7][2]~18 , Uart_Byte_Rx_inst|r_data_byte[7][2]~18, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[7][0] , Uart_Byte_Rx_inst|r_data_byte[7][0], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector1~0 , Uart_Byte_Rx_inst|Selector1~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[7][1] , Uart_Byte_Rx_inst|r_data_byte[7][1], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add10~0 , Uart_Byte_Rx_inst|Add10~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector0~0 , Uart_Byte_Rx_inst|Selector0~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[7][2] , Uart_Byte_Rx_inst|r_data_byte[7][2], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[7] , Uart_Byte_Rx_inst|data_byte[7], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wr_cmd[7]~feeder , Cmd_Decode_inst|wr_cmd[7]~feeder, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|always1~0 , Cmd_Decode_inst|always1~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wr_cmd[7] , Cmd_Decode_inst|wr_cmd[7], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add8~1 , Uart_Byte_Rx_inst|Add8~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[3][2]~9 , Uart_Byte_Rx_inst|r_data_byte[3][2]~9, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[0]~16 , Uart_Byte_Rx_inst|div_cnt[0]~16, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|tmp0_rs232_rx~feeder , Uart_Byte_Rx_inst|tmp0_rs232_rx~feeder, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|tmp0_rs232_rx , Uart_Byte_Rx_inst|tmp0_rs232_rx, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|tmp1_rs232_rx~feeder , Uart_Byte_Rx_inst|tmp1_rs232_rx~feeder, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|tmp1_rs232_rx , Uart_Byte_Rx_inst|tmp1_rs232_rx, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|uart_state~0 , Uart_Byte_Rx_inst|uart_state~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|uart_state , Uart_Byte_Rx_inst|uart_state, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[0] , Uart_Byte_Rx_inst|div_cnt[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[1]~18 , Uart_Byte_Rx_inst|div_cnt[1]~18, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[1] , Uart_Byte_Rx_inst|div_cnt[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[2]~20 , Uart_Byte_Rx_inst|div_cnt[2]~20, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[2] , Uart_Byte_Rx_inst|div_cnt[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[4]~24 , Uart_Byte_Rx_inst|div_cnt[4]~24, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[4] , Uart_Byte_Rx_inst|div_cnt[4], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[7]~30 , Uart_Byte_Rx_inst|div_cnt[7]~30, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[7] , Uart_Byte_Rx_inst|div_cnt[7], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[8]~32 , Uart_Byte_Rx_inst|div_cnt[8]~32, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[8] , Uart_Byte_Rx_inst|div_cnt[8], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[9]~34 , Uart_Byte_Rx_inst|div_cnt[9]~34, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[9] , Uart_Byte_Rx_inst|div_cnt[9], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[10]~36 , Uart_Byte_Rx_inst|div_cnt[10]~36, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[10] , Uart_Byte_Rx_inst|div_cnt[10], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[11]~38 , Uart_Byte_Rx_inst|div_cnt[11]~38, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[12]~40 , Uart_Byte_Rx_inst|div_cnt[12]~40, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[12] , Uart_Byte_Rx_inst|div_cnt[12], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[13]~42 , Uart_Byte_Rx_inst|div_cnt[13]~42, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[13] , Uart_Byte_Rx_inst|div_cnt[13], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[11] , Uart_Byte_Rx_inst|div_cnt[11], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Equal0~3 , Uart_Byte_Rx_inst|Equal0~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Equal0~4 , Uart_Byte_Rx_inst|Equal0~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[14]~44 , Uart_Byte_Rx_inst|div_cnt[14]~44, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[14] , Uart_Byte_Rx_inst|div_cnt[14], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[15]~46 , Uart_Byte_Rx_inst|div_cnt[15]~46, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[15] , Uart_Byte_Rx_inst|div_cnt[15], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_DR[1]~feeder , Uart_Byte_Rx_inst|bps_DR[1]~feeder, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_DR[1] , Uart_Byte_Rx_inst|bps_DR[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Equal0~0 , Uart_Byte_Rx_inst|Equal0~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Equal0~5 , Uart_Byte_Rx_inst|Equal0~5, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_clk~feeder , Uart_Byte_Rx_inst|bps_clk~feeder, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|bps_clk , Uart_Byte_Rx_inst|bps_clk, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[5][2]~13 , Uart_Byte_Rx_inst|r_data_byte[5][2]~13, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[5][2]~14 , Uart_Byte_Rx_inst|r_data_byte[5][2]~14, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[5][0] , Uart_Byte_Rx_inst|r_data_byte[5][0], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add8~2 , Uart_Byte_Rx_inst|Add8~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[5][1] , Uart_Byte_Rx_inst|r_data_byte[5][1], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add8~0 , Uart_Byte_Rx_inst|Add8~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[5][2] , Uart_Byte_Rx_inst|r_data_byte[5][2], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[5] , Uart_Byte_Rx_inst|data_byte[5], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wr_cmd[5] , Cmd_Decode_inst|wr_cmd[5], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add7~1 , Uart_Byte_Rx_inst|Add7~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[5][2]~8 , Uart_Byte_Rx_inst|r_data_byte[5][2]~8, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[4][2]~12 , Uart_Byte_Rx_inst|r_data_byte[4][2]~12, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[4][0] , Uart_Byte_Rx_inst|r_data_byte[4][0], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add7~2 , Uart_Byte_Rx_inst|Add7~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[4][1] , Uart_Byte_Rx_inst|r_data_byte[4][1], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add7~0 , Uart_Byte_Rx_inst|Add7~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[4][2] , Uart_Byte_Rx_inst|r_data_byte[4][2], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[4] , Uart_Byte_Rx_inst|data_byte[4], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wr_cmd[4]~feeder , Cmd_Decode_inst|wr_cmd[4]~feeder, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wr_cmd[4] , Cmd_Decode_inst|wr_cmd[4], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|Equal1~0 , Cmd_Decode_inst|Equal1~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector17~0 , Uart_Byte_Rx_inst|Selector17~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[2][2]~4 , Uart_Byte_Rx_inst|r_data_byte[2][2]~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[2][2]~5 , Uart_Byte_Rx_inst|r_data_byte[2][2]~5, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[2][2]~7 , Uart_Byte_Rx_inst|r_data_byte[2][2]~7, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[2][0] , Uart_Byte_Rx_inst|r_data_byte[2][0], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector16~0 , Uart_Byte_Rx_inst|Selector16~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[2][1] , Uart_Byte_Rx_inst|r_data_byte[2][1], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add5~0 , Uart_Byte_Rx_inst|Add5~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector15~0 , Uart_Byte_Rx_inst|Selector15~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[2][2] , Uart_Byte_Rx_inst|r_data_byte[2][2], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[2] , Uart_Byte_Rx_inst|data_byte[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wr_cmd[2]~feeder , Cmd_Decode_inst|wr_cmd[2]~feeder, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wr_cmd[2] , Cmd_Decode_inst|wr_cmd[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector20~0 , Uart_Byte_Rx_inst|Selector20~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[1][2]~6 , Uart_Byte_Rx_inst|r_data_byte[1][2]~6, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[1][0] , Uart_Byte_Rx_inst|r_data_byte[1][0], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector19~0 , Uart_Byte_Rx_inst|Selector19~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[1][1] , Uart_Byte_Rx_inst|r_data_byte[1][1], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add4~0 , Uart_Byte_Rx_inst|Add4~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector18~0 , Uart_Byte_Rx_inst|Selector18~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[1][2] , Uart_Byte_Rx_inst|r_data_byte[1][2], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[1] , Uart_Byte_Rx_inst|data_byte[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wr_cmd[1] , Cmd_Decode_inst|wr_cmd[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add6~1 , Uart_Byte_Rx_inst|Add6~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[3][2]~10 , Uart_Byte_Rx_inst|r_data_byte[3][2]~10, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[3][0] , Uart_Byte_Rx_inst|r_data_byte[3][0], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add6~2 , Uart_Byte_Rx_inst|Add6~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[3][1] , Uart_Byte_Rx_inst|r_data_byte[3][1], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add6~0 , Uart_Byte_Rx_inst|Add6~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[3][2] , Uart_Byte_Rx_inst|r_data_byte[3][2], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[3] , Uart_Byte_Rx_inst|data_byte[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wr_cmd[3] , Cmd_Decode_inst|wr_cmd[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|Equal1~1 , Cmd_Decode_inst|Equal1~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|Equal1~2 , Cmd_Decode_inst|Equal1~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|rec_num[3]~10 , Cmd_Decode_inst|rec_num[3]~10, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|rec_num[3] , Cmd_Decode_inst|rec_num[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|rec_num[0] , Cmd_Decode_inst|rec_num[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|rec_num[1] , Cmd_Decode_inst|rec_num[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|always3~0 , Cmd_Decode_inst|always3~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wfifo_wr_en~0 , Cmd_Decode_inst|wfifo_wr_en~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wfifo_wr_en , Cmd_Decode_inst|wfifo_wr_en, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, Sdram_Tx_Rx_Top, 1
instance = comp, \clk_24M~input , clk_24M~input, Sdram_Tx_Rx_Top, 1
instance = comp, \Clk_PLL_inst|altpll_component|auto_generated|pll1 , Clk_PLL_inst|altpll_component|auto_generated|pll1, Sdram_Tx_Rx_Top, 1
instance = comp, \Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Equal4~0 , Sdram_Top_inst|Sdram_Write_inst|Equal4~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4 , Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4] , Sdram_Top_inst|Sdram_Write_inst|col_cnt[4], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2 , Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2] , Sdram_Top_inst|Sdram_Write_inst|col_cnt[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3 , Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3] , Sdram_Top_inst|Sdram_Write_inst|col_cnt[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0 , Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0] , Sdram_Top_inst|Sdram_Write_inst|col_cnt[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Equal4~1 , Sdram_Top_inst|Sdram_Write_inst|Equal4~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Equal4~2 , Sdram_Top_inst|Sdram_Write_inst|Equal4~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_end , Sdram_Top_inst|Sdram_Write_inst|row_end, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11 , Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[0] , Sdram_Top_inst|Sdram_Write_inst|row_addr[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12 , Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16 , Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[3] , Sdram_Top_inst|Sdram_Write_inst|row_addr[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18 , Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22 , Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[6] , Sdram_Top_inst|Sdram_Write_inst|row_addr[6], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24 , Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[7] , Sdram_Top_inst|Sdram_Write_inst|row_addr[7], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[4] , Sdram_Top_inst|Sdram_Write_inst|row_addr[4], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always7~2 , Sdram_Top_inst|Sdram_Write_inst|always7~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[1] , Sdram_Top_inst|Sdram_Write_inst|row_addr[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always7~1 , Sdram_Top_inst|Sdram_Write_inst|always7~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always7~3 , Sdram_Top_inst|Sdram_Write_inst|always7~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~2 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~4 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~6 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~6, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~8 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~8, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~10 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~10, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2 , Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~12 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~12, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~14 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~14, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~16 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~16, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1 , Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|Equal0~2 , Sdram_Top_inst|Sdram_Init_inst|Equal0~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|Equal0~0 , Sdram_Top_inst|Sdram_Init_inst|Equal0~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|Equal0~3 , Sdram_Top_inst|Sdram_Init_inst|Equal0~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|Equal0~4 , Sdram_Top_inst|Sdram_Init_inst|Equal0~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~9 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~9, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|LessThan0~1 , Sdram_Top_inst|Sdram_Init_inst|LessThan0~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~18 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~18, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0 , Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4 , Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq , Sdram_Top_inst|Sdram_Refresh_inst|ref_rq, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always1~2 , Sdram_Top_inst|Sdram_Write_inst|always1~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector0~0 , Sdram_Top_inst|Sdram_Write_inst|Selector0~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00111 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00111, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector0~1 , Sdram_Top_inst|Sdram_Write_inst|Selector0~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699 , Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00001, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|always3~1 , Cmd_Decode_inst|always3~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wr_trig , Cmd_Decode_inst|wr_trig, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector1~0 , Sdram_Top_inst|Sdram_Write_inst|Selector1~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector1~1 , Sdram_Top_inst|Sdram_Write_inst|Selector1~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688 , Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00010 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00010, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|always4~0 , Sdram_Top_inst|always4~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|wr_en , Sdram_Top_inst|wr_en, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_flag~0 , Sdram_Top_inst|Sdram_Write_inst|wr_flag~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_flag , Sdram_Top_inst|Sdram_Write_inst|wr_flag, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always1~0 , Sdram_Top_inst|Sdram_Write_inst|always1~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_end~2 , Sdram_Top_inst|Sdram_Write_inst|wr_end~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_end , Sdram_Top_inst|Sdram_Write_inst|wr_end, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector15~2 , Sdram_Top_inst|Sdram_Write_inst|Selector15~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655 , Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt~1 , Sdram_Top_inst|Sdram_Write_inst|break_cnt~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[0] , Sdram_Top_inst|Sdram_Write_inst|break_cnt[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt~0 , Sdram_Top_inst|Sdram_Write_inst|break_cnt~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[1] , Sdram_Top_inst|Sdram_Write_inst|break_cnt[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector20~0 , Sdram_Top_inst|Sdram_Write_inst|Selector20~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl , Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00100 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00100, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector2~0 , Sdram_Top_inst|Sdram_Write_inst|Selector2~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always1~1 , Sdram_Top_inst|Sdram_Write_inst|always1~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector2~1 , Sdram_Top_inst|Sdram_Write_inst|Selector2~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677 , Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0 , Sdram_Top_inst|Sdram_Write_inst|act_cnt~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_cnt[0] , Sdram_Top_inst|Sdram_Write_inst|act_cnt[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add1~1 , Sdram_Top_inst|Sdram_Write_inst|Add1~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_cnt[2] , Sdram_Top_inst|Sdram_Write_inst|act_cnt[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add1~0 , Sdram_Top_inst|Sdram_Write_inst|Add1~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_cnt[3] , Sdram_Top_inst|Sdram_Write_inst|act_cnt[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Equal3~0 , Sdram_Top_inst|Sdram_Write_inst|Equal3~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_end , Sdram_Top_inst|Sdram_Write_inst|act_end, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector3~0 , Sdram_Top_inst|Sdram_Write_inst|Selector3~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector3~1 , Sdram_Top_inst|Sdram_Write_inst|Selector3~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666 , Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00101 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00101, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector23~0 , Uart_Byte_Rx_inst|Selector23~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[0][2]~0 , Uart_Byte_Rx_inst|r_data_byte[0][2]~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[0][2]~3 , Uart_Byte_Rx_inst|r_data_byte[0][2]~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[0][0] , Uart_Byte_Rx_inst|r_data_byte[0][0], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add3~0 , Uart_Byte_Rx_inst|Add3~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Selector21~0 , Uart_Byte_Rx_inst|Selector21~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[0][2] , Uart_Byte_Rx_inst|r_data_byte[0][2], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[0] , Uart_Byte_Rx_inst|data_byte[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wfifo_data[0]~0 , Cmd_Decode_inst|wfifo_data[0]~0, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wfifo_data[1]~1 , Cmd_Decode_inst|wfifo_data[1]~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wfifo_data[2]~2 , Cmd_Decode_inst|wfifo_data[2]~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wfifo_data[3]~3 , Cmd_Decode_inst|wfifo_data[3]~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wfifo_data[4]~4 , Cmd_Decode_inst|wfifo_data[4]~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wfifo_data[5]~5 , Cmd_Decode_inst|wfifo_data[5]~5, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add9~1 , Uart_Byte_Rx_inst|Add9~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[6][2]~15 , Uart_Byte_Rx_inst|r_data_byte[6][2]~15, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[6][2]~16 , Uart_Byte_Rx_inst|r_data_byte[6][2]~16, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[6][0] , Uart_Byte_Rx_inst|r_data_byte[6][0], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add9~2 , Uart_Byte_Rx_inst|Add9~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[6][1] , Uart_Byte_Rx_inst|r_data_byte[6][1], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|Add9~0 , Uart_Byte_Rx_inst|Add9~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[6][2] , Uart_Byte_Rx_inst|r_data_byte[6][2], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[6] , Uart_Byte_Rx_inst|data_byte[6], Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wfifo_data[6]~6 , Cmd_Decode_inst|wfifo_data[6]~6, Sdram_Tx_Rx_Top, 1
instance = comp, \Cmd_Decode_inst|wfifo_data[7]~7 , Cmd_Decode_inst|wfifo_data[7]~7, Sdram_Tx_Rx_Top, 1
instance = comp, \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 , wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0 , Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag , Sdram_Top_inst|Sdram_Refresh_inst|ref_flag, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0 , Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Selector1~1 , Sdram_Top_inst|Selector1~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|next_state.00100~0 , Sdram_Top_inst|next_state.00100~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|pre_state.00100 , Sdram_Top_inst|pre_state.00100, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662 , Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|break_cnt~1 , Sdram_Top_inst|Sdram_Read_inst|break_cnt~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|break_cnt[0] , Sdram_Top_inst|Sdram_Read_inst|break_cnt[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00111 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00111, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|break_cnt~0 , Sdram_Top_inst|Sdram_Read_inst|break_cnt~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|break_cnt[1] , Sdram_Top_inst|Sdram_Read_inst|break_cnt[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector19~0 , Sdram_Top_inst|Sdram_Read_inst|Selector19~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl , Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always1~2 , Sdram_Top_inst|Sdram_Read_inst|always1~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector1~1 , Sdram_Top_inst|Sdram_Read_inst|Selector1~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695 , Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00011 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00011, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|always5~0 , Sdram_Top_inst|always5~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|rd_en , Sdram_Top_inst|rd_en, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|next_state.00010~0 , Sdram_Top_inst|next_state.00010~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|next_state.00010~2 , Sdram_Top_inst|next_state.00010~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|next_state.00010~3 , Sdram_Top_inst|next_state.00010~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|pre_state.00010 , Sdram_Top_inst|pre_state.00010, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|next_state.10000~0 , Sdram_Top_inst|next_state.10000~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|next_state.10000~1 , Sdram_Top_inst|next_state.10000~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|pre_state.10000 , Sdram_Top_inst|pre_state.10000, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11 , Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[0] , Sdram_Top_inst|Sdram_Read_inst|row_addr[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12 , Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Equal3~0 , Sdram_Top_inst|Sdram_Read_inst|Equal3~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1 , Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1] , Sdram_Top_inst|Sdram_Read_inst|col_cnt[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~6 , Sdram_Top_inst|Sdram_Read_inst|Add3~6, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3 , Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3] , Sdram_Top_inst|Sdram_Read_inst|col_cnt[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~8 , Sdram_Top_inst|Sdram_Read_inst|Add3~8, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4 , Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4] , Sdram_Top_inst|Sdram_Read_inst|col_cnt[4], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~10 , Sdram_Top_inst|Sdram_Read_inst|Add3~10, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5 , Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5] , Sdram_Top_inst|Sdram_Read_inst|col_cnt[5], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Equal3~2 , Sdram_Top_inst|Sdram_Read_inst|Equal3~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_end , Sdram_Top_inst|Sdram_Read_inst|row_end, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[1] , Sdram_Top_inst|Sdram_Read_inst|row_addr[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14 , Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16 , Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[3] , Sdram_Top_inst|Sdram_Read_inst|row_addr[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always7~1 , Sdram_Top_inst|Sdram_Read_inst|always7~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18 , Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[4] , Sdram_Top_inst|Sdram_Read_inst|row_addr[4], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20 , Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[5] , Sdram_Top_inst|Sdram_Read_inst|row_addr[5], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22 , Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[6] , Sdram_Top_inst|Sdram_Read_inst|row_addr[6], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24 , Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[7] , Sdram_Top_inst|Sdram_Read_inst|row_addr[7], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always7~2 , Sdram_Top_inst|Sdram_Read_inst|always7~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always7~3 , Sdram_Top_inst|Sdram_Read_inst|always7~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end~2 , Sdram_Top_inst|Sdram_Read_inst|rd_end~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end , Sdram_Top_inst|Sdram_Read_inst|rd_end, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector2~0 , Sdram_Top_inst|Sdram_Read_inst|Selector2~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector2~1 , Sdram_Top_inst|Sdram_Read_inst|Selector2~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684 , Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00100 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00100, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_flag~0 , Sdram_Top_inst|Sdram_Read_inst|rd_flag~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_flag , Sdram_Top_inst|Sdram_Read_inst|rd_flag, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always1~0 , Sdram_Top_inst|Sdram_Read_inst|always1~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector3~0 , Sdram_Top_inst|Sdram_Read_inst|Selector3~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673 , Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00110 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00110, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0]~feeder , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0]~feeder, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0] , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1]~feeder , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1]~feeder, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1] , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[2] , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3] , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3], Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|always0~0 , Uart_Byte_Tx_inst|always0~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|rfifo_rd_en , Uart_Byte_Tx_inst|rfifo_rd_en, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|send_en~0 , Uart_Byte_Tx_inst|send_en~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|send_en , Uart_Byte_Tx_inst|send_en, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[0]~input , sdram_data[0]~input, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, Sdram_Tx_Rx_Top, 1
instance = comp, \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[1]~input , sdram_data[1]~input, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[2]~input , sdram_data[2]~input, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[3]~input , sdram_data[3]~input, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[4]~input , sdram_data[4]~input, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[5]~input , sdram_data[5]~input, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[6]~input , sdram_data[6]~input, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[7]~input , sdram_data[7]~input, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[0]~16 , Uart_Byte_Tx_inst|div_cnt[0]~16, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|uart_state~0 , Uart_Byte_Tx_inst|uart_state~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|uart_state , Uart_Byte_Tx_inst|uart_state, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[0] , Uart_Byte_Tx_inst|div_cnt[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[1]~18 , Uart_Byte_Tx_inst|div_cnt[1]~18, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[1] , Uart_Byte_Tx_inst|div_cnt[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[2]~20 , Uart_Byte_Tx_inst|div_cnt[2]~20, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[2] , Uart_Byte_Tx_inst|div_cnt[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[4]~24 , Uart_Byte_Tx_inst|div_cnt[4]~24, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[4] , Uart_Byte_Tx_inst|div_cnt[4], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[7]~30 , Uart_Byte_Tx_inst|div_cnt[7]~30, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[7] , Uart_Byte_Tx_inst|div_cnt[7], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[8]~32 , Uart_Byte_Tx_inst|div_cnt[8]~32, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[8] , Uart_Byte_Tx_inst|div_cnt[8], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[9]~34 , Uart_Byte_Tx_inst|div_cnt[9]~34, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[9] , Uart_Byte_Tx_inst|div_cnt[9], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[10]~36 , Uart_Byte_Tx_inst|div_cnt[10]~36, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[10] , Uart_Byte_Tx_inst|div_cnt[10], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[12]~40 , Uart_Byte_Tx_inst|div_cnt[12]~40, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[12] , Uart_Byte_Tx_inst|div_cnt[12], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[14]~44 , Uart_Byte_Tx_inst|div_cnt[14]~44, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[14] , Uart_Byte_Tx_inst|div_cnt[14], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[15]~46 , Uart_Byte_Tx_inst|div_cnt[15]~46, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|div_cnt[15] , Uart_Byte_Tx_inst|div_cnt[15], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|Equal0~5 , Uart_Byte_Tx_inst|Equal0~5, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|bps_clk~feeder , Uart_Byte_Tx_inst|bps_clk~feeder, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|bps_clk , Uart_Byte_Tx_inst|bps_clk, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|bps_cnt[0]~4 , Uart_Byte_Tx_inst|bps_cnt[0]~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|bps_cnt[1]~6 , Uart_Byte_Tx_inst|bps_cnt[1]~6, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|bps_cnt[2]~8 , Uart_Byte_Tx_inst|bps_cnt[2]~8, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|bps_cnt[2] , Uart_Byte_Tx_inst|bps_cnt[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|bps_cnt[3]~10 , Uart_Byte_Tx_inst|bps_cnt[3]~10, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|bps_cnt[3] , Uart_Byte_Tx_inst|bps_cnt[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|Equal1~0 , Uart_Byte_Tx_inst|Equal1~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|tx_done , Uart_Byte_Tx_inst|tx_done, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|bps_cnt[0]~12 , Uart_Byte_Tx_inst|bps_cnt[0]~12, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|bps_cnt[1] , Uart_Byte_Tx_inst|bps_cnt[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|bps_cnt[0] , Uart_Byte_Tx_inst|bps_cnt[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|Mux0~5 , Uart_Byte_Tx_inst|Mux0~5, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|Mux0~3 , Uart_Byte_Tx_inst|Mux0~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|Mux0~6 , Uart_Byte_Tx_inst|Mux0~6, Sdram_Tx_Rx_Top, 1
instance = comp, \Uart_Byte_Tx_inst|rs232_tx , Uart_Byte_Tx_inst|rs232_tx, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector4~0 , Sdram_Top_inst|Sdram_Read_inst|Selector4~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector4~1 , Sdram_Top_inst|Sdram_Read_inst|Selector4~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[2] , Sdram_Top_inst|Sdram_Read_inst|rd_cmd[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|WideOr0~1 , Sdram_Top_inst|Sdram_Init_inst|WideOr0~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[2] , Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|next_state.10000~2 , Sdram_Top_inst|next_state.10000~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|next_state.00001~0 , Sdram_Top_inst|next_state.00001~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_cmd[1]~1 , Sdram_Top_inst|sdram_cmd[1]~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Selector1~0 , Sdram_Top_inst|Selector1~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[11]~0 , Sdram_Top_inst|sdram_addr[11]~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~2 , Sdram_Top_inst|sdram_cmd~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_cmd[1]~0 , Sdram_Top_inst|sdram_cmd[1]~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~3 , Sdram_Top_inst|sdram_cmd~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_cmd[2] , Sdram_Top_inst|sdram_cmd[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd~0 , Sdram_Top_inst|Sdram_Write_inst|wr_cmd~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[1] , Sdram_Top_inst|Sdram_Write_inst|wr_cmd[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0 , Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1] , Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0 , Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd[2] , Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~4 , Sdram_Top_inst|sdram_cmd~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~5 , Sdram_Top_inst|sdram_cmd~5, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_cmd[1] , Sdram_Top_inst|sdram_cmd[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|pre_state.01000~feeder , Sdram_Top_inst|pre_state.01000~feeder, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|pre_state.01000 , Sdram_Top_inst|pre_state.01000, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r~0 , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~0 , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|next_state.01000~1 , Sdram_Top_inst|next_state.01000~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~6 , Sdram_Top_inst|sdram_cmd~6, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0 , Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1 , Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[0] , Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~7 , Sdram_Top_inst|sdram_cmd~7, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~8 , Sdram_Top_inst|sdram_cmd~8, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_cmd[0] , Sdram_Top_inst|sdram_cmd[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[11]~3 , Sdram_Top_inst|sdram_addr[11]~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_cnt~0 , Sdram_Top_inst|Sdram_Read_inst|act_cnt~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_cnt[0] , Sdram_Top_inst|Sdram_Read_inst|act_cnt[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add1~0 , Sdram_Top_inst|Sdram_Read_inst|Add1~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_cnt[1] , Sdram_Top_inst|Sdram_Read_inst|act_cnt[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add1~2 , Sdram_Top_inst|Sdram_Read_inst|Add1~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_cnt[2] , Sdram_Top_inst|Sdram_Read_inst|act_cnt[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector5~0 , Sdram_Top_inst|Sdram_Read_inst|Selector5~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector5~1 , Sdram_Top_inst|Sdram_Read_inst|Selector5~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector13~0 , Sdram_Top_inst|Sdram_Read_inst|Selector13~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[0] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~4 , Sdram_Top_inst|sdram_addr~4, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[0] , Sdram_Top_inst|sdram_addr[0], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[11]~1 , Sdram_Top_inst|sdram_addr[11]~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|always3~0 , Sdram_Top_inst|always3~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|ref_en , Sdram_Top_inst|ref_en, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|next_state.10000~3 , Sdram_Top_inst|next_state.10000~3, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[11]~2 , Sdram_Top_inst|sdram_addr[11]~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~6 , Sdram_Top_inst|sdram_addr~6, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|WideOr1~0 , Sdram_Top_inst|Sdram_Init_inst|WideOr1~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|WideOr1~1 , Sdram_Top_inst|Sdram_Init_inst|WideOr1~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[1] , Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~7 , Sdram_Top_inst|sdram_addr~7, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add1~2 , Sdram_Top_inst|Sdram_Write_inst|Add1~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_cnt[1] , Sdram_Top_inst|Sdram_Write_inst|act_cnt[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector6~0 , Sdram_Top_inst|Sdram_Write_inst|Selector6~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector13~0 , Sdram_Top_inst|Sdram_Write_inst|Selector13~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[1] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~5 , Sdram_Top_inst|sdram_addr~5, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~8 , Sdram_Top_inst|sdram_addr~8, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[1] , Sdram_Top_inst|sdram_addr[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[2] , Sdram_Top_inst|Sdram_Read_inst|row_addr[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector11~0 , Sdram_Top_inst|Sdram_Read_inst|Selector11~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[2] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~9 , Sdram_Top_inst|sdram_addr~9, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[2] , Sdram_Top_inst|sdram_addr[2], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1 , Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1] , Sdram_Top_inst|Sdram_Write_inst|col_cnt[1], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector11~0 , Sdram_Top_inst|Sdram_Write_inst|Selector11~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[3] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector10~0 , Sdram_Top_inst|Sdram_Read_inst|Selector10~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[3] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~10 , Sdram_Top_inst|sdram_addr~10, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[3] , Sdram_Top_inst|sdram_addr[3], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~12 , Sdram_Top_inst|sdram_addr~12, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[4] , Sdram_Top_inst|sdram_addr[4], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector9~0 , Sdram_Top_inst|Sdram_Write_inst|Selector9~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[5] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[5], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~13 , Sdram_Top_inst|sdram_addr~13, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~14 , Sdram_Top_inst|sdram_addr~14, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[5] , Sdram_Top_inst|sdram_addr[5], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector7~0 , Sdram_Top_inst|Sdram_Read_inst|Selector7~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[6] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[6], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector8~0 , Sdram_Top_inst|Sdram_Write_inst|Selector8~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[6] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[6], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~15 , Sdram_Top_inst|sdram_addr~15, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[6] , Sdram_Top_inst|sdram_addr[6], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector6~0 , Sdram_Top_inst|Sdram_Read_inst|Selector6~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[7] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[7], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5 , Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5] , Sdram_Top_inst|Sdram_Write_inst|col_cnt[5], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector7~0 , Sdram_Top_inst|Sdram_Write_inst|Selector7~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[7] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[7], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~16 , Sdram_Top_inst|sdram_addr~16, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[7] , Sdram_Top_inst|sdram_addr[7], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26 , Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[8] , Sdram_Top_inst|Sdram_Read_inst|row_addr[8], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr~0 , Sdram_Top_inst|Sdram_Read_inst|rd_addr~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[8] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[8], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26 , Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[8] , Sdram_Top_inst|Sdram_Write_inst|row_addr[8], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr~0 , Sdram_Top_inst|Sdram_Write_inst|wr_addr~0, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[8] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[8], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~17 , Sdram_Top_inst|sdram_addr~17, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[8] , Sdram_Top_inst|sdram_addr[8], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28 , Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[9] , Sdram_Top_inst|Sdram_Read_inst|row_addr[9], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr~1 , Sdram_Top_inst|Sdram_Read_inst|rd_addr~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[9] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[9], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28 , Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[9] , Sdram_Top_inst|Sdram_Write_inst|row_addr[9], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr~1 , Sdram_Top_inst|Sdram_Write_inst|wr_addr~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[9] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[9], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~18 , Sdram_Top_inst|sdram_addr~18, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[9] , Sdram_Top_inst|sdram_addr[9], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector5~2 , Sdram_Top_inst|Sdram_Read_inst|Selector5~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[10] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[10], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30 , Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[10] , Sdram_Top_inst|Sdram_Write_inst|row_addr[10], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector6~1 , Sdram_Top_inst|Sdram_Write_inst|Selector6~1, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[10] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[10], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~19 , Sdram_Top_inst|sdram_addr~19, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~21 , Sdram_Top_inst|sdram_addr~21, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[10] , Sdram_Top_inst|sdram_addr[10], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32 , Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[11] , Sdram_Top_inst|Sdram_Write_inst|row_addr[11], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr~2 , Sdram_Top_inst|Sdram_Write_inst|wr_addr~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[11] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[11], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32 , Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[11] , Sdram_Top_inst|Sdram_Read_inst|row_addr[11], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr~2 , Sdram_Top_inst|Sdram_Read_inst|rd_addr~2, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[11] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[11], Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr~22 , Sdram_Top_inst|sdram_addr~22, Sdram_Tx_Rx_Top, 1
instance = comp, \Sdram_Top_inst|sdram_addr[11] , Sdram_Top_inst|sdram_addr[11], Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[8]~input , sdram_data[8]~input, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[9]~input , sdram_data[9]~input, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[10]~input , sdram_data[10]~input, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[11]~input , sdram_data[11]~input, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[12]~input , sdram_data[12]~input, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[13]~input , sdram_data[13]~input, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[14]~input , sdram_data[14]~input, Sdram_Tx_Rx_Top, 1
instance = comp, \sdram_data[15]~input , sdram_data[15]~input, Sdram_Tx_Rx_Top, 1
