// Seed: 2249885797
module module_0 (
    output tri1  id_0,
    input  uwire id_1,
    output wand  id_2
);
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd4,
    parameter id_13 = 32'd71,
    parameter id_5  = 32'd61,
    parameter id_7  = 32'd33
) (
    input wor id_0,
    input tri1 _id_1
    , id_17,
    output supply0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor _id_5,
    output uwire id_6,
    input wor _id_7,
    output uwire id_8,
    input wire id_9,
    output uwire id_10,
    input tri id_11,
    output supply1 id_12,
    input tri0 _id_13[id_5 : id_7],
    output logic id_14,
    output tri1 id_15
);
  wire  id_18;
  logic id_19;
  ;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire ["" : id_1] id_20, id_21, id_22, id_23[id_13 : 1];
  always begin : LABEL_0
    begin : LABEL_1
      id_14 = -1;
    end
  end
endmodule
