Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,93
design__instance__area,1400.72
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00003144210859318264
power__switching__total,0.000005072180556453532
power__leakage__total,0.0000017167699297715444
power__total,0.00003823105726041831
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2507085721099312
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25655234218762124
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1327462066731289
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.645959193307487
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.132746
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.457531
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25067076901487356
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26491989907184244
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6855141648363714
timing__setup__ws__corner:nom_slow_1p08V_125C,11.500899225164227
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.685514
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.677042
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25068808849454755
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25979330533276773
timing__hold__ws__corner:nom_typ_1p20V_25C,0.32395936850068485
timing__setup__ws__corner:nom_typ_1p20V_25C,11.591890442300652
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.323959
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.822086
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25067076901487356
clock__skew__worst_setup,0.25655234218762124
timing__hold__ws,0.1327462066731289
timing__setup__ws,11.500899225164227
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.132746
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.677042
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,93
design__instance__area__stdcell,1400.72
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0483982
design__instance__utilization__stdcell,0.0483982
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,2
design__instance__area__class:inverter,10.8864
design__instance__count__class:sequential_cell,11
design__instance__area__class:sequential_cell,518.918
design__instance__count__class:multi_input_combinational_cell,52
design__instance__area__class:multi_input_combinational_cell,511.661
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,22
design__instance__area__class:timing_repair_buffer,312.077
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1955.6
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,15
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,122
route__net__special,2
route__drc_errors__iter:0,51
route__wirelength__iter:0,2060
route__drc_errors__iter:1,7
route__wirelength__iter:1,2068
route__drc_errors__iter:2,13
route__wirelength__iter:2,2040
route__drc_errors__iter:3,2
route__wirelength__iter:3,2028
route__drc_errors__iter:4,0
route__wirelength__iter:4,2024
route__drc_errors,0
route__wirelength,2024
route__vias,513
route__vias__singlecut,513
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,105.015
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,25
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,25
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,25
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000353925
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000034624
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,4.55164E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000034624
design_powergrid__voltage__worst,0.0000034624
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000353925
design_powergrid__drop__worst__net:VPWR,0.00000353925
design_powergrid__voltage__worst__net:VGND,0.0000034624
design_powergrid__drop__worst__net:VGND,0.0000034624
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,4.7399999999999998278576974174158831232261945842765271663665771484375E-7
ir__drop__worst,0.00000353999999999999998803908163313991508402978070080280303955078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
