

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Sat Sep  2 22:24:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.421 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       85|       85|  0.850 us|  0.850 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   4303|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   62|    6376|   3374|    -|
|Memory           |       30|    -|       6|      6|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    7653|   1408|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       30|   63|   14035|   9091|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       10|   28|      13|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_12s_80ns_90_5_1_U163    |mul_12s_80ns_90_5_1    |        0|   4|  441|  256|    0|
    |mul_13s_71s_71_5_1_U167     |mul_13s_71s_71_5_1     |        0|   3|  441|  256|    0|
    |mul_40ns_40ns_80_2_1_U164   |mul_40ns_40ns_80_2_1   |        0|   4|  197|   81|    0|
    |mul_43ns_36ns_79_3_1_U168   |mul_43ns_36ns_79_3_1   |        0|   4|  230|  147|    0|
    |mul_49ns_44ns_93_5_1_U169   |mul_49ns_44ns_93_5_1   |        0|   4|  334|   84|    0|
    |mul_50ns_50ns_100_5_1_U170  |mul_50ns_50ns_100_5_1  |        0|   4|  340|   86|    0|
    |mul_54s_6ns_54_5_1_U155     |mul_54s_6ns_54_5_1     |        0|   2|  424|  160|    0|
    |mul_71ns_4ns_75_5_1_U156    |mul_71ns_4ns_75_5_1    |        0|   0|  441|  256|    0|
    |mul_73ns_6ns_79_5_1_U157    |mul_73ns_6ns_79_5_1    |        0|   3|  441|  256|    0|
    |mul_77ns_6ns_83_5_1_U162    |mul_77ns_6ns_83_5_1    |        0|   3|  441|  256|    0|
    |mul_77s_54ns_130_5_1_U165   |mul_77s_54ns_130_5_1   |        0|   9|  441|  256|    0|
    |mul_77s_55ns_130_5_1_U166   |mul_77s_55ns_130_5_1   |        0|   9|  441|  256|    0|
    |mul_82ns_6ns_88_5_1_U161    |mul_82ns_6ns_88_5_1    |        0|   3|  441|  256|    0|
    |mul_83ns_6ns_89_5_1_U158    |mul_83ns_6ns_89_5_1    |        0|   3|  441|  256|    0|
    |mul_87ns_6ns_93_5_1_U160    |mul_87ns_6ns_93_5_1    |        0|   3|  441|  256|    0|
    |mul_92ns_6ns_98_5_1_U159    |mul_92ns_6ns_98_5_1    |        0|   4|  441|  256|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                       |                       |        0|  62| 6376| 3374|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_19s_31_4_1_U171  |mac_muladd_16s_15ns_19s_31_4_1  |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                   Memory                                  |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymous_namespace_log0_lut_table_array_V_U                    |pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud  |        4|  0|   0|    0|    64|  109|     1|         6976|
    |pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U  |pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb  |        0|  6|   6|    0|    64|    6|     1|          384|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi  |        3|  0|   0|    0|    64|   97|     1|         6208|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j  |        3|  0|   0|    0|    64|   92|     1|         5888|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi  |        3|  0|   0|    0|    64|   87|     1|         5568|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs  |        3|  0|   0|    0|    64|   82|     1|         5248|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC  |        3|  0|   0|    0|    64|   77|     1|         4928|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U     |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe  |        3|  0|   0|    0|    16|  105|     1|         1680|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U     |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg  |        3|  0|   0|    0|    64|  102|     1|         6528|
    |pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U            |pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U              |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U              |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                      |                                                                                  |       30|  6|   6|    0|  1296|  883|    12|        75664|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln1347_1_fu_2082_p2     |         +|   0|  0|  112|         105|         105|
    |add_ln1347_2_fu_2088_p2     |         +|   0|  0|  113|         106|         106|
    |add_ln813_1_fu_1525_p2      |         +|   0|  0|  110|         103|         103|
    |add_ln813_2_fu_1559_p2      |         +|   0|  0|  109|         109|         109|
    |add_ln813_3_fu_1531_p2      |         +|   0|  0|   93|          93|          93|
    |add_ln813_4_fu_1490_p2      |         +|   0|  0|   90|          83|          83|
    |add_ln813_5_fu_1540_p2      |         +|   0|  0|   93|          93|          93|
    |add_ln813_7_fu_1909_p2      |         +|   0|  0|   43|          36|          36|
    |add_ln813_9_fu_1986_p2      |         +|   0|  0|   51|          44|          44|
    |add_ln813_fu_1520_p2        |         +|   0|  0|  116|         109|         109|
    |b_exp_1_fu_713_p2           |         +|   0|  0|   12|          12|          11|
    |b_exp_fu_636_p2             |         +|   0|  0|   12|          12|          11|
    |exp_Z1P_m_1_l_V_fu_1995_p2  |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_1918_p2    |         +|   0|  0|   51|          44|          44|
    |log_sum_V_1_fu_1567_p2      |         +|   0|  0|  109|         109|         109|
    |out_exp_V_fu_2201_p2        |         +|   0|  0|   12|          11|          10|
    |r_exp_V_fu_2102_p2          |         +|   0|  0|   14|          13|           2|
    |ret_V_15_fu_1613_p2         |         +|   0|  0|  120|         120|         120|
    |ret_V_16_fu_1622_p2         |         +|   0|  0|  120|         120|         120|
    |ret_V_18_fu_1746_p2         |         +|   0|  0|   14|          13|           1|
    |ret_V_23_fu_2076_p2         |         +|   0|  0|  114|         107|         107|
    |ret_V_24_fu_886_p2          |         +|   0|  0|   76|          76|          76|
    |ret_V_25_fu_969_p2          |         +|   0|  0|   82|          82|          82|
    |ret_V_26_fu_1050_p2         |         +|   0|  0|  102|         102|         102|
    |ret_V_27_fu_1141_p2         |         +|   0|  0|  121|         121|         121|
    |ret_V_28_fu_1228_p2         |         +|   0|  0|  126|         126|         126|
    |ret_V_29_fu_1315_p2         |         +|   0|  0|  131|         131|         131|
    |ret_V_30_fu_1435_p2         |         +|   0|  0|  136|         136|         136|
    |ret_V_33_fu_1862_p2         |         +|   0|  0|   43|          36|          36|
    |ret_V_35_fu_2033_p2         |         +|   0|  0|   65|          58|           5|
    |m_diff_V_fu_1787_p2         |         -|   0|  0|   66|          59|          59|
    |ret_V_10_fu_1245_p2         |         -|   0|  0|  126|         126|         126|
    |ret_V_12_fu_1332_p2         |         -|   0|  0|  131|         131|         131|
    |ret_V_14_fu_1452_p2         |         -|   0|  0|  136|         136|         136|
    |ret_V_2_fu_895_p2           |         -|   0|  0|   76|          76|          76|
    |ret_V_4_fu_986_p2           |         -|   0|  0|   82|          82|          82|
    |ret_V_6_fu_1067_p2          |         -|   0|  0|  102|         102|         102|
    |ret_V_8_fu_1158_p2          |         -|   0|  0|  121|         121|         121|
    |ret_V_fu_1587_p2            |         -|   0|  0|  125|         118|         118|
    |and_ln1019_fu_2220_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln1039_fu_2264_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln182_1_fu_2247_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln182_fu_2241_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln18_fu_738_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln371_1_fu_790_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln371_fu_785_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln657_fu_2235_p2        |       and|   0|  0|    2|           1|           1|
    |x_is_1_fu_648_p2            |       and|   0|  0|    2|           1|           1|
    |x_is_NaN_fu_674_p2          |       and|   0|  0|    2|           1|           1|
    |x_is_inf_fu_685_p2          |       and|   0|  0|    2|           1|           1|
    |x_is_neg_fu_702_p2          |       and|   0|  0|    2|           1|           1|
    |x_is_p1_fu_658_p2           |       and|   0|  0|    2|           1|           1|
    |icmp_ln1003_fu_1740_p2      |      icmp|   0|  0|   13|          18|           1|
    |icmp_ln1019_1_fu_664_p2     |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln1019_fu_600_p2       |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1035_fu_2124_p2      |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln1039_fu_2171_p2      |      icmp|   0|  0|   12|          13|          11|
    |icmp_ln1654_fu_1705_p2      |      icmp|   0|  0|   50|         130|         130|
    |icmp_ln369_fu_642_p2        |      icmp|   0|  0|   12|          12|           1|
    |x_is_0_fu_680_p2            |      icmp|   0|  0|   11|          11|           1|
    |or_ln1019_fu_2225_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln1039_1_fu_2284_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1039_2_fu_799_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln1039_3_fu_2305_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1039_fu_2270_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln18_fu_795_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln371_fu_726_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln386_fu_690_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln407_fu_707_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln657_1_fu_2252_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln657_fu_2162_p2         |        or|   0|  0|    2|           1|           1|
    |ap_return                   |    select|   0|  0|   64|           1|          64|
    |b_exp_2_fu_719_p3           |    select|   0|  0|   12|           1|          12|
    |grp_fu_774_p0               |    select|   0|  0|   54|           1|          54|
    |r_exp_V_2_fu_2107_p3        |    select|   0|  0|   13|           1|          13|
    |ret_V_32_fu_1760_p3         |    select|   0|  0|   13|           1|          13|
    |select_ln1002_fu_1752_p3    |    select|   0|  0|   13|           1|          13|
    |select_ln1039_1_fu_2290_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln1039_2_fu_2297_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln1039_3_fu_2311_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln1039_4_fu_2318_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln1039_fu_2276_p3    |    select|   0|  0|   64|           1|          64|
    |select_ln1488_fu_868_p3     |    select|   0|  0|   76|           1|          76|
    |select_ln407_fu_2134_p3     |    select|   0|  0|   63|           1|          62|
    |tmp_23_fu_2194_p3           |    select|   0|  0|   52|           1|          52|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln1019_fu_2229_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln1023_fu_669_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln182_fu_2166_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_fu_2215_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln371_fu_732_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln386_fu_696_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln407_fu_780_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln657_fu_2258_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln970_fu_653_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 4303|        3611|        4105|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |Elog2_V_reg_2810                    |   90|   0|   90|          0|
    |Z2_V_reg_2904                       |    8|   0|    8|          0|
    |Z3_V_reg_2911                       |    8|   0|    8|          0|
    |Z3_V_reg_2911_pp0_iter68_reg        |    8|   0|    8|          0|
    |Z4_reg_2916                         |   35|   0|   35|          0|
    |a_V_1_reg_2508                      |    6|   0|    6|          0|
    |a_V_2_reg_2540                      |    6|   0|    6|          0|
    |a_V_reg_2471                        |    4|   0|    4|          0|
    |add_ln1347_1_reg_3046               |  105|   0|  105|          0|
    |add_ln1347_2_reg_3051               |  106|   0|  106|          0|
    |add_ln813_1_reg_2795                |  103|   0|  103|          0|
    |add_ln813_4_reg_2779                |   83|   0|   83|          0|
    |add_ln813_5_reg_2800                |   93|   0|   93|          0|
    |add_ln813_reg_2790                  |  109|   0|  109|          0|
    |and_ln18_reg_2437                   |    1|   0|    1|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter81            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter82            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter83            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter84            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter85            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |    1|   0|    1|          0|
    |b_exp_2_reg_2427                    |   12|   0|   12|          0|
    |b_frac_tilde_inverse_V_reg_2432     |    6|   0|    6|          0|
    |bs_exp_V_reg_2355                   |   11|   0|   11|          0|
    |exp_Z1P_m_1_V_reg_3004              |   50|   0|   50|          0|
    |exp_Z1_V_reg_2999                   |   58|   0|   58|          0|
    |exp_Z1_hi_V_reg_3009                |   50|   0|   50|          0|
    |exp_Z2P_m_1_V_reg_2967              |   44|   0|   44|          0|
    |f_Z3_reg_2937                       |   26|   0|   26|          0|
    |icmp_ln1019_1_reg_2402              |    1|   0|    1|          0|
    |icmp_ln1019_reg_2362                |    1|   0|    1|          0|
    |icmp_ln1035_reg_3066                |    1|   0|    1|          0|
    |icmp_ln1654_reg_2872                |    1|   0|    1|          0|
    |log_sum_V_1_reg_2815                |  109|   0|  109|          0|
    |log_sum_V_reg_2749                  |  109|   0|  109|          0|
    |logn_V_1_reg_2759                   |  102|   0|  102|          0|
    |logn_V_2_reg_2764                   |   97|   0|   97|          0|
    |logn_V_3_reg_2769                   |   92|   0|   92|          0|
    |logn_V_4_reg_2774                   |   87|   0|   87|          0|
    |logn_V_reg_2754                     |  105|   0|  105|          0|
    |m_diff_hi_V_reg_2899                |    8|   0|    8|          0|
    |m_fix_hi_V_reg_2846                 |   16|   0|   16|          0|
    |m_frac_l_V_reg_2836                 |  130|   0|  130|          0|
    |mul_ln838_reg_2464                  |   54|   0|   54|          0|
    |or_ln1039_2_reg_2459                |    1|   0|    1|          0|
    |or_ln18_reg_2453                    |    1|   0|    1|          0|
    |or_ln407_reg_2421                   |    1|   0|    1|          0|
    |p_Result_15_reg_2348                |    1|   0|    1|          0|
    |p_Result_15_reg_2348_pp0_iter1_reg  |    1|   0|    1|          0|
    |p_Result_18_reg_2375                |   52|   0|   52|          0|
    |p_Result_18_reg_2375_pp0_iter1_reg  |   52|   0|   52|          0|
    |p_Result_20_reg_2851                |    1|   0|    1|          0|
    |p_Result_4_reg_2369                 |    1|   0|    1|          0|
    |p_Result_4_reg_2369_pp0_iter1_reg   |    1|   0|    1|          0|
    |r_V_23_reg_2497                     |   75|   0|   75|          0|
    |r_V_24_reg_2529                     |   79|   0|   79|          0|
    |r_V_25_reg_2561                     |   89|   0|   89|          0|
    |r_V_26_reg_2593                     |   98|   0|   98|          0|
    |r_V_27_reg_2625                     |   93|   0|   93|          0|
    |r_V_28_reg_2657                     |   88|   0|   88|          0|
    |r_V_29_reg_2694                     |   83|   0|   83|          0|
    |r_V_reg_3029                        |  100|   0|  100|          0|
    |r_exp_V_2_reg_3061                  |   13|   0|   13|          0|
    |ret_V_32_reg_2882                   |   13|   0|   13|          0|
    |ret_V_33_reg_2931                   |   36|   0|   36|          0|
    |ret_V_34_reg_2942                   |   34|   0|   43|          9|
    |ret_V_35_reg_3024                   |   58|   0|   58|          0|
    |ret_V_4_reg_2534                    |   82|   0|   82|          0|
    |rhs_s_reg_2805                      |   79|   0|   79|          0|
    |tmp_10_reg_2636                     |   76|   0|   76|          0|
    |tmp_11_reg_2641                     |    6|   0|    6|          0|
    |tmp_12_reg_2662                     |   77|   0|   77|          0|
    |tmp_13_reg_2668                     |   71|   0|   71|          0|
    |tmp_14_reg_2673                     |    6|   0|    6|          0|
    |tmp_15_reg_2739                     |   72|   0|   72|          0|
    |tmp_16_reg_2744                     |   40|   0|   40|          0|
    |tmp_17_reg_2973                     |   40|   0|   40|          0|
    |tmp_19_reg_3056                     |    1|   0|    1|          0|
    |tmp_21_reg_2861                     |    1|   0|    1|          0|
    |tmp_2_reg_2577                      |    6|   0|    6|          0|
    |tmp_3_reg_2598                      |   87|   0|   87|          0|
    |tmp_4_reg_2604                      |   81|   0|   81|          0|
    |tmp_6_reg_2514                      |   67|   0|   67|          0|
    |tmp_7_reg_2482                      |    1|   0|    1|          0|
    |tmp_8_reg_2609                      |    6|   0|    6|          0|
    |tmp_9_reg_2630                      |   82|   0|   82|          0|
    |tmp_s_reg_2572                      |   86|   0|   86|          0|
    |trunc_ln1347_2_reg_3041             |   56|   0|   56|          0|
    |trunc_ln1347_reg_3036               |   57|   0|   57|          0|
    |trunc_ln186_reg_3071                |   11|   0|   11|          0|
    |trunc_ln1_reg_2841                  |  129|   0|  129|          0|
    |trunc_ln2_reg_2856                  |   59|   0|   59|          0|
    |trunc_ln813_1_reg_2994              |   36|   0|   36|          0|
    |trunc_ln813_2_reg_2894              |   59|   0|   59|          0|
    |trunc_ln813_3_reg_2546              |   76|   0|   76|          0|
    |trunc_ln813_reg_2477                |   50|   0|   50|          0|
    |trunc_ln813_s_reg_2957              |   20|   0|   20|          0|
    |trunc_ln818_1_reg_2825              |   77|   0|   77|          0|
    |trunc_ln_reg_2820                   |   73|   0|   73|          0|
    |x_is_0_reg_2407                     |    1|   0|    1|          0|
    |x_is_1_reg_2391                     |    1|   0|    1|          0|
    |x_is_neg_reg_2413                   |    1|   0|    1|          0|
    |x_is_p1_reg_2397                    |    1|   0|    1|          0|
    |z2_V_reg_2502                       |   73|   0|   73|          0|
    |z4_V_reg_2566                       |   92|   0|   92|          0|
    |zext_ln541_reg_2381                 |    6|   0|   64|         58|
    |Z2_V_reg_2904                       |   64|  32|    8|          0|
    |a_V_1_reg_2508                      |   64|  32|    6|          0|
    |a_V_2_reg_2540                      |   64|  32|    6|          0|
    |a_V_reg_2471                        |   64|  32|    4|          0|
    |and_ln18_reg_2437                   |   64|  32|    1|          0|
    |b_exp_2_reg_2427                    |   64|  32|   12|          0|
    |exp_Z1_V_reg_2999                   |   64|  32|   58|          0|
    |exp_Z2P_m_1_V_reg_2967              |   64|  32|   44|          0|
    |icmp_ln1654_reg_2872                |   64|  32|    1|          0|
    |m_diff_hi_V_reg_2899                |   64|  32|    8|          0|
    |mul_ln838_reg_2464                  |   64|  32|   54|          0|
    |or_ln1039_2_reg_2459                |   64|  32|    1|          0|
    |or_ln18_reg_2453                    |   64|  32|    1|          0|
    |or_ln407_reg_2421                   |   64|  32|    1|          0|
    |p_Result_20_reg_2851                |   64|  32|    1|          0|
    |ret_V_32_reg_2882                   |   64|  32|   13|          0|
    |ret_V_33_reg_2931                   |   64|  32|   36|          0|
    |ret_V_34_reg_2942                   |   64|  32|   43|          9|
    |ret_V_4_reg_2534                    |   64|  32|   82|          0|
    |tmp_10_reg_2636                     |   64|  32|   76|          0|
    |tmp_11_reg_2641                     |   64|  32|    6|          0|
    |tmp_12_reg_2662                     |   64|  32|   77|          0|
    |tmp_13_reg_2668                     |   64|  32|   71|          0|
    |tmp_14_reg_2673                     |   64|  32|    6|          0|
    |tmp_15_reg_2739                     |   64|  32|   72|          0|
    |tmp_17_reg_2973                     |   64|  32|   40|          0|
    |tmp_21_reg_2861                     |   64|  32|    1|          0|
    |tmp_2_reg_2577                      |   64|  32|    6|          0|
    |tmp_3_reg_2598                      |   64|  32|   87|          0|
    |tmp_4_reg_2604                      |   64|  32|   81|          0|
    |tmp_6_reg_2514                      |   64|  32|   67|          0|
    |tmp_7_reg_2482                      |   64|  32|    1|          0|
    |tmp_8_reg_2609                      |   64|  32|    6|          0|
    |tmp_9_reg_2630                      |   64|  32|   82|          0|
    |tmp_s_reg_2572                      |   64|  32|   86|          0|
    |trunc_ln2_reg_2856                  |   64|  32|   59|          0|
    |trunc_ln813_3_reg_2546              |   64|  32|   76|          0|
    |trunc_ln813_reg_2477                |   64|  32|   50|          0|
    |x_is_0_reg_2407                     |   64|  32|    1|          0|
    |x_is_neg_reg_2413                   |   64|  32|    1|          0|
    |x_is_p1_reg_2397                    |   64|  32|    1|          0|
    |z2_V_reg_2502                       |   64|  32|   73|          0|
    |z4_V_reg_2566                       |   64|  32|   92|          0|
    |zext_ln541_reg_2381                 |   64|  32|   64|         58|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 7653|1408| 6466|        134|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  pow_generic<double>|  return value|
|base_r     |   in|   64|     ap_none|               base_r|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 86


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 86
* Pipeline : 1
  Pipeline-0 : II = 1, D = 86, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 87 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %base_read" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 88 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 89 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%bs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 90 'partselect' 'bs_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%bs_sig_V = trunc i64 %data_V"   --->   Operation 91 'trunc' 'bs_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (2.89ns)   --->   "%icmp_ln1019 = icmp_eq  i52 %bs_sig_V, i52 0"   --->   Operation 92 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 51"   --->   Operation 93 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_18 = trunc i64 %data_V"   --->   Operation 94 'trunc' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%index0_V = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 46, i32 51"   --->   Operation 95 'partselect' 'index0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %index0_V"   --->   Operation 96 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i64 0, i64 %zext_ln541" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 97 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 98 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 6.56>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %bs_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 99 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.63ns)   --->   "%b_exp = add i12 %zext_ln515, i12 3073" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 100 'add' 'b_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.99ns)   --->   "%icmp_ln369 = icmp_eq  i12 %b_exp, i12 0" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 101 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.97ns)   --->   "%x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln1019" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 102 'and' 'x_is_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%xor_ln970 = xor i1 %p_Result_15, i1 1"   --->   Operation 103 'xor' 'xor_ln970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln970" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 104 'and' 'x_is_p1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (1.88ns)   --->   "%icmp_ln1019_1 = icmp_eq  i11 %bs_exp_V, i11 2047"   --->   Operation 105 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln1023 = xor i1 %icmp_ln1019, i1 1"   --->   Operation 106 'xor' 'xor_ln1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln1019_1, i1 %xor_ln1023" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 107 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (1.88ns)   --->   "%x_is_0 = icmp_eq  i11 %bs_exp_V, i11 0"   --->   Operation 108 'icmp' 'x_is_0' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.97ns)   --->   "%x_is_inf = and i1 %icmp_ln1019_1, i1 %icmp_ln1019" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 109 'and' 'x_is_inf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%or_ln386 = or i1 %x_is_0, i1 %x_is_inf" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 110 'or' 'or_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%xor_ln386 = xor i1 %or_ln386, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 111 'xor' 'xor_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_neg = and i1 %p_Result_15, i1 %xor_ln386" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 112 'and' 'x_is_neg' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.97ns)   --->   "%or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 113 'or' 'or_ln407' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.63ns)   --->   "%b_exp_1 = add i12 %zext_ln515, i12 3074" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515]   --->   Operation 114 'add' 'b_exp_1' <Predicate = (p_Result_4)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.69ns)   --->   "%b_exp_2 = select i1 %p_Result_4, i12 %b_exp_1, i12 %b_exp" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 115 'select' 'b_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 116 [1/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 116 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%or_ln371 = or i1 %x_is_1, i1 %x_is_NaN" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 117 'or' 'or_ln371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln371 = xor i1 %or_ln371, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 118 'xor' 'xor_ln371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln18 = and i1 %x_is_inf, i1 %xor_ln371" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 119 'and' 'and_ln18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_18, i1 0"   --->   Operation 120 'bitconcatenate' 'p_Result_19' <Predicate = (!p_Result_4 & !or_ln407)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%r_V_22 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_18"   --->   Operation 121 'bitconcatenate' 'r_V_22' <Predicate = (p_Result_4 & !or_ln407)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i53 %r_V_22"   --->   Operation 122 'zext' 'zext_ln1488' <Predicate = (p_Result_4 & !or_ln407)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.94ns)   --->   "%b_frac_V_1 = select i1 %p_Result_4, i54 %zext_ln1488, i54 %p_Result_19" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 123 'select' 'b_frac_V_1' <Predicate = (!or_ln407)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln838 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 124 'zext' 'zext_ln838' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_3 : Operation 125 [5/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 125 'mul' 'mul_ln838' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_2)   --->   "%xor_ln407 = xor i1 %or_ln407, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 126 'xor' 'xor_ln407' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_2)   --->   "%and_ln371 = and i1 %p_Result_15, i1 %xor_ln407" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 127 'and' 'and_ln371' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_2)   --->   "%and_ln371_1 = and i1 %and_ln371, i1 %x_is_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 128 'and' 'and_ln371_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.97ns)   --->   "%or_ln18 = or i1 %x_is_1, i1 %icmp_ln1019_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 129 'or' 'or_ln18' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1039_2 = or i1 %and_ln18, i1 %and_ln371_1"   --->   Operation 130 'or' 'or_ln1039_2' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 131 [4/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 131 'mul' 'mul_ln838' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 132 [3/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 132 'mul' 'mul_ln838' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 133 [2/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 133 'mul' 'mul_ln838' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 134 [1/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 134 'mul' 'mul_ln838' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%a_V = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln838, i32 50, i32 53"   --->   Operation 135 'partselect' 'a_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i54 %mul_ln838"   --->   Operation 136 'trunc' 'trunc_ln813' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln838, i32 53"   --->   Operation 137 'bitselect' 'tmp_7' <Predicate = (!or_ln407)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%z1_V = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln838, i17 0"   --->   Operation 138 'bitconcatenate' 'z1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i4 %a_V"   --->   Operation 139 'zext' 'zext_ln1271' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i71 %z1_V"   --->   Operation 140 'zext' 'zext_ln1273' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 141 [5/5] (6.97ns)   --->   "%r_V_23 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 141 'mul' 'r_V_23' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 142 [4/5] (6.97ns)   --->   "%r_V_23 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 142 'mul' 'r_V_23' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 143 [3/5] (6.97ns)   --->   "%r_V_23 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 143 'mul' 'r_V_23' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 144 [2/5] (6.97ns)   --->   "%r_V_23 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 144 'mul' 'r_V_23' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 145 [1/5] (6.97ns)   --->   "%r_V_23 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 145 'mul' 'r_V_23' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.81>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1488_cast = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5 16, i54 %mul_ln838, i16 0"   --->   Operation 146 'bitconcatenate' 'zext_ln1488_cast' <Predicate = (!tmp_7 & !or_ln407)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5 16, i54 %mul_ln838, i17 0"   --->   Operation 147 'bitconcatenate' 'tmp_5' <Predicate = (tmp_7 & !or_ln407)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i75 %zext_ln1488_cast"   --->   Operation 148 'zext' 'zext_ln1488_1' <Predicate = (!tmp_7 & !or_ln407)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (1.15ns)   --->   "%select_ln1488 = select i1 %tmp_7, i76 %tmp_5, i76 %zext_ln1488_1"   --->   Operation 149 'select' 'select_ln1488' <Predicate = (!or_ln407)> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln813, i25 0"   --->   Operation 150 'bitconcatenate' 'lhs' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i75 %lhs"   --->   Operation 151 'zext' 'zext_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_24 = add i76 %zext_ln1347, i76 %select_ln1488"   --->   Operation 152 'add' 'ret_V_24' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i75 %r_V_23"   --->   Operation 153 'zext' 'zext_ln1348' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (5.65ns) (root node of TernaryAdder)   --->   "%ret_V_2 = sub i76 %ret_V_24, i76 %zext_ln1348"   --->   Operation 154 'sub' 'ret_V_2' <Predicate = (!or_ln407)> <Delay = 5.65> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%z2_V = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %ret_V_2, i32 3, i32 75"   --->   Operation 155 'partselect' 'z2_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%a_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %ret_V_2, i32 70, i32 75"   --->   Operation 156 'partselect' 'a_V_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %ret_V_2, i32 3, i32 69"   --->   Operation 157 'partselect' 'tmp_6' <Predicate = (!or_ln407)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i6 %a_V_1"   --->   Operation 158 'zext' 'zext_ln1271_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i73 %z2_V"   --->   Operation 159 'zext' 'zext_ln1273_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_14 : Operation 160 [5/5] (6.97ns)   --->   "%r_V_24 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1"   --->   Operation 160 'mul' 'r_V_24' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 161 [4/5] (6.97ns)   --->   "%r_V_24 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1"   --->   Operation 161 'mul' 'r_V_24' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 162 [3/5] (6.97ns)   --->   "%r_V_24 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1"   --->   Operation 162 'mul' 'r_V_24' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 163 [2/5] (6.97ns)   --->   "%r_V_24 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1"   --->   Operation 163 'mul' 'r_V_24' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.97>
ST_18 : Operation 164 [1/5] (6.97ns)   --->   "%r_V_24 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1"   --->   Operation 164 'mul' 'r_V_24' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.83>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i73 %z2_V"   --->   Operation 165 'zext' 'zext_ln818' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i5.i76, i5 16, i76 %zext_ln818"   --->   Operation 166 'bitconcatenate' 'eZ' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_6, i14 0"   --->   Operation 167 'bitconcatenate' 'lhs_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i81 %lhs_2"   --->   Operation 168 'zext' 'zext_ln1347_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i81 %eZ"   --->   Operation 169 'zext' 'zext_ln813' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_25 = add i82 %zext_ln1347_1, i82 %zext_ln813"   --->   Operation 170 'add' 'ret_V_25' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "%rhs_3 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %r_V_24, i1 0"   --->   Operation 171 'bitconcatenate' 'rhs_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1348_1 = zext i80 %rhs_3"   --->   Operation 172 'zext' 'zext_ln1348_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (5.83ns) (root node of TernaryAdder)   --->   "%ret_V_4 = sub i82 %ret_V_25, i82 %zext_ln1348_1"   --->   Operation 173 'sub' 'ret_V_4' <Predicate = (!or_ln407)> <Delay = 5.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%a_V_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %ret_V_4, i32 76, i32 81"   --->   Operation 174 'partselect' 'a_V_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln813_3 = trunc i82 %ret_V_4"   --->   Operation 175 'trunc' 'trunc_ln813_3' <Predicate = (!or_ln407)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.97>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%z3_V = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %ret_V_4, i1 0"   --->   Operation 176 'bitconcatenate' 'z3_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i6 %a_V_2"   --->   Operation 177 'zext' 'zext_ln1271_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i83 %z3_V"   --->   Operation 178 'zext' 'zext_ln1273_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_20 : Operation 179 [5/5] (6.97ns)   --->   "%r_V_25 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 179 'mul' 'r_V_25' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 180 [4/5] (6.97ns)   --->   "%r_V_25 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 180 'mul' 'r_V_25' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.97>
ST_22 : Operation 181 [3/5] (6.97ns)   --->   "%r_V_25 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 181 'mul' 'r_V_25' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 182 [2/5] (6.97ns)   --->   "%r_V_25 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 182 'mul' 'r_V_25' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.97>
ST_24 : Operation 183 [1/5] (6.97ns)   --->   "%r_V_25 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 183 'mul' 'r_V_25' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13 4096, i82 %ret_V_4, i1 0"   --->   Operation 184 'bitconcatenate' 'eZ_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln813_3, i25 0"   --->   Operation 185 'bitconcatenate' 'lhs_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1347_2 = zext i101 %lhs_4"   --->   Operation 186 'zext' 'zext_ln1347_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i96 %eZ_1"   --->   Operation 187 'zext' 'zext_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_26 = add i102 %zext_ln1347_2, i102 %zext_ln813_1"   --->   Operation 188 'add' 'ret_V_26' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%rhs_6 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %r_V_25, i6 0"   --->   Operation 189 'bitconcatenate' 'rhs_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1348_2 = zext i95 %rhs_6"   --->   Operation 190 'zext' 'zext_ln1348_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (6.41ns) (root node of TernaryAdder)   --->   "%ret_V_6 = sub i102 %ret_V_26, i102 %zext_ln1348_2"   --->   Operation 191 'sub' 'ret_V_6' <Predicate = (!or_ln407)> <Delay = 6.41> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%z4_V = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %ret_V_6, i32 10, i32 101"   --->   Operation 192 'partselect' 'z4_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_s = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %ret_V_6, i32 10, i32 95"   --->   Operation 193 'partselect' 'tmp_s' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %ret_V_6, i32 96, i32 101"   --->   Operation 194 'partselect' 'tmp_2' <Predicate = (!or_ln407)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i6 %tmp_2"   --->   Operation 195 'zext' 'zext_ln1271_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i92 %z4_V"   --->   Operation 196 'zext' 'zext_ln1273_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_26 : Operation 197 [5/5] (6.97ns)   --->   "%r_V_26 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4"   --->   Operation 197 'mul' 'r_V_26' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 198 [4/5] (6.97ns)   --->   "%r_V_26 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4"   --->   Operation 198 'mul' 'r_V_26' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 199 [3/5] (6.97ns)   --->   "%r_V_26 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4"   --->   Operation 199 'mul' 'r_V_26' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 200 [2/5] (6.97ns)   --->   "%r_V_26 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4"   --->   Operation 200 'mul' 'r_V_26' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.97>
ST_30 : Operation 201 [1/5] (6.97ns)   --->   "%r_V_26 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4"   --->   Operation 201 'mul' 'r_V_26' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.97>
ST_31 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln818_1 = zext i92 %z4_V"   --->   Operation 202 'zext' 'zext_ln818_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i102, i8 128, i102 %zext_ln818_1"   --->   Operation 203 'bitconcatenate' 'eZ_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_s, i34 0"   --->   Operation 204 'bitconcatenate' 'lhs_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1347_3 = zext i120 %lhs_6"   --->   Operation 205 'zext' 'zext_ln1347_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i110 %eZ_2"   --->   Operation 206 'zext' 'zext_ln813_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_27 = add i121 %zext_ln1347_3, i121 %zext_ln813_2"   --->   Operation 207 'add' 'ret_V_27' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 208 [1/1] (0.00ns)   --->   "%rhs_9 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %r_V_26, i11 0"   --->   Operation 208 'bitconcatenate' 'rhs_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1348_3 = zext i109 %rhs_9"   --->   Operation 209 'zext' 'zext_ln1348_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (6.97ns) (root node of TernaryAdder)   --->   "%ret_V_8 = sub i121 %ret_V_27, i121 %zext_ln1348_3"   --->   Operation 210 'sub' 'ret_V_8' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %ret_V_8, i32 34, i32 120"   --->   Operation 211 'partselect' 'tmp_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %ret_V_8, i32 34, i32 114"   --->   Operation 212 'partselect' 'tmp_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %ret_V_8, i32 115, i32 120"   --->   Operation 213 'partselect' 'tmp_8' <Predicate = (!or_ln407)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 6.97>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1271_5 = zext i6 %tmp_8"   --->   Operation 214 'zext' 'zext_ln1271_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i87 %tmp_3"   --->   Operation 215 'zext' 'zext_ln1273_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_32 : Operation 216 [5/5] (6.97ns)   --->   "%r_V_27 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5"   --->   Operation 216 'mul' 'r_V_27' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.97>
ST_33 : Operation 217 [4/5] (6.97ns)   --->   "%r_V_27 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5"   --->   Operation 217 'mul' 'r_V_27' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.97>
ST_34 : Operation 218 [3/5] (6.97ns)   --->   "%r_V_27 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5"   --->   Operation 218 'mul' 'r_V_27' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.97>
ST_35 : Operation 219 [2/5] (6.97ns)   --->   "%r_V_27 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5"   --->   Operation 219 'mul' 'r_V_27' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.97>
ST_36 : Operation 220 [1/5] (6.97ns)   --->   "%r_V_27 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5"   --->   Operation 220 'mul' 'r_V_27' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.12>
ST_37 : Operation 221 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23 4194304, i87 %tmp_3"   --->   Operation 221 'bitconcatenate' 'eZ_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 222 [1/1] (0.00ns)   --->   "%lhs_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_4, i44 0"   --->   Operation 222 'bitconcatenate' 'lhs_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1347_4 = zext i125 %lhs_8"   --->   Operation 223 'zext' 'zext_ln1347_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i110 %eZ_3"   --->   Operation 224 'zext' 'zext_ln813_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = add i126 %zext_ln1347_4, i126 %zext_ln813_3"   --->   Operation 225 'add' 'ret_V_28' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 226 [1/1] (0.00ns)   --->   "%rhs_12 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %r_V_27, i16 0"   --->   Operation 226 'bitconcatenate' 'rhs_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln1348_4 = zext i109 %rhs_12"   --->   Operation 227 'zext' 'zext_ln1348_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 228 [1/1] (7.12ns) (root node of TernaryAdder)   --->   "%ret_V_10 = sub i126 %ret_V_28, i126 %zext_ln1348_4"   --->   Operation 228 'sub' 'ret_V_10' <Predicate = (!or_ln407)> <Delay = 7.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %ret_V_10, i32 44, i32 125"   --->   Operation 229 'partselect' 'tmp_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %ret_V_10, i32 44, i32 119"   --->   Operation 230 'partselect' 'tmp_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %ret_V_10, i32 120, i32 125"   --->   Operation 231 'partselect' 'tmp_11' <Predicate = (!or_ln407)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 6.97>
ST_38 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1271_6 = zext i6 %tmp_11"   --->   Operation 232 'zext' 'zext_ln1271_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_38 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1273_8 = zext i82 %tmp_9"   --->   Operation 233 'zext' 'zext_ln1273_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_38 : Operation 234 [5/5] (6.97ns)   --->   "%r_V_28 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6"   --->   Operation 234 'mul' 'r_V_28' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.97>
ST_39 : Operation 235 [4/5] (6.97ns)   --->   "%r_V_28 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6"   --->   Operation 235 'mul' 'r_V_28' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.97>
ST_40 : Operation 236 [3/5] (6.97ns)   --->   "%r_V_28 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6"   --->   Operation 236 'mul' 'r_V_28' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.97>
ST_41 : Operation 237 [2/5] (6.97ns)   --->   "%r_V_28 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6"   --->   Operation 237 'mul' 'r_V_28' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.97>
ST_42 : Operation 238 [1/5] (6.97ns)   --->   "%r_V_28 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6"   --->   Operation 238 'mul' 'r_V_28' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.26>
ST_43 : Operation 239 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28 134217728, i82 %tmp_9"   --->   Operation 239 'bitconcatenate' 'eZ_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 240 [1/1] (0.00ns)   --->   "%lhs_10 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_10, i54 0"   --->   Operation 240 'bitconcatenate' 'lhs_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln1347_5 = zext i130 %lhs_10"   --->   Operation 241 'zext' 'zext_ln1347_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i110 %eZ_4"   --->   Operation 242 'zext' 'zext_ln813_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = add i131 %zext_ln1347_5, i131 %zext_ln813_4"   --->   Operation 243 'add' 'ret_V_29' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 244 [1/1] (0.00ns)   --->   "%rhs_15 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %r_V_28, i21 0"   --->   Operation 244 'bitconcatenate' 'rhs_15' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln1348_5 = zext i109 %rhs_15"   --->   Operation 245 'zext' 'zext_ln1348_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 246 [1/1] (7.26ns) (root node of TernaryAdder)   --->   "%ret_V_12 = sub i131 %ret_V_29, i131 %zext_ln1348_5"   --->   Operation 246 'sub' 'ret_V_12' <Predicate = (!or_ln407)> <Delay = 7.26> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %ret_V_12, i32 54, i32 130"   --->   Operation 247 'partselect' 'tmp_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %ret_V_12, i32 54, i32 124"   --->   Operation 248 'partselect' 'tmp_13' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %ret_V_12, i32 125, i32 130"   --->   Operation 249 'partselect' 'tmp_14' <Predicate = (!or_ln407)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 6.97>
ST_44 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln1271_7 = zext i6 %tmp_14"   --->   Operation 250 'zext' 'zext_ln1271_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_44 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1273_9 = zext i77 %tmp_12"   --->   Operation 251 'zext' 'zext_ln1273_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_44 : Operation 252 [5/5] (6.97ns)   --->   "%r_V_29 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7"   --->   Operation 252 'mul' 'r_V_29' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.97>
ST_45 : Operation 253 [4/5] (6.97ns)   --->   "%r_V_29 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7"   --->   Operation 253 'mul' 'r_V_29' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.97>
ST_46 : Operation 254 [3/5] (6.97ns)   --->   "%r_V_29 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7"   --->   Operation 254 'mul' 'r_V_29' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.97>
ST_47 : Operation 255 [2/5] (6.97ns)   --->   "%r_V_29 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7"   --->   Operation 255 'mul' 'r_V_29' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.97>
ST_48 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i12 %b_exp_2"   --->   Operation 256 'sext' 'sext_ln813' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_48 : Operation 257 [5/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 257 'mul' 'Elog2_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 258 [1/5] (6.97ns)   --->   "%r_V_29 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7"   --->   Operation 258 'mul' 'r_V_29' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.42>
ST_49 : Operation 259 [4/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 259 'mul' 'Elog2_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 260 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i64 0, i64 %zext_ln541" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 260 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 261 [2/2] (3.25ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 261 'load' 'log_sum_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_49 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i4 %a_V"   --->   Operation 262 'zext' 'zext_ln541_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 263 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i64 0, i64 %zext_ln541_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 263 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 264 [2/2] (3.25ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 264 'load' 'logn_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_49 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln541_6 = zext i6 %a_V_1"   --->   Operation 265 'zext' 'zext_ln541_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 266 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i64 0, i64 %zext_ln541_6" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 266 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 267 [2/2] (3.25ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 267 'load' 'logn_V_1' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_49 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln541_7 = zext i6 %a_V_2"   --->   Operation 268 'zext' 'zext_ln541_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 269 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i64 0, i64 %zext_ln541_7" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 269 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 270 [2/2] (3.25ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 270 'load' 'logn_V_2' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_49 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln541_8 = zext i6 %tmp_2"   --->   Operation 271 'zext' 'zext_ln541_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 272 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i64 0, i64 %zext_ln541_8" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 272 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 273 [2/2] (3.25ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 273 'load' 'logn_V_3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_49 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln541_9 = zext i6 %tmp_8"   --->   Operation 274 'zext' 'zext_ln541_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 275 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i64 0, i64 %zext_ln541_9" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 275 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 276 [2/2] (3.25ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 276 'load' 'logn_V_4' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_49 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln541_10 = zext i6 %tmp_11"   --->   Operation 277 'zext' 'zext_ln541_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 278 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i64 0, i64 %zext_ln541_10" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 278 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 279 [2/2] (3.25ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 279 'load' 'logn_V_5' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_49 : Operation 280 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33 4294967296, i77 %tmp_12"   --->   Operation 280 'bitconcatenate' 'eZ_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 281 [1/1] (0.00ns)   --->   "%lhs_12 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_13, i64 0"   --->   Operation 281 'bitconcatenate' 'lhs_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1347_6 = zext i135 %lhs_12"   --->   Operation 282 'zext' 'zext_ln1347_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i110 %eZ_5"   --->   Operation 283 'zext' 'zext_ln813_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_30 = add i136 %zext_ln1347_6, i136 %zext_ln813_5"   --->   Operation 284 'add' 'ret_V_30' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 285 [1/1] (0.00ns)   --->   "%rhs_18 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %r_V_29, i26 0"   --->   Operation 285 'bitconcatenate' 'rhs_18' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln1348_6 = zext i109 %rhs_18"   --->   Operation 286 'zext' 'zext_ln1348_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 287 [1/1] (7.42ns) (root node of TernaryAdder)   --->   "%ret_V_14 = sub i136 %ret_V_30, i136 %zext_ln1348_6"   --->   Operation 287 'sub' 'ret_V_14' <Predicate = (!or_ln407)> <Delay = 7.42> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln541_11 = zext i6 %tmp_14"   --->   Operation 288 'zext' 'zext_ln541_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 289 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i64 0, i64 %zext_ln541_11" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 289 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 290 [2/2] (3.25ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 290 'load' 'logn_V_6' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_49 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %ret_V_14, i32 64, i32 135"   --->   Operation 291 'partselect' 'tmp_15' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %ret_V_14, i32 96, i32 135"   --->   Operation 292 'partselect' 'tmp_16' <Predicate = (!or_ln407)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 7.28>
ST_50 : Operation 293 [3/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 293 'mul' 'Elog2_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 294 [1/2] (3.25ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 294 'load' 'log_sum_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_50 : Operation 295 [1/2] (3.25ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 295 'load' 'logn_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_50 : Operation 296 [1/2] (3.25ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 296 'load' 'logn_V_1' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_50 : Operation 297 [1/2] (3.25ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 297 'load' 'logn_V_2' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_50 : Operation 298 [1/2] (3.25ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 298 'load' 'logn_V_3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_50 : Operation 299 [1/2] (3.25ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 299 'load' 'logn_V_4' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_50 : Operation 300 [1/2] (3.25ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 300 'load' 'logn_V_5' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_50 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i82 %logn_V_5" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 301 'zext' 'zext_ln223_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 302 [1/2] (3.25ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 302 'load' 'logn_V_6' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_50 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln223_6 = zext i77 %logn_V_6" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 303 'zext' 'zext_ln223_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 304 [1/1] (4.03ns)   --->   "%add_ln813_4 = add i83 %zext_ln223_5, i83 %zext_ln223_6"   --->   Operation 304 'add' 'add_ln813_4' <Predicate = (!or_ln407)> <Delay = 4.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i40 %tmp_16"   --->   Operation 305 'zext' 'zext_ln1270_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 306 [2/2] (6.91ns)   --->   "%r_V_30 = mul i80 %zext_ln1270_2, i80 %zext_ln1270_2"   --->   Operation 306 'mul' 'r_V_30' <Predicate = (!or_ln407)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.97>
ST_51 : Operation 307 [2/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 307 'mul' 'Elog2_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i105 %logn_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 308 'zext' 'zext_ln223' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i102 %logn_V_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 309 'zext' 'zext_ln223_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i97 %logn_V_2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 310 'zext' 'zext_ln223_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i92 %logn_V_3" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 311 'zext' 'zext_ln223_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i87 %logn_V_4" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 312 'zext' 'zext_ln223_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 313 [1/1] (4.80ns)   --->   "%add_ln813 = add i109 %zext_ln223, i109 %log_sum_V"   --->   Operation 313 'add' 'add_ln813' <Predicate = (!or_ln407)> <Delay = 4.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 314 [1/1] (4.60ns)   --->   "%add_ln813_1 = add i103 %zext_ln223_1, i103 %zext_ln223_2"   --->   Operation 314 'add' 'add_ln813_1' <Predicate = (!or_ln407)> <Delay = 4.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3 = add i93 %zext_ln223_3, i93 %zext_ln223_4"   --->   Operation 315 'add' 'add_ln813_3' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i83 %add_ln813_4"   --->   Operation 316 'zext' 'zext_ln813_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 317 [1/1] (6.15ns) (root node of TernaryAdder)   --->   "%add_ln813_5 = add i93 %zext_ln813_7, i93 %add_ln813_3"   --->   Operation 317 'add' 'add_ln813_5' <Predicate = (!or_ln407)> <Delay = 6.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 318 [1/2] (6.91ns)   --->   "%r_V_30 = mul i80 %zext_ln1270_2, i80 %zext_ln1270_2"   --->   Operation 318 'mul' 'r_V_30' <Predicate = (!or_ln407)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 319 [1/1] (0.00ns)   --->   "%rhs_s = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %r_V_30, i32 1, i32 79"   --->   Operation 319 'partselect' 'rhs_s' <Predicate = (!or_ln407)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 6.97>
ST_52 : Operation 320 [1/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 320 'mul' 'Elog2_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln813_6 = zext i103 %add_ln813_1"   --->   Operation 321 'zext' 'zext_ln813_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2 = add i109 %zext_ln813_6, i109 %add_ln813"   --->   Operation 322 'add' 'add_ln813_2' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln813_8 = zext i93 %add_ln813_5"   --->   Operation 323 'zext' 'zext_ln813_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 324 [1/1] (6.62ns) (root node of TernaryAdder)   --->   "%log_sum_V_1 = add i109 %zext_ln813_8, i109 %add_ln813_2"   --->   Operation 324 'add' 'log_sum_V_1' <Predicate = (!or_ln407)> <Delay = 6.62> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 325 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_15, i45 0"   --->   Operation 325 'bitconcatenate' 'lhs_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln1348_7 = zext i117 %lhs_V"   --->   Operation 326 'zext' 'zext_ln1348_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln1348_8 = zext i79 %rhs_s"   --->   Operation 327 'zext' 'zext_ln1348_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 328 [1/1] (5.03ns)   --->   "%ret_V = sub i118 %zext_ln1348_7, i118 %zext_ln1348_8"   --->   Operation 328 'sub' 'ret_V' <Predicate = (!or_ln407)> <Delay = 5.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %ret_V, i32 45, i32 117"   --->   Operation 329 'partselect' 'trunc_ln' <Predicate = (!or_ln407)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 6.94>
ST_53 : Operation 330 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2_V, i30 0"   --->   Operation 330 'bitconcatenate' 'lhs_V_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_53 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i109 %log_sum_V_1"   --->   Operation 331 'sext' 'sext_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_53 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_15 = add i120 %lhs_V_2, i120 %sext_ln1347"   --->   Operation 332 'add' 'ret_V_15' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i73 %trunc_ln"   --->   Operation 333 'sext' 'sext_ln1347_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_53 : Operation 334 [1/1] (6.94ns) (root node of TernaryAdder)   --->   "%ret_V_16 = add i120 %ret_V_15, i120 %sext_ln1347_1"   --->   Operation 334 'add' 'ret_V_16' <Predicate = (!or_ln407)> <Delay = 6.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i77 @_ssdm_op_PartSelect.i77.i120.i32.i32, i120 %ret_V_16, i32 43, i32 119"   --->   Operation 335 'partselect' 'trunc_ln818_1' <Predicate = (!or_ln407)> <Delay = 0.00>

State 54 <SV = 53> <Delay = 6.97>
ST_54 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i77 %trunc_ln818_1"   --->   Operation 336 'sext' 'sext_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_54 : Operation 337 [5/5] (6.97ns)   --->   "%m_frac_l_V = mul i130 %sext_ln813_1, i130 6755399441055744"   --->   Operation 337 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 338 [5/5] (6.97ns)   --->   "%r_V_31 = mul i130 %sext_ln813_1, i130 13510798882111488"   --->   Operation 338 'mul' 'r_V_31' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.97>
ST_55 : Operation 339 [4/5] (6.97ns)   --->   "%m_frac_l_V = mul i130 %sext_ln813_1, i130 6755399441055744"   --->   Operation 339 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 340 [4/5] (6.97ns)   --->   "%r_V_31 = mul i130 %sext_ln813_1, i130 13510798882111488"   --->   Operation 340 'mul' 'r_V_31' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.97>
ST_56 : Operation 341 [3/5] (6.97ns)   --->   "%m_frac_l_V = mul i130 %sext_ln813_1, i130 6755399441055744"   --->   Operation 341 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 342 [3/5] (6.97ns)   --->   "%r_V_31 = mul i130 %sext_ln813_1, i130 13510798882111488"   --->   Operation 342 'mul' 'r_V_31' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.97>
ST_57 : Operation 343 [2/5] (6.97ns)   --->   "%m_frac_l_V = mul i130 %sext_ln813_1, i130 6755399441055744"   --->   Operation 343 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 344 [2/5] (6.97ns)   --->   "%r_V_31 = mul i130 %sext_ln813_1, i130 13510798882111488"   --->   Operation 344 'mul' 'r_V_31' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.97>
ST_58 : Operation 345 [1/5] (6.97ns)   --->   "%m_frac_l_V = mul i130 %sext_ln813_1, i130 6755399441055744"   --->   Operation 345 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 346 [1/5] (6.97ns)   --->   "%r_V_31 = mul i130 %sext_ln813_1, i130 13510798882111488"   --->   Operation 346 'mul' 'r_V_31' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i129 @_ssdm_op_PartSelect.i129.i130.i32.i32, i130 %r_V_31, i32 1, i32 129"   --->   Operation 347 'partselect' 'trunc_ln1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_58 : Operation 348 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i130.i32.i32, i130 %r_V_31, i32 114, i32 129"   --->   Operation 348 'partselect' 'm_fix_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_58 : Operation 349 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i130.i32, i130 %r_V_31, i32 129"   --->   Operation 349 'bitselect' 'p_Result_20' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_58 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i130.i32.i32, i130 %r_V_31, i32 59, i32 117"   --->   Operation 350 'partselect' 'trunc_ln2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_58 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i130.i32, i130 %m_frac_l_V, i32 129"   --->   Operation 351 'bitselect' 'tmp_21' <Predicate = (!or_ln407)> <Delay = 0.00>

State 59 <SV = 58> <Delay = 3.49>
ST_59 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i16 %m_fix_hi_V"   --->   Operation 352 'sext' 'sext_ln1271' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_59 : Operation 353 [3/3] (1.05ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_32 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 353 'mul' 'r_V_32' <Predicate = (!or_ln407)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln1654 = sext i129 %trunc_ln1"   --->   Operation 354 'sext' 'sext_ln1654' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_59 : Operation 355 [1/1] (3.49ns)   --->   "%icmp_ln1654 = icmp_ne  i130 %sext_ln1654, i130 %m_frac_l_V"   --->   Operation 355 'icmp' 'icmp_ln1654' <Predicate = (!or_ln407)> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.05>
ST_60 : Operation 356 [2/3] (1.05ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_32 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 356 'mul' 'r_V_32' <Predicate = (!or_ln407)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 2.10>
ST_61 : Operation 357 [1/3] (0.00ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_32 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 357 'mul' 'r_V_32' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 358 [1/1] (0.00ns)   --->   "%rhs_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_20, i18 131072"   --->   Operation 358 'bitconcatenate' 'rhs_19' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_61 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i19 %rhs_19"   --->   Operation 359 'sext' 'sext_ln1347_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_61 : Operation 360 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_31 = add i31 %sext_ln1347_2, i31 %r_V_32"   --->   Operation 360 'add' 'ret_V_31' <Predicate = (!or_ln407)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 61> <Delay = 5.23>
ST_62 : Operation 361 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_31 = add i31 %sext_ln1347_2, i31 %r_V_32"   --->   Operation 361 'add' 'ret_V_31' <Predicate = (!or_ln407)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 362 [1/1] (0.00ns)   --->   "%ret_V_25_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_31, i32 18, i32 30"   --->   Operation 362 'partselect' 'ret_V_25_cast' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_62 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node ret_V_32)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_31, i32 30"   --->   Operation 363 'bitselect' 'p_Result_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_62 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln1003 = trunc i31 %ret_V_31"   --->   Operation 364 'trunc' 'trunc_ln1003' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_62 : Operation 365 [1/1] (2.43ns)   --->   "%icmp_ln1003 = icmp_eq  i18 %trunc_ln1003, i18 0"   --->   Operation 365 'icmp' 'icmp_ln1003' <Predicate = (!or_ln407)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 366 [1/1] (1.67ns)   --->   "%ret_V_18 = add i13 %ret_V_25_cast, i13 1"   --->   Operation 366 'add' 'ret_V_18' <Predicate = (!or_ln407)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node ret_V_32)   --->   "%select_ln1002 = select i1 %icmp_ln1003, i13 %ret_V_25_cast, i13 %ret_V_18"   --->   Operation 367 'select' 'select_ln1002' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 368 [1/1] (0.69ns) (out node of the LUT)   --->   "%ret_V_32 = select i1 %p_Result_9, i13 %select_ln1002, i13 %ret_V_25_cast"   --->   Operation 368 'select' 'ret_V_32' <Predicate = (!or_ln407)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.97>
ST_63 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i13 %ret_V_32"   --->   Operation 369 'sext' 'sext_ln1270' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_63 : Operation 370 [5/5] (6.97ns)   --->   "%r_V_16 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 370 'mul' 'r_V_16' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.97>
ST_64 : Operation 371 [4/5] (6.97ns)   --->   "%r_V_16 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 371 'mul' 'r_V_16' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.97>
ST_65 : Operation 372 [3/5] (6.97ns)   --->   "%r_V_16 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 372 'mul' 'r_V_16' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.97>
ST_66 : Operation 373 [2/5] (6.97ns)   --->   "%r_V_16 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 373 'mul' 'r_V_16' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.97>
ST_67 : Operation 374 [1/5] (6.97ns)   --->   "%r_V_16 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 374 'mul' 'r_V_16' <Predicate = (!or_ln407)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln813_2 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_16, i32 12, i32 70"   --->   Operation 375 'partselect' 'trunc_ln813_2' <Predicate = (!or_ln407)> <Delay = 0.00>

State 68 <SV = 67> <Delay = 6.64>
ST_68 : Operation 376 [1/1] (3.39ns)   --->   "%m_diff_V = sub i59 %trunc_ln2, i59 %trunc_ln813_2"   --->   Operation 376 'sub' 'm_diff_V' <Predicate = (!or_ln407)> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 377 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 377 'partselect' 'm_diff_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 378 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 378 'partselect' 'Z2_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 379 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 379 'partselect' 'Z3_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 380 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 380 'trunc' 'Z4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 381 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 381 'partselect' 'Z4_ind' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %Z4_ind"   --->   Operation 382 'zext' 'zext_ln541_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 383 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_3"   --->   Operation 383 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 384 [2/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 384 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_68 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i8 %Z3_V"   --->   Operation 385 'zext' 'zext_ln541_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 386 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_4"   --->   Operation 386 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 387 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 387 'load' 'f_Z3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 69 <SV = 68> <Delay = 5.92>
ST_69 : Operation 388 [1/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 388 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_69 : Operation 389 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load, i32 16, i32 25"   --->   Operation 389 'partselect' 'r' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i35 %Z4"   --->   Operation 390 'zext' 'zext_ln813_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln813_10 = zext i10 %r"   --->   Operation 391 'zext' 'zext_ln813_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 392 [1/1] (2.67ns)   --->   "%ret_V_33 = add i36 %zext_ln813_9, i36 %zext_ln813_10"   --->   Operation 392 'add' 'ret_V_33' <Predicate = (!or_ln407)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 393 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 393 'load' 'f_Z3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 70 <SV = 69> <Delay = 7.08>
ST_70 : Operation 394 [1/1] (0.00ns)   --->   "%ret_V_34 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 394 'bitconcatenate' 'ret_V_34' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_70 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i43 %ret_V_34"   --->   Operation 395 'zext' 'zext_ln1270' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_70 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i36 %ret_V_33"   --->   Operation 396 'zext' 'zext_ln1273_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_70 : Operation 397 [3/3] (7.08ns)   --->   "%r_V_18 = mul i79 %zext_ln1270, i79 %zext_ln1273_3"   --->   Operation 397 'mul' 'r_V_18' <Predicate = (!or_ln407)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.08>
ST_71 : Operation 398 [2/3] (7.08ns)   --->   "%r_V_18 = mul i79 %zext_ln1270, i79 %zext_ln1273_3"   --->   Operation 398 'mul' 'r_V_18' <Predicate = (!or_ln407)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.08>
ST_72 : Operation 399 [1/3] (7.08ns)   --->   "%r_V_18 = mul i79 %zext_ln1270, i79 %zext_ln1273_3"   --->   Operation 399 'mul' 'r_V_18' <Predicate = (!or_ln407)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln813_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_18, i32 59, i32 78"   --->   Operation 400 'partselect' 'trunc_ln813_s' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_72 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i8 %Z2_V"   --->   Operation 401 'zext' 'zext_ln541_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_72 : Operation 402 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i64 0, i64 %zext_ln541_5"   --->   Operation 402 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_72 : Operation 403 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 403 'load' 'f_Z2_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 73 <SV = 72> <Delay = 5.67>
ST_73 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln1347_7 = zext i43 %ret_V_34"   --->   Operation 404 'zext' 'zext_ln1347_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_73 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i20 %trunc_ln813_s"   --->   Operation 405 'zext' 'zext_ln813_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_73 : Operation 406 [1/1] (2.71ns)   --->   "%add_ln813_7 = add i36 %ret_V_33, i36 %zext_ln813_11"   --->   Operation 406 'add' 'add_ln813_7' <Predicate = (!or_ln407)> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i36 %add_ln813_7"   --->   Operation 407 'zext' 'zext_ln813_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_73 : Operation 408 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln813_12, i44 %zext_ln1347_7"   --->   Operation 408 'add' 'exp_Z2P_m_1_V' <Predicate = (!or_ln407)> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 409 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 409 'load' 'f_Z2_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_73 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 410 'partselect' 'tmp_17' <Predicate = (!or_ln407)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 5.66>
ST_74 : Operation 411 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_17"   --->   Operation 411 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_74 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 412 'zext' 'zext_ln1270_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_74 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 413 'zext' 'zext_ln1273_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_74 : Operation 414 [5/5] (5.66ns)   --->   "%r_V_20 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 414 'mul' 'r_V_20' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.66>
ST_75 : Operation 415 [4/5] (5.66ns)   --->   "%r_V_20 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 415 'mul' 'r_V_20' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.66>
ST_76 : Operation 416 [3/5] (5.66ns)   --->   "%r_V_20 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 416 'mul' 'r_V_20' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.66>
ST_77 : Operation 417 [2/5] (5.66ns)   --->   "%r_V_20 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 417 'mul' 'r_V_20' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.66>
ST_78 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i8 %m_diff_hi_V"   --->   Operation 418 'zext' 'zext_ln541_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_78 : Operation 419 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i64 0, i64 %zext_ln541_2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 419 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_78 : Operation 420 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 420 'load' 'exp_Z1_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_78 : Operation 421 [1/5] (5.66ns)   --->   "%r_V_20 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 421 'mul' 'r_V_20' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln813_1 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_20, i32 57, i32 92"   --->   Operation 422 'partselect' 'trunc_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>

State 79 <SV = 78> <Delay = 6.17>
ST_79 : Operation 423 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 423 'load' 'exp_Z1_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_79 : Operation 424 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_17, i2 0"   --->   Operation 424 'bitconcatenate' 'lhs_V_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_79 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln1347_8 = zext i51 %lhs_V_4"   --->   Operation 425 'zext' 'zext_ln1347_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_79 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i36 %trunc_ln813_1"   --->   Operation 426 'zext' 'zext_ln813_13' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_79 : Operation 427 [1/1] (2.98ns)   --->   "%add_ln813_9 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln813_13"   --->   Operation 427 'add' 'add_ln813_9' <Predicate = (!or_ln407)> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i44 %add_ln813_9"   --->   Operation 428 'zext' 'zext_ln813_14' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_79 : Operation 429 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln813_14, i52 %zext_ln1347_8"   --->   Operation 429 'add' 'exp_Z1P_m_1_l_V' <Predicate = (!or_ln407)> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 430 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 430 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_79 : Operation 431 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 431 'partselect' 'exp_Z1_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>

State 80 <SV = 79> <Delay = 5.66>
ST_80 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i50 %exp_Z1_hi_V"   --->   Operation 432 'zext' 'zext_ln1271_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_80 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 433 'zext' 'zext_ln1273_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_80 : Operation 434 [5/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 434 'mul' 'r_V' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.66>
ST_81 : Operation 435 [4/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 435 'mul' 'r_V' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.66>
ST_82 : Operation 436 [3/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 436 'mul' 'r_V' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.66>
ST_83 : Operation 437 [2/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 437 'mul' 'r_V' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.66>
ST_84 : Operation 438 [1/1] (3.36ns)   --->   "%ret_V_35 = add i58 %exp_Z1_V, i58 16"   --->   Operation 438 'add' 'ret_V_35' <Predicate = (!or_ln407)> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 439 [1/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 439 'mul' 'r_V' <Predicate = (!or_ln407)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i58 %ret_V_35"   --->   Operation 440 'trunc' 'trunc_ln1347' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_84 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln1347_2 = trunc i58 %ret_V_35"   --->   Operation 441 'trunc' 'trunc_ln1347_2' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>

State 85 <SV = 84> <Delay = 6.58>
ST_85 : Operation 442 [1/1] (0.00ns)   --->   "%lhs_V_7 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_35, i49 0"   --->   Operation 442 'bitconcatenate' 'lhs_V_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_85 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln1347_9 = zext i100 %r_V"   --->   Operation 443 'zext' 'zext_ln1347_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_85 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln1347_10 = zext i100 %r_V"   --->   Operation 444 'zext' 'zext_ln1347_10' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_85 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1347, i49 0"   --->   Operation 445 'bitconcatenate' 'trunc_ln3' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_85 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln1347_11 = zext i100 %r_V"   --->   Operation 446 'zext' 'zext_ln1347_11' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_85 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln1347_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1347_2, i49 0"   --->   Operation 447 'bitconcatenate' 'trunc_ln1347_1' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_85 : Operation 448 [1/1] (4.75ns)   --->   "%ret_V_23 = add i107 %lhs_V_7, i107 %zext_ln1347_9"   --->   Operation 448 'add' 'ret_V_23' <Predicate = (!or_ln407)> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 449 [1/1] (4.69ns)   --->   "%add_ln1347_1 = add i105 %trunc_ln1347_1, i105 %zext_ln1347_11"   --->   Operation 449 'add' 'add_ln1347_1' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 4.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 450 [1/1] (4.72ns)   --->   "%add_ln1347_2 = add i106 %trunc_ln3, i106 %zext_ln1347_10"   --->   Operation 450 'add' 'add_ln1347_2' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 4.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_23, i32 106"   --->   Operation 451 'bitselect' 'tmp_19' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_85 : Operation 452 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 %ret_V_32, i13 8191"   --->   Operation 452 'add' 'r_exp_V' <Predicate = (!or_ln407)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 453 [1/1] (0.69ns)   --->   "%r_exp_V_2 = select i1 %tmp_19, i13 %ret_V_32, i13 %r_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 453 'select' 'r_exp_V_2' <Predicate = (!or_ln407)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 454 'partselect' 'tmp_20' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_85 : Operation 455 [1/1] (1.13ns)   --->   "%icmp_ln1035 = icmp_sgt  i3 %tmp_20, i3 0"   --->   Operation 455 'icmp' 'icmp_ln1035' <Predicate = (!or_ln407)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i13 %r_exp_V_2"   --->   Operation 456 'trunc' 'trunc_ln186' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00>

State 86 <SV = 85> <Delay = 6.03>
ST_86 : Operation 457 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_35"   --->   Operation 457 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%select_ln407 = select i1 %x_is_p1, i64 1, i64 nan" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 458 'select' 'select_ln407' <Predicate = (or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039_3)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %x_is_neg, i63 4607182418800017408"   --->   Operation 459 'bitconcatenate' 'p_Result_s' <Predicate = (!and_ln18 & or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_86 : Operation 460 [1/1] (0.00ns)   --->   "%p_Result_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %x_is_neg, i63 9218868437227405312"   --->   Operation 460 'bitconcatenate' 'p_Result_16' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_86 : Operation 461 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %x_is_neg, i63 0"   --->   Operation 461 'bitconcatenate' 'p_Result_17' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_86 : Operation 462 [1/1] (0.97ns)   --->   "%or_ln657 = or i1 %icmp_ln1654, i1 %icmp_ln1035" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 462 'or' 'or_ln657' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln182)   --->   "%xor_ln182 = xor i1 %tmp_21, i1 1"   --->   Operation 463 'xor' 'xor_ln182' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 464 [1/1] (2.09ns)   --->   "%icmp_ln1039 = icmp_slt  i13 %r_exp_V_2, i13 7170"   --->   Operation 464 'icmp' 'icmp_ln1039' <Predicate = (!or_ln407)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node p_Result_21)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1347_2, i32 54, i32 105"   --->   Operation 465 'partselect' 'tmp' <Predicate = (tmp_19 & !or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_86 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node p_Result_21)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1347_1, i32 53, i32 104"   --->   Operation 466 'partselect' 'tmp_1' <Predicate = (!tmp_19 & !or_ln1039_2 & !or_ln407)> <Delay = 0.00>
ST_86 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node p_Result_21)   --->   "%tmp_23 = select i1 %tmp_19, i52 %tmp, i52 %tmp_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 467 'select' 'tmp_23' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 468 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 %trunc_ln186, i11 1023"   --->   Operation 468 'add' 'out_exp_V' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 469 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Result_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %x_is_neg, i11 %out_exp_V, i52 %tmp_23"   --->   Operation 469 'bitconcatenate' 'p_Result_21' <Predicate = (!or_ln1039_2 & !or_ln407)> <Delay = 0.95>
ST_86 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_3)   --->   "%xor_ln18 = xor i1 %or_ln18, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 470 'xor' 'xor_ln18' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_3)   --->   "%and_ln1019 = and i1 %x_is_0, i1 %xor_ln18"   --->   Operation 471 'and' 'and_ln1019' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 472 [1/1] (0.97ns)   --->   "%or_ln1019 = or i1 %or_ln18, i1 %x_is_0"   --->   Operation 472 'or' 'or_ln1019' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln657)   --->   "%xor_ln1019 = xor i1 %or_ln1019, i1 1"   --->   Operation 473 'xor' 'xor_ln1019' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 474 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln657 = and i1 %or_ln657, i1 %xor_ln1019" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 474 'and' 'and_ln657' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 475 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln182 = and i1 %and_ln657, i1 %xor_ln182"   --->   Operation 475 'and' 'and_ln182' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039)   --->   "%and_ln182_1 = and i1 %and_ln657, i1 %tmp_21"   --->   Operation 476 'and' 'and_ln182_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039)   --->   "%or_ln657_1 = or i1 %or_ln1019, i1 %or_ln657" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 477 'or' 'or_ln657_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039)   --->   "%xor_ln657 = xor i1 %or_ln657_1, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 478 'xor' 'xor_ln657' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039)   --->   "%and_ln1039 = and i1 %icmp_ln1039, i1 %xor_ln657"   --->   Operation 479 'and' 'and_ln1039' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 480 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1039 = or i1 %and_ln1039, i1 %and_ln182_1"   --->   Operation 480 'or' 'or_ln1039' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039_2)   --->   "%select_ln1039 = select i1 %and_ln182, i64 %p_Result_16, i64 %p_Result_17"   --->   Operation 481 'select' 'select_ln1039' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node or_ln1039_3)   --->   "%or_ln1039_1 = or i1 %and_ln182, i1 %and_ln1019"   --->   Operation 482 'or' 'or_ln1039_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039_3)   --->   "%select_ln1039_1 = select i1 %and_ln18, i64 %p_Result_16, i64 %p_Result_s"   --->   Operation 483 'select' 'select_ln1039_1' <Predicate = (or_ln1039_2 & !or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 484 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1039_2 = select i1 %or_ln1039, i64 %p_Result_17, i64 %select_ln1039"   --->   Operation 484 'select' 'select_ln1039_2' <Predicate = (!or_ln407)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 485 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1039_3 = or i1 %or_ln1039, i1 %or_ln1039_1"   --->   Operation 485 'or' 'or_ln1039_3' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 486 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1039_3 = select i1 %or_ln1039_2, i64 %select_ln1039_1, i64 %p_Result_21"   --->   Operation 486 'select' 'select_ln1039_3' <Predicate = (!or_ln407)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%select_ln1039_4 = select i1 %or_ln1039_3, i64 %select_ln1039_2, i64 %select_ln1039_3"   --->   Operation 487 'select' 'select_ln1039_4' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%bitcast_ln1039 = bitcast i64 %select_ln1039_4"   --->   Operation 488 'bitcast' 'bitcast_ln1039' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_86 : Operation 489 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 %bitcast_ln1039" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 489 'select' 'select_ln407_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 490 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %select_ln407_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 490 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base_read                                                                  (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                                                     (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_15                                                                (bitselect     ) [ 011100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bs_exp_V                                                                   (partselect    ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bs_sig_V                                                                   (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1019                                                                (icmp          ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_4                                                                 (bitselect     ) [ 011100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_18                                                                (trunc         ) [ 011100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
index0_V                                                                   (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln541                                                                 (zext          ) [ 011111111111111111111111111111111111111111111111110000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr      (getelementptr ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln515                                                                 (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_exp                                                                      (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln369                                                                 (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_1                                                                     (and           ) [ 010100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln970                                                                  (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_p1                                                                    (and           ) [ 010111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln1019_1                                                              (icmp          ) [ 010100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln1023                                                                 (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_NaN                                                                   (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_0                                                                     (icmp          ) [ 010111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_is_inf                                                                   (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln386                                                                   (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln386                                                                  (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_neg                                                                   (and           ) [ 010111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
or_ln407                                                                   (or            ) [ 010111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
b_exp_1                                                                    (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_exp_2                                                                    (select        ) [ 010111111111111111111111111111111111111111111111100000000000000000000000000000000000000]
b_frac_tilde_inverse_V                                                     (load          ) [ 010100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln371                                                                   (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln371                                                                  (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln18                                                                   (and           ) [ 010111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_Result_19                                                                (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_22                                                                     (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488                                                                (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_frac_V_1                                                                 (select        ) [ 010011110000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln838                                                                 (zext          ) [ 010011110000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln407                                                                  (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln371                                                                  (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln371_1                                                                (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln18                                                                    (or            ) [ 010011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
or_ln1039_2                                                                (or            ) [ 010011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mul_ln838                                                                  (mul           ) [ 010000001111110000000000000000000000000000000000000000000000000000000000000000000000000]
a_V                                                                        (partselect    ) [ 010000001111111111111111111111111111111111111111110000000000000000000000000000000000000]
trunc_ln813                                                                (trunc         ) [ 010000001111110000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                                                                      (bitselect     ) [ 010000001111110000000000000000000000000000000000000000000000000000000000000000000000000]
z1_V                                                                       (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1271                                                                (zext          ) [ 010000000111100000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1273                                                                (zext          ) [ 010000000111100000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_23                                                                     (mul           ) [ 010000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_cast                                                           (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                                                                      (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_1                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1488                                                              (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs                                                                        (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347                                                                (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_24                                                                   (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348                                                                (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_2                                                                    (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z2_V                                                                       (partselect    ) [ 010000000000001111110000000000000000000000000000000000000000000000000000000000000000000]
a_V_1                                                                      (partselect    ) [ 010000000000001111111111111111111111111111111111110000000000000000000000000000000000000]
tmp_6                                                                      (partselect    ) [ 010000000000001111110000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1271_1                                                              (zext          ) [ 010000000000000111100000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1273_1                                                              (zext          ) [ 010000000000000111100000000000000000000000000000000000000000000000000000000000000000000]
r_V_24                                                                     (mul           ) [ 010000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818                                                                 (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ                                                                         (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_2                                                                      (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_1                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813                                                                 (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_25                                                                   (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_3                                                                      (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_1                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_4                                                                    (sub           ) [ 010000000000000000001111110000000000000000000000000000000000000000000000000000000000000]
a_V_2                                                                      (partselect    ) [ 010000000000000000001111111111111111111111111111110000000000000000000000000000000000000]
trunc_ln813_3                                                              (trunc         ) [ 010000000000000000001111110000000000000000000000000000000000000000000000000000000000000]
z3_V                                                                       (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1271_2                                                              (zext          ) [ 010000000000000000000111100000000000000000000000000000000000000000000000000000000000000]
zext_ln1273_2                                                              (zext          ) [ 010000000000000000000111100000000000000000000000000000000000000000000000000000000000000]
r_V_25                                                                     (mul           ) [ 010000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
eZ_1                                                                       (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_4                                                                      (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_2                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_1                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_26                                                                   (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_6                                                                      (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_2                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_6                                                                    (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z4_V                                                                       (partselect    ) [ 010000000000000000000000001111110000000000000000000000000000000000000000000000000000000]
tmp_s                                                                      (partselect    ) [ 010000000000000000000000001111110000000000000000000000000000000000000000000000000000000]
tmp_2                                                                      (partselect    ) [ 010000000000000000000000001111111111111111111111110000000000000000000000000000000000000]
zext_ln1271_4                                                              (zext          ) [ 010000000000000000000000000111100000000000000000000000000000000000000000000000000000000]
zext_ln1273_6                                                              (zext          ) [ 010000000000000000000000000111100000000000000000000000000000000000000000000000000000000]
r_V_26                                                                     (mul           ) [ 010000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
zext_ln818_1                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ_2                                                                       (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_6                                                                      (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_3                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_2                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_27                                                                   (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_9                                                                      (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_3                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_8                                                                    (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                                                                      (partselect    ) [ 010000000000000000000000000000001111110000000000000000000000000000000000000000000000000]
tmp_4                                                                      (partselect    ) [ 010000000000000000000000000000001111110000000000000000000000000000000000000000000000000]
tmp_8                                                                      (partselect    ) [ 010000000000000000000000000000001111111111111111110000000000000000000000000000000000000]
zext_ln1271_5                                                              (zext          ) [ 010000000000000000000000000000000111100000000000000000000000000000000000000000000000000]
zext_ln1273_7                                                              (zext          ) [ 010000000000000000000000000000000111100000000000000000000000000000000000000000000000000]
r_V_27                                                                     (mul           ) [ 010000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
eZ_3                                                                       (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_8                                                                      (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_4                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_3                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_28                                                                   (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_12                                                                     (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_4                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_10                                                                   (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                                                                      (partselect    ) [ 010000000000000000000000000000000000001111110000000000000000000000000000000000000000000]
tmp_10                                                                     (partselect    ) [ 010000000000000000000000000000000000001111110000000000000000000000000000000000000000000]
tmp_11                                                                     (partselect    ) [ 010000000000000000000000000000000000001111111111110000000000000000000000000000000000000]
zext_ln1271_6                                                              (zext          ) [ 010000000000000000000000000000000000000111100000000000000000000000000000000000000000000]
zext_ln1273_8                                                              (zext          ) [ 010000000000000000000000000000000000000111100000000000000000000000000000000000000000000]
r_V_28                                                                     (mul           ) [ 010000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
eZ_4                                                                       (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_10                                                                     (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_5                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_4                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_29                                                                   (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_15                                                                     (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_5                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_12                                                                   (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                                                                     (partselect    ) [ 010000000000000000000000000000000000000000001111110000000000000000000000000000000000000]
tmp_13                                                                     (partselect    ) [ 010000000000000000000000000000000000000000001111110000000000000000000000000000000000000]
tmp_14                                                                     (partselect    ) [ 010000000000000000000000000000000000000000001111110000000000000000000000000000000000000]
zext_ln1271_7                                                              (zext          ) [ 010000000000000000000000000000000000000000000111100000000000000000000000000000000000000]
zext_ln1273_9                                                              (zext          ) [ 010000000000000000000000000000000000000000000111100000000000000000000000000000000000000]
sext_ln813                                                                 (sext          ) [ 010000000000000000000000000000000000000000000000011110000000000000000000000000000000000]
r_V_29                                                                     (mul           ) [ 010000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr                 (getelementptr ) [ 010000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
zext_ln541_1                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr  (getelementptr ) [ 010000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
zext_ln541_6                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr  (getelementptr ) [ 010000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
zext_ln541_7                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr (getelementptr ) [ 010000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
zext_ln541_8                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr (getelementptr ) [ 010000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
zext_ln541_9                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr (getelementptr ) [ 010000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
zext_ln541_10                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr (getelementptr ) [ 010000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
eZ_5                                                                       (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_12                                                                     (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_6                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_5                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_30                                                                   (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_18                                                                     (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_6                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_14                                                                   (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln541_11                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr (getelementptr ) [ 010000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
tmp_15                                                                     (partselect    ) [ 010000000000000000000000000000000000000000000000001110000000000000000000000000000000000]
tmp_16                                                                     (partselect    ) [ 010000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
log_sum_V                                                                  (load          ) [ 010000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
logn_V                                                                     (load          ) [ 010000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
logn_V_1                                                                   (load          ) [ 010000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
logn_V_2                                                                   (load          ) [ 010000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
logn_V_3                                                                   (load          ) [ 010000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
logn_V_4                                                                   (load          ) [ 010000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
logn_V_5                                                                   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_5                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
logn_V_6                                                                   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_6                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813_4                                                                (add           ) [ 010000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
zext_ln1270_2                                                              (zext          ) [ 010000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
zext_ln223                                                                 (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_1                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_2                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_3                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_4                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813                                                                  (add           ) [ 010000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
add_ln813_1                                                                (add           ) [ 010000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
add_ln813_3                                                                (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_7                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813_5                                                                (add           ) [ 010000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
r_V_30                                                                     (mul           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_s                                                                      (partselect    ) [ 010000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
Elog2_V                                                                    (mul           ) [ 010000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
zext_ln813_6                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813_2                                                                (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_8                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
log_sum_V_1                                                                (add           ) [ 010000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
lhs_V                                                                      (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_7                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1348_8                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                                                                      (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                                                                   (partselect    ) [ 010000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
lhs_V_2                                                                    (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1347                                                                (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_15                                                                   (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1347_1                                                              (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_16                                                                   (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln818_1                                                              (partselect    ) [ 010000000000000000000000000000000000000000000000000000100000000000000000000000000000000]
sext_ln813_1                                                               (sext          ) [ 010000000000000000000000000000000000000000000000000000011110000000000000000000000000000]
m_frac_l_V                                                                 (mul           ) [ 010000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
r_V_31                                                                     (mul           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1                                                                  (partselect    ) [ 010000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
m_fix_hi_V                                                                 (partselect    ) [ 010000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
p_Result_20                                                                (bitselect     ) [ 010000000000000000000000000000000000000000000000000000000001110000000000000000000000000]
trunc_ln2                                                                  (partselect    ) [ 010000000000000000000000000000000000000000000000000000000001111111111000000000000000000]
tmp_21                                                                     (bitselect     ) [ 010000000000000000000000000000000000000000000000000000000001111111111111111111111111111]
sext_ln1271                                                                (sext          ) [ 010000000000000000000000000000000000000000000000000000000000110000000000000000000000000]
sext_ln1654                                                                (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1654                                                                (icmp          ) [ 010000000000000000000000000000000000000000000000000000000000111111111111111111111111111]
r_V_32                                                                     (mul           ) [ 010000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
rhs_19                                                                     (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1347_2                                                              (sext          ) [ 010000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
ret_V_31                                                                   (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_25_cast                                                              (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_9                                                                 (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1003                                                               (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1003                                                                (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_18                                                                   (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1002                                                              (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_32                                                                   (select        ) [ 010000000000000000000000000000000000000000000000000000000000000111111111111111111111110]
sext_ln1270                                                                (sext          ) [ 010000000000000000000000000000000000000000000000000000000000000011110000000000000000000]
r_V_16                                                                     (mul           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln813_2                                                              (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
m_diff_V                                                                   (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_diff_hi_V                                                                (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000111111111100000000]
Z2_V                                                                       (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000111111111110000000]
Z3_V                                                                       (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000110000000000000000]
Z4                                                                         (trunc         ) [ 010000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
Z4_ind                                                                     (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln541_3                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr           (getelementptr ) [ 010000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
zext_ln541_4                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1         (getelementptr ) [ 010000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load           (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r                                                                          (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_9                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_10                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_33                                                                   (add           ) [ 010000000000000000000000000000000000000000000000000000000000000000000011110000000000000]
f_Z3                                                                       (load          ) [ 010000000000000000000000000000000000000000000000000000000000000000000010000000000000000]
ret_V_34                                                                   (bitconcatenate) [ 010000000000000000000000000000000000000000000000000000000000000000000001110000000000000]
zext_ln1270                                                                (zext          ) [ 010000000000000000000000000000000000000000000000000000000000000000000001100000000000000]
zext_ln1273_3                                                              (zext          ) [ 010000000000000000000000000000000000000000000000000000000000000000000001100000000000000]
r_V_18                                                                     (mul           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln813_s                                                              (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
zext_ln541_5                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr           (getelementptr ) [ 010000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
zext_ln1347_7                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_11                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813_7                                                                (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_12                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z2P_m_1_V                                                              (add           ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001111110000000]
f_Z2_V                                                                     (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                                                                     (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000001111110000000]
exp_Z2_m_1_V                                                               (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1270_1                                                              (zext          ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000111100000000]
zext_ln1273_4                                                              (zext          ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000111100000000]
zext_ln541_2                                                               (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr         (getelementptr ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
r_V_20                                                                     (mul           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln813_1                                                              (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
exp_Z1_V                                                                   (load          ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000001111100]
lhs_V_4                                                                    (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_8                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_13                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln813_9                                                                (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln813_14                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1_l_V                                                            (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1_V                                                              (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
exp_Z1_hi_V                                                                (partselect    ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
zext_ln1271_3                                                              (zext          ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000111100]
zext_ln1273_5                                                              (zext          ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000111100]
ret_V_35                                                                   (add           ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
r_V                                                                        (mul           ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
trunc_ln1347                                                               (trunc         ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
trunc_ln1347_2                                                             (trunc         ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
lhs_V_7                                                                    (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_9                                                              (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_10                                                             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3                                                                  (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1347_11                                                             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1347_1                                                             (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_23                                                                   (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1347_1                                                               (add           ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
add_ln1347_2                                                               (add           ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_19                                                                     (bitselect     ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
r_exp_V                                                                    (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_exp_V_2                                                                  (select        ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_20                                                                     (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1035                                                                (icmp          ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
trunc_ln186                                                                (trunc         ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specpipeline_ln0                                                           (specpipeline  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407                                                               (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                                                                 (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_16                                                                (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_17                                                                (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln657                                                                   (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln182                                                                  (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1039                                                                (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                                                        (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                                                      (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23                                                                     (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_exp_V                                                                  (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_21                                                                (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln18                                                                   (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln1019                                                                 (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln1019                                                                  (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln1019                                                                 (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln657                                                                  (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln182                                                                  (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln182_1                                                                (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln657_1                                                                 (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln657                                                                  (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln1039                                                                 (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln1039                                                                  (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1039                                                              (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln1039_1                                                                (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1039_1                                                            (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1039_2                                                            (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln1039_3                                                                (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1039_3                                                            (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1039_4                                                            (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln1039                                                             (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_1                                                             (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln690                                                                  (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i5.i54.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i5.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i50.i25"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i67.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i5.i76"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i67.i14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i80.i79.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i82.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i13.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i101.i76.i25"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i95.i89.i6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i92.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i86.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i8.i102"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i86.i34"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i98.i11"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i87.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i81.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i23.i87"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i125.i81.i44"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i93.i16"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i82.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i76.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i28.i82"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i76.i54"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i88.i21"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i33.i77"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i135.i71.i64"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i83.i26"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i72.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i79.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i117.i72.i45"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i118.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i90.i30"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i129.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i130.i32"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i106.i57.i49"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i56.i49"/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i106.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="400" class="1004" name="base_read_read_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="0"/>
<pin id="403" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse_V/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="109" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="48"/>
<pin id="423" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr/49 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="109" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="3" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/49 "/>
</bind>
</comp>

<comp id="432" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="105" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="4" slack="0"/>
<pin id="436" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr/49 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="0" index="1" bw="105" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="3" bw="105" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V/49 "/>
</bind>
</comp>

<comp id="445" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="102" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="6" slack="0"/>
<pin id="449" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_access_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="0"/>
<pin id="454" dir="0" index="1" bw="102" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="3" bw="102" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_1/49 "/>
</bind>
</comp>

<comp id="458" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="97" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="0"/>
<pin id="462" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_access_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="0" index="1" bw="97" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="3" bw="97" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_2/49 "/>
</bind>
</comp>

<comp id="471" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr_gep_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="92" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_access_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="0" index="1" bw="92" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="3" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_3/49 "/>
</bind>
</comp>

<comp id="484" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr_gep_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="87" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="6" slack="0"/>
<pin id="488" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_access_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="0"/>
<pin id="493" dir="0" index="1" bw="87" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="3" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_4/49 "/>
</bind>
</comp>

<comp id="497" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr_gep_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="82" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="6" slack="0"/>
<pin id="501" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_access_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="0" index="1" bw="82" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_5/49 "/>
</bind>
</comp>

<comp id="510" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr_gep_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="77" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="6" slack="0"/>
<pin id="514" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_access_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="0"/>
<pin id="519" dir="0" index="1" bw="77" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="3" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_6/49 "/>
</bind>
</comp>

<comp id="523" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_gep_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="26" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="8" slack="0"/>
<pin id="527" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr/68 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_access_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="533" dir="0" index="2" bw="0" slack="0"/>
<pin id="535" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="536" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="537" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="3" bw="26" slack="1"/>
<pin id="538" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load/68 f_Z3/68 "/>
</bind>
</comp>

<comp id="540" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1_gep_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="26" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="8" slack="0"/>
<pin id="544" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1/68 "/>
</bind>
</comp>

<comp id="548" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr_gep_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="42" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="0" index="2" bw="8" slack="0"/>
<pin id="552" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr/72 "/>
</bind>
</comp>

<comp id="555" class="1004" name="grp_access_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="559" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/72 "/>
</bind>
</comp>

<comp id="561" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr_gep_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="58" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="0" index="2" bw="8" slack="0"/>
<pin id="565" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr/78 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_access_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/78 "/>
</bind>
</comp>

<comp id="574" class="1004" name="data_V_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_Result_15_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="64" slack="0"/>
<pin id="581" dir="0" index="2" bw="7" slack="0"/>
<pin id="582" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="bs_exp_V_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="11" slack="0"/>
<pin id="588" dir="0" index="1" bw="64" slack="0"/>
<pin id="589" dir="0" index="2" bw="7" slack="0"/>
<pin id="590" dir="0" index="3" bw="7" slack="0"/>
<pin id="591" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bs_exp_V/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="bs_sig_V_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bs_sig_V/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln1019_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="52" slack="0"/>
<pin id="602" dir="0" index="1" bw="52" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_Result_4_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="0"/>
<pin id="609" dir="0" index="2" bw="7" slack="0"/>
<pin id="610" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_Result_18_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="index0_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="0"/>
<pin id="620" dir="0" index="1" bw="64" slack="0"/>
<pin id="621" dir="0" index="2" bw="7" slack="0"/>
<pin id="622" dir="0" index="3" bw="7" slack="0"/>
<pin id="623" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0_V/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln541_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="0"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln515_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="11" slack="1"/>
<pin id="635" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="b_exp_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="11" slack="0"/>
<pin id="638" dir="0" index="1" bw="11" slack="0"/>
<pin id="639" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="icmp_ln369_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="12" slack="0"/>
<pin id="644" dir="0" index="1" bw="12" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="x_is_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="1"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_1/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="xor_ln970_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln970/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="x_is_p1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln1019_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="1"/>
<pin id="666" dir="0" index="1" bw="11" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="xor_ln1023_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1023/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="x_is_NaN_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="x_is_0_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="11" slack="1"/>
<pin id="682" dir="0" index="1" bw="11" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="x_is_0/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="x_is_inf_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="1"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_inf/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="or_ln386_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="xor_ln386_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln386/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="x_is_neg_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="84"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_neg/2 "/>
</bind>
</comp>

<comp id="707" class="1004" name="or_ln407_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="b_exp_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="0"/>
<pin id="715" dir="0" index="1" bw="11" slack="0"/>
<pin id="716" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="b_exp_2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="1"/>
<pin id="721" dir="0" index="1" bw="12" slack="0"/>
<pin id="722" dir="0" index="2" bw="12" slack="0"/>
<pin id="723" dir="1" index="3" bw="12" slack="46"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_2/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="or_ln371_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln371/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="xor_ln371_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln371/2 "/>
</bind>
</comp>

<comp id="738" class="1004" name="and_ln18_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/2 "/>
</bind>
</comp>

<comp id="744" class="1004" name="p_Result_19_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="54" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="0" index="2" bw="52" slack="2"/>
<pin id="748" dir="0" index="3" bw="1" slack="0"/>
<pin id="749" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="r_V_22_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="53" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="0" index="2" bw="52" slack="2"/>
<pin id="757" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_22/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln1488_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="53" slack="0"/>
<pin id="762" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="b_frac_V_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="2"/>
<pin id="766" dir="0" index="1" bw="54" slack="0"/>
<pin id="767" dir="0" index="2" bw="54" slack="0"/>
<pin id="768" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_frac_V_1/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="zext_ln838_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="1"/>
<pin id="773" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln838/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="grp_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="54" slack="0"/>
<pin id="776" dir="0" index="1" bw="6" slack="0"/>
<pin id="777" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln838/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="xor_ln407_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="1"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln407/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="and_ln371_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="2"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln371/3 "/>
</bind>
</comp>

<comp id="790" class="1004" name="and_ln371_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="1"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln371_1/3 "/>
</bind>
</comp>

<comp id="795" class="1004" name="or_ln18_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="0" index="1" bw="1" slack="1"/>
<pin id="798" dir="1" index="2" bw="1" slack="83"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="or_ln1039_2_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="81"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1039_2/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="a_V_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="4" slack="0"/>
<pin id="806" dir="0" index="1" bw="54" slack="0"/>
<pin id="807" dir="0" index="2" bw="7" slack="0"/>
<pin id="808" dir="0" index="3" bw="7" slack="0"/>
<pin id="809" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V/7 "/>
</bind>
</comp>

<comp id="814" class="1004" name="trunc_ln813_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="54" slack="0"/>
<pin id="816" dir="1" index="1" bw="50" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813/7 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_7_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="54" slack="0"/>
<pin id="821" dir="0" index="2" bw="7" slack="0"/>
<pin id="822" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="826" class="1004" name="z1_V_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="71" slack="0"/>
<pin id="828" dir="0" index="1" bw="54" slack="1"/>
<pin id="829" dir="0" index="2" bw="1" slack="0"/>
<pin id="830" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1_V/8 "/>
</bind>
</comp>

<comp id="833" class="1004" name="zext_ln1271_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="4" slack="1"/>
<pin id="835" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/8 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln1273_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="71" slack="0"/>
<pin id="838" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/8 "/>
</bind>
</comp>

<comp id="840" class="1004" name="grp_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="71" slack="0"/>
<pin id="842" dir="0" index="1" bw="4" slack="0"/>
<pin id="843" dir="1" index="2" bw="75" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/8 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln1488_cast_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="75" slack="0"/>
<pin id="848" dir="0" index="1" bw="5" slack="0"/>
<pin id="849" dir="0" index="2" bw="54" slack="6"/>
<pin id="850" dir="0" index="3" bw="1" slack="0"/>
<pin id="851" dir="1" index="4" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln1488_cast/13 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_5_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="76" slack="0"/>
<pin id="857" dir="0" index="1" bw="5" slack="0"/>
<pin id="858" dir="0" index="2" bw="54" slack="6"/>
<pin id="859" dir="0" index="3" bw="1" slack="0"/>
<pin id="860" dir="1" index="4" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="864" class="1004" name="zext_ln1488_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="75" slack="0"/>
<pin id="866" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/13 "/>
</bind>
</comp>

<comp id="868" class="1004" name="select_ln1488_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="6"/>
<pin id="870" dir="0" index="1" bw="76" slack="0"/>
<pin id="871" dir="0" index="2" bw="76" slack="0"/>
<pin id="872" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1488/13 "/>
</bind>
</comp>

<comp id="875" class="1004" name="lhs_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="75" slack="0"/>
<pin id="877" dir="0" index="1" bw="50" slack="6"/>
<pin id="878" dir="0" index="2" bw="1" slack="0"/>
<pin id="879" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs/13 "/>
</bind>
</comp>

<comp id="882" class="1004" name="zext_ln1347_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="75" slack="0"/>
<pin id="884" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/13 "/>
</bind>
</comp>

<comp id="886" class="1004" name="ret_V_24_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="75" slack="0"/>
<pin id="888" dir="0" index="1" bw="76" slack="0"/>
<pin id="889" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/13 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln1348_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="75" slack="1"/>
<pin id="894" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348/13 "/>
</bind>
</comp>

<comp id="895" class="1004" name="ret_V_2_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="76" slack="0"/>
<pin id="897" dir="0" index="1" bw="75" slack="0"/>
<pin id="898" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/13 "/>
</bind>
</comp>

<comp id="901" class="1004" name="z2_V_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="73" slack="0"/>
<pin id="903" dir="0" index="1" bw="76" slack="0"/>
<pin id="904" dir="0" index="2" bw="3" slack="0"/>
<pin id="905" dir="0" index="3" bw="8" slack="0"/>
<pin id="906" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z2_V/13 "/>
</bind>
</comp>

<comp id="911" class="1004" name="a_V_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="6" slack="0"/>
<pin id="913" dir="0" index="1" bw="76" slack="0"/>
<pin id="914" dir="0" index="2" bw="8" slack="0"/>
<pin id="915" dir="0" index="3" bw="8" slack="0"/>
<pin id="916" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_1/13 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_6_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="67" slack="0"/>
<pin id="923" dir="0" index="1" bw="76" slack="0"/>
<pin id="924" dir="0" index="2" bw="3" slack="0"/>
<pin id="925" dir="0" index="3" bw="8" slack="0"/>
<pin id="926" dir="1" index="4" bw="67" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="931" class="1004" name="zext_ln1271_1_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="6" slack="1"/>
<pin id="933" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/14 "/>
</bind>
</comp>

<comp id="934" class="1004" name="zext_ln1273_1_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="73" slack="1"/>
<pin id="936" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/14 "/>
</bind>
</comp>

<comp id="937" class="1004" name="grp_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="73" slack="0"/>
<pin id="939" dir="0" index="1" bw="6" slack="0"/>
<pin id="940" dir="1" index="2" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/14 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln818_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="73" slack="6"/>
<pin id="945" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/19 "/>
</bind>
</comp>

<comp id="946" class="1004" name="eZ_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="81" slack="0"/>
<pin id="948" dir="0" index="1" bw="5" slack="0"/>
<pin id="949" dir="0" index="2" bw="73" slack="0"/>
<pin id="950" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ/19 "/>
</bind>
</comp>

<comp id="954" class="1004" name="lhs_2_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="81" slack="0"/>
<pin id="956" dir="0" index="1" bw="67" slack="6"/>
<pin id="957" dir="0" index="2" bw="1" slack="0"/>
<pin id="958" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_2/19 "/>
</bind>
</comp>

<comp id="961" class="1004" name="zext_ln1347_1_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="81" slack="0"/>
<pin id="963" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_1/19 "/>
</bind>
</comp>

<comp id="965" class="1004" name="zext_ln813_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="81" slack="0"/>
<pin id="967" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/19 "/>
</bind>
</comp>

<comp id="969" class="1004" name="ret_V_25_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="81" slack="0"/>
<pin id="971" dir="0" index="1" bw="81" slack="0"/>
<pin id="972" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/19 "/>
</bind>
</comp>

<comp id="975" class="1004" name="rhs_3_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="80" slack="0"/>
<pin id="977" dir="0" index="1" bw="79" slack="1"/>
<pin id="978" dir="0" index="2" bw="1" slack="0"/>
<pin id="979" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_3/19 "/>
</bind>
</comp>

<comp id="982" class="1004" name="zext_ln1348_1_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="80" slack="0"/>
<pin id="984" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_1/19 "/>
</bind>
</comp>

<comp id="986" class="1004" name="ret_V_4_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="82" slack="0"/>
<pin id="988" dir="0" index="1" bw="80" slack="0"/>
<pin id="989" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/19 "/>
</bind>
</comp>

<comp id="992" class="1004" name="a_V_2_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="6" slack="0"/>
<pin id="994" dir="0" index="1" bw="82" slack="0"/>
<pin id="995" dir="0" index="2" bw="8" slack="0"/>
<pin id="996" dir="0" index="3" bw="8" slack="0"/>
<pin id="997" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_2/19 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="trunc_ln813_3_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="82" slack="0"/>
<pin id="1004" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813_3/19 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="z3_V_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="83" slack="0"/>
<pin id="1008" dir="0" index="1" bw="82" slack="1"/>
<pin id="1009" dir="0" index="2" bw="1" slack="0"/>
<pin id="1010" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z3_V/20 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="zext_ln1271_2_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="6" slack="1"/>
<pin id="1015" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_2/20 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="zext_ln1273_2_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="83" slack="0"/>
<pin id="1018" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_2/20 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="grp_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="83" slack="0"/>
<pin id="1022" dir="0" index="1" bw="6" slack="0"/>
<pin id="1023" dir="1" index="2" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/20 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="eZ_1_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="96" slack="0"/>
<pin id="1028" dir="0" index="1" bw="13" slack="0"/>
<pin id="1029" dir="0" index="2" bw="82" slack="6"/>
<pin id="1030" dir="0" index="3" bw="1" slack="0"/>
<pin id="1031" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_1/25 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="lhs_4_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="101" slack="0"/>
<pin id="1037" dir="0" index="1" bw="76" slack="6"/>
<pin id="1038" dir="0" index="2" bw="1" slack="0"/>
<pin id="1039" dir="1" index="3" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_4/25 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="zext_ln1347_2_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="101" slack="0"/>
<pin id="1044" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_2/25 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="zext_ln813_1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="96" slack="0"/>
<pin id="1048" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_1/25 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="ret_V_26_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="101" slack="0"/>
<pin id="1052" dir="0" index="1" bw="96" slack="0"/>
<pin id="1053" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/25 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="rhs_6_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="95" slack="0"/>
<pin id="1058" dir="0" index="1" bw="89" slack="1"/>
<pin id="1059" dir="0" index="2" bw="1" slack="0"/>
<pin id="1060" dir="1" index="3" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_6/25 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="zext_ln1348_2_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="95" slack="0"/>
<pin id="1065" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_2/25 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="ret_V_6_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="102" slack="0"/>
<pin id="1069" dir="0" index="1" bw="95" slack="0"/>
<pin id="1070" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_6/25 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="z4_V_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="92" slack="0"/>
<pin id="1075" dir="0" index="1" bw="102" slack="0"/>
<pin id="1076" dir="0" index="2" bw="5" slack="0"/>
<pin id="1077" dir="0" index="3" bw="8" slack="0"/>
<pin id="1078" dir="1" index="4" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z4_V/25 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp_s_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="86" slack="0"/>
<pin id="1085" dir="0" index="1" bw="102" slack="0"/>
<pin id="1086" dir="0" index="2" bw="5" slack="0"/>
<pin id="1087" dir="0" index="3" bw="8" slack="0"/>
<pin id="1088" dir="1" index="4" bw="86" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_2_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="6" slack="0"/>
<pin id="1095" dir="0" index="1" bw="102" slack="0"/>
<pin id="1096" dir="0" index="2" bw="8" slack="0"/>
<pin id="1097" dir="0" index="3" bw="8" slack="0"/>
<pin id="1098" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/25 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="zext_ln1271_4_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="6" slack="1"/>
<pin id="1105" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_4/26 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="zext_ln1273_6_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="92" slack="1"/>
<pin id="1108" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_6/26 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="grp_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="92" slack="0"/>
<pin id="1111" dir="0" index="1" bw="6" slack="0"/>
<pin id="1112" dir="1" index="2" bw="98" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/26 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="zext_ln818_1_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="92" slack="6"/>
<pin id="1117" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_1/31 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="eZ_2_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="110" slack="0"/>
<pin id="1120" dir="0" index="1" bw="8" slack="0"/>
<pin id="1121" dir="0" index="2" bw="92" slack="0"/>
<pin id="1122" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_2/31 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="lhs_6_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="120" slack="0"/>
<pin id="1128" dir="0" index="1" bw="86" slack="6"/>
<pin id="1129" dir="0" index="2" bw="1" slack="0"/>
<pin id="1130" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_6/31 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="zext_ln1347_3_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="120" slack="0"/>
<pin id="1135" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_3/31 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="zext_ln813_2_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="110" slack="0"/>
<pin id="1139" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_2/31 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="ret_V_27_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="120" slack="0"/>
<pin id="1143" dir="0" index="1" bw="110" slack="0"/>
<pin id="1144" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_27/31 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="rhs_9_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="109" slack="0"/>
<pin id="1149" dir="0" index="1" bw="98" slack="1"/>
<pin id="1150" dir="0" index="2" bw="1" slack="0"/>
<pin id="1151" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_9/31 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="zext_ln1348_3_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="109" slack="0"/>
<pin id="1156" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_3/31 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="ret_V_8_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="121" slack="0"/>
<pin id="1160" dir="0" index="1" bw="109" slack="0"/>
<pin id="1161" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/31 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="tmp_3_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="87" slack="0"/>
<pin id="1166" dir="0" index="1" bw="121" slack="0"/>
<pin id="1167" dir="0" index="2" bw="7" slack="0"/>
<pin id="1168" dir="0" index="3" bw="8" slack="0"/>
<pin id="1169" dir="1" index="4" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/31 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tmp_4_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="81" slack="0"/>
<pin id="1176" dir="0" index="1" bw="121" slack="0"/>
<pin id="1177" dir="0" index="2" bw="7" slack="0"/>
<pin id="1178" dir="0" index="3" bw="8" slack="0"/>
<pin id="1179" dir="1" index="4" bw="81" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/31 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="tmp_8_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="6" slack="0"/>
<pin id="1186" dir="0" index="1" bw="121" slack="0"/>
<pin id="1187" dir="0" index="2" bw="8" slack="0"/>
<pin id="1188" dir="0" index="3" bw="8" slack="0"/>
<pin id="1189" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/31 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="zext_ln1271_5_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="6" slack="1"/>
<pin id="1196" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_5/32 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="zext_ln1273_7_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="87" slack="1"/>
<pin id="1199" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_7/32 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="grp_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="87" slack="0"/>
<pin id="1202" dir="0" index="1" bw="6" slack="0"/>
<pin id="1203" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/32 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="eZ_3_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="110" slack="0"/>
<pin id="1208" dir="0" index="1" bw="23" slack="0"/>
<pin id="1209" dir="0" index="2" bw="87" slack="6"/>
<pin id="1210" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_3/37 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="lhs_8_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="125" slack="0"/>
<pin id="1215" dir="0" index="1" bw="81" slack="6"/>
<pin id="1216" dir="0" index="2" bw="1" slack="0"/>
<pin id="1217" dir="1" index="3" bw="125" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_8/37 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="zext_ln1347_4_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="125" slack="0"/>
<pin id="1222" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_4/37 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="zext_ln813_3_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="110" slack="0"/>
<pin id="1226" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_3/37 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="ret_V_28_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="125" slack="0"/>
<pin id="1230" dir="0" index="1" bw="110" slack="0"/>
<pin id="1231" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/37 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="rhs_12_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="109" slack="0"/>
<pin id="1236" dir="0" index="1" bw="93" slack="1"/>
<pin id="1237" dir="0" index="2" bw="1" slack="0"/>
<pin id="1238" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_12/37 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="zext_ln1348_4_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="109" slack="0"/>
<pin id="1243" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_4/37 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="ret_V_10_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="126" slack="0"/>
<pin id="1247" dir="0" index="1" bw="109" slack="0"/>
<pin id="1248" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_10/37 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="tmp_9_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="82" slack="0"/>
<pin id="1253" dir="0" index="1" bw="126" slack="0"/>
<pin id="1254" dir="0" index="2" bw="7" slack="0"/>
<pin id="1255" dir="0" index="3" bw="8" slack="0"/>
<pin id="1256" dir="1" index="4" bw="82" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/37 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="tmp_10_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="76" slack="0"/>
<pin id="1263" dir="0" index="1" bw="126" slack="0"/>
<pin id="1264" dir="0" index="2" bw="7" slack="0"/>
<pin id="1265" dir="0" index="3" bw="8" slack="0"/>
<pin id="1266" dir="1" index="4" bw="76" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/37 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="tmp_11_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="6" slack="0"/>
<pin id="1273" dir="0" index="1" bw="126" slack="0"/>
<pin id="1274" dir="0" index="2" bw="8" slack="0"/>
<pin id="1275" dir="0" index="3" bw="8" slack="0"/>
<pin id="1276" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/37 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="zext_ln1271_6_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="6" slack="1"/>
<pin id="1283" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_6/38 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="zext_ln1273_8_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="82" slack="1"/>
<pin id="1286" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_8/38 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="grp_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="82" slack="0"/>
<pin id="1289" dir="0" index="1" bw="6" slack="0"/>
<pin id="1290" dir="1" index="2" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/38 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="eZ_4_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="110" slack="0"/>
<pin id="1295" dir="0" index="1" bw="28" slack="0"/>
<pin id="1296" dir="0" index="2" bw="82" slack="6"/>
<pin id="1297" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_4/43 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="lhs_10_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="130" slack="0"/>
<pin id="1302" dir="0" index="1" bw="76" slack="6"/>
<pin id="1303" dir="0" index="2" bw="1" slack="0"/>
<pin id="1304" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_10/43 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="zext_ln1347_5_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="130" slack="0"/>
<pin id="1309" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_5/43 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="zext_ln813_4_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="110" slack="0"/>
<pin id="1313" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_4/43 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="ret_V_29_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="130" slack="0"/>
<pin id="1317" dir="0" index="1" bw="110" slack="0"/>
<pin id="1318" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/43 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="rhs_15_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="109" slack="0"/>
<pin id="1323" dir="0" index="1" bw="88" slack="1"/>
<pin id="1324" dir="0" index="2" bw="1" slack="0"/>
<pin id="1325" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_15/43 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="zext_ln1348_5_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="109" slack="0"/>
<pin id="1330" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_5/43 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="ret_V_12_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="131" slack="0"/>
<pin id="1334" dir="0" index="1" bw="109" slack="0"/>
<pin id="1335" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_12/43 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="tmp_12_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="77" slack="0"/>
<pin id="1340" dir="0" index="1" bw="131" slack="0"/>
<pin id="1341" dir="0" index="2" bw="7" slack="0"/>
<pin id="1342" dir="0" index="3" bw="9" slack="0"/>
<pin id="1343" dir="1" index="4" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/43 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="tmp_13_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="71" slack="0"/>
<pin id="1350" dir="0" index="1" bw="131" slack="0"/>
<pin id="1351" dir="0" index="2" bw="7" slack="0"/>
<pin id="1352" dir="0" index="3" bw="8" slack="0"/>
<pin id="1353" dir="1" index="4" bw="71" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/43 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="tmp_14_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="6" slack="0"/>
<pin id="1360" dir="0" index="1" bw="131" slack="0"/>
<pin id="1361" dir="0" index="2" bw="8" slack="0"/>
<pin id="1362" dir="0" index="3" bw="9" slack="0"/>
<pin id="1363" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/43 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="zext_ln1271_7_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="6" slack="1"/>
<pin id="1370" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_7/44 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="zext_ln1273_9_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="77" slack="1"/>
<pin id="1373" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_9/44 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="grp_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="77" slack="0"/>
<pin id="1376" dir="0" index="1" bw="6" slack="0"/>
<pin id="1377" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/44 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="sext_ln813_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="12" slack="46"/>
<pin id="1382" dir="1" index="1" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/48 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="grp_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="12" slack="0"/>
<pin id="1385" dir="0" index="1" bw="80" slack="0"/>
<pin id="1386" dir="1" index="2" bw="90" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2_V/48 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="zext_ln541_1_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="4" slack="42"/>
<pin id="1391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/49 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="zext_ln541_6_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="6" slack="36"/>
<pin id="1395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_6/49 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="zext_ln541_7_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="6" slack="30"/>
<pin id="1399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_7/49 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="zext_ln541_8_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="6" slack="24"/>
<pin id="1403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_8/49 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="zext_ln541_9_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="6" slack="18"/>
<pin id="1407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_9/49 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="zext_ln541_10_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="6" slack="12"/>
<pin id="1411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_10/49 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="eZ_5_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="110" slack="0"/>
<pin id="1415" dir="0" index="1" bw="33" slack="0"/>
<pin id="1416" dir="0" index="2" bw="77" slack="6"/>
<pin id="1417" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_5/49 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="lhs_12_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="135" slack="0"/>
<pin id="1422" dir="0" index="1" bw="71" slack="6"/>
<pin id="1423" dir="0" index="2" bw="1" slack="0"/>
<pin id="1424" dir="1" index="3" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_12/49 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="zext_ln1347_6_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="135" slack="0"/>
<pin id="1429" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_6/49 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="zext_ln813_5_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="110" slack="0"/>
<pin id="1433" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_5/49 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="ret_V_30_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="135" slack="0"/>
<pin id="1437" dir="0" index="1" bw="110" slack="0"/>
<pin id="1438" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/49 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="rhs_18_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="109" slack="0"/>
<pin id="1443" dir="0" index="1" bw="83" slack="1"/>
<pin id="1444" dir="0" index="2" bw="1" slack="0"/>
<pin id="1445" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_18/49 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="zext_ln1348_6_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="109" slack="0"/>
<pin id="1450" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_6/49 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="ret_V_14_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="136" slack="0"/>
<pin id="1454" dir="0" index="1" bw="109" slack="0"/>
<pin id="1455" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_14/49 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="zext_ln541_11_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="6" slack="6"/>
<pin id="1460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_11/49 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="tmp_15_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="72" slack="0"/>
<pin id="1464" dir="0" index="1" bw="136" slack="0"/>
<pin id="1465" dir="0" index="2" bw="8" slack="0"/>
<pin id="1466" dir="0" index="3" bw="9" slack="0"/>
<pin id="1467" dir="1" index="4" bw="72" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/49 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="tmp_16_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="40" slack="0"/>
<pin id="1474" dir="0" index="1" bw="136" slack="0"/>
<pin id="1475" dir="0" index="2" bw="8" slack="0"/>
<pin id="1476" dir="0" index="3" bw="9" slack="0"/>
<pin id="1477" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/49 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="zext_ln223_5_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="82" slack="0"/>
<pin id="1484" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_5/50 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="zext_ln223_6_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="77" slack="0"/>
<pin id="1488" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_6/50 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="add_ln813_4_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="82" slack="0"/>
<pin id="1492" dir="0" index="1" bw="77" slack="0"/>
<pin id="1493" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_4/50 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="zext_ln1270_2_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="40" slack="1"/>
<pin id="1498" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_2/50 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="grp_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="40" slack="0"/>
<pin id="1501" dir="0" index="1" bw="40" slack="0"/>
<pin id="1502" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_30/50 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="zext_ln223_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="105" slack="1"/>
<pin id="1507" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/51 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="zext_ln223_1_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="102" slack="1"/>
<pin id="1510" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_1/51 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="zext_ln223_2_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="97" slack="1"/>
<pin id="1513" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_2/51 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="zext_ln223_3_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="92" slack="1"/>
<pin id="1516" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_3/51 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="zext_ln223_4_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="87" slack="1"/>
<pin id="1519" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_4/51 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="add_ln813_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="105" slack="0"/>
<pin id="1522" dir="0" index="1" bw="109" slack="1"/>
<pin id="1523" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/51 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="add_ln813_1_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="102" slack="0"/>
<pin id="1527" dir="0" index="1" bw="97" slack="0"/>
<pin id="1528" dir="1" index="2" bw="103" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_1/51 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="add_ln813_3_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="92" slack="0"/>
<pin id="1533" dir="0" index="1" bw="87" slack="0"/>
<pin id="1534" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_3/51 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="zext_ln813_7_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="83" slack="1"/>
<pin id="1539" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_7/51 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="add_ln813_5_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="83" slack="0"/>
<pin id="1542" dir="0" index="1" bw="93" slack="0"/>
<pin id="1543" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_5/51 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="rhs_s_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="79" slack="0"/>
<pin id="1548" dir="0" index="1" bw="80" slack="0"/>
<pin id="1549" dir="0" index="2" bw="1" slack="0"/>
<pin id="1550" dir="0" index="3" bw="8" slack="0"/>
<pin id="1551" dir="1" index="4" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_s/51 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="zext_ln813_6_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="103" slack="1"/>
<pin id="1558" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_6/52 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="add_ln813_2_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="103" slack="0"/>
<pin id="1561" dir="0" index="1" bw="109" slack="1"/>
<pin id="1562" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_2/52 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="zext_ln813_8_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="93" slack="1"/>
<pin id="1566" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_8/52 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="log_sum_V_1_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="93" slack="0"/>
<pin id="1569" dir="0" index="1" bw="109" slack="0"/>
<pin id="1570" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_V_1/52 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="lhs_V_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="117" slack="0"/>
<pin id="1575" dir="0" index="1" bw="72" slack="3"/>
<pin id="1576" dir="0" index="2" bw="1" slack="0"/>
<pin id="1577" dir="1" index="3" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/52 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="zext_ln1348_7_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="117" slack="0"/>
<pin id="1582" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_7/52 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="zext_ln1348_8_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="79" slack="1"/>
<pin id="1586" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_8/52 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="ret_V_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="117" slack="0"/>
<pin id="1589" dir="0" index="1" bw="79" slack="0"/>
<pin id="1590" dir="1" index="2" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/52 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="trunc_ln_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="73" slack="0"/>
<pin id="1595" dir="0" index="1" bw="118" slack="0"/>
<pin id="1596" dir="0" index="2" bw="7" slack="0"/>
<pin id="1597" dir="0" index="3" bw="8" slack="0"/>
<pin id="1598" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/52 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="lhs_V_2_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="120" slack="0"/>
<pin id="1605" dir="0" index="1" bw="90" slack="1"/>
<pin id="1606" dir="0" index="2" bw="1" slack="0"/>
<pin id="1607" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/53 "/>
</bind>
</comp>

<comp id="1610" class="1004" name="sext_ln1347_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="109" slack="1"/>
<pin id="1612" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/53 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="ret_V_15_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="120" slack="0"/>
<pin id="1615" dir="0" index="1" bw="109" slack="0"/>
<pin id="1616" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/53 "/>
</bind>
</comp>

<comp id="1619" class="1004" name="sext_ln1347_1_fu_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="73" slack="1"/>
<pin id="1621" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_1/53 "/>
</bind>
</comp>

<comp id="1622" class="1004" name="ret_V_16_fu_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="120" slack="0"/>
<pin id="1624" dir="0" index="1" bw="73" slack="0"/>
<pin id="1625" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/53 "/>
</bind>
</comp>

<comp id="1628" class="1004" name="trunc_ln818_1_fu_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="77" slack="0"/>
<pin id="1630" dir="0" index="1" bw="120" slack="0"/>
<pin id="1631" dir="0" index="2" bw="7" slack="0"/>
<pin id="1632" dir="0" index="3" bw="8" slack="0"/>
<pin id="1633" dir="1" index="4" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_1/53 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="sext_ln813_1_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="77" slack="1"/>
<pin id="1640" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_1/54 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="grp_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="77" slack="0"/>
<pin id="1643" dir="0" index="1" bw="54" slack="0"/>
<pin id="1644" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_frac_l_V/54 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="grp_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="77" slack="0"/>
<pin id="1649" dir="0" index="1" bw="55" slack="0"/>
<pin id="1650" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_31/54 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="trunc_ln1_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="129" slack="0"/>
<pin id="1655" dir="0" index="1" bw="130" slack="0"/>
<pin id="1656" dir="0" index="2" bw="1" slack="0"/>
<pin id="1657" dir="0" index="3" bw="9" slack="0"/>
<pin id="1658" dir="1" index="4" bw="129" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/58 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="m_fix_hi_V_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="16" slack="0"/>
<pin id="1665" dir="0" index="1" bw="130" slack="0"/>
<pin id="1666" dir="0" index="2" bw="8" slack="0"/>
<pin id="1667" dir="0" index="3" bw="9" slack="0"/>
<pin id="1668" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/58 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="p_Result_20_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="1" slack="0"/>
<pin id="1675" dir="0" index="1" bw="130" slack="0"/>
<pin id="1676" dir="0" index="2" bw="9" slack="0"/>
<pin id="1677" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/58 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="trunc_ln2_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="59" slack="0"/>
<pin id="1683" dir="0" index="1" bw="130" slack="0"/>
<pin id="1684" dir="0" index="2" bw="7" slack="0"/>
<pin id="1685" dir="0" index="3" bw="8" slack="0"/>
<pin id="1686" dir="1" index="4" bw="59" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/58 "/>
</bind>
</comp>

<comp id="1691" class="1004" name="tmp_21_fu_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="1" slack="0"/>
<pin id="1693" dir="0" index="1" bw="130" slack="0"/>
<pin id="1694" dir="0" index="2" bw="9" slack="0"/>
<pin id="1695" dir="1" index="3" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/58 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="sext_ln1271_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="16" slack="1"/>
<pin id="1701" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1271/59 "/>
</bind>
</comp>

<comp id="1702" class="1004" name="sext_ln1654_fu_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="129" slack="1"/>
<pin id="1704" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1654/59 "/>
</bind>
</comp>

<comp id="1705" class="1004" name="icmp_ln1654_fu_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="130" slack="0"/>
<pin id="1707" dir="0" index="1" bw="130" slack="1"/>
<pin id="1708" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1654/59 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="rhs_19_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="19" slack="0"/>
<pin id="1712" dir="0" index="1" bw="1" slack="3"/>
<pin id="1713" dir="0" index="2" bw="18" slack="0"/>
<pin id="1714" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_19/61 "/>
</bind>
</comp>

<comp id="1717" class="1004" name="sext_ln1347_2_fu_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="19" slack="0"/>
<pin id="1719" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_2/61 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="ret_V_25_cast_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="13" slack="0"/>
<pin id="1723" dir="0" index="1" bw="31" slack="0"/>
<pin id="1724" dir="0" index="2" bw="6" slack="0"/>
<pin id="1725" dir="0" index="3" bw="6" slack="0"/>
<pin id="1726" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_25_cast/62 "/>
</bind>
</comp>

<comp id="1730" class="1004" name="p_Result_9_fu_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="1" slack="0"/>
<pin id="1732" dir="0" index="1" bw="31" slack="0"/>
<pin id="1733" dir="0" index="2" bw="6" slack="0"/>
<pin id="1734" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/62 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="trunc_ln1003_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="31" slack="0"/>
<pin id="1739" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1003/62 "/>
</bind>
</comp>

<comp id="1740" class="1004" name="icmp_ln1003_fu_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="18" slack="0"/>
<pin id="1742" dir="0" index="1" bw="18" slack="0"/>
<pin id="1743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003/62 "/>
</bind>
</comp>

<comp id="1746" class="1004" name="ret_V_18_fu_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="13" slack="0"/>
<pin id="1748" dir="0" index="1" bw="1" slack="0"/>
<pin id="1749" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_18/62 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="select_ln1002_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="1" slack="0"/>
<pin id="1754" dir="0" index="1" bw="13" slack="0"/>
<pin id="1755" dir="0" index="2" bw="13" slack="0"/>
<pin id="1756" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1002/62 "/>
</bind>
</comp>

<comp id="1760" class="1004" name="ret_V_32_fu_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="1" slack="0"/>
<pin id="1762" dir="0" index="1" bw="13" slack="0"/>
<pin id="1763" dir="0" index="2" bw="13" slack="0"/>
<pin id="1764" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_32/62 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="sext_ln1270_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="13" slack="1"/>
<pin id="1770" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/63 "/>
</bind>
</comp>

<comp id="1771" class="1004" name="grp_fu_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="13" slack="0"/>
<pin id="1773" dir="0" index="1" bw="71" slack="0"/>
<pin id="1774" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/63 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="trunc_ln813_2_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="59" slack="0"/>
<pin id="1779" dir="0" index="1" bw="71" slack="0"/>
<pin id="1780" dir="0" index="2" bw="5" slack="0"/>
<pin id="1781" dir="0" index="3" bw="8" slack="0"/>
<pin id="1782" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_2/67 "/>
</bind>
</comp>

<comp id="1787" class="1004" name="m_diff_V_fu_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="59" slack="10"/>
<pin id="1789" dir="0" index="1" bw="59" slack="1"/>
<pin id="1790" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff_V/68 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="m_diff_hi_V_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="8" slack="0"/>
<pin id="1793" dir="0" index="1" bw="59" slack="0"/>
<pin id="1794" dir="0" index="2" bw="7" slack="0"/>
<pin id="1795" dir="0" index="3" bw="7" slack="0"/>
<pin id="1796" dir="1" index="4" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/68 "/>
</bind>
</comp>

<comp id="1801" class="1004" name="Z2_V_fu_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="8" slack="0"/>
<pin id="1803" dir="0" index="1" bw="59" slack="0"/>
<pin id="1804" dir="0" index="2" bw="7" slack="0"/>
<pin id="1805" dir="0" index="3" bw="7" slack="0"/>
<pin id="1806" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/68 "/>
</bind>
</comp>

<comp id="1811" class="1004" name="Z3_V_fu_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="8" slack="0"/>
<pin id="1813" dir="0" index="1" bw="59" slack="0"/>
<pin id="1814" dir="0" index="2" bw="7" slack="0"/>
<pin id="1815" dir="0" index="3" bw="7" slack="0"/>
<pin id="1816" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/68 "/>
</bind>
</comp>

<comp id="1821" class="1004" name="Z4_fu_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="59" slack="0"/>
<pin id="1823" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/68 "/>
</bind>
</comp>

<comp id="1825" class="1004" name="Z4_ind_fu_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="8" slack="0"/>
<pin id="1827" dir="0" index="1" bw="59" slack="0"/>
<pin id="1828" dir="0" index="2" bw="6" slack="0"/>
<pin id="1829" dir="0" index="3" bw="7" slack="0"/>
<pin id="1830" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/68 "/>
</bind>
</comp>

<comp id="1835" class="1004" name="zext_ln541_3_fu_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="8" slack="0"/>
<pin id="1837" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_3/68 "/>
</bind>
</comp>

<comp id="1840" class="1004" name="zext_ln541_4_fu_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="8" slack="0"/>
<pin id="1842" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_4/68 "/>
</bind>
</comp>

<comp id="1845" class="1004" name="r_fu_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="10" slack="0"/>
<pin id="1847" dir="0" index="1" bw="26" slack="0"/>
<pin id="1848" dir="0" index="2" bw="6" slack="0"/>
<pin id="1849" dir="0" index="3" bw="6" slack="0"/>
<pin id="1850" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/69 "/>
</bind>
</comp>

<comp id="1855" class="1004" name="zext_ln813_9_fu_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="35" slack="1"/>
<pin id="1857" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_9/69 "/>
</bind>
</comp>

<comp id="1858" class="1004" name="zext_ln813_10_fu_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="10" slack="0"/>
<pin id="1860" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_10/69 "/>
</bind>
</comp>

<comp id="1862" class="1004" name="ret_V_33_fu_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="35" slack="0"/>
<pin id="1864" dir="0" index="1" bw="10" slack="0"/>
<pin id="1865" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/69 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="ret_V_34_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="43" slack="0"/>
<pin id="1870" dir="0" index="1" bw="8" slack="2"/>
<pin id="1871" dir="0" index="2" bw="1" slack="0"/>
<pin id="1872" dir="0" index="3" bw="26" slack="1"/>
<pin id="1873" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_34/70 "/>
</bind>
</comp>

<comp id="1876" class="1004" name="zext_ln1270_fu_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="43" slack="0"/>
<pin id="1878" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/70 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="zext_ln1273_3_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="36" slack="1"/>
<pin id="1882" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_3/70 "/>
</bind>
</comp>

<comp id="1883" class="1004" name="grp_fu_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="43" slack="0"/>
<pin id="1885" dir="0" index="1" bw="36" slack="0"/>
<pin id="1886" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/70 "/>
</bind>
</comp>

<comp id="1889" class="1004" name="trunc_ln813_s_fu_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="20" slack="0"/>
<pin id="1891" dir="0" index="1" bw="79" slack="0"/>
<pin id="1892" dir="0" index="2" bw="7" slack="0"/>
<pin id="1893" dir="0" index="3" bw="8" slack="0"/>
<pin id="1894" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_s/72 "/>
</bind>
</comp>

<comp id="1899" class="1004" name="zext_ln541_5_fu_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="8" slack="4"/>
<pin id="1901" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_5/72 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="zext_ln1347_7_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="43" slack="3"/>
<pin id="1905" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_7/73 "/>
</bind>
</comp>

<comp id="1906" class="1004" name="zext_ln813_11_fu_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="20" slack="1"/>
<pin id="1908" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_11/73 "/>
</bind>
</comp>

<comp id="1909" class="1004" name="add_ln813_7_fu_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="36" slack="4"/>
<pin id="1911" dir="0" index="1" bw="20" slack="0"/>
<pin id="1912" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_7/73 "/>
</bind>
</comp>

<comp id="1914" class="1004" name="zext_ln813_12_fu_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="36" slack="0"/>
<pin id="1916" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_12/73 "/>
</bind>
</comp>

<comp id="1918" class="1004" name="exp_Z2P_m_1_V_fu_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="36" slack="0"/>
<pin id="1920" dir="0" index="1" bw="43" slack="0"/>
<pin id="1921" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/73 "/>
</bind>
</comp>

<comp id="1924" class="1004" name="tmp_17_fu_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="40" slack="0"/>
<pin id="1926" dir="0" index="1" bw="42" slack="0"/>
<pin id="1927" dir="0" index="2" bw="3" slack="0"/>
<pin id="1928" dir="0" index="3" bw="7" slack="0"/>
<pin id="1929" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/73 "/>
</bind>
</comp>

<comp id="1934" class="1004" name="exp_Z2_m_1_V_fu_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="49" slack="0"/>
<pin id="1936" dir="0" index="1" bw="8" slack="6"/>
<pin id="1937" dir="0" index="2" bw="1" slack="0"/>
<pin id="1938" dir="0" index="3" bw="40" slack="1"/>
<pin id="1939" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1_V/74 "/>
</bind>
</comp>

<comp id="1942" class="1004" name="zext_ln1270_1_fu_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="49" slack="0"/>
<pin id="1944" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_1/74 "/>
</bind>
</comp>

<comp id="1946" class="1004" name="zext_ln1273_4_fu_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="44" slack="1"/>
<pin id="1948" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_4/74 "/>
</bind>
</comp>

<comp id="1949" class="1004" name="grp_fu_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="49" slack="0"/>
<pin id="1951" dir="0" index="1" bw="44" slack="0"/>
<pin id="1952" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/74 "/>
</bind>
</comp>

<comp id="1955" class="1004" name="zext_ln541_2_fu_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="8" slack="10"/>
<pin id="1957" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/78 "/>
</bind>
</comp>

<comp id="1959" class="1004" name="trunc_ln813_1_fu_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="36" slack="0"/>
<pin id="1961" dir="0" index="1" bw="93" slack="0"/>
<pin id="1962" dir="0" index="2" bw="7" slack="0"/>
<pin id="1963" dir="0" index="3" bw="8" slack="0"/>
<pin id="1964" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_1/78 "/>
</bind>
</comp>

<comp id="1969" class="1004" name="lhs_V_4_fu_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="51" slack="0"/>
<pin id="1971" dir="0" index="1" bw="8" slack="11"/>
<pin id="1972" dir="0" index="2" bw="1" slack="0"/>
<pin id="1973" dir="0" index="3" bw="40" slack="6"/>
<pin id="1974" dir="0" index="4" bw="1" slack="0"/>
<pin id="1975" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/79 "/>
</bind>
</comp>

<comp id="1979" class="1004" name="zext_ln1347_8_fu_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="51" slack="0"/>
<pin id="1981" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_8/79 "/>
</bind>
</comp>

<comp id="1983" class="1004" name="zext_ln813_13_fu_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="36" slack="1"/>
<pin id="1985" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_13/79 "/>
</bind>
</comp>

<comp id="1986" class="1004" name="add_ln813_9_fu_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="44" slack="6"/>
<pin id="1988" dir="0" index="1" bw="36" slack="0"/>
<pin id="1989" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_9/79 "/>
</bind>
</comp>

<comp id="1991" class="1004" name="zext_ln813_14_fu_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="44" slack="0"/>
<pin id="1993" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_14/79 "/>
</bind>
</comp>

<comp id="1995" class="1004" name="exp_Z1P_m_1_l_V_fu_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="44" slack="0"/>
<pin id="1997" dir="0" index="1" bw="51" slack="0"/>
<pin id="1998" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/79 "/>
</bind>
</comp>

<comp id="2001" class="1004" name="exp_Z1P_m_1_V_fu_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="50" slack="0"/>
<pin id="2003" dir="0" index="1" bw="52" slack="0"/>
<pin id="2004" dir="0" index="2" bw="3" slack="0"/>
<pin id="2005" dir="0" index="3" bw="7" slack="0"/>
<pin id="2006" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/79 "/>
</bind>
</comp>

<comp id="2011" class="1004" name="exp_Z1_hi_V_fu_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="50" slack="0"/>
<pin id="2013" dir="0" index="1" bw="58" slack="0"/>
<pin id="2014" dir="0" index="2" bw="5" slack="0"/>
<pin id="2015" dir="0" index="3" bw="7" slack="0"/>
<pin id="2016" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/79 "/>
</bind>
</comp>

<comp id="2021" class="1004" name="zext_ln1271_3_fu_2021">
<pin_list>
<pin id="2022" dir="0" index="0" bw="50" slack="1"/>
<pin id="2023" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_3/80 "/>
</bind>
</comp>

<comp id="2024" class="1004" name="zext_ln1273_5_fu_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="50" slack="1"/>
<pin id="2026" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_5/80 "/>
</bind>
</comp>

<comp id="2027" class="1004" name="grp_fu_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="50" slack="0"/>
<pin id="2029" dir="0" index="1" bw="50" slack="0"/>
<pin id="2030" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/80 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="ret_V_35_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="58" slack="5"/>
<pin id="2035" dir="0" index="1" bw="6" slack="0"/>
<pin id="2036" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/84 "/>
</bind>
</comp>

<comp id="2038" class="1004" name="trunc_ln1347_fu_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="58" slack="0"/>
<pin id="2040" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1347/84 "/>
</bind>
</comp>

<comp id="2042" class="1004" name="trunc_ln1347_2_fu_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="58" slack="0"/>
<pin id="2044" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1347_2/84 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="lhs_V_7_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="107" slack="0"/>
<pin id="2048" dir="0" index="1" bw="58" slack="1"/>
<pin id="2049" dir="0" index="2" bw="1" slack="0"/>
<pin id="2050" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/85 "/>
</bind>
</comp>

<comp id="2053" class="1004" name="zext_ln1347_9_fu_2053">
<pin_list>
<pin id="2054" dir="0" index="0" bw="100" slack="1"/>
<pin id="2055" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_9/85 "/>
</bind>
</comp>

<comp id="2056" class="1004" name="zext_ln1347_10_fu_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="100" slack="1"/>
<pin id="2058" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_10/85 "/>
</bind>
</comp>

<comp id="2059" class="1004" name="trunc_ln3_fu_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="106" slack="0"/>
<pin id="2061" dir="0" index="1" bw="57" slack="1"/>
<pin id="2062" dir="0" index="2" bw="1" slack="0"/>
<pin id="2063" dir="1" index="3" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln3/85 "/>
</bind>
</comp>

<comp id="2066" class="1004" name="zext_ln1347_11_fu_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="100" slack="1"/>
<pin id="2068" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_11/85 "/>
</bind>
</comp>

<comp id="2069" class="1004" name="trunc_ln1347_1_fu_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="105" slack="0"/>
<pin id="2071" dir="0" index="1" bw="56" slack="1"/>
<pin id="2072" dir="0" index="2" bw="1" slack="0"/>
<pin id="2073" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1347_1/85 "/>
</bind>
</comp>

<comp id="2076" class="1004" name="ret_V_23_fu_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="107" slack="0"/>
<pin id="2078" dir="0" index="1" bw="100" slack="0"/>
<pin id="2079" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/85 "/>
</bind>
</comp>

<comp id="2082" class="1004" name="add_ln1347_1_fu_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="105" slack="0"/>
<pin id="2084" dir="0" index="1" bw="100" slack="0"/>
<pin id="2085" dir="1" index="2" bw="105" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_1/85 "/>
</bind>
</comp>

<comp id="2088" class="1004" name="add_ln1347_2_fu_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="106" slack="0"/>
<pin id="2090" dir="0" index="1" bw="100" slack="0"/>
<pin id="2091" dir="1" index="2" bw="106" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_2/85 "/>
</bind>
</comp>

<comp id="2094" class="1004" name="tmp_19_fu_2094">
<pin_list>
<pin id="2095" dir="0" index="0" bw="1" slack="0"/>
<pin id="2096" dir="0" index="1" bw="107" slack="0"/>
<pin id="2097" dir="0" index="2" bw="8" slack="0"/>
<pin id="2098" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/85 "/>
</bind>
</comp>

<comp id="2102" class="1004" name="r_exp_V_fu_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="13" slack="23"/>
<pin id="2104" dir="0" index="1" bw="1" slack="0"/>
<pin id="2105" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/85 "/>
</bind>
</comp>

<comp id="2107" class="1004" name="r_exp_V_2_fu_2107">
<pin_list>
<pin id="2108" dir="0" index="0" bw="1" slack="0"/>
<pin id="2109" dir="0" index="1" bw="13" slack="23"/>
<pin id="2110" dir="0" index="2" bw="13" slack="0"/>
<pin id="2111" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/85 "/>
</bind>
</comp>

<comp id="2114" class="1004" name="tmp_20_fu_2114">
<pin_list>
<pin id="2115" dir="0" index="0" bw="3" slack="0"/>
<pin id="2116" dir="0" index="1" bw="13" slack="0"/>
<pin id="2117" dir="0" index="2" bw="5" slack="0"/>
<pin id="2118" dir="0" index="3" bw="5" slack="0"/>
<pin id="2119" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/85 "/>
</bind>
</comp>

<comp id="2124" class="1004" name="icmp_ln1035_fu_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="3" slack="0"/>
<pin id="2126" dir="0" index="1" bw="3" slack="0"/>
<pin id="2127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/85 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="trunc_ln186_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="13" slack="0"/>
<pin id="2132" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/85 "/>
</bind>
</comp>

<comp id="2134" class="1004" name="select_ln407_fu_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="1" slack="84"/>
<pin id="2136" dir="0" index="1" bw="64" slack="0"/>
<pin id="2137" dir="0" index="2" bw="64" slack="0"/>
<pin id="2138" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/86 "/>
</bind>
</comp>

<comp id="2141" class="1004" name="p_Result_s_fu_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="64" slack="0"/>
<pin id="2143" dir="0" index="1" bw="1" slack="84"/>
<pin id="2144" dir="0" index="2" bw="63" slack="0"/>
<pin id="2145" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/86 "/>
</bind>
</comp>

<comp id="2148" class="1004" name="p_Result_16_fu_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="64" slack="0"/>
<pin id="2150" dir="0" index="1" bw="1" slack="84"/>
<pin id="2151" dir="0" index="2" bw="53" slack="0"/>
<pin id="2152" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/86 "/>
</bind>
</comp>

<comp id="2155" class="1004" name="p_Result_17_fu_2155">
<pin_list>
<pin id="2156" dir="0" index="0" bw="64" slack="0"/>
<pin id="2157" dir="0" index="1" bw="1" slack="84"/>
<pin id="2158" dir="0" index="2" bw="1" slack="0"/>
<pin id="2159" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/86 "/>
</bind>
</comp>

<comp id="2162" class="1004" name="or_ln657_fu_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="1" slack="27"/>
<pin id="2164" dir="0" index="1" bw="1" slack="1"/>
<pin id="2165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln657/86 "/>
</bind>
</comp>

<comp id="2166" class="1004" name="xor_ln182_fu_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="1" slack="28"/>
<pin id="2168" dir="0" index="1" bw="1" slack="0"/>
<pin id="2169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln182/86 "/>
</bind>
</comp>

<comp id="2171" class="1004" name="icmp_ln1039_fu_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="13" slack="1"/>
<pin id="2173" dir="0" index="1" bw="13" slack="0"/>
<pin id="2174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1039/86 "/>
</bind>
</comp>

<comp id="2176" class="1004" name="tmp_fu_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="52" slack="0"/>
<pin id="2178" dir="0" index="1" bw="106" slack="1"/>
<pin id="2179" dir="0" index="2" bw="7" slack="0"/>
<pin id="2180" dir="0" index="3" bw="8" slack="0"/>
<pin id="2181" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/86 "/>
</bind>
</comp>

<comp id="2185" class="1004" name="tmp_1_fu_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="52" slack="0"/>
<pin id="2187" dir="0" index="1" bw="105" slack="1"/>
<pin id="2188" dir="0" index="2" bw="7" slack="0"/>
<pin id="2189" dir="0" index="3" bw="8" slack="0"/>
<pin id="2190" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/86 "/>
</bind>
</comp>

<comp id="2194" class="1004" name="tmp_23_fu_2194">
<pin_list>
<pin id="2195" dir="0" index="0" bw="1" slack="1"/>
<pin id="2196" dir="0" index="1" bw="52" slack="0"/>
<pin id="2197" dir="0" index="2" bw="52" slack="0"/>
<pin id="2198" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23/86 "/>
</bind>
</comp>

<comp id="2201" class="1004" name="out_exp_V_fu_2201">
<pin_list>
<pin id="2202" dir="0" index="0" bw="11" slack="1"/>
<pin id="2203" dir="0" index="1" bw="11" slack="0"/>
<pin id="2204" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/86 "/>
</bind>
</comp>

<comp id="2206" class="1004" name="p_Result_21_fu_2206">
<pin_list>
<pin id="2207" dir="0" index="0" bw="64" slack="0"/>
<pin id="2208" dir="0" index="1" bw="1" slack="84"/>
<pin id="2209" dir="0" index="2" bw="11" slack="0"/>
<pin id="2210" dir="0" index="3" bw="52" slack="0"/>
<pin id="2211" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_21/86 "/>
</bind>
</comp>

<comp id="2215" class="1004" name="xor_ln18_fu_2215">
<pin_list>
<pin id="2216" dir="0" index="0" bw="1" slack="83"/>
<pin id="2217" dir="0" index="1" bw="1" slack="0"/>
<pin id="2218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/86 "/>
</bind>
</comp>

<comp id="2220" class="1004" name="and_ln1019_fu_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="1" slack="84"/>
<pin id="2222" dir="0" index="1" bw="1" slack="0"/>
<pin id="2223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1019/86 "/>
</bind>
</comp>

<comp id="2225" class="1004" name="or_ln1019_fu_2225">
<pin_list>
<pin id="2226" dir="0" index="0" bw="1" slack="83"/>
<pin id="2227" dir="0" index="1" bw="1" slack="84"/>
<pin id="2228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1019/86 "/>
</bind>
</comp>

<comp id="2229" class="1004" name="xor_ln1019_fu_2229">
<pin_list>
<pin id="2230" dir="0" index="0" bw="1" slack="0"/>
<pin id="2231" dir="0" index="1" bw="1" slack="0"/>
<pin id="2232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1019/86 "/>
</bind>
</comp>

<comp id="2235" class="1004" name="and_ln657_fu_2235">
<pin_list>
<pin id="2236" dir="0" index="0" bw="1" slack="0"/>
<pin id="2237" dir="0" index="1" bw="1" slack="0"/>
<pin id="2238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657/86 "/>
</bind>
</comp>

<comp id="2241" class="1004" name="and_ln182_fu_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="1" slack="0"/>
<pin id="2243" dir="0" index="1" bw="1" slack="0"/>
<pin id="2244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln182/86 "/>
</bind>
</comp>

<comp id="2247" class="1004" name="and_ln182_1_fu_2247">
<pin_list>
<pin id="2248" dir="0" index="0" bw="1" slack="0"/>
<pin id="2249" dir="0" index="1" bw="1" slack="28"/>
<pin id="2250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln182_1/86 "/>
</bind>
</comp>

<comp id="2252" class="1004" name="or_ln657_1_fu_2252">
<pin_list>
<pin id="2253" dir="0" index="0" bw="1" slack="0"/>
<pin id="2254" dir="0" index="1" bw="1" slack="0"/>
<pin id="2255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln657_1/86 "/>
</bind>
</comp>

<comp id="2258" class="1004" name="xor_ln657_fu_2258">
<pin_list>
<pin id="2259" dir="0" index="0" bw="1" slack="0"/>
<pin id="2260" dir="0" index="1" bw="1" slack="0"/>
<pin id="2261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657/86 "/>
</bind>
</comp>

<comp id="2264" class="1004" name="and_ln1039_fu_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="1" slack="0"/>
<pin id="2266" dir="0" index="1" bw="1" slack="0"/>
<pin id="2267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1039/86 "/>
</bind>
</comp>

<comp id="2270" class="1004" name="or_ln1039_fu_2270">
<pin_list>
<pin id="2271" dir="0" index="0" bw="1" slack="0"/>
<pin id="2272" dir="0" index="1" bw="1" slack="0"/>
<pin id="2273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1039/86 "/>
</bind>
</comp>

<comp id="2276" class="1004" name="select_ln1039_fu_2276">
<pin_list>
<pin id="2277" dir="0" index="0" bw="1" slack="0"/>
<pin id="2278" dir="0" index="1" bw="64" slack="0"/>
<pin id="2279" dir="0" index="2" bw="64" slack="0"/>
<pin id="2280" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1039/86 "/>
</bind>
</comp>

<comp id="2284" class="1004" name="or_ln1039_1_fu_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="1" slack="0"/>
<pin id="2286" dir="0" index="1" bw="1" slack="0"/>
<pin id="2287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1039_1/86 "/>
</bind>
</comp>

<comp id="2290" class="1004" name="select_ln1039_1_fu_2290">
<pin_list>
<pin id="2291" dir="0" index="0" bw="1" slack="84"/>
<pin id="2292" dir="0" index="1" bw="64" slack="0"/>
<pin id="2293" dir="0" index="2" bw="64" slack="0"/>
<pin id="2294" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1039_1/86 "/>
</bind>
</comp>

<comp id="2297" class="1004" name="select_ln1039_2_fu_2297">
<pin_list>
<pin id="2298" dir="0" index="0" bw="1" slack="0"/>
<pin id="2299" dir="0" index="1" bw="64" slack="0"/>
<pin id="2300" dir="0" index="2" bw="64" slack="0"/>
<pin id="2301" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1039_2/86 "/>
</bind>
</comp>

<comp id="2305" class="1004" name="or_ln1039_3_fu_2305">
<pin_list>
<pin id="2306" dir="0" index="0" bw="1" slack="0"/>
<pin id="2307" dir="0" index="1" bw="1" slack="0"/>
<pin id="2308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1039_3/86 "/>
</bind>
</comp>

<comp id="2311" class="1004" name="select_ln1039_3_fu_2311">
<pin_list>
<pin id="2312" dir="0" index="0" bw="1" slack="83"/>
<pin id="2313" dir="0" index="1" bw="64" slack="0"/>
<pin id="2314" dir="0" index="2" bw="64" slack="0"/>
<pin id="2315" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1039_3/86 "/>
</bind>
</comp>

<comp id="2318" class="1004" name="select_ln1039_4_fu_2318">
<pin_list>
<pin id="2319" dir="0" index="0" bw="1" slack="0"/>
<pin id="2320" dir="0" index="1" bw="64" slack="0"/>
<pin id="2321" dir="0" index="2" bw="64" slack="0"/>
<pin id="2322" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1039_4/86 "/>
</bind>
</comp>

<comp id="2326" class="1004" name="bitcast_ln1039_fu_2326">
<pin_list>
<pin id="2327" dir="0" index="0" bw="64" slack="0"/>
<pin id="2328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1039/86 "/>
</bind>
</comp>

<comp id="2330" class="1004" name="select_ln407_1_fu_2330">
<pin_list>
<pin id="2331" dir="0" index="0" bw="1" slack="84"/>
<pin id="2332" dir="0" index="1" bw="64" slack="0"/>
<pin id="2333" dir="0" index="2" bw="64" slack="0"/>
<pin id="2334" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_1/86 "/>
</bind>
</comp>

<comp id="2337" class="1007" name="grp_fu_2337">
<pin_list>
<pin id="2338" dir="0" index="0" bw="16" slack="0"/>
<pin id="2339" dir="0" index="1" bw="15" slack="0"/>
<pin id="2340" dir="0" index="2" bw="19" slack="0"/>
<pin id="2341" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_32/59 ret_V_31/61 "/>
</bind>
</comp>

<comp id="2348" class="1005" name="p_Result_15_reg_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="1" slack="1"/>
<pin id="2350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_15 "/>
</bind>
</comp>

<comp id="2355" class="1005" name="bs_exp_V_reg_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="11" slack="1"/>
<pin id="2357" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="bs_exp_V "/>
</bind>
</comp>

<comp id="2362" class="1005" name="icmp_ln1019_reg_2362">
<pin_list>
<pin id="2363" dir="0" index="0" bw="1" slack="1"/>
<pin id="2364" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="2369" class="1005" name="p_Result_4_reg_2369">
<pin_list>
<pin id="2370" dir="0" index="0" bw="1" slack="1"/>
<pin id="2371" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="2375" class="1005" name="p_Result_18_reg_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="52" slack="2"/>
<pin id="2377" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="2381" class="1005" name="zext_ln541_reg_2381">
<pin_list>
<pin id="2382" dir="0" index="0" bw="64" slack="48"/>
<pin id="2383" dir="1" index="1" bw="64" slack="48"/>
</pin_list>
<bind>
<opset="zext_ln541 "/>
</bind>
</comp>

<comp id="2386" class="1005" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr_reg_2386">
<pin_list>
<pin id="2387" dir="0" index="0" bw="6" slack="1"/>
<pin id="2388" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr "/>
</bind>
</comp>

<comp id="2391" class="1005" name="x_is_1_reg_2391">
<pin_list>
<pin id="2392" dir="0" index="0" bw="1" slack="1"/>
<pin id="2393" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_is_1 "/>
</bind>
</comp>

<comp id="2397" class="1005" name="x_is_p1_reg_2397">
<pin_list>
<pin id="2398" dir="0" index="0" bw="1" slack="84"/>
<pin id="2399" dir="1" index="1" bw="1" slack="84"/>
</pin_list>
<bind>
<opset="x_is_p1 "/>
</bind>
</comp>

<comp id="2402" class="1005" name="icmp_ln1019_1_reg_2402">
<pin_list>
<pin id="2403" dir="0" index="0" bw="1" slack="1"/>
<pin id="2404" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1019_1 "/>
</bind>
</comp>

<comp id="2407" class="1005" name="x_is_0_reg_2407">
<pin_list>
<pin id="2408" dir="0" index="0" bw="1" slack="84"/>
<pin id="2409" dir="1" index="1" bw="1" slack="84"/>
</pin_list>
<bind>
<opset="x_is_0 "/>
</bind>
</comp>

<comp id="2413" class="1005" name="x_is_neg_reg_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="1" slack="84"/>
<pin id="2415" dir="1" index="1" bw="1" slack="84"/>
</pin_list>
<bind>
<opset="x_is_neg "/>
</bind>
</comp>

<comp id="2421" class="1005" name="or_ln407_reg_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="1" slack="1"/>
<pin id="2423" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln407 "/>
</bind>
</comp>

<comp id="2427" class="1005" name="b_exp_2_reg_2427">
<pin_list>
<pin id="2428" dir="0" index="0" bw="12" slack="46"/>
<pin id="2429" dir="1" index="1" bw="12" slack="46"/>
</pin_list>
<bind>
<opset="b_exp_2 "/>
</bind>
</comp>

<comp id="2432" class="1005" name="b_frac_tilde_inverse_V_reg_2432">
<pin_list>
<pin id="2433" dir="0" index="0" bw="6" slack="1"/>
<pin id="2434" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_tilde_inverse_V "/>
</bind>
</comp>

<comp id="2437" class="1005" name="and_ln18_reg_2437">
<pin_list>
<pin id="2438" dir="0" index="0" bw="1" slack="1"/>
<pin id="2439" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln18 "/>
</bind>
</comp>

<comp id="2443" class="1005" name="b_frac_V_1_reg_2443">
<pin_list>
<pin id="2444" dir="0" index="0" bw="54" slack="1"/>
<pin id="2445" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_V_1 "/>
</bind>
</comp>

<comp id="2448" class="1005" name="zext_ln838_reg_2448">
<pin_list>
<pin id="2449" dir="0" index="0" bw="54" slack="1"/>
<pin id="2450" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln838 "/>
</bind>
</comp>

<comp id="2453" class="1005" name="or_ln18_reg_2453">
<pin_list>
<pin id="2454" dir="0" index="0" bw="1" slack="83"/>
<pin id="2455" dir="1" index="1" bw="1" slack="83"/>
</pin_list>
<bind>
<opset="or_ln18 "/>
</bind>
</comp>

<comp id="2459" class="1005" name="or_ln1039_2_reg_2459">
<pin_list>
<pin id="2460" dir="0" index="0" bw="1" slack="81"/>
<pin id="2461" dir="1" index="1" bw="1" slack="83"/>
</pin_list>
<bind>
<opset="or_ln1039_2 "/>
</bind>
</comp>

<comp id="2464" class="1005" name="mul_ln838_reg_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="54" slack="1"/>
<pin id="2466" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln838 "/>
</bind>
</comp>

<comp id="2471" class="1005" name="a_V_reg_2471">
<pin_list>
<pin id="2472" dir="0" index="0" bw="4" slack="1"/>
<pin id="2473" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="2477" class="1005" name="trunc_ln813_reg_2477">
<pin_list>
<pin id="2478" dir="0" index="0" bw="50" slack="6"/>
<pin id="2479" dir="1" index="1" bw="50" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln813 "/>
</bind>
</comp>

<comp id="2482" class="1005" name="tmp_7_reg_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="1" slack="6"/>
<pin id="2484" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2487" class="1005" name="zext_ln1271_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="75" slack="1"/>
<pin id="2489" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="2492" class="1005" name="zext_ln1273_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="75" slack="1"/>
<pin id="2494" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273 "/>
</bind>
</comp>

<comp id="2497" class="1005" name="r_V_23_reg_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="75" slack="1"/>
<pin id="2499" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="2502" class="1005" name="z2_V_reg_2502">
<pin_list>
<pin id="2503" dir="0" index="0" bw="73" slack="1"/>
<pin id="2504" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="z2_V "/>
</bind>
</comp>

<comp id="2508" class="1005" name="a_V_1_reg_2508">
<pin_list>
<pin id="2509" dir="0" index="0" bw="6" slack="1"/>
<pin id="2510" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_1 "/>
</bind>
</comp>

<comp id="2514" class="1005" name="tmp_6_reg_2514">
<pin_list>
<pin id="2515" dir="0" index="0" bw="67" slack="6"/>
<pin id="2516" dir="1" index="1" bw="67" slack="6"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="2519" class="1005" name="zext_ln1271_1_reg_2519">
<pin_list>
<pin id="2520" dir="0" index="0" bw="79" slack="1"/>
<pin id="2521" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_1 "/>
</bind>
</comp>

<comp id="2524" class="1005" name="zext_ln1273_1_reg_2524">
<pin_list>
<pin id="2525" dir="0" index="0" bw="79" slack="1"/>
<pin id="2526" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_1 "/>
</bind>
</comp>

<comp id="2529" class="1005" name="r_V_24_reg_2529">
<pin_list>
<pin id="2530" dir="0" index="0" bw="79" slack="1"/>
<pin id="2531" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="2534" class="1005" name="ret_V_4_reg_2534">
<pin_list>
<pin id="2535" dir="0" index="0" bw="82" slack="1"/>
<pin id="2536" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="2540" class="1005" name="a_V_2_reg_2540">
<pin_list>
<pin id="2541" dir="0" index="0" bw="6" slack="1"/>
<pin id="2542" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_2 "/>
</bind>
</comp>

<comp id="2546" class="1005" name="trunc_ln813_3_reg_2546">
<pin_list>
<pin id="2547" dir="0" index="0" bw="76" slack="6"/>
<pin id="2548" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln813_3 "/>
</bind>
</comp>

<comp id="2551" class="1005" name="zext_ln1271_2_reg_2551">
<pin_list>
<pin id="2552" dir="0" index="0" bw="89" slack="1"/>
<pin id="2553" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_2 "/>
</bind>
</comp>

<comp id="2556" class="1005" name="zext_ln1273_2_reg_2556">
<pin_list>
<pin id="2557" dir="0" index="0" bw="89" slack="1"/>
<pin id="2558" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_2 "/>
</bind>
</comp>

<comp id="2561" class="1005" name="r_V_25_reg_2561">
<pin_list>
<pin id="2562" dir="0" index="0" bw="89" slack="1"/>
<pin id="2563" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="2566" class="1005" name="z4_V_reg_2566">
<pin_list>
<pin id="2567" dir="0" index="0" bw="92" slack="1"/>
<pin id="2568" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="z4_V "/>
</bind>
</comp>

<comp id="2572" class="1005" name="tmp_s_reg_2572">
<pin_list>
<pin id="2573" dir="0" index="0" bw="86" slack="6"/>
<pin id="2574" dir="1" index="1" bw="86" slack="6"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2577" class="1005" name="tmp_2_reg_2577">
<pin_list>
<pin id="2578" dir="0" index="0" bw="6" slack="1"/>
<pin id="2579" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2583" class="1005" name="zext_ln1271_4_reg_2583">
<pin_list>
<pin id="2584" dir="0" index="0" bw="98" slack="1"/>
<pin id="2585" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_4 "/>
</bind>
</comp>

<comp id="2588" class="1005" name="zext_ln1273_6_reg_2588">
<pin_list>
<pin id="2589" dir="0" index="0" bw="98" slack="1"/>
<pin id="2590" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_6 "/>
</bind>
</comp>

<comp id="2593" class="1005" name="r_V_26_reg_2593">
<pin_list>
<pin id="2594" dir="0" index="0" bw="98" slack="1"/>
<pin id="2595" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="2598" class="1005" name="tmp_3_reg_2598">
<pin_list>
<pin id="2599" dir="0" index="0" bw="87" slack="1"/>
<pin id="2600" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2604" class="1005" name="tmp_4_reg_2604">
<pin_list>
<pin id="2605" dir="0" index="0" bw="81" slack="6"/>
<pin id="2606" dir="1" index="1" bw="81" slack="6"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2609" class="1005" name="tmp_8_reg_2609">
<pin_list>
<pin id="2610" dir="0" index="0" bw="6" slack="1"/>
<pin id="2611" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2615" class="1005" name="zext_ln1271_5_reg_2615">
<pin_list>
<pin id="2616" dir="0" index="0" bw="93" slack="1"/>
<pin id="2617" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_5 "/>
</bind>
</comp>

<comp id="2620" class="1005" name="zext_ln1273_7_reg_2620">
<pin_list>
<pin id="2621" dir="0" index="0" bw="93" slack="1"/>
<pin id="2622" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_7 "/>
</bind>
</comp>

<comp id="2625" class="1005" name="r_V_27_reg_2625">
<pin_list>
<pin id="2626" dir="0" index="0" bw="93" slack="1"/>
<pin id="2627" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="2630" class="1005" name="tmp_9_reg_2630">
<pin_list>
<pin id="2631" dir="0" index="0" bw="82" slack="1"/>
<pin id="2632" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="2636" class="1005" name="tmp_10_reg_2636">
<pin_list>
<pin id="2637" dir="0" index="0" bw="76" slack="6"/>
<pin id="2638" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2641" class="1005" name="tmp_11_reg_2641">
<pin_list>
<pin id="2642" dir="0" index="0" bw="6" slack="1"/>
<pin id="2643" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2647" class="1005" name="zext_ln1271_6_reg_2647">
<pin_list>
<pin id="2648" dir="0" index="0" bw="88" slack="1"/>
<pin id="2649" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_6 "/>
</bind>
</comp>

<comp id="2652" class="1005" name="zext_ln1273_8_reg_2652">
<pin_list>
<pin id="2653" dir="0" index="0" bw="88" slack="1"/>
<pin id="2654" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_8 "/>
</bind>
</comp>

<comp id="2657" class="1005" name="r_V_28_reg_2657">
<pin_list>
<pin id="2658" dir="0" index="0" bw="88" slack="1"/>
<pin id="2659" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="r_V_28 "/>
</bind>
</comp>

<comp id="2662" class="1005" name="tmp_12_reg_2662">
<pin_list>
<pin id="2663" dir="0" index="0" bw="77" slack="1"/>
<pin id="2664" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="2668" class="1005" name="tmp_13_reg_2668">
<pin_list>
<pin id="2669" dir="0" index="0" bw="71" slack="6"/>
<pin id="2670" dir="1" index="1" bw="71" slack="6"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2673" class="1005" name="tmp_14_reg_2673">
<pin_list>
<pin id="2674" dir="0" index="0" bw="6" slack="1"/>
<pin id="2675" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="2679" class="1005" name="zext_ln1271_7_reg_2679">
<pin_list>
<pin id="2680" dir="0" index="0" bw="83" slack="1"/>
<pin id="2681" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_7 "/>
</bind>
</comp>

<comp id="2684" class="1005" name="zext_ln1273_9_reg_2684">
<pin_list>
<pin id="2685" dir="0" index="0" bw="83" slack="1"/>
<pin id="2686" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_9 "/>
</bind>
</comp>

<comp id="2689" class="1005" name="sext_ln813_reg_2689">
<pin_list>
<pin id="2690" dir="0" index="0" bw="90" slack="1"/>
<pin id="2691" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln813 "/>
</bind>
</comp>

<comp id="2694" class="1005" name="r_V_29_reg_2694">
<pin_list>
<pin id="2695" dir="0" index="0" bw="83" slack="1"/>
<pin id="2696" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="r_V_29 "/>
</bind>
</comp>

<comp id="2699" class="1005" name="pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr_reg_2699">
<pin_list>
<pin id="2700" dir="0" index="0" bw="6" slack="1"/>
<pin id="2701" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr "/>
</bind>
</comp>

<comp id="2704" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr_reg_2704">
<pin_list>
<pin id="2705" dir="0" index="0" bw="4" slack="1"/>
<pin id="2706" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr "/>
</bind>
</comp>

<comp id="2709" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr_reg_2709">
<pin_list>
<pin id="2710" dir="0" index="0" bw="6" slack="1"/>
<pin id="2711" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2714" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr_reg_2714">
<pin_list>
<pin id="2715" dir="0" index="0" bw="6" slack="1"/>
<pin id="2716" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2719" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr_reg_2719">
<pin_list>
<pin id="2720" dir="0" index="0" bw="6" slack="1"/>
<pin id="2721" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2724" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr_reg_2724">
<pin_list>
<pin id="2725" dir="0" index="0" bw="6" slack="1"/>
<pin id="2726" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2729" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr_reg_2729">
<pin_list>
<pin id="2730" dir="0" index="0" bw="6" slack="1"/>
<pin id="2731" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2734" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr_reg_2734">
<pin_list>
<pin id="2735" dir="0" index="0" bw="6" slack="1"/>
<pin id="2736" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2739" class="1005" name="tmp_15_reg_2739">
<pin_list>
<pin id="2740" dir="0" index="0" bw="72" slack="3"/>
<pin id="2741" dir="1" index="1" bw="72" slack="3"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="2744" class="1005" name="tmp_16_reg_2744">
<pin_list>
<pin id="2745" dir="0" index="0" bw="40" slack="1"/>
<pin id="2746" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2749" class="1005" name="log_sum_V_reg_2749">
<pin_list>
<pin id="2750" dir="0" index="0" bw="109" slack="1"/>
<pin id="2751" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="log_sum_V "/>
</bind>
</comp>

<comp id="2754" class="1005" name="logn_V_reg_2754">
<pin_list>
<pin id="2755" dir="0" index="0" bw="105" slack="1"/>
<pin id="2756" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="logn_V "/>
</bind>
</comp>

<comp id="2759" class="1005" name="logn_V_1_reg_2759">
<pin_list>
<pin id="2760" dir="0" index="0" bw="102" slack="1"/>
<pin id="2761" dir="1" index="1" bw="102" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_1 "/>
</bind>
</comp>

<comp id="2764" class="1005" name="logn_V_2_reg_2764">
<pin_list>
<pin id="2765" dir="0" index="0" bw="97" slack="1"/>
<pin id="2766" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_2 "/>
</bind>
</comp>

<comp id="2769" class="1005" name="logn_V_3_reg_2769">
<pin_list>
<pin id="2770" dir="0" index="0" bw="92" slack="1"/>
<pin id="2771" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_3 "/>
</bind>
</comp>

<comp id="2774" class="1005" name="logn_V_4_reg_2774">
<pin_list>
<pin id="2775" dir="0" index="0" bw="87" slack="1"/>
<pin id="2776" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_4 "/>
</bind>
</comp>

<comp id="2779" class="1005" name="add_ln813_4_reg_2779">
<pin_list>
<pin id="2780" dir="0" index="0" bw="83" slack="1"/>
<pin id="2781" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_4 "/>
</bind>
</comp>

<comp id="2784" class="1005" name="zext_ln1270_2_reg_2784">
<pin_list>
<pin id="2785" dir="0" index="0" bw="80" slack="1"/>
<pin id="2786" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_2 "/>
</bind>
</comp>

<comp id="2790" class="1005" name="add_ln813_reg_2790">
<pin_list>
<pin id="2791" dir="0" index="0" bw="109" slack="1"/>
<pin id="2792" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813 "/>
</bind>
</comp>

<comp id="2795" class="1005" name="add_ln813_1_reg_2795">
<pin_list>
<pin id="2796" dir="0" index="0" bw="103" slack="1"/>
<pin id="2797" dir="1" index="1" bw="103" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_1 "/>
</bind>
</comp>

<comp id="2800" class="1005" name="add_ln813_5_reg_2800">
<pin_list>
<pin id="2801" dir="0" index="0" bw="93" slack="1"/>
<pin id="2802" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_5 "/>
</bind>
</comp>

<comp id="2805" class="1005" name="rhs_s_reg_2805">
<pin_list>
<pin id="2806" dir="0" index="0" bw="79" slack="1"/>
<pin id="2807" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="rhs_s "/>
</bind>
</comp>

<comp id="2810" class="1005" name="Elog2_V_reg_2810">
<pin_list>
<pin id="2811" dir="0" index="0" bw="90" slack="1"/>
<pin id="2812" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="Elog2_V "/>
</bind>
</comp>

<comp id="2815" class="1005" name="log_sum_V_1_reg_2815">
<pin_list>
<pin id="2816" dir="0" index="0" bw="109" slack="1"/>
<pin id="2817" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="log_sum_V_1 "/>
</bind>
</comp>

<comp id="2820" class="1005" name="trunc_ln_reg_2820">
<pin_list>
<pin id="2821" dir="0" index="0" bw="73" slack="1"/>
<pin id="2822" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="2825" class="1005" name="trunc_ln818_1_reg_2825">
<pin_list>
<pin id="2826" dir="0" index="0" bw="77" slack="1"/>
<pin id="2827" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln818_1 "/>
</bind>
</comp>

<comp id="2830" class="1005" name="sext_ln813_1_reg_2830">
<pin_list>
<pin id="2831" dir="0" index="0" bw="130" slack="1"/>
<pin id="2832" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln813_1 "/>
</bind>
</comp>

<comp id="2836" class="1005" name="m_frac_l_V_reg_2836">
<pin_list>
<pin id="2837" dir="0" index="0" bw="130" slack="1"/>
<pin id="2838" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l_V "/>
</bind>
</comp>

<comp id="2841" class="1005" name="trunc_ln1_reg_2841">
<pin_list>
<pin id="2842" dir="0" index="0" bw="129" slack="1"/>
<pin id="2843" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="2846" class="1005" name="m_fix_hi_V_reg_2846">
<pin_list>
<pin id="2847" dir="0" index="0" bw="16" slack="1"/>
<pin id="2848" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_hi_V "/>
</bind>
</comp>

<comp id="2851" class="1005" name="p_Result_20_reg_2851">
<pin_list>
<pin id="2852" dir="0" index="0" bw="1" slack="3"/>
<pin id="2853" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_20 "/>
</bind>
</comp>

<comp id="2856" class="1005" name="trunc_ln2_reg_2856">
<pin_list>
<pin id="2857" dir="0" index="0" bw="59" slack="10"/>
<pin id="2858" dir="1" index="1" bw="59" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="2861" class="1005" name="tmp_21_reg_2861">
<pin_list>
<pin id="2862" dir="0" index="0" bw="1" slack="28"/>
<pin id="2863" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="2867" class="1005" name="sext_ln1271_reg_2867">
<pin_list>
<pin id="2868" dir="0" index="0" bw="31" slack="1"/>
<pin id="2869" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1271 "/>
</bind>
</comp>

<comp id="2872" class="1005" name="icmp_ln1654_reg_2872">
<pin_list>
<pin id="2873" dir="0" index="0" bw="1" slack="27"/>
<pin id="2874" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="icmp_ln1654 "/>
</bind>
</comp>

<comp id="2877" class="1005" name="sext_ln1347_2_reg_2877">
<pin_list>
<pin id="2878" dir="0" index="0" bw="31" slack="1"/>
<pin id="2879" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1347_2 "/>
</bind>
</comp>

<comp id="2882" class="1005" name="ret_V_32_reg_2882">
<pin_list>
<pin id="2883" dir="0" index="0" bw="13" slack="1"/>
<pin id="2884" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_32 "/>
</bind>
</comp>

<comp id="2889" class="1005" name="sext_ln1270_reg_2889">
<pin_list>
<pin id="2890" dir="0" index="0" bw="71" slack="1"/>
<pin id="2891" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270 "/>
</bind>
</comp>

<comp id="2894" class="1005" name="trunc_ln813_2_reg_2894">
<pin_list>
<pin id="2895" dir="0" index="0" bw="59" slack="1"/>
<pin id="2896" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_2 "/>
</bind>
</comp>

<comp id="2899" class="1005" name="m_diff_hi_V_reg_2899">
<pin_list>
<pin id="2900" dir="0" index="0" bw="8" slack="10"/>
<pin id="2901" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="2904" class="1005" name="Z2_V_reg_2904">
<pin_list>
<pin id="2905" dir="0" index="0" bw="8" slack="4"/>
<pin id="2906" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="2911" class="1005" name="Z3_V_reg_2911">
<pin_list>
<pin id="2912" dir="0" index="0" bw="8" slack="2"/>
<pin id="2913" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="2916" class="1005" name="Z4_reg_2916">
<pin_list>
<pin id="2917" dir="0" index="0" bw="35" slack="1"/>
<pin id="2918" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="2921" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_reg_2921">
<pin_list>
<pin id="2922" dir="0" index="0" bw="8" slack="1"/>
<pin id="2923" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr "/>
</bind>
</comp>

<comp id="2926" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1_reg_2926">
<pin_list>
<pin id="2927" dir="0" index="0" bw="8" slack="1"/>
<pin id="2928" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 "/>
</bind>
</comp>

<comp id="2931" class="1005" name="ret_V_33_reg_2931">
<pin_list>
<pin id="2932" dir="0" index="0" bw="36" slack="1"/>
<pin id="2933" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_33 "/>
</bind>
</comp>

<comp id="2937" class="1005" name="f_Z3_reg_2937">
<pin_list>
<pin id="2938" dir="0" index="0" bw="26" slack="1"/>
<pin id="2939" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="f_Z3 "/>
</bind>
</comp>

<comp id="2942" class="1005" name="ret_V_34_reg_2942">
<pin_list>
<pin id="2943" dir="0" index="0" bw="43" slack="3"/>
<pin id="2944" dir="1" index="1" bw="43" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_34 "/>
</bind>
</comp>

<comp id="2947" class="1005" name="zext_ln1270_reg_2947">
<pin_list>
<pin id="2948" dir="0" index="0" bw="79" slack="1"/>
<pin id="2949" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270 "/>
</bind>
</comp>

<comp id="2952" class="1005" name="zext_ln1273_3_reg_2952">
<pin_list>
<pin id="2953" dir="0" index="0" bw="79" slack="1"/>
<pin id="2954" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_3 "/>
</bind>
</comp>

<comp id="2957" class="1005" name="trunc_ln813_s_reg_2957">
<pin_list>
<pin id="2958" dir="0" index="0" bw="20" slack="1"/>
<pin id="2959" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_s "/>
</bind>
</comp>

<comp id="2962" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr_reg_2962">
<pin_list>
<pin id="2963" dir="0" index="0" bw="8" slack="1"/>
<pin id="2964" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr "/>
</bind>
</comp>

<comp id="2967" class="1005" name="exp_Z2P_m_1_V_reg_2967">
<pin_list>
<pin id="2968" dir="0" index="0" bw="44" slack="1"/>
<pin id="2969" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="2973" class="1005" name="tmp_17_reg_2973">
<pin_list>
<pin id="2974" dir="0" index="0" bw="40" slack="1"/>
<pin id="2975" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="2979" class="1005" name="zext_ln1270_1_reg_2979">
<pin_list>
<pin id="2980" dir="0" index="0" bw="93" slack="1"/>
<pin id="2981" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_1 "/>
</bind>
</comp>

<comp id="2984" class="1005" name="zext_ln1273_4_reg_2984">
<pin_list>
<pin id="2985" dir="0" index="0" bw="93" slack="1"/>
<pin id="2986" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_4 "/>
</bind>
</comp>

<comp id="2989" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr_reg_2989">
<pin_list>
<pin id="2990" dir="0" index="0" bw="8" slack="1"/>
<pin id="2991" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr "/>
</bind>
</comp>

<comp id="2994" class="1005" name="trunc_ln813_1_reg_2994">
<pin_list>
<pin id="2995" dir="0" index="0" bw="36" slack="1"/>
<pin id="2996" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_1 "/>
</bind>
</comp>

<comp id="2999" class="1005" name="exp_Z1_V_reg_2999">
<pin_list>
<pin id="3000" dir="0" index="0" bw="58" slack="5"/>
<pin id="3001" dir="1" index="1" bw="58" slack="5"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="3004" class="1005" name="exp_Z1P_m_1_V_reg_3004">
<pin_list>
<pin id="3005" dir="0" index="0" bw="50" slack="1"/>
<pin id="3006" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="3009" class="1005" name="exp_Z1_hi_V_reg_3009">
<pin_list>
<pin id="3010" dir="0" index="0" bw="50" slack="1"/>
<pin id="3011" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="3014" class="1005" name="zext_ln1271_3_reg_3014">
<pin_list>
<pin id="3015" dir="0" index="0" bw="100" slack="1"/>
<pin id="3016" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_3 "/>
</bind>
</comp>

<comp id="3019" class="1005" name="zext_ln1273_5_reg_3019">
<pin_list>
<pin id="3020" dir="0" index="0" bw="100" slack="1"/>
<pin id="3021" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_5 "/>
</bind>
</comp>

<comp id="3024" class="1005" name="ret_V_35_reg_3024">
<pin_list>
<pin id="3025" dir="0" index="0" bw="58" slack="1"/>
<pin id="3026" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_35 "/>
</bind>
</comp>

<comp id="3029" class="1005" name="r_V_reg_3029">
<pin_list>
<pin id="3030" dir="0" index="0" bw="100" slack="1"/>
<pin id="3031" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="3036" class="1005" name="trunc_ln1347_reg_3036">
<pin_list>
<pin id="3037" dir="0" index="0" bw="57" slack="1"/>
<pin id="3038" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1347 "/>
</bind>
</comp>

<comp id="3041" class="1005" name="trunc_ln1347_2_reg_3041">
<pin_list>
<pin id="3042" dir="0" index="0" bw="56" slack="1"/>
<pin id="3043" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1347_2 "/>
</bind>
</comp>

<comp id="3046" class="1005" name="add_ln1347_1_reg_3046">
<pin_list>
<pin id="3047" dir="0" index="0" bw="105" slack="1"/>
<pin id="3048" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1347_1 "/>
</bind>
</comp>

<comp id="3051" class="1005" name="add_ln1347_2_reg_3051">
<pin_list>
<pin id="3052" dir="0" index="0" bw="106" slack="1"/>
<pin id="3053" dir="1" index="1" bw="106" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1347_2 "/>
</bind>
</comp>

<comp id="3056" class="1005" name="tmp_19_reg_3056">
<pin_list>
<pin id="3057" dir="0" index="0" bw="1" slack="1"/>
<pin id="3058" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="3061" class="1005" name="r_exp_V_2_reg_3061">
<pin_list>
<pin id="3062" dir="0" index="0" bw="13" slack="1"/>
<pin id="3063" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_2 "/>
</bind>
</comp>

<comp id="3066" class="1005" name="icmp_ln1035_reg_3066">
<pin_list>
<pin id="3067" dir="0" index="0" bw="1" slack="1"/>
<pin id="3068" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1035 "/>
</bind>
</comp>

<comp id="3071" class="1005" name="trunc_ln186_reg_3071">
<pin_list>
<pin id="3072" dir="0" index="0" bw="11" slack="1"/>
<pin id="3073" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln186 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="404"><net_src comp="26" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="0" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="2" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="406" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="424"><net_src comp="4" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="46" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="431"><net_src comp="419" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="6" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="46" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="432" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="450"><net_src comp="8" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="463"><net_src comp="10" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="46" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="458" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="476"><net_src comp="12" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="46" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="483"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="489"><net_src comp="14" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="46" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="484" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="502"><net_src comp="16" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="46" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="509"><net_src comp="497" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="515"><net_src comp="18" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="46" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="522"><net_src comp="510" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="528"><net_src comp="22" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="46" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="539"><net_src comp="523" pin="3"/><net_sink comp="530" pin=2"/></net>

<net id="545"><net_src comp="22" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="46" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="540" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="553"><net_src comp="24" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="46" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="548" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="566"><net_src comp="20" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="46" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="573"><net_src comp="561" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="400" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="28" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="30" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="592"><net_src comp="32" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="574" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="34" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="36" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="599"><net_src comp="574" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="38" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="28" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="574" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="40" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="574" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="42" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="574" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="44" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="40" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="631"><net_src comp="618" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="48" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="50" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="52" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="648" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="54" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="52" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="664" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="669" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="56" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="664" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="680" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="685" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="52" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="658" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="674" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="633" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="58" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="724"><net_src comp="713" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="725"><net_src comp="636" pin="2"/><net_sink comp="719" pin=2"/></net>

<net id="730"><net_src comp="648" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="674" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="52" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="685" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="732" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="750"><net_src comp="60" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="52" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="62" pin="0"/><net_sink comp="744" pin=3"/></net>

<net id="758"><net_src comp="64" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="52" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="753" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="769"><net_src comp="760" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="770"><net_src comp="744" pin="4"/><net_sink comp="764" pin=2"/></net>

<net id="778"><net_src comp="764" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="771" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="52" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="780" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="794"><net_src comp="785" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="803"><net_src comp="790" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="810"><net_src comp="66" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="774" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="68" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="813"><net_src comp="70" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="817"><net_src comp="774" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="823"><net_src comp="72" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="774" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="825"><net_src comp="70" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="831"><net_src comp="74" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="76" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="839"><net_src comp="826" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="836" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="833" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="852"><net_src comp="78" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="80" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="854"><net_src comp="82" pin="0"/><net_sink comp="846" pin=3"/></net>

<net id="861"><net_src comp="84" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="80" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="863"><net_src comp="76" pin="0"/><net_sink comp="855" pin=3"/></net>

<net id="867"><net_src comp="846" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="873"><net_src comp="855" pin="4"/><net_sink comp="868" pin=1"/></net>

<net id="874"><net_src comp="864" pin="1"/><net_sink comp="868" pin=2"/></net>

<net id="880"><net_src comp="86" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="88" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="885"><net_src comp="875" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="890"><net_src comp="882" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="868" pin="3"/><net_sink comp="886" pin=1"/></net>

<net id="899"><net_src comp="886" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="892" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="907"><net_src comp="90" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="895" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="909"><net_src comp="92" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="910"><net_src comp="94" pin="0"/><net_sink comp="901" pin=3"/></net>

<net id="917"><net_src comp="96" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="895" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="919"><net_src comp="98" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="920"><net_src comp="94" pin="0"/><net_sink comp="911" pin=3"/></net>

<net id="927"><net_src comp="100" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="895" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="929"><net_src comp="92" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="930"><net_src comp="102" pin="0"/><net_sink comp="921" pin=3"/></net>

<net id="941"><net_src comp="934" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="931" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="951"><net_src comp="104" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="80" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="943" pin="1"/><net_sink comp="946" pin=2"/></net>

<net id="959"><net_src comp="106" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="108" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="964"><net_src comp="954" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="946" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="973"><net_src comp="961" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="965" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="980"><net_src comp="110" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="62" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="985"><net_src comp="975" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="990"><net_src comp="969" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="982" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="998"><net_src comp="112" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="999"><net_src comp="986" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="1000"><net_src comp="114" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1001"><net_src comp="116" pin="0"/><net_sink comp="992" pin=3"/></net>

<net id="1005"><net_src comp="986" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1011"><net_src comp="118" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="62" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1019"><net_src comp="1006" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1024"><net_src comp="1016" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="1013" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1032"><net_src comp="120" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="122" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1034"><net_src comp="62" pin="0"/><net_sink comp="1026" pin=3"/></net>

<net id="1040"><net_src comp="124" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="88" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1045"><net_src comp="1035" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="1026" pin="4"/><net_sink comp="1046" pin=0"/></net>

<net id="1054"><net_src comp="1042" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="1046" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1061"><net_src comp="126" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="128" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1066"><net_src comp="1056" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1071"><net_src comp="1050" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="1063" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1079"><net_src comp="130" pin="0"/><net_sink comp="1073" pin=0"/></net>

<net id="1080"><net_src comp="1067" pin="2"/><net_sink comp="1073" pin=1"/></net>

<net id="1081"><net_src comp="132" pin="0"/><net_sink comp="1073" pin=2"/></net>

<net id="1082"><net_src comp="134" pin="0"/><net_sink comp="1073" pin=3"/></net>

<net id="1089"><net_src comp="136" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="1067" pin="2"/><net_sink comp="1083" pin=1"/></net>

<net id="1091"><net_src comp="132" pin="0"/><net_sink comp="1083" pin=2"/></net>

<net id="1092"><net_src comp="138" pin="0"/><net_sink comp="1083" pin=3"/></net>

<net id="1099"><net_src comp="140" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1100"><net_src comp="1067" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1101"><net_src comp="142" pin="0"/><net_sink comp="1093" pin=2"/></net>

<net id="1102"><net_src comp="134" pin="0"/><net_sink comp="1093" pin=3"/></net>

<net id="1113"><net_src comp="1106" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1103" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1123"><net_src comp="144" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="146" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1125"><net_src comp="1115" pin="1"/><net_sink comp="1118" pin=2"/></net>

<net id="1131"><net_src comp="148" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1132"><net_src comp="150" pin="0"/><net_sink comp="1126" pin=2"/></net>

<net id="1136"><net_src comp="1126" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1140"><net_src comp="1118" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1145"><net_src comp="1133" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="1137" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1152"><net_src comp="152" pin="0"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="56" pin="0"/><net_sink comp="1147" pin=2"/></net>

<net id="1157"><net_src comp="1147" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1162"><net_src comp="1141" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="1154" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1170"><net_src comp="154" pin="0"/><net_sink comp="1164" pin=0"/></net>

<net id="1171"><net_src comp="1158" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1172"><net_src comp="156" pin="0"/><net_sink comp="1164" pin=2"/></net>

<net id="1173"><net_src comp="158" pin="0"/><net_sink comp="1164" pin=3"/></net>

<net id="1180"><net_src comp="160" pin="0"/><net_sink comp="1174" pin=0"/></net>

<net id="1181"><net_src comp="1158" pin="2"/><net_sink comp="1174" pin=1"/></net>

<net id="1182"><net_src comp="156" pin="0"/><net_sink comp="1174" pin=2"/></net>

<net id="1183"><net_src comp="162" pin="0"/><net_sink comp="1174" pin=3"/></net>

<net id="1190"><net_src comp="164" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1191"><net_src comp="1158" pin="2"/><net_sink comp="1184" pin=1"/></net>

<net id="1192"><net_src comp="166" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1193"><net_src comp="158" pin="0"/><net_sink comp="1184" pin=3"/></net>

<net id="1204"><net_src comp="1197" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1205"><net_src comp="1194" pin="1"/><net_sink comp="1200" pin=1"/></net>

<net id="1211"><net_src comp="168" pin="0"/><net_sink comp="1206" pin=0"/></net>

<net id="1212"><net_src comp="170" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1218"><net_src comp="172" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1219"><net_src comp="174" pin="0"/><net_sink comp="1213" pin=2"/></net>

<net id="1223"><net_src comp="1213" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1227"><net_src comp="1206" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1232"><net_src comp="1220" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1233"><net_src comp="1224" pin="1"/><net_sink comp="1228" pin=1"/></net>

<net id="1239"><net_src comp="176" pin="0"/><net_sink comp="1234" pin=0"/></net>

<net id="1240"><net_src comp="82" pin="0"/><net_sink comp="1234" pin=2"/></net>

<net id="1244"><net_src comp="1234" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1249"><net_src comp="1228" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="1241" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1257"><net_src comp="178" pin="0"/><net_sink comp="1251" pin=0"/></net>

<net id="1258"><net_src comp="1245" pin="2"/><net_sink comp="1251" pin=1"/></net>

<net id="1259"><net_src comp="180" pin="0"/><net_sink comp="1251" pin=2"/></net>

<net id="1260"><net_src comp="182" pin="0"/><net_sink comp="1251" pin=3"/></net>

<net id="1267"><net_src comp="184" pin="0"/><net_sink comp="1261" pin=0"/></net>

<net id="1268"><net_src comp="1245" pin="2"/><net_sink comp="1261" pin=1"/></net>

<net id="1269"><net_src comp="180" pin="0"/><net_sink comp="1261" pin=2"/></net>

<net id="1270"><net_src comp="186" pin="0"/><net_sink comp="1261" pin=3"/></net>

<net id="1277"><net_src comp="188" pin="0"/><net_sink comp="1271" pin=0"/></net>

<net id="1278"><net_src comp="1245" pin="2"/><net_sink comp="1271" pin=1"/></net>

<net id="1279"><net_src comp="158" pin="0"/><net_sink comp="1271" pin=2"/></net>

<net id="1280"><net_src comp="182" pin="0"/><net_sink comp="1271" pin=3"/></net>

<net id="1291"><net_src comp="1284" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1292"><net_src comp="1281" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1298"><net_src comp="190" pin="0"/><net_sink comp="1293" pin=0"/></net>

<net id="1299"><net_src comp="192" pin="0"/><net_sink comp="1293" pin=1"/></net>

<net id="1305"><net_src comp="194" pin="0"/><net_sink comp="1300" pin=0"/></net>

<net id="1306"><net_src comp="196" pin="0"/><net_sink comp="1300" pin=2"/></net>

<net id="1310"><net_src comp="1300" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1314"><net_src comp="1293" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1319"><net_src comp="1307" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1320"><net_src comp="1311" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="1326"><net_src comp="198" pin="0"/><net_sink comp="1321" pin=0"/></net>

<net id="1327"><net_src comp="200" pin="0"/><net_sink comp="1321" pin=2"/></net>

<net id="1331"><net_src comp="1321" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1336"><net_src comp="1315" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1337"><net_src comp="1328" pin="1"/><net_sink comp="1332" pin=1"/></net>

<net id="1344"><net_src comp="202" pin="0"/><net_sink comp="1338" pin=0"/></net>

<net id="1345"><net_src comp="1332" pin="2"/><net_sink comp="1338" pin=1"/></net>

<net id="1346"><net_src comp="204" pin="0"/><net_sink comp="1338" pin=2"/></net>

<net id="1347"><net_src comp="206" pin="0"/><net_sink comp="1338" pin=3"/></net>

<net id="1354"><net_src comp="208" pin="0"/><net_sink comp="1348" pin=0"/></net>

<net id="1355"><net_src comp="1332" pin="2"/><net_sink comp="1348" pin=1"/></net>

<net id="1356"><net_src comp="204" pin="0"/><net_sink comp="1348" pin=2"/></net>

<net id="1357"><net_src comp="210" pin="0"/><net_sink comp="1348" pin=3"/></net>

<net id="1364"><net_src comp="212" pin="0"/><net_sink comp="1358" pin=0"/></net>

<net id="1365"><net_src comp="1332" pin="2"/><net_sink comp="1358" pin=1"/></net>

<net id="1366"><net_src comp="182" pin="0"/><net_sink comp="1358" pin=2"/></net>

<net id="1367"><net_src comp="206" pin="0"/><net_sink comp="1358" pin=3"/></net>

<net id="1378"><net_src comp="1371" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1379"><net_src comp="1368" pin="1"/><net_sink comp="1374" pin=1"/></net>

<net id="1387"><net_src comp="1380" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1388"><net_src comp="214" pin="0"/><net_sink comp="1383" pin=1"/></net>

<net id="1392"><net_src comp="1389" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1396"><net_src comp="1393" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="1400"><net_src comp="1397" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1404"><net_src comp="1401" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="1408"><net_src comp="1405" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="1412"><net_src comp="1409" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="1418"><net_src comp="216" pin="0"/><net_sink comp="1413" pin=0"/></net>

<net id="1419"><net_src comp="218" pin="0"/><net_sink comp="1413" pin=1"/></net>

<net id="1425"><net_src comp="220" pin="0"/><net_sink comp="1420" pin=0"/></net>

<net id="1426"><net_src comp="46" pin="0"/><net_sink comp="1420" pin=2"/></net>

<net id="1430"><net_src comp="1420" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1434"><net_src comp="1413" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1439"><net_src comp="1427" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1440"><net_src comp="1431" pin="1"/><net_sink comp="1435" pin=1"/></net>

<net id="1446"><net_src comp="222" pin="0"/><net_sink comp="1441" pin=0"/></net>

<net id="1447"><net_src comp="224" pin="0"/><net_sink comp="1441" pin=2"/></net>

<net id="1451"><net_src comp="1441" pin="3"/><net_sink comp="1448" pin=0"/></net>

<net id="1456"><net_src comp="1435" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1457"><net_src comp="1448" pin="1"/><net_sink comp="1452" pin=1"/></net>

<net id="1461"><net_src comp="1458" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="1468"><net_src comp="226" pin="0"/><net_sink comp="1462" pin=0"/></net>

<net id="1469"><net_src comp="1452" pin="2"/><net_sink comp="1462" pin=1"/></net>

<net id="1470"><net_src comp="228" pin="0"/><net_sink comp="1462" pin=2"/></net>

<net id="1471"><net_src comp="230" pin="0"/><net_sink comp="1462" pin=3"/></net>

<net id="1478"><net_src comp="232" pin="0"/><net_sink comp="1472" pin=0"/></net>

<net id="1479"><net_src comp="1452" pin="2"/><net_sink comp="1472" pin=1"/></net>

<net id="1480"><net_src comp="142" pin="0"/><net_sink comp="1472" pin=2"/></net>

<net id="1481"><net_src comp="230" pin="0"/><net_sink comp="1472" pin=3"/></net>

<net id="1485"><net_src comp="504" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1489"><net_src comp="517" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1494"><net_src comp="1482" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="1495"><net_src comp="1486" pin="1"/><net_sink comp="1490" pin=1"/></net>

<net id="1503"><net_src comp="1496" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1504"><net_src comp="1496" pin="1"/><net_sink comp="1499" pin=1"/></net>

<net id="1524"><net_src comp="1505" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1529"><net_src comp="1508" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="1530"><net_src comp="1511" pin="1"/><net_sink comp="1525" pin=1"/></net>

<net id="1535"><net_src comp="1514" pin="1"/><net_sink comp="1531" pin=0"/></net>

<net id="1536"><net_src comp="1517" pin="1"/><net_sink comp="1531" pin=1"/></net>

<net id="1544"><net_src comp="1537" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1545"><net_src comp="1531" pin="2"/><net_sink comp="1540" pin=1"/></net>

<net id="1552"><net_src comp="234" pin="0"/><net_sink comp="1546" pin=0"/></net>

<net id="1553"><net_src comp="1499" pin="2"/><net_sink comp="1546" pin=1"/></net>

<net id="1554"><net_src comp="236" pin="0"/><net_sink comp="1546" pin=2"/></net>

<net id="1555"><net_src comp="238" pin="0"/><net_sink comp="1546" pin=3"/></net>

<net id="1563"><net_src comp="1556" pin="1"/><net_sink comp="1559" pin=0"/></net>

<net id="1571"><net_src comp="1564" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="1572"><net_src comp="1559" pin="2"/><net_sink comp="1567" pin=1"/></net>

<net id="1578"><net_src comp="240" pin="0"/><net_sink comp="1573" pin=0"/></net>

<net id="1579"><net_src comp="242" pin="0"/><net_sink comp="1573" pin=2"/></net>

<net id="1583"><net_src comp="1573" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1591"><net_src comp="1580" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1592"><net_src comp="1584" pin="1"/><net_sink comp="1587" pin=1"/></net>

<net id="1599"><net_src comp="244" pin="0"/><net_sink comp="1593" pin=0"/></net>

<net id="1600"><net_src comp="1587" pin="2"/><net_sink comp="1593" pin=1"/></net>

<net id="1601"><net_src comp="246" pin="0"/><net_sink comp="1593" pin=2"/></net>

<net id="1602"><net_src comp="248" pin="0"/><net_sink comp="1593" pin=3"/></net>

<net id="1608"><net_src comp="250" pin="0"/><net_sink comp="1603" pin=0"/></net>

<net id="1609"><net_src comp="252" pin="0"/><net_sink comp="1603" pin=2"/></net>

<net id="1617"><net_src comp="1603" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1618"><net_src comp="1610" pin="1"/><net_sink comp="1613" pin=1"/></net>

<net id="1626"><net_src comp="1613" pin="2"/><net_sink comp="1622" pin=0"/></net>

<net id="1627"><net_src comp="1619" pin="1"/><net_sink comp="1622" pin=1"/></net>

<net id="1634"><net_src comp="254" pin="0"/><net_sink comp="1628" pin=0"/></net>

<net id="1635"><net_src comp="1622" pin="2"/><net_sink comp="1628" pin=1"/></net>

<net id="1636"><net_src comp="256" pin="0"/><net_sink comp="1628" pin=2"/></net>

<net id="1637"><net_src comp="186" pin="0"/><net_sink comp="1628" pin=3"/></net>

<net id="1645"><net_src comp="1638" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="1646"><net_src comp="258" pin="0"/><net_sink comp="1641" pin=1"/></net>

<net id="1651"><net_src comp="1638" pin="1"/><net_sink comp="1647" pin=0"/></net>

<net id="1652"><net_src comp="260" pin="0"/><net_sink comp="1647" pin=1"/></net>

<net id="1659"><net_src comp="262" pin="0"/><net_sink comp="1653" pin=0"/></net>

<net id="1660"><net_src comp="1647" pin="2"/><net_sink comp="1653" pin=1"/></net>

<net id="1661"><net_src comp="236" pin="0"/><net_sink comp="1653" pin=2"/></net>

<net id="1662"><net_src comp="264" pin="0"/><net_sink comp="1653" pin=3"/></net>

<net id="1669"><net_src comp="266" pin="0"/><net_sink comp="1663" pin=0"/></net>

<net id="1670"><net_src comp="1647" pin="2"/><net_sink comp="1663" pin=1"/></net>

<net id="1671"><net_src comp="162" pin="0"/><net_sink comp="1663" pin=2"/></net>

<net id="1672"><net_src comp="264" pin="0"/><net_sink comp="1663" pin=3"/></net>

<net id="1678"><net_src comp="268" pin="0"/><net_sink comp="1673" pin=0"/></net>

<net id="1679"><net_src comp="1647" pin="2"/><net_sink comp="1673" pin=1"/></net>

<net id="1680"><net_src comp="264" pin="0"/><net_sink comp="1673" pin=2"/></net>

<net id="1687"><net_src comp="270" pin="0"/><net_sink comp="1681" pin=0"/></net>

<net id="1688"><net_src comp="1647" pin="2"/><net_sink comp="1681" pin=1"/></net>

<net id="1689"><net_src comp="272" pin="0"/><net_sink comp="1681" pin=2"/></net>

<net id="1690"><net_src comp="248" pin="0"/><net_sink comp="1681" pin=3"/></net>

<net id="1696"><net_src comp="268" pin="0"/><net_sink comp="1691" pin=0"/></net>

<net id="1697"><net_src comp="1641" pin="2"/><net_sink comp="1691" pin=1"/></net>

<net id="1698"><net_src comp="264" pin="0"/><net_sink comp="1691" pin=2"/></net>

<net id="1709"><net_src comp="1702" pin="1"/><net_sink comp="1705" pin=0"/></net>

<net id="1715"><net_src comp="276" pin="0"/><net_sink comp="1710" pin=0"/></net>

<net id="1716"><net_src comp="278" pin="0"/><net_sink comp="1710" pin=2"/></net>

<net id="1720"><net_src comp="1710" pin="3"/><net_sink comp="1717" pin=0"/></net>

<net id="1727"><net_src comp="280" pin="0"/><net_sink comp="1721" pin=0"/></net>

<net id="1728"><net_src comp="282" pin="0"/><net_sink comp="1721" pin=2"/></net>

<net id="1729"><net_src comp="284" pin="0"/><net_sink comp="1721" pin=3"/></net>

<net id="1735"><net_src comp="286" pin="0"/><net_sink comp="1730" pin=0"/></net>

<net id="1736"><net_src comp="284" pin="0"/><net_sink comp="1730" pin=2"/></net>

<net id="1744"><net_src comp="1737" pin="1"/><net_sink comp="1740" pin=0"/></net>

<net id="1745"><net_src comp="288" pin="0"/><net_sink comp="1740" pin=1"/></net>

<net id="1750"><net_src comp="1721" pin="4"/><net_sink comp="1746" pin=0"/></net>

<net id="1751"><net_src comp="290" pin="0"/><net_sink comp="1746" pin=1"/></net>

<net id="1757"><net_src comp="1740" pin="2"/><net_sink comp="1752" pin=0"/></net>

<net id="1758"><net_src comp="1721" pin="4"/><net_sink comp="1752" pin=1"/></net>

<net id="1759"><net_src comp="1746" pin="2"/><net_sink comp="1752" pin=2"/></net>

<net id="1765"><net_src comp="1730" pin="3"/><net_sink comp="1760" pin=0"/></net>

<net id="1766"><net_src comp="1752" pin="3"/><net_sink comp="1760" pin=1"/></net>

<net id="1767"><net_src comp="1721" pin="4"/><net_sink comp="1760" pin=2"/></net>

<net id="1775"><net_src comp="1768" pin="1"/><net_sink comp="1771" pin=0"/></net>

<net id="1776"><net_src comp="292" pin="0"/><net_sink comp="1771" pin=1"/></net>

<net id="1783"><net_src comp="294" pin="0"/><net_sink comp="1777" pin=0"/></net>

<net id="1784"><net_src comp="1771" pin="2"/><net_sink comp="1777" pin=1"/></net>

<net id="1785"><net_src comp="296" pin="0"/><net_sink comp="1777" pin=2"/></net>

<net id="1786"><net_src comp="98" pin="0"/><net_sink comp="1777" pin=3"/></net>

<net id="1797"><net_src comp="298" pin="0"/><net_sink comp="1791" pin=0"/></net>

<net id="1798"><net_src comp="1787" pin="2"/><net_sink comp="1791" pin=1"/></net>

<net id="1799"><net_src comp="40" pin="0"/><net_sink comp="1791" pin=2"/></net>

<net id="1800"><net_src comp="300" pin="0"/><net_sink comp="1791" pin=3"/></net>

<net id="1807"><net_src comp="298" pin="0"/><net_sink comp="1801" pin=0"/></net>

<net id="1808"><net_src comp="1787" pin="2"/><net_sink comp="1801" pin=1"/></net>

<net id="1809"><net_src comp="256" pin="0"/><net_sink comp="1801" pin=2"/></net>

<net id="1810"><net_src comp="68" pin="0"/><net_sink comp="1801" pin=3"/></net>

<net id="1817"><net_src comp="298" pin="0"/><net_sink comp="1811" pin=0"/></net>

<net id="1818"><net_src comp="1787" pin="2"/><net_sink comp="1811" pin=1"/></net>

<net id="1819"><net_src comp="302" pin="0"/><net_sink comp="1811" pin=2"/></net>

<net id="1820"><net_src comp="304" pin="0"/><net_sink comp="1811" pin=3"/></net>

<net id="1824"><net_src comp="1787" pin="2"/><net_sink comp="1821" pin=0"/></net>

<net id="1831"><net_src comp="298" pin="0"/><net_sink comp="1825" pin=0"/></net>

<net id="1832"><net_src comp="1787" pin="2"/><net_sink comp="1825" pin=1"/></net>

<net id="1833"><net_src comp="306" pin="0"/><net_sink comp="1825" pin=2"/></net>

<net id="1834"><net_src comp="156" pin="0"/><net_sink comp="1825" pin=3"/></net>

<net id="1838"><net_src comp="1825" pin="4"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1843"><net_src comp="1811" pin="4"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1851"><net_src comp="308" pin="0"/><net_sink comp="1845" pin=0"/></net>

<net id="1852"><net_src comp="530" pin="7"/><net_sink comp="1845" pin=1"/></net>

<net id="1853"><net_src comp="310" pin="0"/><net_sink comp="1845" pin=2"/></net>

<net id="1854"><net_src comp="312" pin="0"/><net_sink comp="1845" pin=3"/></net>

<net id="1861"><net_src comp="1845" pin="4"/><net_sink comp="1858" pin=0"/></net>

<net id="1866"><net_src comp="1855" pin="1"/><net_sink comp="1862" pin=0"/></net>

<net id="1867"><net_src comp="1858" pin="1"/><net_sink comp="1862" pin=1"/></net>

<net id="1874"><net_src comp="314" pin="0"/><net_sink comp="1868" pin=0"/></net>

<net id="1875"><net_src comp="316" pin="0"/><net_sink comp="1868" pin=2"/></net>

<net id="1879"><net_src comp="1868" pin="4"/><net_sink comp="1876" pin=0"/></net>

<net id="1887"><net_src comp="1876" pin="1"/><net_sink comp="1883" pin=0"/></net>

<net id="1888"><net_src comp="1880" pin="1"/><net_sink comp="1883" pin=1"/></net>

<net id="1895"><net_src comp="318" pin="0"/><net_sink comp="1889" pin=0"/></net>

<net id="1896"><net_src comp="1883" pin="2"/><net_sink comp="1889" pin=1"/></net>

<net id="1897"><net_src comp="272" pin="0"/><net_sink comp="1889" pin=2"/></net>

<net id="1898"><net_src comp="320" pin="0"/><net_sink comp="1889" pin=3"/></net>

<net id="1902"><net_src comp="1899" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="1913"><net_src comp="1906" pin="1"/><net_sink comp="1909" pin=1"/></net>

<net id="1917"><net_src comp="1909" pin="2"/><net_sink comp="1914" pin=0"/></net>

<net id="1922"><net_src comp="1914" pin="1"/><net_sink comp="1918" pin=0"/></net>

<net id="1923"><net_src comp="1903" pin="1"/><net_sink comp="1918" pin=1"/></net>

<net id="1930"><net_src comp="322" pin="0"/><net_sink comp="1924" pin=0"/></net>

<net id="1931"><net_src comp="555" pin="3"/><net_sink comp="1924" pin=1"/></net>

<net id="1932"><net_src comp="324" pin="0"/><net_sink comp="1924" pin=2"/></net>

<net id="1933"><net_src comp="326" pin="0"/><net_sink comp="1924" pin=3"/></net>

<net id="1940"><net_src comp="328" pin="0"/><net_sink comp="1934" pin=0"/></net>

<net id="1941"><net_src comp="62" pin="0"/><net_sink comp="1934" pin=2"/></net>

<net id="1945"><net_src comp="1934" pin="4"/><net_sink comp="1942" pin=0"/></net>

<net id="1953"><net_src comp="1942" pin="1"/><net_sink comp="1949" pin=0"/></net>

<net id="1954"><net_src comp="1946" pin="1"/><net_sink comp="1949" pin=1"/></net>

<net id="1958"><net_src comp="1955" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="1965"><net_src comp="330" pin="0"/><net_sink comp="1959" pin=0"/></net>

<net id="1966"><net_src comp="1949" pin="2"/><net_sink comp="1959" pin=1"/></net>

<net id="1967"><net_src comp="332" pin="0"/><net_sink comp="1959" pin=2"/></net>

<net id="1968"><net_src comp="334" pin="0"/><net_sink comp="1959" pin=3"/></net>

<net id="1976"><net_src comp="336" pin="0"/><net_sink comp="1969" pin=0"/></net>

<net id="1977"><net_src comp="62" pin="0"/><net_sink comp="1969" pin=2"/></net>

<net id="1978"><net_src comp="338" pin="0"/><net_sink comp="1969" pin=4"/></net>

<net id="1982"><net_src comp="1969" pin="5"/><net_sink comp="1979" pin=0"/></net>

<net id="1990"><net_src comp="1983" pin="1"/><net_sink comp="1986" pin=1"/></net>

<net id="1994"><net_src comp="1986" pin="2"/><net_sink comp="1991" pin=0"/></net>

<net id="1999"><net_src comp="1991" pin="1"/><net_sink comp="1995" pin=0"/></net>

<net id="2000"><net_src comp="1979" pin="1"/><net_sink comp="1995" pin=1"/></net>

<net id="2007"><net_src comp="340" pin="0"/><net_sink comp="2001" pin=0"/></net>

<net id="2008"><net_src comp="1995" pin="2"/><net_sink comp="2001" pin=1"/></net>

<net id="2009"><net_src comp="324" pin="0"/><net_sink comp="2001" pin=2"/></net>

<net id="2010"><net_src comp="40" pin="0"/><net_sink comp="2001" pin=3"/></net>

<net id="2017"><net_src comp="342" pin="0"/><net_sink comp="2011" pin=0"/></net>

<net id="2018"><net_src comp="568" pin="3"/><net_sink comp="2011" pin=1"/></net>

<net id="2019"><net_src comp="344" pin="0"/><net_sink comp="2011" pin=2"/></net>

<net id="2020"><net_src comp="332" pin="0"/><net_sink comp="2011" pin=3"/></net>

<net id="2031"><net_src comp="2024" pin="1"/><net_sink comp="2027" pin=0"/></net>

<net id="2032"><net_src comp="2021" pin="1"/><net_sink comp="2027" pin=1"/></net>

<net id="2037"><net_src comp="346" pin="0"/><net_sink comp="2033" pin=1"/></net>

<net id="2041"><net_src comp="2033" pin="2"/><net_sink comp="2038" pin=0"/></net>

<net id="2045"><net_src comp="2033" pin="2"/><net_sink comp="2042" pin=0"/></net>

<net id="2051"><net_src comp="348" pin="0"/><net_sink comp="2046" pin=0"/></net>

<net id="2052"><net_src comp="350" pin="0"/><net_sink comp="2046" pin=2"/></net>

<net id="2064"><net_src comp="352" pin="0"/><net_sink comp="2059" pin=0"/></net>

<net id="2065"><net_src comp="350" pin="0"/><net_sink comp="2059" pin=2"/></net>

<net id="2074"><net_src comp="354" pin="0"/><net_sink comp="2069" pin=0"/></net>

<net id="2075"><net_src comp="350" pin="0"/><net_sink comp="2069" pin=2"/></net>

<net id="2080"><net_src comp="2046" pin="3"/><net_sink comp="2076" pin=0"/></net>

<net id="2081"><net_src comp="2053" pin="1"/><net_sink comp="2076" pin=1"/></net>

<net id="2086"><net_src comp="2069" pin="3"/><net_sink comp="2082" pin=0"/></net>

<net id="2087"><net_src comp="2066" pin="1"/><net_sink comp="2082" pin=1"/></net>

<net id="2092"><net_src comp="2059" pin="3"/><net_sink comp="2088" pin=0"/></net>

<net id="2093"><net_src comp="2056" pin="1"/><net_sink comp="2088" pin=1"/></net>

<net id="2099"><net_src comp="356" pin="0"/><net_sink comp="2094" pin=0"/></net>

<net id="2100"><net_src comp="2076" pin="2"/><net_sink comp="2094" pin=1"/></net>

<net id="2101"><net_src comp="358" pin="0"/><net_sink comp="2094" pin=2"/></net>

<net id="2106"><net_src comp="360" pin="0"/><net_sink comp="2102" pin=1"/></net>

<net id="2112"><net_src comp="2094" pin="3"/><net_sink comp="2107" pin=0"/></net>

<net id="2113"><net_src comp="2102" pin="2"/><net_sink comp="2107" pin=2"/></net>

<net id="2120"><net_src comp="362" pin="0"/><net_sink comp="2114" pin=0"/></net>

<net id="2121"><net_src comp="2107" pin="3"/><net_sink comp="2114" pin=1"/></net>

<net id="2122"><net_src comp="132" pin="0"/><net_sink comp="2114" pin=2"/></net>

<net id="2123"><net_src comp="296" pin="0"/><net_sink comp="2114" pin=3"/></net>

<net id="2128"><net_src comp="2114" pin="4"/><net_sink comp="2124" pin=0"/></net>

<net id="2129"><net_src comp="364" pin="0"/><net_sink comp="2124" pin=1"/></net>

<net id="2133"><net_src comp="2107" pin="3"/><net_sink comp="2130" pin=0"/></net>

<net id="2139"><net_src comp="374" pin="0"/><net_sink comp="2134" pin=1"/></net>

<net id="2140"><net_src comp="376" pin="0"/><net_sink comp="2134" pin=2"/></net>

<net id="2146"><net_src comp="378" pin="0"/><net_sink comp="2141" pin=0"/></net>

<net id="2147"><net_src comp="380" pin="0"/><net_sink comp="2141" pin=2"/></net>

<net id="2153"><net_src comp="378" pin="0"/><net_sink comp="2148" pin=0"/></net>

<net id="2154"><net_src comp="382" pin="0"/><net_sink comp="2148" pin=2"/></net>

<net id="2160"><net_src comp="378" pin="0"/><net_sink comp="2155" pin=0"/></net>

<net id="2161"><net_src comp="384" pin="0"/><net_sink comp="2155" pin=2"/></net>

<net id="2170"><net_src comp="52" pin="0"/><net_sink comp="2166" pin=1"/></net>

<net id="2175"><net_src comp="386" pin="0"/><net_sink comp="2171" pin=1"/></net>

<net id="2182"><net_src comp="388" pin="0"/><net_sink comp="2176" pin=0"/></net>

<net id="2183"><net_src comp="204" pin="0"/><net_sink comp="2176" pin=2"/></net>

<net id="2184"><net_src comp="390" pin="0"/><net_sink comp="2176" pin=3"/></net>

<net id="2191"><net_src comp="392" pin="0"/><net_sink comp="2185" pin=0"/></net>

<net id="2192"><net_src comp="70" pin="0"/><net_sink comp="2185" pin=2"/></net>

<net id="2193"><net_src comp="394" pin="0"/><net_sink comp="2185" pin=3"/></net>

<net id="2199"><net_src comp="2176" pin="4"/><net_sink comp="2194" pin=1"/></net>

<net id="2200"><net_src comp="2185" pin="4"/><net_sink comp="2194" pin=2"/></net>

<net id="2205"><net_src comp="396" pin="0"/><net_sink comp="2201" pin=1"/></net>

<net id="2212"><net_src comp="398" pin="0"/><net_sink comp="2206" pin=0"/></net>

<net id="2213"><net_src comp="2201" pin="2"/><net_sink comp="2206" pin=2"/></net>

<net id="2214"><net_src comp="2194" pin="3"/><net_sink comp="2206" pin=3"/></net>

<net id="2219"><net_src comp="52" pin="0"/><net_sink comp="2215" pin=1"/></net>

<net id="2224"><net_src comp="2215" pin="2"/><net_sink comp="2220" pin=1"/></net>

<net id="2233"><net_src comp="2225" pin="2"/><net_sink comp="2229" pin=0"/></net>

<net id="2234"><net_src comp="52" pin="0"/><net_sink comp="2229" pin=1"/></net>

<net id="2239"><net_src comp="2162" pin="2"/><net_sink comp="2235" pin=0"/></net>

<net id="2240"><net_src comp="2229" pin="2"/><net_sink comp="2235" pin=1"/></net>

<net id="2245"><net_src comp="2235" pin="2"/><net_sink comp="2241" pin=0"/></net>

<net id="2246"><net_src comp="2166" pin="2"/><net_sink comp="2241" pin=1"/></net>

<net id="2251"><net_src comp="2235" pin="2"/><net_sink comp="2247" pin=0"/></net>

<net id="2256"><net_src comp="2225" pin="2"/><net_sink comp="2252" pin=0"/></net>

<net id="2257"><net_src comp="2162" pin="2"/><net_sink comp="2252" pin=1"/></net>

<net id="2262"><net_src comp="2252" pin="2"/><net_sink comp="2258" pin=0"/></net>

<net id="2263"><net_src comp="52" pin="0"/><net_sink comp="2258" pin=1"/></net>

<net id="2268"><net_src comp="2171" pin="2"/><net_sink comp="2264" pin=0"/></net>

<net id="2269"><net_src comp="2258" pin="2"/><net_sink comp="2264" pin=1"/></net>

<net id="2274"><net_src comp="2264" pin="2"/><net_sink comp="2270" pin=0"/></net>

<net id="2275"><net_src comp="2247" pin="2"/><net_sink comp="2270" pin=1"/></net>

<net id="2281"><net_src comp="2241" pin="2"/><net_sink comp="2276" pin=0"/></net>

<net id="2282"><net_src comp="2148" pin="3"/><net_sink comp="2276" pin=1"/></net>

<net id="2283"><net_src comp="2155" pin="3"/><net_sink comp="2276" pin=2"/></net>

<net id="2288"><net_src comp="2241" pin="2"/><net_sink comp="2284" pin=0"/></net>

<net id="2289"><net_src comp="2220" pin="2"/><net_sink comp="2284" pin=1"/></net>

<net id="2295"><net_src comp="2148" pin="3"/><net_sink comp="2290" pin=1"/></net>

<net id="2296"><net_src comp="2141" pin="3"/><net_sink comp="2290" pin=2"/></net>

<net id="2302"><net_src comp="2270" pin="2"/><net_sink comp="2297" pin=0"/></net>

<net id="2303"><net_src comp="2155" pin="3"/><net_sink comp="2297" pin=1"/></net>

<net id="2304"><net_src comp="2276" pin="3"/><net_sink comp="2297" pin=2"/></net>

<net id="2309"><net_src comp="2270" pin="2"/><net_sink comp="2305" pin=0"/></net>

<net id="2310"><net_src comp="2284" pin="2"/><net_sink comp="2305" pin=1"/></net>

<net id="2316"><net_src comp="2290" pin="3"/><net_sink comp="2311" pin=1"/></net>

<net id="2317"><net_src comp="2206" pin="4"/><net_sink comp="2311" pin=2"/></net>

<net id="2323"><net_src comp="2305" pin="2"/><net_sink comp="2318" pin=0"/></net>

<net id="2324"><net_src comp="2297" pin="3"/><net_sink comp="2318" pin=1"/></net>

<net id="2325"><net_src comp="2311" pin="3"/><net_sink comp="2318" pin=2"/></net>

<net id="2329"><net_src comp="2318" pin="3"/><net_sink comp="2326" pin=0"/></net>

<net id="2335"><net_src comp="2134" pin="3"/><net_sink comp="2330" pin=1"/></net>

<net id="2336"><net_src comp="2326" pin="1"/><net_sink comp="2330" pin=2"/></net>

<net id="2342"><net_src comp="1699" pin="1"/><net_sink comp="2337" pin=0"/></net>

<net id="2343"><net_src comp="274" pin="0"/><net_sink comp="2337" pin=1"/></net>

<net id="2344"><net_src comp="1717" pin="1"/><net_sink comp="2337" pin=2"/></net>

<net id="2345"><net_src comp="2337" pin="3"/><net_sink comp="1721" pin=1"/></net>

<net id="2346"><net_src comp="2337" pin="3"/><net_sink comp="1730" pin=1"/></net>

<net id="2347"><net_src comp="2337" pin="3"/><net_sink comp="1737" pin=0"/></net>

<net id="2351"><net_src comp="578" pin="3"/><net_sink comp="2348" pin=0"/></net>

<net id="2352"><net_src comp="2348" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="2353"><net_src comp="2348" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="2354"><net_src comp="2348" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="2358"><net_src comp="586" pin="4"/><net_sink comp="2355" pin=0"/></net>

<net id="2359"><net_src comp="2355" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="2360"><net_src comp="2355" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="2361"><net_src comp="2355" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="2365"><net_src comp="600" pin="2"/><net_sink comp="2362" pin=0"/></net>

<net id="2366"><net_src comp="2362" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="2367"><net_src comp="2362" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="2368"><net_src comp="2362" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="2372"><net_src comp="606" pin="3"/><net_sink comp="2369" pin=0"/></net>

<net id="2373"><net_src comp="2369" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="2374"><net_src comp="2369" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="2378"><net_src comp="614" pin="1"/><net_sink comp="2375" pin=0"/></net>

<net id="2379"><net_src comp="2375" pin="1"/><net_sink comp="744" pin=2"/></net>

<net id="2380"><net_src comp="2375" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="2384"><net_src comp="628" pin="1"/><net_sink comp="2381" pin=0"/></net>

<net id="2385"><net_src comp="2381" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="2389"><net_src comp="406" pin="3"/><net_sink comp="2386" pin=0"/></net>

<net id="2390"><net_src comp="2386" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="2394"><net_src comp="648" pin="2"/><net_sink comp="2391" pin=0"/></net>

<net id="2395"><net_src comp="2391" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="2396"><net_src comp="2391" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="2400"><net_src comp="658" pin="2"/><net_sink comp="2397" pin=0"/></net>

<net id="2401"><net_src comp="2397" pin="1"/><net_sink comp="2134" pin=0"/></net>

<net id="2405"><net_src comp="664" pin="2"/><net_sink comp="2402" pin=0"/></net>

<net id="2406"><net_src comp="2402" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="2410"><net_src comp="680" pin="2"/><net_sink comp="2407" pin=0"/></net>

<net id="2411"><net_src comp="2407" pin="1"/><net_sink comp="2220" pin=0"/></net>

<net id="2412"><net_src comp="2407" pin="1"/><net_sink comp="2225" pin=1"/></net>

<net id="2416"><net_src comp="702" pin="2"/><net_sink comp="2413" pin=0"/></net>

<net id="2417"><net_src comp="2413" pin="1"/><net_sink comp="2141" pin=1"/></net>

<net id="2418"><net_src comp="2413" pin="1"/><net_sink comp="2148" pin=1"/></net>

<net id="2419"><net_src comp="2413" pin="1"/><net_sink comp="2155" pin=1"/></net>

<net id="2420"><net_src comp="2413" pin="1"/><net_sink comp="2206" pin=1"/></net>

<net id="2424"><net_src comp="707" pin="2"/><net_sink comp="2421" pin=0"/></net>

<net id="2425"><net_src comp="2421" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="2426"><net_src comp="2421" pin="1"/><net_sink comp="2330" pin=0"/></net>

<net id="2430"><net_src comp="719" pin="3"/><net_sink comp="2427" pin=0"/></net>

<net id="2431"><net_src comp="2427" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="2435"><net_src comp="413" pin="3"/><net_sink comp="2432" pin=0"/></net>

<net id="2436"><net_src comp="2432" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="2440"><net_src comp="738" pin="2"/><net_sink comp="2437" pin=0"/></net>

<net id="2441"><net_src comp="2437" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="2442"><net_src comp="2437" pin="1"/><net_sink comp="2290" pin=0"/></net>

<net id="2446"><net_src comp="764" pin="3"/><net_sink comp="2443" pin=0"/></net>

<net id="2447"><net_src comp="2443" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="2451"><net_src comp="771" pin="1"/><net_sink comp="2448" pin=0"/></net>

<net id="2452"><net_src comp="2448" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="2456"><net_src comp="795" pin="2"/><net_sink comp="2453" pin=0"/></net>

<net id="2457"><net_src comp="2453" pin="1"/><net_sink comp="2215" pin=0"/></net>

<net id="2458"><net_src comp="2453" pin="1"/><net_sink comp="2225" pin=0"/></net>

<net id="2462"><net_src comp="799" pin="2"/><net_sink comp="2459" pin=0"/></net>

<net id="2463"><net_src comp="2459" pin="1"/><net_sink comp="2311" pin=0"/></net>

<net id="2467"><net_src comp="774" pin="2"/><net_sink comp="2464" pin=0"/></net>

<net id="2468"><net_src comp="2464" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="2469"><net_src comp="2464" pin="1"/><net_sink comp="846" pin=2"/></net>

<net id="2470"><net_src comp="2464" pin="1"/><net_sink comp="855" pin=2"/></net>

<net id="2474"><net_src comp="804" pin="4"/><net_sink comp="2471" pin=0"/></net>

<net id="2475"><net_src comp="2471" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="2476"><net_src comp="2471" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="2480"><net_src comp="814" pin="1"/><net_sink comp="2477" pin=0"/></net>

<net id="2481"><net_src comp="2477" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="2485"><net_src comp="818" pin="3"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="2490"><net_src comp="833" pin="1"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="2495"><net_src comp="836" pin="1"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="2500"><net_src comp="840" pin="2"/><net_sink comp="2497" pin=0"/></net>

<net id="2501"><net_src comp="2497" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="2505"><net_src comp="901" pin="4"/><net_sink comp="2502" pin=0"/></net>

<net id="2506"><net_src comp="2502" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="2507"><net_src comp="2502" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="2511"><net_src comp="911" pin="4"/><net_sink comp="2508" pin=0"/></net>

<net id="2512"><net_src comp="2508" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="2513"><net_src comp="2508" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="2517"><net_src comp="921" pin="4"/><net_sink comp="2514" pin=0"/></net>

<net id="2518"><net_src comp="2514" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="2522"><net_src comp="931" pin="1"/><net_sink comp="2519" pin=0"/></net>

<net id="2523"><net_src comp="2519" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="2527"><net_src comp="934" pin="1"/><net_sink comp="2524" pin=0"/></net>

<net id="2528"><net_src comp="2524" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="2532"><net_src comp="937" pin="2"/><net_sink comp="2529" pin=0"/></net>

<net id="2533"><net_src comp="2529" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="2537"><net_src comp="986" pin="2"/><net_sink comp="2534" pin=0"/></net>

<net id="2538"><net_src comp="2534" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="2539"><net_src comp="2534" pin="1"/><net_sink comp="1026" pin=2"/></net>

<net id="2543"><net_src comp="992" pin="4"/><net_sink comp="2540" pin=0"/></net>

<net id="2544"><net_src comp="2540" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="2545"><net_src comp="2540" pin="1"/><net_sink comp="1397" pin=0"/></net>

<net id="2549"><net_src comp="1002" pin="1"/><net_sink comp="2546" pin=0"/></net>

<net id="2550"><net_src comp="2546" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="2554"><net_src comp="1013" pin="1"/><net_sink comp="2551" pin=0"/></net>

<net id="2555"><net_src comp="2551" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="2559"><net_src comp="1016" pin="1"/><net_sink comp="2556" pin=0"/></net>

<net id="2560"><net_src comp="2556" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="2564"><net_src comp="1020" pin="2"/><net_sink comp="2561" pin=0"/></net>

<net id="2565"><net_src comp="2561" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="2569"><net_src comp="1073" pin="4"/><net_sink comp="2566" pin=0"/></net>

<net id="2570"><net_src comp="2566" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="2571"><net_src comp="2566" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="2575"><net_src comp="1083" pin="4"/><net_sink comp="2572" pin=0"/></net>

<net id="2576"><net_src comp="2572" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="2580"><net_src comp="1093" pin="4"/><net_sink comp="2577" pin=0"/></net>

<net id="2581"><net_src comp="2577" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="2582"><net_src comp="2577" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="2586"><net_src comp="1103" pin="1"/><net_sink comp="2583" pin=0"/></net>

<net id="2587"><net_src comp="2583" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="2591"><net_src comp="1106" pin="1"/><net_sink comp="2588" pin=0"/></net>

<net id="2592"><net_src comp="2588" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="2596"><net_src comp="1109" pin="2"/><net_sink comp="2593" pin=0"/></net>

<net id="2597"><net_src comp="2593" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="2601"><net_src comp="1164" pin="4"/><net_sink comp="2598" pin=0"/></net>

<net id="2602"><net_src comp="2598" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="2603"><net_src comp="2598" pin="1"/><net_sink comp="1206" pin=2"/></net>

<net id="2607"><net_src comp="1174" pin="4"/><net_sink comp="2604" pin=0"/></net>

<net id="2608"><net_src comp="2604" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="2612"><net_src comp="1184" pin="4"/><net_sink comp="2609" pin=0"/></net>

<net id="2613"><net_src comp="2609" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="2614"><net_src comp="2609" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="2618"><net_src comp="1194" pin="1"/><net_sink comp="2615" pin=0"/></net>

<net id="2619"><net_src comp="2615" pin="1"/><net_sink comp="1200" pin=1"/></net>

<net id="2623"><net_src comp="1197" pin="1"/><net_sink comp="2620" pin=0"/></net>

<net id="2624"><net_src comp="2620" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="2628"><net_src comp="1200" pin="2"/><net_sink comp="2625" pin=0"/></net>

<net id="2629"><net_src comp="2625" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="2633"><net_src comp="1251" pin="4"/><net_sink comp="2630" pin=0"/></net>

<net id="2634"><net_src comp="2630" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="2635"><net_src comp="2630" pin="1"/><net_sink comp="1293" pin=2"/></net>

<net id="2639"><net_src comp="1261" pin="4"/><net_sink comp="2636" pin=0"/></net>

<net id="2640"><net_src comp="2636" pin="1"/><net_sink comp="1300" pin=1"/></net>

<net id="2644"><net_src comp="1271" pin="4"/><net_sink comp="2641" pin=0"/></net>

<net id="2645"><net_src comp="2641" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="2646"><net_src comp="2641" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="2650"><net_src comp="1281" pin="1"/><net_sink comp="2647" pin=0"/></net>

<net id="2651"><net_src comp="2647" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="2655"><net_src comp="1284" pin="1"/><net_sink comp="2652" pin=0"/></net>

<net id="2656"><net_src comp="2652" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="2660"><net_src comp="1287" pin="2"/><net_sink comp="2657" pin=0"/></net>

<net id="2661"><net_src comp="2657" pin="1"/><net_sink comp="1321" pin=1"/></net>

<net id="2665"><net_src comp="1338" pin="4"/><net_sink comp="2662" pin=0"/></net>

<net id="2666"><net_src comp="2662" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="2667"><net_src comp="2662" pin="1"/><net_sink comp="1413" pin=2"/></net>

<net id="2671"><net_src comp="1348" pin="4"/><net_sink comp="2668" pin=0"/></net>

<net id="2672"><net_src comp="2668" pin="1"/><net_sink comp="1420" pin=1"/></net>

<net id="2676"><net_src comp="1358" pin="4"/><net_sink comp="2673" pin=0"/></net>

<net id="2677"><net_src comp="2673" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="2678"><net_src comp="2673" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="2682"><net_src comp="1368" pin="1"/><net_sink comp="2679" pin=0"/></net>

<net id="2683"><net_src comp="2679" pin="1"/><net_sink comp="1374" pin=1"/></net>

<net id="2687"><net_src comp="1371" pin="1"/><net_sink comp="2684" pin=0"/></net>

<net id="2688"><net_src comp="2684" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="2692"><net_src comp="1380" pin="1"/><net_sink comp="2689" pin=0"/></net>

<net id="2693"><net_src comp="2689" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="2697"><net_src comp="1374" pin="2"/><net_sink comp="2694" pin=0"/></net>

<net id="2698"><net_src comp="2694" pin="1"/><net_sink comp="1441" pin=1"/></net>

<net id="2702"><net_src comp="419" pin="3"/><net_sink comp="2699" pin=0"/></net>

<net id="2703"><net_src comp="2699" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="2707"><net_src comp="432" pin="3"/><net_sink comp="2704" pin=0"/></net>

<net id="2708"><net_src comp="2704" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="2712"><net_src comp="445" pin="3"/><net_sink comp="2709" pin=0"/></net>

<net id="2713"><net_src comp="2709" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="2717"><net_src comp="458" pin="3"/><net_sink comp="2714" pin=0"/></net>

<net id="2718"><net_src comp="2714" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="2722"><net_src comp="471" pin="3"/><net_sink comp="2719" pin=0"/></net>

<net id="2723"><net_src comp="2719" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="2727"><net_src comp="484" pin="3"/><net_sink comp="2724" pin=0"/></net>

<net id="2728"><net_src comp="2724" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="2732"><net_src comp="497" pin="3"/><net_sink comp="2729" pin=0"/></net>

<net id="2733"><net_src comp="2729" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="2737"><net_src comp="510" pin="3"/><net_sink comp="2734" pin=0"/></net>

<net id="2738"><net_src comp="2734" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="2742"><net_src comp="1462" pin="4"/><net_sink comp="2739" pin=0"/></net>

<net id="2743"><net_src comp="2739" pin="1"/><net_sink comp="1573" pin=1"/></net>

<net id="2747"><net_src comp="1472" pin="4"/><net_sink comp="2744" pin=0"/></net>

<net id="2748"><net_src comp="2744" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="2752"><net_src comp="426" pin="3"/><net_sink comp="2749" pin=0"/></net>

<net id="2753"><net_src comp="2749" pin="1"/><net_sink comp="1520" pin=1"/></net>

<net id="2757"><net_src comp="439" pin="3"/><net_sink comp="2754" pin=0"/></net>

<net id="2758"><net_src comp="2754" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="2762"><net_src comp="452" pin="3"/><net_sink comp="2759" pin=0"/></net>

<net id="2763"><net_src comp="2759" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="2767"><net_src comp="465" pin="3"/><net_sink comp="2764" pin=0"/></net>

<net id="2768"><net_src comp="2764" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="2772"><net_src comp="478" pin="3"/><net_sink comp="2769" pin=0"/></net>

<net id="2773"><net_src comp="2769" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="2777"><net_src comp="491" pin="3"/><net_sink comp="2774" pin=0"/></net>

<net id="2778"><net_src comp="2774" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="2782"><net_src comp="1490" pin="2"/><net_sink comp="2779" pin=0"/></net>

<net id="2783"><net_src comp="2779" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="2787"><net_src comp="1496" pin="1"/><net_sink comp="2784" pin=0"/></net>

<net id="2788"><net_src comp="2784" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="2789"><net_src comp="2784" pin="1"/><net_sink comp="1499" pin=1"/></net>

<net id="2793"><net_src comp="1520" pin="2"/><net_sink comp="2790" pin=0"/></net>

<net id="2794"><net_src comp="2790" pin="1"/><net_sink comp="1559" pin=1"/></net>

<net id="2798"><net_src comp="1525" pin="2"/><net_sink comp="2795" pin=0"/></net>

<net id="2799"><net_src comp="2795" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="2803"><net_src comp="1540" pin="2"/><net_sink comp="2800" pin=0"/></net>

<net id="2804"><net_src comp="2800" pin="1"/><net_sink comp="1564" pin=0"/></net>

<net id="2808"><net_src comp="1546" pin="4"/><net_sink comp="2805" pin=0"/></net>

<net id="2809"><net_src comp="2805" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="2813"><net_src comp="1383" pin="2"/><net_sink comp="2810" pin=0"/></net>

<net id="2814"><net_src comp="2810" pin="1"/><net_sink comp="1603" pin=1"/></net>

<net id="2818"><net_src comp="1567" pin="2"/><net_sink comp="2815" pin=0"/></net>

<net id="2819"><net_src comp="2815" pin="1"/><net_sink comp="1610" pin=0"/></net>

<net id="2823"><net_src comp="1593" pin="4"/><net_sink comp="2820" pin=0"/></net>

<net id="2824"><net_src comp="2820" pin="1"/><net_sink comp="1619" pin=0"/></net>

<net id="2828"><net_src comp="1628" pin="4"/><net_sink comp="2825" pin=0"/></net>

<net id="2829"><net_src comp="2825" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="2833"><net_src comp="1638" pin="1"/><net_sink comp="2830" pin=0"/></net>

<net id="2834"><net_src comp="2830" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="2835"><net_src comp="2830" pin="1"/><net_sink comp="1647" pin=0"/></net>

<net id="2839"><net_src comp="1641" pin="2"/><net_sink comp="2836" pin=0"/></net>

<net id="2840"><net_src comp="2836" pin="1"/><net_sink comp="1705" pin=1"/></net>

<net id="2844"><net_src comp="1653" pin="4"/><net_sink comp="2841" pin=0"/></net>

<net id="2845"><net_src comp="2841" pin="1"/><net_sink comp="1702" pin=0"/></net>

<net id="2849"><net_src comp="1663" pin="4"/><net_sink comp="2846" pin=0"/></net>

<net id="2850"><net_src comp="2846" pin="1"/><net_sink comp="1699" pin=0"/></net>

<net id="2854"><net_src comp="1673" pin="3"/><net_sink comp="2851" pin=0"/></net>

<net id="2855"><net_src comp="2851" pin="1"/><net_sink comp="1710" pin=1"/></net>

<net id="2859"><net_src comp="1681" pin="4"/><net_sink comp="2856" pin=0"/></net>

<net id="2860"><net_src comp="2856" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="2864"><net_src comp="1691" pin="3"/><net_sink comp="2861" pin=0"/></net>

<net id="2865"><net_src comp="2861" pin="1"/><net_sink comp="2166" pin=0"/></net>

<net id="2866"><net_src comp="2861" pin="1"/><net_sink comp="2247" pin=1"/></net>

<net id="2870"><net_src comp="1699" pin="1"/><net_sink comp="2867" pin=0"/></net>

<net id="2871"><net_src comp="2867" pin="1"/><net_sink comp="2337" pin=0"/></net>

<net id="2875"><net_src comp="1705" pin="2"/><net_sink comp="2872" pin=0"/></net>

<net id="2876"><net_src comp="2872" pin="1"/><net_sink comp="2162" pin=0"/></net>

<net id="2880"><net_src comp="1717" pin="1"/><net_sink comp="2877" pin=0"/></net>

<net id="2881"><net_src comp="2877" pin="1"/><net_sink comp="2337" pin=0"/></net>

<net id="2885"><net_src comp="1760" pin="3"/><net_sink comp="2882" pin=0"/></net>

<net id="2886"><net_src comp="2882" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="2887"><net_src comp="2882" pin="1"/><net_sink comp="2102" pin=0"/></net>

<net id="2888"><net_src comp="2882" pin="1"/><net_sink comp="2107" pin=1"/></net>

<net id="2892"><net_src comp="1768" pin="1"/><net_sink comp="2889" pin=0"/></net>

<net id="2893"><net_src comp="2889" pin="1"/><net_sink comp="1771" pin=0"/></net>

<net id="2897"><net_src comp="1777" pin="4"/><net_sink comp="2894" pin=0"/></net>

<net id="2898"><net_src comp="2894" pin="1"/><net_sink comp="1787" pin=1"/></net>

<net id="2902"><net_src comp="1791" pin="4"/><net_sink comp="2899" pin=0"/></net>

<net id="2903"><net_src comp="2899" pin="1"/><net_sink comp="1955" pin=0"/></net>

<net id="2907"><net_src comp="1801" pin="4"/><net_sink comp="2904" pin=0"/></net>

<net id="2908"><net_src comp="2904" pin="1"/><net_sink comp="1899" pin=0"/></net>

<net id="2909"><net_src comp="2904" pin="1"/><net_sink comp="1934" pin=1"/></net>

<net id="2910"><net_src comp="2904" pin="1"/><net_sink comp="1969" pin=1"/></net>

<net id="2914"><net_src comp="1811" pin="4"/><net_sink comp="2911" pin=0"/></net>

<net id="2915"><net_src comp="2911" pin="1"/><net_sink comp="1868" pin=1"/></net>

<net id="2919"><net_src comp="1821" pin="1"/><net_sink comp="2916" pin=0"/></net>

<net id="2920"><net_src comp="2916" pin="1"/><net_sink comp="1855" pin=0"/></net>

<net id="2924"><net_src comp="523" pin="3"/><net_sink comp="2921" pin=0"/></net>

<net id="2925"><net_src comp="2921" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="2929"><net_src comp="540" pin="3"/><net_sink comp="2926" pin=0"/></net>

<net id="2930"><net_src comp="2926" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="2934"><net_src comp="1862" pin="2"/><net_sink comp="2931" pin=0"/></net>

<net id="2935"><net_src comp="2931" pin="1"/><net_sink comp="1880" pin=0"/></net>

<net id="2936"><net_src comp="2931" pin="1"/><net_sink comp="1909" pin=0"/></net>

<net id="2940"><net_src comp="530" pin="3"/><net_sink comp="2937" pin=0"/></net>

<net id="2941"><net_src comp="2937" pin="1"/><net_sink comp="1868" pin=3"/></net>

<net id="2945"><net_src comp="1868" pin="4"/><net_sink comp="2942" pin=0"/></net>

<net id="2946"><net_src comp="2942" pin="1"/><net_sink comp="1903" pin=0"/></net>

<net id="2950"><net_src comp="1876" pin="1"/><net_sink comp="2947" pin=0"/></net>

<net id="2951"><net_src comp="2947" pin="1"/><net_sink comp="1883" pin=0"/></net>

<net id="2955"><net_src comp="1880" pin="1"/><net_sink comp="2952" pin=0"/></net>

<net id="2956"><net_src comp="2952" pin="1"/><net_sink comp="1883" pin=1"/></net>

<net id="2960"><net_src comp="1889" pin="4"/><net_sink comp="2957" pin=0"/></net>

<net id="2961"><net_src comp="2957" pin="1"/><net_sink comp="1906" pin=0"/></net>

<net id="2965"><net_src comp="548" pin="3"/><net_sink comp="2962" pin=0"/></net>

<net id="2966"><net_src comp="2962" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="2970"><net_src comp="1918" pin="2"/><net_sink comp="2967" pin=0"/></net>

<net id="2971"><net_src comp="2967" pin="1"/><net_sink comp="1946" pin=0"/></net>

<net id="2972"><net_src comp="2967" pin="1"/><net_sink comp="1986" pin=0"/></net>

<net id="2976"><net_src comp="1924" pin="4"/><net_sink comp="2973" pin=0"/></net>

<net id="2977"><net_src comp="2973" pin="1"/><net_sink comp="1934" pin=3"/></net>

<net id="2978"><net_src comp="2973" pin="1"/><net_sink comp="1969" pin=3"/></net>

<net id="2982"><net_src comp="1942" pin="1"/><net_sink comp="2979" pin=0"/></net>

<net id="2983"><net_src comp="2979" pin="1"/><net_sink comp="1949" pin=0"/></net>

<net id="2987"><net_src comp="1946" pin="1"/><net_sink comp="2984" pin=0"/></net>

<net id="2988"><net_src comp="2984" pin="1"/><net_sink comp="1949" pin=1"/></net>

<net id="2992"><net_src comp="561" pin="3"/><net_sink comp="2989" pin=0"/></net>

<net id="2993"><net_src comp="2989" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="2997"><net_src comp="1959" pin="4"/><net_sink comp="2994" pin=0"/></net>

<net id="2998"><net_src comp="2994" pin="1"/><net_sink comp="1983" pin=0"/></net>

<net id="3002"><net_src comp="568" pin="3"/><net_sink comp="2999" pin=0"/></net>

<net id="3003"><net_src comp="2999" pin="1"/><net_sink comp="2033" pin=0"/></net>

<net id="3007"><net_src comp="2001" pin="4"/><net_sink comp="3004" pin=0"/></net>

<net id="3008"><net_src comp="3004" pin="1"/><net_sink comp="2024" pin=0"/></net>

<net id="3012"><net_src comp="2011" pin="4"/><net_sink comp="3009" pin=0"/></net>

<net id="3013"><net_src comp="3009" pin="1"/><net_sink comp="2021" pin=0"/></net>

<net id="3017"><net_src comp="2021" pin="1"/><net_sink comp="3014" pin=0"/></net>

<net id="3018"><net_src comp="3014" pin="1"/><net_sink comp="2027" pin=1"/></net>

<net id="3022"><net_src comp="2024" pin="1"/><net_sink comp="3019" pin=0"/></net>

<net id="3023"><net_src comp="3019" pin="1"/><net_sink comp="2027" pin=0"/></net>

<net id="3027"><net_src comp="2033" pin="2"/><net_sink comp="3024" pin=0"/></net>

<net id="3028"><net_src comp="3024" pin="1"/><net_sink comp="2046" pin=1"/></net>

<net id="3032"><net_src comp="2027" pin="2"/><net_sink comp="3029" pin=0"/></net>

<net id="3033"><net_src comp="3029" pin="1"/><net_sink comp="2053" pin=0"/></net>

<net id="3034"><net_src comp="3029" pin="1"/><net_sink comp="2056" pin=0"/></net>

<net id="3035"><net_src comp="3029" pin="1"/><net_sink comp="2066" pin=0"/></net>

<net id="3039"><net_src comp="2038" pin="1"/><net_sink comp="3036" pin=0"/></net>

<net id="3040"><net_src comp="3036" pin="1"/><net_sink comp="2059" pin=1"/></net>

<net id="3044"><net_src comp="2042" pin="1"/><net_sink comp="3041" pin=0"/></net>

<net id="3045"><net_src comp="3041" pin="1"/><net_sink comp="2069" pin=1"/></net>

<net id="3049"><net_src comp="2082" pin="2"/><net_sink comp="3046" pin=0"/></net>

<net id="3050"><net_src comp="3046" pin="1"/><net_sink comp="2185" pin=1"/></net>

<net id="3054"><net_src comp="2088" pin="2"/><net_sink comp="3051" pin=0"/></net>

<net id="3055"><net_src comp="3051" pin="1"/><net_sink comp="2176" pin=1"/></net>

<net id="3059"><net_src comp="2094" pin="3"/><net_sink comp="3056" pin=0"/></net>

<net id="3060"><net_src comp="3056" pin="1"/><net_sink comp="2194" pin=0"/></net>

<net id="3064"><net_src comp="2107" pin="3"/><net_sink comp="3061" pin=0"/></net>

<net id="3065"><net_src comp="3061" pin="1"/><net_sink comp="2171" pin=0"/></net>

<net id="3069"><net_src comp="2124" pin="2"/><net_sink comp="3066" pin=0"/></net>

<net id="3070"><net_src comp="3066" pin="1"/><net_sink comp="2162" pin=1"/></net>

<net id="3074"><net_src comp="2130" pin="1"/><net_sink comp="3071" pin=0"/></net>

<net id="3075"><net_src comp="3071" pin="1"/><net_sink comp="2201" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_r | {}
	Port: pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log0_lut_table_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {}
 - Input state : 
	Port: pow_generic<double> : base_r | {1 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {1 2 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log0_lut_table_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {78 79 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {68 69 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {72 73 }
  - Chain level:
	State 1
		p_Result_15 : 1
		bs_exp_V : 1
		bs_sig_V : 1
		icmp_ln1019 : 2
		p_Result_4 : 1
		p_Result_18 : 1
		index0_V : 1
		zext_ln541 : 2
		pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr : 3
		b_frac_tilde_inverse_V : 4
	State 2
		b_exp : 1
		icmp_ln369 : 2
		x_is_1 : 3
		x_is_p1 : 3
		x_is_inf : 1
		or_ln386 : 1
		xor_ln386 : 1
		x_is_neg : 1
		or_ln407 : 3
		b_exp_1 : 1
		b_exp_2 : 2
		or_ln371 : 3
		xor_ln371 : 3
		and_ln18 : 3
	State 3
		zext_ln1488 : 1
		b_frac_V_1 : 2
		mul_ln838 : 3
	State 4
	State 5
	State 6
	State 7
		a_V : 1
		trunc_ln813 : 1
		tmp_7 : 1
	State 8
		zext_ln1273 : 1
		r_V_23 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
		zext_ln1488_1 : 1
		select_ln1488 : 2
		zext_ln1347 : 1
		ret_V_24 : 3
		ret_V_2 : 4
		z2_V : 5
		a_V_1 : 5
		tmp_6 : 5
	State 14
		r_V_24 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
		eZ : 1
		zext_ln1347_1 : 1
		zext_ln813 : 2
		ret_V_25 : 3
		zext_ln1348_1 : 1
		ret_V_4 : 4
		a_V_2 : 5
		trunc_ln813_3 : 5
	State 20
		zext_ln1273_2 : 1
		r_V_25 : 2
	State 21
	State 22
	State 23
	State 24
	State 25
		zext_ln1347_2 : 1
		zext_ln813_1 : 1
		ret_V_26 : 2
		zext_ln1348_2 : 1
		ret_V_6 : 3
		z4_V : 4
		tmp_s : 4
		tmp_2 : 4
	State 26
		r_V_26 : 1
	State 27
	State 28
	State 29
	State 30
	State 31
		eZ_2 : 1
		zext_ln1347_3 : 1
		zext_ln813_2 : 2
		ret_V_27 : 3
		zext_ln1348_3 : 1
		ret_V_8 : 4
		tmp_3 : 5
		tmp_4 : 5
		tmp_8 : 5
	State 32
		r_V_27 : 1
	State 33
	State 34
	State 35
	State 36
	State 37
		zext_ln1347_4 : 1
		zext_ln813_3 : 1
		ret_V_28 : 2
		zext_ln1348_4 : 1
		ret_V_10 : 3
		tmp_9 : 4
		tmp_10 : 4
		tmp_11 : 4
	State 38
		r_V_28 : 1
	State 39
	State 40
	State 41
	State 42
	State 43
		zext_ln1347_5 : 1
		zext_ln813_4 : 1
		ret_V_29 : 2
		zext_ln1348_5 : 1
		ret_V_12 : 3
		tmp_12 : 4
		tmp_13 : 4
		tmp_14 : 4
	State 44
		r_V_29 : 1
	State 45
	State 46
	State 47
	State 48
		Elog2_V : 1
	State 49
		log_sum_V : 1
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr : 1
		logn_V : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr : 1
		logn_V_1 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr : 1
		logn_V_2 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr : 1
		logn_V_3 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr : 1
		logn_V_4 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr : 1
		logn_V_5 : 2
		zext_ln1347_6 : 1
		zext_ln813_5 : 1
		ret_V_30 : 2
		zext_ln1348_6 : 1
		ret_V_14 : 3
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr : 1
		logn_V_6 : 2
		tmp_15 : 4
		tmp_16 : 4
	State 50
		zext_ln223_5 : 1
		zext_ln223_6 : 1
		add_ln813_4 : 2
		r_V_30 : 1
	State 51
		add_ln813 : 1
		add_ln813_1 : 1
		add_ln813_3 : 1
		add_ln813_5 : 2
		rhs_s : 1
	State 52
		add_ln813_2 : 1
		log_sum_V_1 : 2
		zext_ln1348_7 : 1
		ret_V : 2
		trunc_ln : 3
	State 53
		ret_V_15 : 1
		ret_V_16 : 2
		trunc_ln818_1 : 3
	State 54
		m_frac_l_V : 1
		r_V_31 : 1
	State 55
	State 56
	State 57
	State 58
		trunc_ln1 : 1
		m_fix_hi_V : 1
		p_Result_20 : 1
		trunc_ln2 : 1
		tmp_21 : 1
	State 59
		r_V_32 : 1
		icmp_ln1654 : 1
	State 60
	State 61
		sext_ln1347_2 : 1
		ret_V_31 : 2
	State 62
		ret_V_25_cast : 1
		p_Result_9 : 1
		trunc_ln1003 : 1
		icmp_ln1003 : 2
		ret_V_18 : 2
		select_ln1002 : 3
		ret_V_32 : 4
	State 63
		r_V_16 : 1
	State 64
	State 65
	State 66
	State 67
		trunc_ln813_2 : 1
	State 68
		m_diff_hi_V : 1
		Z2_V : 1
		Z3_V : 1
		Z4 : 1
		Z4_ind : 1
		zext_ln541_3 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr : 3
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load : 4
		zext_ln541_4 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 : 3
		f_Z3 : 4
	State 69
		r : 1
		zext_ln813_10 : 2
		ret_V_33 : 3
	State 70
		zext_ln1270 : 1
		r_V_18 : 2
	State 71
	State 72
		trunc_ln813_s : 1
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr : 1
		f_Z2_V : 2
	State 73
		add_ln813_7 : 1
		zext_ln813_12 : 2
		exp_Z2P_m_1_V : 3
		tmp_17 : 1
	State 74
		zext_ln1270_1 : 1
		r_V_20 : 2
	State 75
	State 76
	State 77
	State 78
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr : 1
		exp_Z1_V : 2
		trunc_ln813_1 : 1
	State 79
		zext_ln1347_8 : 1
		add_ln813_9 : 1
		zext_ln813_14 : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
	State 80
		r_V : 1
	State 81
	State 82
	State 83
	State 84
		trunc_ln1347 : 1
		trunc_ln1347_2 : 1
	State 85
		ret_V_23 : 1
		add_ln1347_1 : 1
		add_ln1347_2 : 1
		tmp_19 : 2
		r_exp_V_2 : 3
		tmp_20 : 4
		icmp_ln1035 : 5
		trunc_ln186 : 4
	State 86
		tmp_23 : 1
		p_Result_21 : 2
		select_ln1039_1 : 1
		select_ln1039_3 : 3
		bitcast_ln1039 : 1
		select_ln407_1 : 2
		ret_ln690 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_774       |    2    |   424   |   160   |
|          |        grp_fu_840       |    0    |   441   |   256   |
|          |        grp_fu_937       |    3    |   441   |   256   |
|          |       grp_fu_1020       |    3    |   441   |   256   |
|          |       grp_fu_1109       |    4    |   441   |   256   |
|          |       grp_fu_1200       |    3    |   441   |   256   |
|          |       grp_fu_1287       |    3    |   441   |   256   |
|    mul   |       grp_fu_1374       |    3    |   441   |   256   |
|          |       grp_fu_1383       |    4    |   441   |   256   |
|          |       grp_fu_1499       |    4    |   197   |    81   |
|          |       grp_fu_1641       |    9    |   441   |   256   |
|          |       grp_fu_1647       |    9    |   441   |   256   |
|          |       grp_fu_1771       |    3    |   441   |   256   |
|          |       grp_fu_1883       |    4    |   230   |   147   |
|          |       grp_fu_1949       |    4    |   334   |    84   |
|          |       grp_fu_2027       |    4    |   340   |    86   |
|----------|-------------------------|---------|---------|---------|
|          |       b_exp_fu_636      |    0    |    0    |    12   |
|          |      b_exp_1_fu_713     |    0    |    0    |    12   |
|          |     ret_V_24_fu_886     |    0    |    0    |    76   |
|          |     ret_V_25_fu_969     |    0    |    0    |    81   |
|          |     ret_V_26_fu_1050    |    0    |    0    |   101   |
|          |     ret_V_27_fu_1141    |    0    |    0    |   120   |
|          |     ret_V_28_fu_1228    |    0    |    0    |   125   |
|          |     ret_V_29_fu_1315    |    0    |    0    |   130   |
|          |     ret_V_30_fu_1435    |    0    |    0    |   135   |
|          |   add_ln813_4_fu_1490   |    0    |    0    |    89   |
|          |    add_ln813_fu_1520    |    0    |    0    |   116   |
|          |   add_ln813_1_fu_1525   |    0    |    0    |   109   |
|          |   add_ln813_3_fu_1531   |    0    |    0    |    92   |
|          |   add_ln813_5_fu_1540   |    0    |    0    |    93   |
|    add   |   add_ln813_2_fu_1559   |    0    |    0    |   109   |
|          |   log_sum_V_1_fu_1567   |    0    |    0    |   109   |
|          |     ret_V_15_fu_1613    |    0    |    0    |   120   |
|          |     ret_V_16_fu_1622    |    0    |    0    |   120   |
|          |     ret_V_18_fu_1746    |    0    |    0    |    14   |
|          |     ret_V_33_fu_1862    |    0    |    0    |    42   |
|          |   add_ln813_7_fu_1909   |    0    |    0    |    43   |
|          |  exp_Z2P_m_1_V_fu_1918  |    0    |    0    |    50   |
|          |   add_ln813_9_fu_1986   |    0    |    0    |    51   |
|          | exp_Z1P_m_1_l_V_fu_1995 |    0    |    0    |    58   |
|          |     ret_V_35_fu_2033    |    0    |    0    |    65   |
|          |     ret_V_23_fu_2076    |    0    |    0    |   114   |
|          |   add_ln1347_1_fu_2082  |    0    |    0    |   112   |
|          |   add_ln1347_2_fu_2088  |    0    |    0    |   113   |
|          |     r_exp_V_fu_2102     |    0    |    0    |    14   |
|          |    out_exp_V_fu_2201    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |      ret_V_2_fu_895     |    0    |    0    |    76   |
|          |      ret_V_4_fu_986     |    0    |    0    |    82   |
|          |     ret_V_6_fu_1067     |    0    |    0    |   102   |
|          |     ret_V_8_fu_1158     |    0    |    0    |   121   |
|    sub   |     ret_V_10_fu_1245    |    0    |    0    |   126   |
|          |     ret_V_12_fu_1332    |    0    |    0    |   131   |
|          |     ret_V_14_fu_1452    |    0    |    0    |   136   |
|          |      ret_V_fu_1587      |    0    |    0    |   124   |
|          |     m_diff_V_fu_1787    |    0    |    0    |    66   |
|----------|-------------------------|---------|---------|---------|
|          |      b_exp_2_fu_719     |    0    |    0    |    12   |
|          |    b_frac_V_1_fu_764    |    0    |    0    |    54   |
|          |   select_ln1488_fu_868  |    0    |    0    |    76   |
|          |  select_ln1002_fu_1752  |    0    |    0    |    13   |
|          |     ret_V_32_fu_1760    |    0    |    0    |    13   |
|          |    r_exp_V_2_fu_2107    |    0    |    0    |    13   |
|  select  |   select_ln407_fu_2134  |    0    |    0    |    64   |
|          |      tmp_23_fu_2194     |    0    |    0    |    52   |
|          |  select_ln1039_fu_2276  |    0    |    0    |    64   |
|          | select_ln1039_1_fu_2290 |    0    |    0    |    64   |
|          | select_ln1039_2_fu_2297 |    0    |    0    |    64   |
|          | select_ln1039_3_fu_2311 |    0    |    0    |    64   |
|          | select_ln1039_4_fu_2318 |    0    |    0    |    64   |
|          |  select_ln407_1_fu_2330 |    0    |    0    |    64   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln1019_fu_600   |    0    |    0    |    24   |
|          |    icmp_ln369_fu_642    |    0    |    0    |    12   |
|          |   icmp_ln1019_1_fu_664  |    0    |    0    |    11   |
|   icmp   |      x_is_0_fu_680      |    0    |    0    |    11   |
|          |   icmp_ln1654_fu_1705   |    0    |    0    |    50   |
|          |   icmp_ln1003_fu_1740   |    0    |    0    |    13   |
|          |   icmp_ln1035_fu_2124   |    0    |    0    |    8    |
|          |   icmp_ln1039_fu_2171   |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |      x_is_1_fu_648      |    0    |    0    |    2    |
|          |      x_is_p1_fu_658     |    0    |    0    |    2    |
|          |     x_is_NaN_fu_674     |    0    |    0    |    2    |
|          |     x_is_inf_fu_685     |    0    |    0    |    2    |
|          |     x_is_neg_fu_702     |    0    |    0    |    2    |
|          |     and_ln18_fu_738     |    0    |    0    |    2    |
|    and   |     and_ln371_fu_785    |    0    |    0    |    2    |
|          |    and_ln371_1_fu_790   |    0    |    0    |    2    |
|          |    and_ln1019_fu_2220   |    0    |    0    |    2    |
|          |    and_ln657_fu_2235    |    0    |    0    |    2    |
|          |    and_ln182_fu_2241    |    0    |    0    |    2    |
|          |   and_ln182_1_fu_2247   |    0    |    0    |    2    |
|          |    and_ln1039_fu_2264   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     or_ln386_fu_690     |    0    |    0    |    2    |
|          |     or_ln407_fu_707     |    0    |    0    |    2    |
|          |     or_ln371_fu_726     |    0    |    0    |    2    |
|          |      or_ln18_fu_795     |    0    |    0    |    2    |
|          |    or_ln1039_2_fu_799   |    0    |    0    |    2    |
|    or    |     or_ln657_fu_2162    |    0    |    0    |    2    |
|          |    or_ln1019_fu_2225    |    0    |    0    |    2    |
|          |    or_ln657_1_fu_2252   |    0    |    0    |    2    |
|          |    or_ln1039_fu_2270    |    0    |    0    |    2    |
|          |   or_ln1039_1_fu_2284   |    0    |    0    |    2    |
|          |   or_ln1039_3_fu_2305   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln970_fu_653    |    0    |    0    |    2    |
|          |    xor_ln1023_fu_669    |    0    |    0    |    2    |
|          |     xor_ln386_fu_696    |    0    |    0    |    2    |
|          |     xor_ln371_fu_732    |    0    |    0    |    2    |
|    xor   |     xor_ln407_fu_780    |    0    |    0    |    2    |
|          |    xor_ln182_fu_2166    |    0    |    0    |    2    |
|          |     xor_ln18_fu_2215    |    0    |    0    |    2    |
|          |    xor_ln1019_fu_2229   |    0    |    0    |    2    |
|          |    xor_ln657_fu_2258    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |       grp_fu_2337       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  base_read_read_fu_400  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_15_fu_578   |    0    |    0    |    0    |
|          |    p_Result_4_fu_606    |    0    |    0    |    0    |
|          |       tmp_7_fu_818      |    0    |    0    |    0    |
| bitselect|   p_Result_20_fu_1673   |    0    |    0    |    0    |
|          |      tmp_21_fu_1691     |    0    |    0    |    0    |
|          |    p_Result_9_fu_1730   |    0    |    0    |    0    |
|          |      tmp_19_fu_2094     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     bs_exp_V_fu_586     |    0    |    0    |    0    |
|          |     index0_V_fu_618     |    0    |    0    |    0    |
|          |        a_V_fu_804       |    0    |    0    |    0    |
|          |       z2_V_fu_901       |    0    |    0    |    0    |
|          |       a_V_1_fu_911      |    0    |    0    |    0    |
|          |       tmp_6_fu_921      |    0    |    0    |    0    |
|          |       a_V_2_fu_992      |    0    |    0    |    0    |
|          |       z4_V_fu_1073      |    0    |    0    |    0    |
|          |      tmp_s_fu_1083      |    0    |    0    |    0    |
|          |      tmp_2_fu_1093      |    0    |    0    |    0    |
|          |      tmp_3_fu_1164      |    0    |    0    |    0    |
|          |      tmp_4_fu_1174      |    0    |    0    |    0    |
|          |      tmp_8_fu_1184      |    0    |    0    |    0    |
|          |      tmp_9_fu_1251      |    0    |    0    |    0    |
|          |      tmp_10_fu_1261     |    0    |    0    |    0    |
|          |      tmp_11_fu_1271     |    0    |    0    |    0    |
|          |      tmp_12_fu_1338     |    0    |    0    |    0    |
|          |      tmp_13_fu_1348     |    0    |    0    |    0    |
|          |      tmp_14_fu_1358     |    0    |    0    |    0    |
|          |      tmp_15_fu_1462     |    0    |    0    |    0    |
|partselect|      tmp_16_fu_1472     |    0    |    0    |    0    |
|          |      rhs_s_fu_1546      |    0    |    0    |    0    |
|          |     trunc_ln_fu_1593    |    0    |    0    |    0    |
|          |  trunc_ln818_1_fu_1628  |    0    |    0    |    0    |
|          |    trunc_ln1_fu_1653    |    0    |    0    |    0    |
|          |    m_fix_hi_V_fu_1663   |    0    |    0    |    0    |
|          |    trunc_ln2_fu_1681    |    0    |    0    |    0    |
|          |  ret_V_25_cast_fu_1721  |    0    |    0    |    0    |
|          |  trunc_ln813_2_fu_1777  |    0    |    0    |    0    |
|          |   m_diff_hi_V_fu_1791   |    0    |    0    |    0    |
|          |       Z2_V_fu_1801      |    0    |    0    |    0    |
|          |       Z3_V_fu_1811      |    0    |    0    |    0    |
|          |      Z4_ind_fu_1825     |    0    |    0    |    0    |
|          |        r_fu_1845        |    0    |    0    |    0    |
|          |  trunc_ln813_s_fu_1889  |    0    |    0    |    0    |
|          |      tmp_17_fu_1924     |    0    |    0    |    0    |
|          |  trunc_ln813_1_fu_1959  |    0    |    0    |    0    |
|          |  exp_Z1P_m_1_V_fu_2001  |    0    |    0    |    0    |
|          |   exp_Z1_hi_V_fu_2011   |    0    |    0    |    0    |
|          |      tmp_20_fu_2114     |    0    |    0    |    0    |
|          |       tmp_fu_2176       |    0    |    0    |    0    |
|          |      tmp_1_fu_2185      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     bs_sig_V_fu_596     |    0    |    0    |    0    |
|          |    p_Result_18_fu_614   |    0    |    0    |    0    |
|          |    trunc_ln813_fu_814   |    0    |    0    |    0    |
|          |  trunc_ln813_3_fu_1002  |    0    |    0    |    0    |
|   trunc  |   trunc_ln1003_fu_1737  |    0    |    0    |    0    |
|          |        Z4_fu_1821       |    0    |    0    |    0    |
|          |   trunc_ln1347_fu_2038  |    0    |    0    |    0    |
|          |  trunc_ln1347_2_fu_2042 |    0    |    0    |    0    |
|          |   trunc_ln186_fu_2130   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln541_fu_628    |    0    |    0    |    0    |
|          |    zext_ln515_fu_633    |    0    |    0    |    0    |
|          |    zext_ln1488_fu_760   |    0    |    0    |    0    |
|          |    zext_ln838_fu_771    |    0    |    0    |    0    |
|          |    zext_ln1271_fu_833   |    0    |    0    |    0    |
|          |    zext_ln1273_fu_836   |    0    |    0    |    0    |
|          |   zext_ln1488_1_fu_864  |    0    |    0    |    0    |
|          |    zext_ln1347_fu_882   |    0    |    0    |    0    |
|          |    zext_ln1348_fu_892   |    0    |    0    |    0    |
|          |   zext_ln1271_1_fu_931  |    0    |    0    |    0    |
|          |   zext_ln1273_1_fu_934  |    0    |    0    |    0    |
|          |    zext_ln818_fu_943    |    0    |    0    |    0    |
|          |   zext_ln1347_1_fu_961  |    0    |    0    |    0    |
|          |    zext_ln813_fu_965    |    0    |    0    |    0    |
|          |   zext_ln1348_1_fu_982  |    0    |    0    |    0    |
|          |  zext_ln1271_2_fu_1013  |    0    |    0    |    0    |
|          |  zext_ln1273_2_fu_1016  |    0    |    0    |    0    |
|          |  zext_ln1347_2_fu_1042  |    0    |    0    |    0    |
|          |   zext_ln813_1_fu_1046  |    0    |    0    |    0    |
|          |  zext_ln1348_2_fu_1063  |    0    |    0    |    0    |
|          |  zext_ln1271_4_fu_1103  |    0    |    0    |    0    |
|          |  zext_ln1273_6_fu_1106  |    0    |    0    |    0    |
|          |   zext_ln818_1_fu_1115  |    0    |    0    |    0    |
|          |  zext_ln1347_3_fu_1133  |    0    |    0    |    0    |
|          |   zext_ln813_2_fu_1137  |    0    |    0    |    0    |
|          |  zext_ln1348_3_fu_1154  |    0    |    0    |    0    |
|          |  zext_ln1271_5_fu_1194  |    0    |    0    |    0    |
|          |  zext_ln1273_7_fu_1197  |    0    |    0    |    0    |
|          |  zext_ln1347_4_fu_1220  |    0    |    0    |    0    |
|          |   zext_ln813_3_fu_1224  |    0    |    0    |    0    |
|          |  zext_ln1348_4_fu_1241  |    0    |    0    |    0    |
|          |  zext_ln1271_6_fu_1281  |    0    |    0    |    0    |
|          |  zext_ln1273_8_fu_1284  |    0    |    0    |    0    |
|          |  zext_ln1347_5_fu_1307  |    0    |    0    |    0    |
|          |   zext_ln813_4_fu_1311  |    0    |    0    |    0    |
|          |  zext_ln1348_5_fu_1328  |    0    |    0    |    0    |
|          |  zext_ln1271_7_fu_1368  |    0    |    0    |    0    |
|          |  zext_ln1273_9_fu_1371  |    0    |    0    |    0    |
|          |   zext_ln541_1_fu_1389  |    0    |    0    |    0    |
|          |   zext_ln541_6_fu_1393  |    0    |    0    |    0    |
|   zext   |   zext_ln541_7_fu_1397  |    0    |    0    |    0    |
|          |   zext_ln541_8_fu_1401  |    0    |    0    |    0    |
|          |   zext_ln541_9_fu_1405  |    0    |    0    |    0    |
|          |  zext_ln541_10_fu_1409  |    0    |    0    |    0    |
|          |  zext_ln1347_6_fu_1427  |    0    |    0    |    0    |
|          |   zext_ln813_5_fu_1431  |    0    |    0    |    0    |
|          |  zext_ln1348_6_fu_1448  |    0    |    0    |    0    |
|          |  zext_ln541_11_fu_1458  |    0    |    0    |    0    |
|          |   zext_ln223_5_fu_1482  |    0    |    0    |    0    |
|          |   zext_ln223_6_fu_1486  |    0    |    0    |    0    |
|          |  zext_ln1270_2_fu_1496  |    0    |    0    |    0    |
|          |    zext_ln223_fu_1505   |    0    |    0    |    0    |
|          |   zext_ln223_1_fu_1508  |    0    |    0    |    0    |
|          |   zext_ln223_2_fu_1511  |    0    |    0    |    0    |
|          |   zext_ln223_3_fu_1514  |    0    |    0    |    0    |
|          |   zext_ln223_4_fu_1517  |    0    |    0    |    0    |
|          |   zext_ln813_7_fu_1537  |    0    |    0    |    0    |
|          |   zext_ln813_6_fu_1556  |    0    |    0    |    0    |
|          |   zext_ln813_8_fu_1564  |    0    |    0    |    0    |
|          |  zext_ln1348_7_fu_1580  |    0    |    0    |    0    |
|          |  zext_ln1348_8_fu_1584  |    0    |    0    |    0    |
|          |   zext_ln541_3_fu_1835  |    0    |    0    |    0    |
|          |   zext_ln541_4_fu_1840  |    0    |    0    |    0    |
|          |   zext_ln813_9_fu_1855  |    0    |    0    |    0    |
|          |  zext_ln813_10_fu_1858  |    0    |    0    |    0    |
|          |   zext_ln1270_fu_1876   |    0    |    0    |    0    |
|          |  zext_ln1273_3_fu_1880  |    0    |    0    |    0    |
|          |   zext_ln541_5_fu_1899  |    0    |    0    |    0    |
|          |  zext_ln1347_7_fu_1903  |    0    |    0    |    0    |
|          |  zext_ln813_11_fu_1906  |    0    |    0    |    0    |
|          |  zext_ln813_12_fu_1914  |    0    |    0    |    0    |
|          |  zext_ln1270_1_fu_1942  |    0    |    0    |    0    |
|          |  zext_ln1273_4_fu_1946  |    0    |    0    |    0    |
|          |   zext_ln541_2_fu_1955  |    0    |    0    |    0    |
|          |  zext_ln1347_8_fu_1979  |    0    |    0    |    0    |
|          |  zext_ln813_13_fu_1983  |    0    |    0    |    0    |
|          |  zext_ln813_14_fu_1991  |    0    |    0    |    0    |
|          |  zext_ln1271_3_fu_2021  |    0    |    0    |    0    |
|          |  zext_ln1273_5_fu_2024  |    0    |    0    |    0    |
|          |  zext_ln1347_9_fu_2053  |    0    |    0    |    0    |
|          |  zext_ln1347_10_fu_2056 |    0    |    0    |    0    |
|          |  zext_ln1347_11_fu_2066 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_19_fu_744   |    0    |    0    |    0    |
|          |      r_V_22_fu_753      |    0    |    0    |    0    |
|          |       z1_V_fu_826       |    0    |    0    |    0    |
|          | zext_ln1488_cast_fu_846 |    0    |    0    |    0    |
|          |       tmp_5_fu_855      |    0    |    0    |    0    |
|          |        lhs_fu_875       |    0    |    0    |    0    |
|          |        eZ_fu_946        |    0    |    0    |    0    |
|          |       lhs_2_fu_954      |    0    |    0    |    0    |
|          |       rhs_3_fu_975      |    0    |    0    |    0    |
|          |       z3_V_fu_1006      |    0    |    0    |    0    |
|          |       eZ_1_fu_1026      |    0    |    0    |    0    |
|          |      lhs_4_fu_1035      |    0    |    0    |    0    |
|          |      rhs_6_fu_1056      |    0    |    0    |    0    |
|          |       eZ_2_fu_1118      |    0    |    0    |    0    |
|          |      lhs_6_fu_1126      |    0    |    0    |    0    |
|          |      rhs_9_fu_1147      |    0    |    0    |    0    |
|          |       eZ_3_fu_1206      |    0    |    0    |    0    |
|          |      lhs_8_fu_1213      |    0    |    0    |    0    |
|bitconcatenate|      rhs_12_fu_1234     |    0    |    0    |    0    |
|          |       eZ_4_fu_1293      |    0    |    0    |    0    |
|          |      lhs_10_fu_1300     |    0    |    0    |    0    |
|          |      rhs_15_fu_1321     |    0    |    0    |    0    |
|          |       eZ_5_fu_1413      |    0    |    0    |    0    |
|          |      lhs_12_fu_1420     |    0    |    0    |    0    |
|          |      rhs_18_fu_1441     |    0    |    0    |    0    |
|          |      lhs_V_fu_1573      |    0    |    0    |    0    |
|          |     lhs_V_2_fu_1603     |    0    |    0    |    0    |
|          |      rhs_19_fu_1710     |    0    |    0    |    0    |
|          |     ret_V_34_fu_1868    |    0    |    0    |    0    |
|          |   exp_Z2_m_1_V_fu_1934  |    0    |    0    |    0    |
|          |     lhs_V_4_fu_1969     |    0    |    0    |    0    |
|          |     lhs_V_7_fu_2046     |    0    |    0    |    0    |
|          |    trunc_ln3_fu_2059    |    0    |    0    |    0    |
|          |  trunc_ln1347_1_fu_2069 |    0    |    0    |    0    |
|          |    p_Result_s_fu_2141   |    0    |    0    |    0    |
|          |   p_Result_16_fu_2148   |    0    |    0    |    0    |
|          |   p_Result_17_fu_2155   |    0    |    0    |    0    |
|          |   p_Result_21_fu_2206   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln813_fu_1380   |    0    |    0    |    0    |
|          |   sext_ln1347_fu_1610   |    0    |    0    |    0    |
|          |  sext_ln1347_1_fu_1619  |    0    |    0    |    0    |
|   sext   |   sext_ln813_1_fu_1638  |    0    |    0    |    0    |
|          |   sext_ln1271_fu_1699   |    0    |    0    |    0    |
|          |   sext_ln1654_fu_1702   |    0    |    0    |    0    |
|          |  sext_ln1347_2_fu_1717  |    0    |    0    |    0    |
|          |   sext_ln1270_fu_1768   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    63   |   6376  |   7663  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------------------------+--------+
|                                                                                   |   FF   |
+-----------------------------------------------------------------------------------+--------+
|                                  Elog2_V_reg_2810                                 |   90   |
|                                   Z2_V_reg_2904                                   |    8   |
|                                   Z3_V_reg_2911                                   |    8   |
|                                    Z4_reg_2916                                    |   35   |
|                                   a_V_1_reg_2508                                  |    6   |
|                                   a_V_2_reg_2540                                  |    6   |
|                                    a_V_reg_2471                                   |    4   |
|                               add_ln1347_1_reg_3046                               |   105  |
|                               add_ln1347_2_reg_3051                               |   106  |
|                                add_ln813_1_reg_2795                               |   103  |
|                                add_ln813_4_reg_2779                               |   83   |
|                                add_ln813_5_reg_2800                               |   93   |
|                                 add_ln813_reg_2790                                |   109  |
|                                 and_ln18_reg_2437                                 |    1   |
|                                  b_exp_2_reg_2427                                 |   12   |
|                                b_frac_V_1_reg_2443                                |   54   |
|                          b_frac_tilde_inverse_V_reg_2432                          |    6   |
|                                 bs_exp_V_reg_2355                                 |   11   |
|                               exp_Z1P_m_1_V_reg_3004                              |   50   |
|                                 exp_Z1_V_reg_2999                                 |   58   |
|                                exp_Z1_hi_V_reg_3009                               |   50   |
|                               exp_Z2P_m_1_V_reg_2967                              |   44   |
|                                   f_Z3_reg_2937                                   |   26   |
|                               icmp_ln1019_1_reg_2402                              |    1   |
|                                icmp_ln1019_reg_2362                               |    1   |
|                                icmp_ln1035_reg_3066                               |    1   |
|                                icmp_ln1654_reg_2872                               |    1   |
|                                log_sum_V_1_reg_2815                               |   109  |
|                                 log_sum_V_reg_2749                                |   109  |
|                                 logn_V_1_reg_2759                                 |   102  |
|                                 logn_V_2_reg_2764                                 |   97   |
|                                 logn_V_3_reg_2769                                 |   92   |
|                                 logn_V_4_reg_2774                                 |   87   |
|                                  logn_V_reg_2754                                  |   105  |
|                                m_diff_hi_V_reg_2899                               |    8   |
|                                m_fix_hi_V_reg_2846                                |   16   |
|                                m_frac_l_V_reg_2836                                |   130  |
|                                 mul_ln838_reg_2464                                |   54   |
|                                or_ln1039_2_reg_2459                               |    1   |
|                                  or_ln18_reg_2453                                 |    1   |
|                                 or_ln407_reg_2421                                 |    1   |
|                                p_Result_15_reg_2348                               |    1   |
|                                p_Result_18_reg_2375                               |   52   |
|                                p_Result_20_reg_2851                               |    1   |
|                                p_Result_4_reg_2369                                |    1   |
|        pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr_reg_2699        |    6   |
|   pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr_reg_2386  |    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr_reg_2714|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr_reg_2719|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr_reg_2724|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr_reg_2729|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr_reg_2734|    6   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr_reg_2704|    4   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr_reg_2709|    6   |
|    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr_reg_2989    |    8   |
|     pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr_reg_2962     |    8   |
|    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1_reg_2926    |    8   |
|     pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_reg_2921     |    8   |
|                                  r_V_23_reg_2497                                  |   75   |
|                                  r_V_24_reg_2529                                  |   79   |
|                                  r_V_25_reg_2561                                  |   89   |
|                                  r_V_26_reg_2593                                  |   98   |
|                                  r_V_27_reg_2625                                  |   93   |
|                                  r_V_28_reg_2657                                  |   88   |
|                                  r_V_29_reg_2694                                  |   83   |
|                                    r_V_reg_3029                                   |   100  |
|                                 r_exp_V_2_reg_3061                                |   13   |
|                                 ret_V_32_reg_2882                                 |   13   |
|                                 ret_V_33_reg_2931                                 |   36   |
|                                 ret_V_34_reg_2942                                 |   43   |
|                                 ret_V_35_reg_3024                                 |   58   |
|                                  ret_V_4_reg_2534                                 |   82   |
|                                   rhs_s_reg_2805                                  |   79   |
|                                sext_ln1270_reg_2889                               |   71   |
|                                sext_ln1271_reg_2867                               |   31   |
|                               sext_ln1347_2_reg_2877                              |   31   |
|                               sext_ln813_1_reg_2830                               |   130  |
|                                sext_ln813_reg_2689                                |   90   |
|                                  tmp_10_reg_2636                                  |   76   |
|                                  tmp_11_reg_2641                                  |    6   |
|                                  tmp_12_reg_2662                                  |   77   |
|                                  tmp_13_reg_2668                                  |   71   |
|                                  tmp_14_reg_2673                                  |    6   |
|                                  tmp_15_reg_2739                                  |   72   |
|                                  tmp_16_reg_2744                                  |   40   |
|                                  tmp_17_reg_2973                                  |   40   |
|                                  tmp_19_reg_3056                                  |    1   |
|                                  tmp_21_reg_2861                                  |    1   |
|                                   tmp_2_reg_2577                                  |    6   |
|                                   tmp_3_reg_2598                                  |   87   |
|                                   tmp_4_reg_2604                                  |   81   |
|                                   tmp_6_reg_2514                                  |   67   |
|                                   tmp_7_reg_2482                                  |    1   |
|                                   tmp_8_reg_2609                                  |    6   |
|                                   tmp_9_reg_2630                                  |   82   |
|                                   tmp_s_reg_2572                                  |   86   |
|                              trunc_ln1347_2_reg_3041                              |   56   |
|                               trunc_ln1347_reg_3036                               |   57   |
|                                trunc_ln186_reg_3071                               |   11   |
|                                 trunc_ln1_reg_2841                                |   129  |
|                                 trunc_ln2_reg_2856                                |   59   |
|                               trunc_ln813_1_reg_2994                              |   36   |
|                               trunc_ln813_2_reg_2894                              |   59   |
|                               trunc_ln813_3_reg_2546                              |   76   |
|                                trunc_ln813_reg_2477                               |   50   |
|                               trunc_ln813_s_reg_2957                              |   20   |
|                               trunc_ln818_1_reg_2825                              |   77   |
|                                 trunc_ln_reg_2820                                 |   73   |
|                                  x_is_0_reg_2407                                  |    1   |
|                                  x_is_1_reg_2391                                  |    1   |
|                                 x_is_neg_reg_2413                                 |    1   |
|                                  x_is_p1_reg_2397                                 |    1   |
|                                   z2_V_reg_2502                                   |   73   |
|                                   z4_V_reg_2566                                   |   92   |
|                               zext_ln1270_1_reg_2979                              |   93   |
|                               zext_ln1270_2_reg_2784                              |   80   |
|                                zext_ln1270_reg_2947                               |   79   |
|                               zext_ln1271_1_reg_2519                              |   79   |
|                               zext_ln1271_2_reg_2551                              |   89   |
|                               zext_ln1271_3_reg_3014                              |   100  |
|                               zext_ln1271_4_reg_2583                              |   98   |
|                               zext_ln1271_5_reg_2615                              |   93   |
|                               zext_ln1271_6_reg_2647                              |   88   |
|                               zext_ln1271_7_reg_2679                              |   83   |
|                                zext_ln1271_reg_2487                               |   75   |
|                               zext_ln1273_1_reg_2524                              |   79   |
|                               zext_ln1273_2_reg_2556                              |   89   |
|                               zext_ln1273_3_reg_2952                              |   79   |
|                               zext_ln1273_4_reg_2984                              |   93   |
|                               zext_ln1273_5_reg_3019                              |   100  |
|                               zext_ln1273_6_reg_2588                              |   98   |
|                               zext_ln1273_7_reg_2620                              |   93   |
|                               zext_ln1273_8_reg_2652                              |   88   |
|                               zext_ln1273_9_reg_2684                              |   83   |
|                                zext_ln1273_reg_2492                               |   75   |
|                                zext_ln541_reg_2381                                |   64   |
|                                zext_ln838_reg_2448                                |   54   |
+-----------------------------------------------------------------------------------+--------+
|                                       Total                                       |  7135  |
+-----------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_413 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_426 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_439 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_452 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_465 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_478 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_491 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_504 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_517 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_530 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_530 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_555 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_568 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_774    |  p0  |   2  |  54  |   108  ||    9    |
|     grp_fu_774    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_840    |  p0  |   2  |  71  |   142  ||    9    |
|     grp_fu_840    |  p1  |   2  |   4  |    8   ||    9    |
|     grp_fu_937    |  p0  |   2  |  73  |   146  ||    9    |
|     grp_fu_937    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1020    |  p0  |   2  |  83  |   166  ||    9    |
|    grp_fu_1020    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1109    |  p0  |   2  |  92  |   184  ||    9    |
|    grp_fu_1109    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1200    |  p0  |   2  |  87  |   174  ||    9    |
|    grp_fu_1200    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1287    |  p0  |   2  |  82  |   164  ||    9    |
|    grp_fu_1287    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1374    |  p0  |   2  |  77  |   154  ||    9    |
|    grp_fu_1374    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1383    |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_1499    |  p0  |   2  |  40  |   80   ||    9    |
|    grp_fu_1499    |  p1  |   2  |  40  |   80   ||    9    |
|    grp_fu_1641    |  p0  |   2  |  77  |   154  ||    9    |
|    grp_fu_1647    |  p0  |   2  |  77  |   154  ||    9    |
|    grp_fu_1771    |  p0  |   2  |  13  |   26   ||    9    |
|    grp_fu_1883    |  p0  |   2  |  43  |   86   ||    9    |
|    grp_fu_1883    |  p1  |   2  |  36  |   72   ||    9    |
|    grp_fu_1949    |  p0  |   2  |  49  |   98   ||    9    |
|    grp_fu_1949    |  p1  |   2  |  44  |   88   ||    9    |
|    grp_fu_2027    |  p0  |   2  |  50  |   100  ||    9    |
|    grp_fu_2027    |  p1  |   2  |  50  |   100  ||    9    |
|    grp_fu_2337    |  p0  |   3  |  16  |   48   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2592  || 66.8153 ||   383   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   63   |    -   |  6376  |  7663  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   66   |    -   |   383  |
|  Register |    -   |    -   |  7135  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   63   |   66   |  13511 |  8046  |
+-----------+--------+--------+--------+--------+
