<stg><name>xfOtsuKernel</name>


<trans_list>

<trans id="237" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="13" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="33" op_0_bw="64">
<![CDATA[
_ifconv:1  %HistArray_V = alloca [256 x i33], align 8

]]></Node>
<StgValue><ssdm name="HistArray_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="40" op_0_bw="40" op_1_bw="16" op_2_bw="6" op_3_bw="8" op_4_bw="16">
<![CDATA[
_ifconv:4  %call_ret4 = call fastcc { i32, i8 } @Inverse(i16 320, i6 16, i8 0)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="40" op_0_bw="40" op_1_bw="16" op_2_bw="6" op_3_bw="8" op_4_bw="16">
<![CDATA[
_ifconv:7  %call_ret6 = call fastcc { i32, i8 } @Inverse(i16 180, i6 16, i8 0)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %p_hist, [8 x i8]* @p_str153, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2  %HistArray_V_addr = getelementptr [256 x i33]* %HistArray_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="HistArray_V_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="33" op_1_bw="8">
<![CDATA[
_ifconv:3  store i33 0, i33* %HistArray_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="40" op_0_bw="40" op_1_bw="16" op_2_bw="6" op_3_bw="8" op_4_bw="16">
<![CDATA[
_ifconv:4  %call_ret4 = call fastcc { i32, i8 } @Inverse(i16 320, i6 16, i8 0)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="40">
<![CDATA[
_ifconv:5  %wdt = extractvalue { i32, i8 } %call_ret4, 0

]]></Node>
<StgValue><ssdm name="wdt"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="40">
<![CDATA[
_ifconv:6  %shift1 = extractvalue { i32, i8 } %call_ret4, 1

]]></Node>
<StgValue><ssdm name="shift1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="40" op_0_bw="40" op_1_bw="16" op_2_bw="6" op_3_bw="8" op_4_bw="16">
<![CDATA[
_ifconv:7  %call_ret6 = call fastcc { i32, i8 } @Inverse(i16 180, i6 16, i8 0)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="40">
<![CDATA[
_ifconv:8  %hgt = extractvalue { i32, i8 } %call_ret6, 0

]]></Node>
<StgValue><ssdm name="hgt"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="40">
<![CDATA[
_ifconv:9  %shift2 = extractvalue { i32, i8 } %call_ret6, 1

]]></Node>
<StgValue><ssdm name="shift2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:10  %icmp_ln65 = icmp sgt i8 %shift1, 24

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="8">
<![CDATA[
_ifconv:11  %trunc_ln67 = trunc i8 %shift1 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:12  %add_ln67 = add i7 -24, %trunc_ln67

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:13  %zext_ln67 = zext i7 %add_ln67 to i32

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %wdt_1 = lshr i32 %wdt, %zext_ln67

]]></Node>
<StgValue><ssdm name="wdt_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:15  %tmp_1 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %shift1, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ifconv:16  %and_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_1, i1 false)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:17  %icmp_ln70 = icmp eq i8 %and_ln, %shift1

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:18  %sub_ln72 = sub i8 24, %shift1

]]></Node>
<StgValue><ssdm name="sub_ln72"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:19  %zext_ln72 = zext i8 %sub_ln72 to i32

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %wdt_2 = shl i32 %wdt, %zext_ln72

]]></Node>
<StgValue><ssdm name="wdt_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21  %xor_ln65 = xor i1 %icmp_ln65, true

]]></Node>
<StgValue><ssdm name="xor_ln65"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %and_ln70 = and i1 %icmp_ln70, %xor_ln65

]]></Node>
<StgValue><ssdm name="and_ln70"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:23  %wdt_3 = select i1 %icmp_ln65, i32 %wdt_1, i32 %wdt_2

]]></Node>
<StgValue><ssdm name="wdt_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:24  %wdt_4 = select i1 %and_ln70, i32 %wdt, i32 %wdt_3

]]></Node>
<StgValue><ssdm name="wdt_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:25  %icmp_ln75 = icmp sgt i8 %shift2, 24

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="8">
<![CDATA[
_ifconv:26  %trunc_ln77 = trunc i8 %shift2 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:27  %add_ln77 = add i7 -24, %trunc_ln77

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:28  %zext_ln77 = zext i7 %add_ln77 to i32

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29  %hgt_1 = lshr i32 %hgt, %zext_ln77

]]></Node>
<StgValue><ssdm name="hgt_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:30  %tmp_2 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %shift2, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ifconv:31  %and_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_2, i1 false)

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:32  %icmp_ln80 = icmp eq i8 %and_ln1, %shift2

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:33  %sub_ln82 = sub i8 24, %shift2

]]></Node>
<StgValue><ssdm name="sub_ln82"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:34  %zext_ln82 = zext i8 %sub_ln82 to i32

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:35  %hgt_2 = shl i32 %hgt, %zext_ln82

]]></Node>
<StgValue><ssdm name="hgt_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %xor_ln75 = xor i1 %icmp_ln75, true

]]></Node>
<StgValue><ssdm name="xor_ln75"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %and_ln80 = and i1 %icmp_ln80, %xor_ln75

]]></Node>
<StgValue><ssdm name="and_ln80"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:38  %hgt_3 = select i1 %icmp_ln75, i32 %hgt_1, i32 %hgt_2

]]></Node>
<StgValue><ssdm name="hgt_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:39  %hgt_4 = select i1 %and_ln80, i32 %hgt, i32 %hgt_3

]]></Node>
<StgValue><ssdm name="hgt_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:40  %select_ln70 = select i1 %and_ln70, i7 %tmp_1, i7 12

]]></Node>
<StgValue><ssdm name="select_ln70"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:41  %select_ln80 = select i1 %and_ln80, i7 %tmp_2, i7 12

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:42  %shl_ln88 = shl i32 %wdt_4, 8

]]></Node>
<StgValue><ssdm name="shl_ln88"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:43  %shl_ln88_1 = shl i32 %wdt_4, 6

]]></Node>
<StgValue><ssdm name="shl_ln88_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %add_ln88 = add i32 %shl_ln88, %shl_ln88_1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:45  %sext_ln88 = sext i7 %select_ln70 to i32

]]></Node>
<StgValue><ssdm name="sext_ln88"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:46  %sext_ln88_1 = sext i7 %select_ln70 to i8

]]></Node>
<StgValue><ssdm name="sext_ln88_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %lshr_ln88 = lshr i32 %add_ln88, %sext_ln88

]]></Node>
<StgValue><ssdm name="lshr_ln88"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %mul_ln89 = mul i32 180, %hgt_4

]]></Node>
<StgValue><ssdm name="mul_ln89"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:49  %sext_ln89 = sext i7 %select_ln80 to i32

]]></Node>
<StgValue><ssdm name="sext_ln89"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="7">
<![CDATA[
_ifconv:50  %sext_ln89_1 = sext i7 %select_ln80 to i9

]]></Node>
<StgValue><ssdm name="sext_ln89_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:51  %sext_ln89_2 = sext i7 %select_ln80 to i8

]]></Node>
<StgValue><ssdm name="sext_ln89_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %lshr_ln89 = lshr i32 %mul_ln89, %sext_ln89

]]></Node>
<StgValue><ssdm name="lshr_ln89"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="32">
<![CDATA[
_ifconv:53  %trunc_ln209 = trunc i32 %lshr_ln88 to i25

]]></Node>
<StgValue><ssdm name="trunc_ln209"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="32">
<![CDATA[
_ifconv:54  %trunc_ln209_1 = trunc i32 %lshr_ln89 to i25

]]></Node>
<StgValue><ssdm name="trunc_ln209_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:55  %total_V = mul i25 %trunc_ln209_1, %trunc_ln209

]]></Node>
<StgValue><ssdm name="total_V"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:56  %zext_ln1500 = zext i32 %wdt_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1500"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
_ifconv:57  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %select_ln70, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:58  %zext_ln215 = zext i32 %sext_ln88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="77" op_0_bw="32">
<![CDATA[
_ifconv:59  %rhs_V = zext i32 %hgt_4 to i77

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
_ifconv:60  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %select_ln80, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="77" op_0_bw="32">
<![CDATA[
_ifconv:61  %zext_ln1500_1 = zext i32 %sext_ln89 to i77

]]></Node>
<StgValue><ssdm name="zext_ln1500_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:62  %sub_ln1500 = sub i8 0, %sext_ln89_2

]]></Node>
<StgValue><ssdm name="sub_ln1500"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:63  %sext_ln1500 = sext i8 %sub_ln1500 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1500"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="77" op_0_bw="32">
<![CDATA[
_ifconv:64  %zext_ln1500_2 = zext i32 %sext_ln1500 to i77

]]></Node>
<StgValue><ssdm name="zext_ln1500_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:65  %sub_ln1500_1 = sub i8 0, %sext_ln88_1

]]></Node>
<StgValue><ssdm name="sub_ln1500_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:66  %sext_ln1500_1 = sext i8 %sub_ln1500_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1500_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="77" op_0_bw="32">
<![CDATA[
_ifconv:67  %zext_ln1500_3 = zext i32 %sext_ln1500_1 to i77

]]></Node>
<StgValue><ssdm name="zext_ln1500_3"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:68  br label %0

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i9 [ 0, %_ifconv ], [ %i, %HISTOGRAM_NORM_LOOP ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln93 = icmp eq i9 %i_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i = add i9 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln93, label %.preheader508.preheader, label %HISTOGRAM_NORM_LOOP

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="9">
<![CDATA[
HISTOGRAM_NORM_LOOP:3  %zext_ln96 = zext i9 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
HISTOGRAM_NORM_LOOP:4  %p_hist_addr = getelementptr [256 x i32]* %p_hist, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="p_hist_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="8">
<![CDATA[
HISTOGRAM_NORM_LOOP:5  %p_hist_load = load volatile i32* %p_hist_addr, align 4

]]></Node>
<StgValue><ssdm name="p_hist_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
HISTOGRAM_NORM_LOOP:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str154) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln94"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HISTOGRAM_NORM_LOOP:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str154)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
HISTOGRAM_NORM_LOOP:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln95"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="8">
<![CDATA[
HISTOGRAM_NORM_LOOP:5  %p_hist_load = load volatile i32* %p_hist_addr, align 4

]]></Node>
<StgValue><ssdm name="p_hist_load"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
HISTOGRAM_NORM_LOOP:6  %zext_ln215_2 = zext i32 %p_hist_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
HISTOGRAM_NORM_LOOP:7  %ret_V = mul i64 %zext_ln1500, %zext_ln215_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="77" op_0_bw="64">
<![CDATA[
HISTOGRAM_NORM_LOOP:8  %zext_ln1352 = zext i64 %ret_V to i77

]]></Node>
<StgValue><ssdm name="zext_ln1352"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
HISTOGRAM_NORM_LOOP:9  %lshr_ln1500 = lshr i64 %ret_V, %zext_ln215

]]></Node>
<StgValue><ssdm name="lshr_ln1500"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
HISTOGRAM_NORM_LOOP:10  %shl_ln1500 = shl i77 %zext_ln1352, %zext_ln1500_3

]]></Node>
<StgValue><ssdm name="shl_ln1500"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="45" op_0_bw="64">
<![CDATA[
HISTOGRAM_NORM_LOOP:11  %trunc_ln1500 = trunc i64 %lshr_ln1500 to i45

]]></Node>
<StgValue><ssdm name="trunc_ln1500"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="45" op_0_bw="77">
<![CDATA[
HISTOGRAM_NORM_LOOP:12  %trunc_ln1500_1 = trunc i77 %shl_ln1500 to i45

]]></Node>
<StgValue><ssdm name="trunc_ln1500_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="45" op_0_bw="1" op_1_bw="45" op_2_bw="45">
<![CDATA[
HISTOGRAM_NORM_LOOP:13  %tmp2_V = select i1 %tmp_3, i45 %trunc_ln1500_1, i45 %trunc_ln1500

]]></Node>
<StgValue><ssdm name="tmp2_V"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="77" op_0_bw="45">
<![CDATA[
HISTOGRAM_NORM_LOOP:14  %lhs_V = zext i45 %tmp2_V to i77

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
HISTOGRAM_NORM_LOOP:15  %ret_V_1 = mul i77 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
HISTOGRAM_NORM_LOOP:16  %lshr_ln1500_1 = lshr i77 %ret_V_1, %zext_ln1500_1

]]></Node>
<StgValue><ssdm name="lshr_ln1500_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
HISTOGRAM_NORM_LOOP:17  %shl_ln1500_1 = shl i77 %ret_V_1, %zext_ln1500_2

]]></Node>
<StgValue><ssdm name="shl_ln1500_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="33" op_0_bw="77">
<![CDATA[
HISTOGRAM_NORM_LOOP:18  %trunc_ln1500_2 = trunc i77 %shl_ln1500_1 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln1500_2"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="33" op_0_bw="77">
<![CDATA[
HISTOGRAM_NORM_LOOP:19  %trunc_ln1500_3 = trunc i77 %lshr_ln1500_1 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln1500_3"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
HISTOGRAM_NORM_LOOP:20  %select_ln1500 = select i1 %tmp_4, i33 %trunc_ln1500_2, i33 %trunc_ln1500_3

]]></Node>
<StgValue><ssdm name="select_ln1500"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
HISTOGRAM_NORM_LOOP:21  %HistArray_V_addr_1 = getelementptr [256 x i33]* %HistArray_V, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="HistArray_V_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="33" op_1_bw="8">
<![CDATA[
HISTOGRAM_NORM_LOOP:22  store i33 %select_ln1500, i33* %HistArray_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
HISTOGRAM_NORM_LOOP:23  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str154, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
HISTOGRAM_NORM_LOOP:24  br label %0

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.preheader508.preheader:0  br label %.preheader508

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader508:0  %i_op_assign_1 = phi i32 [ %sum, %SUM_LOOP ], [ 0, %.preheader508.preheader ]

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader508:1  %i_op_assign = phi i9 [ %i_1, %SUM_LOOP ], [ 0, %.preheader508.preheader ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader508:2  %icmp_ln101 = icmp eq i9 %i_op_assign, -256

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader508:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader508:4  %i_1 = add i9 %i_op_assign, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader508:5  br i1 %icmp_ln101, label %.preheader, label %SUM_LOOP

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="9">
<![CDATA[
SUM_LOOP:3  %zext_ln104 = zext i9 %i_op_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
SUM_LOOP:5  %HistArray_V_addr_2 = getelementptr [256 x i33]* %HistArray_V, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="HistArray_V_addr_2"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="33" op_0_bw="8">
<![CDATA[
SUM_LOOP:6  %HistArray_V_load = load i33* %HistArray_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="HistArray_V_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SUM_LOOP:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str155) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln102"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
SUM_LOOP:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str155)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
SUM_LOOP:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln103"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="9">
<![CDATA[
SUM_LOOP:4  %zext_ln104_1 = zext i9 %i_op_assign to i32

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="33" op_0_bw="8">
<![CDATA[
SUM_LOOP:6  %HistArray_V_load = load i33* %HistArray_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="HistArray_V_load"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="33">
<![CDATA[
SUM_LOOP:7  %trunc_ln104 = trunc i33 %HistArray_V_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SUM_LOOP:8  %mul_ln104 = mul i32 %trunc_ln104, %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SUM_LOOP:9  %sum = add i32 %mul_ln104, %i_op_assign_1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
SUM_LOOP:10  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str155, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
SUM_LOOP:11  br label %.preheader508

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
.preheader:0  %varMax_0 = alloca i64

]]></Node>
<StgValue><ssdm name="varMax_0"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="32">
<![CDATA[
.preheader:1  %i_op_assign_4 = alloca i64

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="32">
<![CDATA[
.preheader:2  %thresh_write_assign = alloca i8

]]></Node>
<StgValue><ssdm name="thresh_write_assign"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32">
<![CDATA[
.preheader:3  %n2_1 = alloca i8

]]></Node>
<StgValue><ssdm name="n2_1"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32">
<![CDATA[
.preheader:4  %n1_1 = alloca i8

]]></Node>
<StgValue><ssdm name="n1_1"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:5  %add_ln115 = add i8 %sext_ln89_2, %sext_ln88_1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
.preheader:6  %sext_ln115 = sext i8 %add_ln115 to i32

]]></Node>
<StgValue><ssdm name="sext_ln115"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="25">
<![CDATA[
.preheader:7  %zext_ln121 = zext i25 %total_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
.preheader:8  %zext_ln121_1 = zext i32 %sext_ln115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="32">
<![CDATA[
.preheader:9  %zext_ln123 = zext i32 %i_op_assign_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:10  %add_ln127 = add i8 %sext_ln88_1, 10

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="8">
<![CDATA[
.preheader:11  %sext_ln127 = sext i8 %add_ln127 to i9

]]></Node>
<StgValue><ssdm name="sext_ln127"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:12  %add_ln127_1 = add i9 %sext_ln127, %sext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="9">
<![CDATA[
.preheader:13  %sext_ln127_1 = sext i9 %add_ln127_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln127_1"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="32">
<![CDATA[
.preheader:14  %zext_ln127 = zext i32 %sext_ln127_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:15  store i8 0, i8* %thresh_write_assign

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:16  store i64 0, i64* %i_op_assign_4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:17  store i64 0, i64* %varMax_0

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.preheader:18  br label %1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_op_assign_2 = phi i32 [ 0, %.preheader ], [ %wB, %THRESHOLD_LOOP_end ]

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %i_op_assign_3 = phi i9 [ 0, %.preheader ], [ %i_2, %THRESHOLD_LOOP_end ]

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln108 = icmp eq i9 %i_op_assign_3, -256

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_2 = add i9 %i_op_assign_3, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln108, label %.loopexit, label %THRESHOLD_LOOP_begin

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="9">
<![CDATA[
THRESHOLD_LOOP_begin:4  %zext_ln112 = zext i9 %i_op_assign_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
THRESHOLD_LOOP_begin:5  %HistArray_V_addr_3 = getelementptr [256 x i33]* %HistArray_V, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="HistArray_V_addr_3"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="33" op_0_bw="8">
<![CDATA[
THRESHOLD_LOOP_begin:6  %HistArray_V_load_1 = load i33* %HistArray_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="HistArray_V_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="33" op_0_bw="8">
<![CDATA[
THRESHOLD_LOOP_begin:6  %HistArray_V_load_1 = load i33* %HistArray_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="HistArray_V_load_1"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="33">
<![CDATA[
THRESHOLD_LOOP_begin:7  %trunc_ln112 = trunc i33 %HistArray_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="25" op_0_bw="33">
<![CDATA[
THRESHOLD_LOOP_begin:8  %trunc_ln112_1 = trunc i33 %HistArray_V_load_1 to i25

]]></Node>
<StgValue><ssdm name="trunc_ln112_1"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="25" op_0_bw="32">
<![CDATA[
THRESHOLD_LOOP_begin:9  %trunc_ln112_2 = trunc i32 %i_op_assign_2 to i25

]]></Node>
<StgValue><ssdm name="trunc_ln112_2"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
THRESHOLD_LOOP_begin:10  %wB = add i32 %trunc_ln112, %i_op_assign_2

]]></Node>
<StgValue><ssdm name="wB"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
THRESHOLD_LOOP_begin:11  %add_ln112_1 = add i25 %trunc_ln112_2, %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="add_ln112_1"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
THRESHOLD_LOOP_begin:12  %icmp_ln113 = icmp eq i32 %wB, 0

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %lshr_ln115 = lshr i32 %wB, %sext_ln115

]]></Node>
<StgValue><ssdm name="lshr_ln115"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln115 = icmp eq i32 %lshr_ln115, 1

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln115, label %.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %i_op_assign_4_load = load i64* %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_4_load"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="42" op_0_bw="33">
<![CDATA[
:6  %zext_ln215_4 = zext i33 %HistArray_V_load_1 to i42

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="42" op_0_bw="9">
<![CDATA[
:7  %zext_ln215_5 = zext i9 %i_op_assign_3 to i42

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:8  %ret_V_2 = mul i42 %zext_ln215_5, %zext_ln215_4

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="42">
<![CDATA[
:9  %zext_ln544 = zext i42 %ret_V_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %sumB = add i64 %zext_ln544, %i_op_assign_4_load

]]></Node>
<StgValue><ssdm name="sumB"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %mul_ln121 = mul i64 %zext_ln121, %sumB

]]></Node>
<StgValue><ssdm name="mul_ln121"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %a1 = lshr i64 %mul_ln121, %zext_ln121_1

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="32">
<![CDATA[
:13  %zext_ln123_1 = zext i32 %wB to i64

]]></Node>
<StgValue><ssdm name="zext_ln123_1"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %mul_ln123 = mul nsw i64 %zext_ln123, %zext_ln123_1

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %c1 = lshr i64 %mul_ln123, %zext_ln121_1

]]></Node>
<StgValue><ssdm name="c1"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %d = sub nsw i64 %a1, %c1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:17  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %d, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %sub_ln125 = sub nsw i64 0, %d

]]></Node>
<StgValue><ssdm name="sub_ln125"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %d_1 = select i1 %tmp_5, i64 %sub_ln125, i64 %d

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="9">
<![CDATA[
:43  %max_val = trunc i9 %i_op_assign_3 to i8

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:49  store i64 %sumB, i64* %i_op_assign_4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8">
<![CDATA[
:4  %n1_1_load = load i8* %n1_1

]]></Node>
<StgValue><ssdm name="n1_1_load"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:5  %wF = sub i25 %total_V, %add_ln112_1

]]></Node>
<StgValue><ssdm name="wF"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %mul_ln127 = mul nsw i64 %d_1, %d_1

]]></Node>
<StgValue><ssdm name="mul_ln127"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %ashr_ln127 = ashr i64 %mul_ln127, %zext_ln127

]]></Node>
<StgValue><ssdm name="ashr_ln127"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="64">
<![CDATA[
:22  %res = trunc i64 %ashr_ln127 to i32

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %x_inv1 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln112_1, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="x_inv1"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %x_inv2 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %wF, i32 9, i32 24)

]]></Node>
<StgValue><ssdm name="x_inv2"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="40" op_0_bw="40" op_1_bw="16" op_2_bw="6" op_3_bw="8" op_4_bw="16">
<![CDATA[
:25  %call_ret8 = call fastcc { i32, i8 } @Inverse(i16 %x_inv1, i6 0, i8 %n1_1_load)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
THRESHOLD_LOOP_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str156) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln109"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
THRESHOLD_LOOP_begin:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str156)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
THRESHOLD_LOOP_begin:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 256, i32 256, i32 256, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln110"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
THRESHOLD_LOOP_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln111"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
THRESHOLD_LOOP_begin:13  br i1 %icmp_ln113, label %THRESHOLD_LOOP_end, label %2

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8">
<![CDATA[
:3  %n2_1_load = load i8* %n2_1

]]></Node>
<StgValue><ssdm name="n2_1_load"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="40" op_0_bw="40" op_1_bw="16" op_2_bw="6" op_3_bw="8" op_4_bw="16">
<![CDATA[
:25  %call_ret8 = call fastcc { i32, i8 } @Inverse(i16 %x_inv1, i6 0, i8 %n1_1_load)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="40">
<![CDATA[
:26  %val1 = extractvalue { i32, i8 } %call_ret8, 0

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="40">
<![CDATA[
:27  %n1 = extractvalue { i32, i8 } %call_ret8, 1

]]></Node>
<StgValue><ssdm name="n1"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="40" op_0_bw="40" op_1_bw="16" op_2_bw="6" op_3_bw="8" op_4_bw="16">
<![CDATA[
:28  %call_ret = call fastcc { i32, i8 } @Inverse(i16 %x_inv2, i6 0, i8 %n2_1_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:46  store i8 %n1, i8* %n1_1

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
THRESHOLD_LOOP_end:0  %empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str156, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
THRESHOLD_LOOP_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %varMax_0_load = load i64* %varMax_0

]]></Node>
<StgValue><ssdm name="varMax_0_load"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2  %thresh_write_assign_s = load i8* %thresh_write_assign

]]></Node>
<StgValue><ssdm name="thresh_write_assign_s"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="40" op_0_bw="40" op_1_bw="16" op_2_bw="6" op_3_bw="8" op_4_bw="16">
<![CDATA[
:28  %call_ret = call fastcc { i32, i8 } @Inverse(i16 %x_inv2, i6 0, i8 %n2_1_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="40">
<![CDATA[
:29  %val2 = extractvalue { i32, i8 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="val2"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="40">
<![CDATA[
:30  %n2 = extractvalue { i32, i8 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="n2"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="32">
<![CDATA[
:31  %zext_ln135 = zext i32 %res to i64

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="32">
<![CDATA[
:32  %zext_ln135_1 = zext i32 %val1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln135_1"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:33  %mul_ln135 = mul i64 %zext_ln135, %zext_ln135_1

]]></Node>
<StgValue><ssdm name="mul_ln135"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="8">
<![CDATA[
:34  %sext_ln135 = sext i8 %n1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln135"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="32">
<![CDATA[
:35  %zext_ln135_2 = zext i32 %sext_ln135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln135_2"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %maxtmp = lshr i64 %mul_ln135, %zext_ln135_2

]]></Node>
<StgValue><ssdm name="maxtmp"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="32">
<![CDATA[
:37  %zext_ln136 = zext i32 %val2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %mul_ln136 = mul i64 %zext_ln136, %maxtmp

]]></Node>
<StgValue><ssdm name="mul_ln136"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="8">
<![CDATA[
:39  %sext_ln136 = sext i8 %n2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln136"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="32">
<![CDATA[
:40  %zext_ln136_1 = zext i32 %sext_ln136 to i64

]]></Node>
<StgValue><ssdm name="zext_ln136_1"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %varMax = lshr i64 %mul_ln136, %zext_ln136_1

]]></Node>
<StgValue><ssdm name="varMax"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %icmp_ln138 = icmp ugt i64 %varMax, %varMax_0_load

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:44  %select_ln138 = select i1 %icmp_ln138, i8 %max_val, i8 %thresh_write_assign_s

]]></Node>
<StgValue><ssdm name="select_ln138"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %select_ln138_1 = select i1 %icmp_ln138, i64 %varMax, i64 %varMax_0_load

]]></Node>
<StgValue><ssdm name="select_ln138_1"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:47  store i8 %n2, i8* %n2_1

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
:48  store i8 %select_ln138, i8* %thresh_write_assign

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:50  store i64 %select_ln138_1, i64* %varMax_0

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
:51  br label %THRESHOLD_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:0  %thresh_write_assign_1 = load i8* %thresh_write_assign

]]></Node>
<StgValue><ssdm name="thresh_write_assign_1"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8">
<![CDATA[
.loopexit:1  ret i8 %thresh_write_assign_1

]]></Node>
<StgValue><ssdm name="ret_ln148"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
