MIPS&#8217;s lack of special I/O instructions means that I/O register accesses are just normal loads and stores with appropriately chosen addresses; that&#8217;s convenient, but I/O register accesses are usually somewhat constrained, so you need to make sure the compiler <SPAN class=cloze>[...]</SPAN>