
build/debug/lcd+joystick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005308  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000334  08005448  08005448  00006448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800577c  0800577c  0000677c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005784  08005784  00006784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08005788  08005788  00006788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000068  20000008  0800578c  00007008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .tdata        00000000  20000070  20000070  00007070  2**2
                  CONTENTS, ALLOC, LOAD, DATA, THREAD_LOCAL
  8 .tbss         00000000  20000070  20000070  00000000  2**2
                  ALLOC, THREAD_LOCAL
  9 .bss          00000308  20000070  080057f4  00007070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000378  080057f4  00007378  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007070  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  000070a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024959  00000000  00000000  000070d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040cb  00000000  00000000  0002ba32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000f58b  00000000  00000000  0002fafd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001458  00000000  00000000  0003f088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001321  00000000  00000000  000404e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019305  00000000  00000000  00041801  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00008087  00000000  00000000  0005ab06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000032d8  00000000  00000000  00062b90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000001ab  00000000  00000000  00065e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <memchr>:
 8000140:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000144:	2a10      	cmp	r2, #16
 8000146:	db2b      	blt.n	80001a0 <memchr+0x60>
 8000148:	f010 0f07 	tst.w	r0, #7
 800014c:	d008      	beq.n	8000160 <memchr+0x20>
 800014e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000152:	3a01      	subs	r2, #1
 8000154:	428b      	cmp	r3, r1
 8000156:	d02d      	beq.n	80001b4 <memchr+0x74>
 8000158:	f010 0f07 	tst.w	r0, #7
 800015c:	b342      	cbz	r2, 80001b0 <memchr+0x70>
 800015e:	d1f6      	bne.n	800014e <memchr+0xe>
 8000160:	b4f0      	push	{r4, r5, r6, r7}
 8000162:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000166:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800016a:	f022 0407 	bic.w	r4, r2, #7
 800016e:	f07f 0700 	mvns.w	r7, #0
 8000172:	2300      	movs	r3, #0
 8000174:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000178:	3c08      	subs	r4, #8
 800017a:	ea85 0501 	eor.w	r5, r5, r1
 800017e:	ea86 0601 	eor.w	r6, r6, r1
 8000182:	fa85 f547 	uadd8	r5, r5, r7
 8000186:	faa3 f587 	sel	r5, r3, r7
 800018a:	fa86 f647 	uadd8	r6, r6, r7
 800018e:	faa5 f687 	sel	r6, r5, r7
 8000192:	b98e      	cbnz	r6, 80001b8 <memchr+0x78>
 8000194:	d1ee      	bne.n	8000174 <memchr+0x34>
 8000196:	bcf0      	pop	{r4, r5, r6, r7}
 8000198:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800019c:	f002 0207 	and.w	r2, r2, #7
 80001a0:	b132      	cbz	r2, 80001b0 <memchr+0x70>
 80001a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a6:	3a01      	subs	r2, #1
 80001a8:	ea83 0301 	eor.w	r3, r3, r1
 80001ac:	b113      	cbz	r3, 80001b4 <memchr+0x74>
 80001ae:	d1f8      	bne.n	80001a2 <memchr+0x62>
 80001b0:	2000      	movs	r0, #0
 80001b2:	4770      	bx	lr
 80001b4:	3801      	subs	r0, #1
 80001b6:	4770      	bx	lr
 80001b8:	2d00      	cmp	r5, #0
 80001ba:	bf06      	itte	eq
 80001bc:	4635      	moveq	r5, r6
 80001be:	3803      	subeq	r0, #3
 80001c0:	3807      	subne	r0, #7
 80001c2:	f015 0f01 	tst.w	r5, #1
 80001c6:	d107      	bne.n	80001d8 <memchr+0x98>
 80001c8:	3001      	adds	r0, #1
 80001ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80001ce:	bf02      	ittt	eq
 80001d0:	3001      	addeq	r0, #1
 80001d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80001d6:	3001      	addeq	r0, #1
 80001d8:	bcf0      	pop	{r4, r5, r6, r7}
 80001da:	3801      	subs	r0, #1
 80001dc:	4770      	bx	lr
 80001de:	bf00      	nop

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b80c 	b.w	8000210 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f004 ff9a 	bl	8005138 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__aeabi_idiv0>:
 8000210:	4770      	bx	lr
 8000212:	bf00      	nop

08000214 <__do_global_dtors_aux>:
 8000214:	b510      	push	{r4, lr}
 8000216:	4c05      	ldr	r4, [pc, #20]	@ (800022c <__do_global_dtors_aux+0x18>)
 8000218:	7823      	ldrb	r3, [r4, #0]
 800021a:	b933      	cbnz	r3, 800022a <__do_global_dtors_aux+0x16>
 800021c:	4b04      	ldr	r3, [pc, #16]	@ (8000230 <__do_global_dtors_aux+0x1c>)
 800021e:	b113      	cbz	r3, 8000226 <__do_global_dtors_aux+0x12>
 8000220:	4804      	ldr	r0, [pc, #16]	@ (8000234 <__do_global_dtors_aux+0x20>)
 8000222:	f3af 8000 	nop.w
 8000226:	2301      	movs	r3, #1
 8000228:	7023      	strb	r3, [r4, #0]
 800022a:	bd10      	pop	{r4, pc}
 800022c:	20000070 	.word	0x20000070
 8000230:	00000000 	.word	0x00000000
 8000234:	08005430 	.word	0x08005430

08000238 <frame_dummy>:
 8000238:	b508      	push	{r3, lr}
 800023a:	4b03      	ldr	r3, [pc, #12]	@ (8000248 <frame_dummy+0x10>)
 800023c:	b11b      	cbz	r3, 8000246 <frame_dummy+0xe>
 800023e:	4903      	ldr	r1, [pc, #12]	@ (800024c <frame_dummy+0x14>)
 8000240:	4803      	ldr	r0, [pc, #12]	@ (8000250 <frame_dummy+0x18>)
 8000242:	f3af 8000 	nop.w
 8000246:	bd08      	pop	{r3, pc}
 8000248:	00000000 	.word	0x00000000
 800024c:	20000074 	.word	0x20000074
 8000250:	08005430 	.word	0x08005430

08000254 <Game_Init>:
/**
 * @brief  Initialize the game state and information.
 * @param  game: Pointer to the Game structure to initialize.
 */
void Game_Init(Game* game)
{
 8000254:	b508      	push	{r3, lr}
    game->state = WELCOME;
 8000256:	2100      	movs	r1, #0
 8000258:	f800 1b01 	strb.w	r1, [r0], #1
    memset(&game->info, 0, sizeof(GameInfo));
 800025c:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8000260:	f003 ff1e 	bl	80040a0 <memset>
}
 8000264:	bd08      	pop	{r3, pc}

08000266 <displayOnLCD>:
 * @brief  Display two lines of text on the LCD.
 * @param  lineOne: Pointer to the first line of text (max 16 characters).
 * @param  lineTwo: Pointer to the second line of text (max 16 characters
 */
void displayOnLCD(char* lineOne, char* lineTwo)
{
 8000266:	b538      	push	{r3, r4, r5, lr}
 8000268:	4605      	mov	r5, r0
 800026a:	460c      	mov	r4, r1
  LCD_GotoXY(0, 0);
 800026c:	2100      	movs	r1, #0
 800026e:	4608      	mov	r0, r1
 8000270:	f000 fdda 	bl	8000e28 <LCD_GotoXY>
  LCD_Print(lineOne);
 8000274:	4628      	mov	r0, r5
 8000276:	f000 fe0f 	bl	8000e98 <LCD_Print>
  LCD_GotoXY(0, 1);
 800027a:	2101      	movs	r1, #1
 800027c:	2000      	movs	r0, #0
 800027e:	f000 fdd3 	bl	8000e28 <LCD_GotoXY>
  LCD_Print(lineTwo);
 8000282:	4620      	mov	r0, r4
 8000284:	f000 fe08 	bl	8000e98 <LCD_Print>
  HAL_Delay(1000);
 8000288:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800028c:	f000 ff04 	bl	8001098 <HAL_Delay>
}
 8000290:	bd38      	pop	{r3, r4, r5, pc}

08000292 <debounceButton>:
 * @param GPIO 
 * @param Pin 
 * @return int (1 - if switch is pressed and released, else 0)
 */
int debounceButton(GPIO_TypeDef *GPIO, uint16_t Pin)
{
 8000292:	b538      	push	{r3, r4, r5, lr}
 8000294:	4604      	mov	r4, r0
 8000296:	460d      	mov	r5, r1
  if(HAL_GPIO_ReadPin(GPIO, Pin) == GPIO_PIN_RESET)
 8000298:	f001 fd88 	bl	8001dac <HAL_GPIO_ReadPin>
 800029c:	b108      	cbz	r0, 80002a2 <debounceButton+0x10>
    HAL_Delay(20);
    if(HAL_GPIO_ReadPin(GPIO, Pin) == GPIO_PIN_RESET) 
    { return 1; }
  }
  
  return 0;
 800029e:	2000      	movs	r0, #0
}
 80002a0:	bd38      	pop	{r3, r4, r5, pc}
    HAL_Delay(20);
 80002a2:	2014      	movs	r0, #20
 80002a4:	f000 fef8 	bl	8001098 <HAL_Delay>
    if(HAL_GPIO_ReadPin(GPIO, Pin) == GPIO_PIN_RESET) 
 80002a8:	4629      	mov	r1, r5
 80002aa:	4620      	mov	r0, r4
 80002ac:	f001 fd7e 	bl	8001dac <HAL_GPIO_ReadPin>
 80002b0:	b108      	cbz	r0, 80002b6 <debounceButton+0x24>
  return 0;
 80002b2:	2000      	movs	r0, #0
 80002b4:	e7f4      	b.n	80002a0 <debounceButton+0xe>
    { return 1; }
 80002b6:	2001      	movs	r0, #1
 80002b8:	e7f2      	b.n	80002a0 <debounceButton+0xe>

080002ba <compareSequences>:
 * @brief  Compare the player's input sequence with the computer's sequence.
 * @param  game: Pointer to the Game structure.
 */
void compareSequences(Game* game)
{
  if (game->info.numPlayers == 1)
 80002ba:	7843      	ldrb	r3, [r0, #1]
 80002bc:	2b01      	cmp	r3, #1
 80002be:	d011      	beq.n	80002e4 <compareSequences+0x2a>
      }
    }
  }
  else
  {
    for(int i = 0; i < game->info.sequenceLength - 1; i++)
 80002c0:	2200      	movs	r2, #0
 80002c2:	f890 3067 	ldrb.w	r3, [r0, #103]	@ 0x67
 80002c6:	3b01      	subs	r3, #1
 80002c8:	4293      	cmp	r3, r2
 80002ca:	dd1c      	ble.n	8000306 <compareSequences+0x4c>
    {
      if(game->info.playerInputs[0][i] != game->info.playerInputs[1][i])
 80002cc:	1883      	adds	r3, r0, r2
 80002ce:	f893 1069 	ldrb.w	r1, [r3, #105]	@ 0x69
 80002d2:	f893 30cd 	ldrb.w	r3, [r3, #205]	@ 0xcd
 80002d6:	4299      	cmp	r1, r3
 80002d8:	d112      	bne.n	8000300 <compareSequences+0x46>
    for(int i = 0; i < game->info.sequenceLength - 1; i++)
 80002da:	3201      	adds	r2, #1
 80002dc:	e7f1      	b.n	80002c2 <compareSequences+0x8>
        game->state = GAME_RESULT;
 80002de:	2306      	movs	r3, #6
 80002e0:	7003      	strb	r3, [r0, #0]
        return;
 80002e2:	4770      	bx	lr
    for(int i = 0; i < game->info.sequenceLength; i++)
 80002e4:	2300      	movs	r3, #0
 80002e6:	f890 2067 	ldrb.w	r2, [r0, #103]	@ 0x67
 80002ea:	429a      	cmp	r2, r3
 80002ec:	dd07      	ble.n	80002fe <compareSequences+0x44>
      if(game->info.sequence[i] != game->info.playerInputs[0][i])
 80002ee:	18c2      	adds	r2, r0, r3
 80002f0:	78d1      	ldrb	r1, [r2, #3]
 80002f2:	f892 2069 	ldrb.w	r2, [r2, #105]	@ 0x69
 80002f6:	4291      	cmp	r1, r2
 80002f8:	d1f1      	bne.n	80002de <compareSequences+0x24>
    for(int i = 0; i < game->info.sequenceLength; i++)
 80002fa:	3301      	adds	r3, #1
 80002fc:	e7f3      	b.n	80002e6 <compareSequences+0x2c>
 80002fe:	4770      	bx	lr
      {
        game->state = GAME_RESULT;
 8000300:	2306      	movs	r3, #6
 8000302:	7003      	strb	r3, [r0, #0]
        return;
 8000304:	4770      	bx	lr
      }
    }
  }
}
 8000306:	4770      	bx	lr

08000308 <computerTurn>:
/**
 * @brief  Handle the computer's turn in the game.
 * @param  game: Pointer to the Game structure.
 */
void computerTurn(Game* game)
{
 8000308:	b570      	push	{r4, r5, r6, lr}
 800030a:	4604      	mov	r4, r0
  for(int i = 0; i < game->info.sequenceLength; i++)
 800030c:	2500      	movs	r5, #0
 800030e:	e00b      	b.n	8000328 <computerTurn+0x20>
  {
    // select random numbers for the color sequence
    // 0 - Red, 1 - Blue, 2 - Yellow, 3 - Green
    int colorRandom = rand() % 4;
 8000310:	f003 fd4a 	bl	8003da8 <rand>
 8000314:	4243      	negs	r3, r0
 8000316:	f000 0003 	and.w	r0, r0, #3
 800031a:	f003 0303 	and.w	r3, r3, #3
 800031e:	bf58      	it	pl
 8000320:	4258      	negpl	r0, r3

    // Store the color code in the sequence array
    game->info.sequence[i] = colorRandom;
 8000322:	1963      	adds	r3, r4, r5
 8000324:	70d8      	strb	r0, [r3, #3]
  for(int i = 0; i < game->info.sequenceLength; i++)
 8000326:	3501      	adds	r5, #1
 8000328:	f894 3067 	ldrb.w	r3, [r4, #103]	@ 0x67
 800032c:	42ab      	cmp	r3, r5
 800032e:	dcef      	bgt.n	8000310 <computerTurn+0x8>
  }

  for(int i = 0; i < game->info.sequenceLength; i++)
 8000330:	2500      	movs	r5, #0
 8000332:	e010      	b.n	8000356 <computerTurn+0x4e>
  {
    // Light up the corresponding LED based on the color code
    switch(game->info.sequence[i])
    {
      case 0: // Red
        HAL_GPIO_WritePin(LEDR_GPIO_Port, LEDR_Pin, GPIO_PIN_SET);
 8000334:	4e28      	ldr	r6, [pc, #160]	@ (80003d8 <computerTurn+0xd0>)
 8000336:	2201      	movs	r2, #1
 8000338:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800033c:	4630      	mov	r0, r6
 800033e:	f001 fd3c 	bl	8001dba <HAL_GPIO_WritePin>
        HAL_Delay(game->info.sequenceSpeed);
 8000342:	78a0      	ldrb	r0, [r4, #2]
 8000344:	f000 fea8 	bl	8001098 <HAL_Delay>
        HAL_GPIO_WritePin(LEDR_GPIO_Port, LEDR_Pin, GPIO_PIN_RESET);
 8000348:	2200      	movs	r2, #0
 800034a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800034e:	4630      	mov	r0, r6
 8000350:	f001 fd33 	bl	8001dba <HAL_GPIO_WritePin>
  for(int i = 0; i < game->info.sequenceLength; i++)
 8000354:	3501      	adds	r5, #1
 8000356:	f894 3067 	ldrb.w	r3, [r4, #103]	@ 0x67
 800035a:	42ab      	cmp	r3, r5
 800035c:	dd3b      	ble.n	80003d6 <computerTurn+0xce>
    switch(game->info.sequence[i])
 800035e:	1963      	adds	r3, r4, r5
 8000360:	78db      	ldrb	r3, [r3, #3]
 8000362:	2b03      	cmp	r3, #3
 8000364:	d8f6      	bhi.n	8000354 <computerTurn+0x4c>
 8000366:	a201      	add	r2, pc, #4	@ (adr r2, 800036c <computerTurn+0x64>)
 8000368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800036c:	08000335 	.word	0x08000335
 8000370:	0800037d 	.word	0x0800037d
 8000374:	0800039b 	.word	0x0800039b
 8000378:	080003b9 	.word	0x080003b9
        break;
      case 1: // Blue
        HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, GPIO_PIN_SET);
 800037c:	4e17      	ldr	r6, [pc, #92]	@ (80003dc <computerTurn+0xd4>)
 800037e:	2201      	movs	r2, #1
 8000380:	2120      	movs	r1, #32
 8000382:	4630      	mov	r0, r6
 8000384:	f001 fd19 	bl	8001dba <HAL_GPIO_WritePin>
        HAL_Delay(game->info.sequenceSpeed);
 8000388:	78a0      	ldrb	r0, [r4, #2]
 800038a:	f000 fe85 	bl	8001098 <HAL_Delay>
        HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, GPIO_PIN_RESET);
 800038e:	2200      	movs	r2, #0
 8000390:	2120      	movs	r1, #32
 8000392:	4630      	mov	r0, r6
 8000394:	f001 fd11 	bl	8001dba <HAL_GPIO_WritePin>
        break;
 8000398:	e7dc      	b.n	8000354 <computerTurn+0x4c>
      case 2: // Yellow
        HAL_GPIO_WritePin(LEDY_GPIO_Port, LEDY_Pin, GPIO_PIN_SET);
 800039a:	4e0f      	ldr	r6, [pc, #60]	@ (80003d8 <computerTurn+0xd0>)
 800039c:	2201      	movs	r2, #1
 800039e:	2104      	movs	r1, #4
 80003a0:	4630      	mov	r0, r6
 80003a2:	f001 fd0a 	bl	8001dba <HAL_GPIO_WritePin>
        HAL_Delay(game->info.sequenceSpeed);
 80003a6:	78a0      	ldrb	r0, [r4, #2]
 80003a8:	f000 fe76 	bl	8001098 <HAL_Delay>
        HAL_GPIO_WritePin(LEDY_GPIO_Port, LEDY_Pin, GPIO_PIN_RESET);
 80003ac:	2200      	movs	r2, #0
 80003ae:	2104      	movs	r1, #4
 80003b0:	4630      	mov	r0, r6
 80003b2:	f001 fd02 	bl	8001dba <HAL_GPIO_WritePin>
        break;
 80003b6:	e7cd      	b.n	8000354 <computerTurn+0x4c>
      case 3: // Green
        HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, GPIO_PIN_SET);
 80003b8:	4e09      	ldr	r6, [pc, #36]	@ (80003e0 <computerTurn+0xd8>)
 80003ba:	2201      	movs	r2, #1
 80003bc:	2110      	movs	r1, #16
 80003be:	4630      	mov	r0, r6
 80003c0:	f001 fcfb 	bl	8001dba <HAL_GPIO_WritePin>
        HAL_Delay(game->info.sequenceSpeed);
 80003c4:	78a0      	ldrb	r0, [r4, #2]
 80003c6:	f000 fe67 	bl	8001098 <HAL_Delay>
        HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, GPIO_PIN_RESET);
 80003ca:	2200      	movs	r2, #0
 80003cc:	2110      	movs	r1, #16
 80003ce:	4630      	mov	r0, r6
 80003d0:	f001 fcf3 	bl	8001dba <HAL_GPIO_WritePin>
        break;
 80003d4:	e7be      	b.n	8000354 <computerTurn+0x4c>
      default:
        break;
    }
  }
}
 80003d6:	bd70      	pop	{r4, r5, r6, pc}
 80003d8:	48000400 	.word	0x48000400
 80003dc:	48000800 	.word	0x48000800
 80003e0:	48001000 	.word	0x48001000

080003e4 <playerTurn>:
 * @brief  Handle the player's turn in the game.
 * @param  game: Pointer to the Game structure.
 * @param  player: The current player number (1 or 2).
 */
void playerTurn(Game* game, uint8_t player)
{
 80003e4:	b570      	push	{r4, r5, r6, lr}
 80003e6:	4605      	mov	r5, r0
 80003e8:	460e      	mov	r6, r1

  for(int i = 0; i < game->info.sequenceLength; i++)
 80003ea:	2400      	movs	r4, #0
 80003ec:	e012      	b.n	8000414 <playerTurn+0x30>
    
    while (buttonTimer < 50 && buttonPressed == 0) // 5 seconds timeout
    {
      if(debounceButton(RedButton_GPIO_Port, RedButton_Pin))
      { 
        game->info.playerInputs[player - 1][i] = 0;
 80003ee:	1e73      	subs	r3, r6, #1
 80003f0:	2264      	movs	r2, #100	@ 0x64
 80003f2:	fb02 5303 	mla	r3, r2, r3, r5
 80003f6:	4423      	add	r3, r4
 80003f8:	2200      	movs	r2, #0
 80003fa:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
        buttonPressed = 1;
 80003fe:	4b30      	ldr	r3, [pc, #192]	@ (80004c0 <playerTurn+0xdc>)
 8000400:	2201      	movs	r2, #1
 8000402:	601a      	str	r2, [r3, #0]
        buttonPressed = 1;
        break; 
      }
    }
    
    HAL_TIM_Base_Stop_IT(&htim2);
 8000404:	482f      	ldr	r0, [pc, #188]	@ (80004c4 <playerTurn+0xe0>)
 8000406:	f002 fdb5 	bl	8002f74 <HAL_TIM_Base_Stop_IT>
    
    if(buttonPressed == 0)
 800040a:	4b2d      	ldr	r3, [pc, #180]	@ (80004c0 <playerTurn+0xdc>)
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	2b00      	cmp	r3, #0
 8000410:	d053      	beq.n	80004ba <playerTurn+0xd6>
  for(int i = 0; i < game->info.sequenceLength; i++)
 8000412:	3401      	adds	r4, #1
 8000414:	f895 3067 	ldrb.w	r3, [r5, #103]	@ 0x67
 8000418:	42a3      	cmp	r3, r4
 800041a:	dd50      	ble.n	80004be <playerTurn+0xda>
    buttonTimer = 0;    
 800041c:	2300      	movs	r3, #0
 800041e:	4a2a      	ldr	r2, [pc, #168]	@ (80004c8 <playerTurn+0xe4>)
 8000420:	6013      	str	r3, [r2, #0]
    buttonPressed = 0;
 8000422:	4a27      	ldr	r2, [pc, #156]	@ (80004c0 <playerTurn+0xdc>)
 8000424:	6013      	str	r3, [r2, #0]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000426:	4827      	ldr	r0, [pc, #156]	@ (80004c4 <playerTurn+0xe0>)
 8000428:	6802      	ldr	r2, [r0, #0]
 800042a:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_TIM_Base_Start_IT(&htim2);
 800042c:	f002 fd70 	bl	8002f10 <HAL_TIM_Base_Start_IT>
    while (buttonTimer < 50 && buttonPressed == 0) // 5 seconds timeout
 8000430:	4b25      	ldr	r3, [pc, #148]	@ (80004c8 <playerTurn+0xe4>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	2b31      	cmp	r3, #49	@ 0x31
 8000436:	dce5      	bgt.n	8000404 <playerTurn+0x20>
 8000438:	4b21      	ldr	r3, [pc, #132]	@ (80004c0 <playerTurn+0xdc>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	2b00      	cmp	r3, #0
 800043e:	d1e1      	bne.n	8000404 <playerTurn+0x20>
      if(debounceButton(RedButton_GPIO_Port, RedButton_Pin))
 8000440:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000444:	4821      	ldr	r0, [pc, #132]	@ (80004cc <playerTurn+0xe8>)
 8000446:	f7ff ff24 	bl	8000292 <debounceButton>
 800044a:	2800      	cmp	r0, #0
 800044c:	d1cf      	bne.n	80003ee <playerTurn+0xa>
      if(debounceButton(BlueButton_GPIO_Port, BlueButton_Pin))
 800044e:	2110      	movs	r1, #16
 8000450:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000454:	f7ff ff1d 	bl	8000292 <debounceButton>
 8000458:	b9c0      	cbnz	r0, 800048c <playerTurn+0xa8>
      if(debounceButton(YellowButtonm_GPIO_Port, YellowButtonm_Pin))
 800045a:	2140      	movs	r1, #64	@ 0x40
 800045c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000460:	f7ff ff17 	bl	8000292 <debounceButton>
 8000464:	b9e8      	cbnz	r0, 80004a2 <playerTurn+0xbe>
      if(debounceButton(GreenButton_GPIO_Port, GreenButton_Pin))
 8000466:	2120      	movs	r1, #32
 8000468:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800046c:	f7ff ff11 	bl	8000292 <debounceButton>
 8000470:	2800      	cmp	r0, #0
 8000472:	d0dd      	beq.n	8000430 <playerTurn+0x4c>
        game->info.playerInputs[player - 1][i] = 3;
 8000474:	1e73      	subs	r3, r6, #1
 8000476:	2264      	movs	r2, #100	@ 0x64
 8000478:	fb02 5303 	mla	r3, r2, r3, r5
 800047c:	4423      	add	r3, r4
 800047e:	2203      	movs	r2, #3
 8000480:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
        buttonPressed = 1;
 8000484:	4b0e      	ldr	r3, [pc, #56]	@ (80004c0 <playerTurn+0xdc>)
 8000486:	2201      	movs	r2, #1
 8000488:	601a      	str	r2, [r3, #0]
        break; 
 800048a:	e7bb      	b.n	8000404 <playerTurn+0x20>
        game->info.playerInputs[player - 1][i] = 1;
 800048c:	1e73      	subs	r3, r6, #1
 800048e:	2264      	movs	r2, #100	@ 0x64
 8000490:	fb02 5303 	mla	r3, r2, r3, r5
 8000494:	4423      	add	r3, r4
 8000496:	2201      	movs	r2, #1
 8000498:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
        buttonPressed = 1;
 800049c:	4b08      	ldr	r3, [pc, #32]	@ (80004c0 <playerTurn+0xdc>)
 800049e:	601a      	str	r2, [r3, #0]
        break; 
 80004a0:	e7b0      	b.n	8000404 <playerTurn+0x20>
        game->info.playerInputs[player - 1][i] = 2;
 80004a2:	1e73      	subs	r3, r6, #1
 80004a4:	2264      	movs	r2, #100	@ 0x64
 80004a6:	fb02 5303 	mla	r3, r2, r3, r5
 80004aa:	4423      	add	r3, r4
 80004ac:	2202      	movs	r2, #2
 80004ae:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
        buttonPressed = 1;
 80004b2:	4b03      	ldr	r3, [pc, #12]	@ (80004c0 <playerTurn+0xdc>)
 80004b4:	2201      	movs	r2, #1
 80004b6:	601a      	str	r2, [r3, #0]
        break; 
 80004b8:	e7a4      	b.n	8000404 <playerTurn+0x20>
    {
      game->state = GAME_RESULT;
 80004ba:	2306      	movs	r3, #6
 80004bc:	702b      	strb	r3, [r5, #0]
      return;
    }
  }
}
 80004be:	bd70      	pop	{r4, r5, r6, pc}
 80004c0:	200000c0 	.word	0x200000c0
 80004c4:	2000014c 	.word	0x2000014c
 80004c8:	200000c4 	.word	0x200000c4
 80004cc:	48000800 	.word	0x48000800

080004d0 <Game_Run>:
{
 80004d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004d2:	b083      	sub	sp, #12
 80004d4:	4604      	mov	r4, r0
 80004d6:	460d      	mov	r5, r1
    switch(game->state)
 80004d8:	7803      	ldrb	r3, [r0, #0]
 80004da:	2b08      	cmp	r3, #8
 80004dc:	f200 8256 	bhi.w	800098c <Game_Run+0x4bc>
 80004e0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80004e4:	003f0009 	.word	0x003f0009
 80004e8:	00680050 	.word	0x00680050
 80004ec:	015400e2 	.word	0x015400e2
 80004f0:	022d01ca 	.word	0x022d01ca
 80004f4:	0242      	.short	0x0242
        LCD_Cls();
 80004f6:	f000 fcc1 	bl	8000e7c <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "Welcome to the");
 80004fa:	4e92      	ldr	r6, [pc, #584]	@ (8000744 <Game_Run+0x274>)
 80004fc:	4b92      	ldr	r3, [pc, #584]	@ (8000748 <Game_Run+0x278>)
 80004fe:	4635      	mov	r5, r6
 8000500:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000502:	c507      	stmia	r5!, {r0, r1, r2}
 8000504:	802b      	strh	r3, [r5, #0]
 8000506:	0c1b      	lsrs	r3, r3, #16
 8000508:	f805 3f02 	strb.w	r3, [r5, #2]!
        snprintf(lineTwo, sizeof(lineTwo), "Simon Game");
 800050c:	4f8f      	ldr	r7, [pc, #572]	@ (800074c <Game_Run+0x27c>)
 800050e:	4a90      	ldr	r2, [pc, #576]	@ (8000750 <Game_Run+0x280>)
 8000510:	463b      	mov	r3, r7
 8000512:	ca07      	ldmia	r2, {r0, r1, r2}
 8000514:	c303      	stmia	r3!, {r0, r1}
 8000516:	f823 2b02 	strh.w	r2, [r3], #2
 800051a:	0c12      	lsrs	r2, r2, #16
 800051c:	701a      	strb	r2, [r3, #0]
        displayOnLCD(lineOne, lineTwo);
 800051e:	4639      	mov	r1, r7
 8000520:	4630      	mov	r0, r6
 8000522:	f7ff fea0 	bl	8000266 <displayOnLCD>
        HAL_Delay(2000);  
 8000526:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800052a:	f000 fdb5 	bl	8001098 <HAL_Delay>
        LCD_Cls();
 800052e:	f000 fca5 	bl	8000e7c <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "Push To Start!");
 8000532:	4b88      	ldr	r3, [pc, #544]	@ (8000754 <Game_Run+0x284>)
 8000534:	46b4      	mov	ip, r6
 8000536:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000538:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
 800053c:	f8ac 3000 	strh.w	r3, [ip]
 8000540:	0c1b      	lsrs	r3, r3, #16
 8000542:	702b      	strb	r3, [r5, #0]
        snprintf(lineTwo, sizeof(lineTwo), "");
 8000544:	2500      	movs	r5, #0
 8000546:	703d      	strb	r5, [r7, #0]
        displayOnLCD(lineOne, lineTwo);
 8000548:	4639      	mov	r1, r7
 800054a:	4630      	mov	r0, r6
 800054c:	f7ff fe8b 	bl	8000266 <displayOnLCD>
        game->state = START;
 8000550:	2301      	movs	r3, #1
 8000552:	7023      	strb	r3, [r4, #0]
        buttonTimer = 0; 
 8000554:	4b80      	ldr	r3, [pc, #512]	@ (8000758 <Game_Run+0x288>)
 8000556:	601d      	str	r5, [r3, #0]
        __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000558:	4b80      	ldr	r3, [pc, #512]	@ (800075c <Game_Run+0x28c>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	625d      	str	r5, [r3, #36]	@ 0x24
}
 800055e:	b003      	add	sp, #12
 8000560:	bdf0      	pop	{r4, r5, r6, r7, pc}
        while (buttonTimer < 100) // 10 seconds timeout
 8000562:	4b7d      	ldr	r3, [pc, #500]	@ (8000758 <Game_Run+0x288>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	2b63      	cmp	r3, #99	@ 0x63
 8000568:	dc06      	bgt.n	8000578 <Game_Run+0xa8>
          if (Joystick_Pressed(joystick)) 
 800056a:	4628      	mov	r0, r5
 800056c:	f000 fbda 	bl	8000d24 <Joystick_Pressed>
 8000570:	2800      	cmp	r0, #0
 8000572:	d0f6      	beq.n	8000562 <Game_Run+0x92>
            game->state = PLAYER_MENU;  
 8000574:	2302      	movs	r3, #2
 8000576:	7023      	strb	r3, [r4, #0]
        if (game->state != PLAYER_MENU)
 8000578:	7823      	ldrb	r3, [r4, #0]
 800057a:	2b02      	cmp	r3, #2
 800057c:	d0ef      	beq.n	800055e <Game_Run+0x8e>
        { game->state = SLEEP; }
 800057e:	2308      	movs	r3, #8
 8000580:	7023      	strb	r3, [r4, #0]
 8000582:	e7ec      	b.n	800055e <Game_Run+0x8e>
        LCD_Cls();
 8000584:	f000 fc7a 	bl	8000e7c <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "1 player OR");
 8000588:	4d6e      	ldr	r5, [pc, #440]	@ (8000744 <Game_Run+0x274>)
 800058a:	4b75      	ldr	r3, [pc, #468]	@ (8000760 <Game_Run+0x290>)
 800058c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000590:	e885 0007 	stmia.w	r5, {r0, r1, r2}
        snprintf(lineTwo, sizeof(lineTwo), "2 players?");
 8000594:	4e6d      	ldr	r6, [pc, #436]	@ (800074c <Game_Run+0x27c>)
 8000596:	4a73      	ldr	r2, [pc, #460]	@ (8000764 <Game_Run+0x294>)
 8000598:	4633      	mov	r3, r6
 800059a:	ca07      	ldmia	r2, {r0, r1, r2}
 800059c:	c303      	stmia	r3!, {r0, r1}
 800059e:	f823 2b02 	strh.w	r2, [r3], #2
 80005a2:	0c12      	lsrs	r2, r2, #16
 80005a4:	701a      	strb	r2, [r3, #0]
        displayOnLCD(lineOne, lineTwo);
 80005a6:	4631      	mov	r1, r6
 80005a8:	4628      	mov	r0, r5
 80005aa:	f7ff fe5c 	bl	8000266 <displayOnLCD>
        game->state = PLAYER_SELECT;
 80005ae:	2303      	movs	r3, #3
 80005b0:	7023      	strb	r3, [r4, #0]
        break;
 80005b2:	e7d4      	b.n	800055e <Game_Run+0x8e>
        direction = Joystick_GetDirection(joystick);
 80005b4:	4608      	mov	r0, r1
 80005b6:	f000 fb91 	bl	8000cdc <Joystick_GetDirection>
 80005ba:	4b6b      	ldr	r3, [pc, #428]	@ (8000768 <Game_Run+0x298>)
 80005bc:	7018      	strb	r0, [r3, #0]
        if(directionDelay < 3 && lastDirection == JOY_UP && direction == JOY_IDLE)
 80005be:	4b6b      	ldr	r3, [pc, #428]	@ (800076c <Game_Run+0x29c>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	2b02      	cmp	r3, #2
 80005c4:	dc03      	bgt.n	80005ce <Game_Run+0xfe>
 80005c6:	4a6a      	ldr	r2, [pc, #424]	@ (8000770 <Game_Run+0x2a0>)
 80005c8:	7812      	ldrb	r2, [r2, #0]
 80005ca:	2a01      	cmp	r2, #1
 80005cc:	d023      	beq.n	8000616 <Game_Run+0x146>
        { directionDelay = 0; }
 80005ce:	4b67      	ldr	r3, [pc, #412]	@ (800076c <Game_Run+0x29c>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
        if (direction != JOY_IDLE && direction != lastDirection)
 80005d4:	4b64      	ldr	r3, [pc, #400]	@ (8000768 <Game_Run+0x298>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	b15b      	cbz	r3, 80005f2 <Game_Run+0x122>
 80005da:	4a65      	ldr	r2, [pc, #404]	@ (8000770 <Game_Run+0x2a0>)
 80005dc:	7812      	ldrb	r2, [r2, #0]
 80005de:	4293      	cmp	r3, r2
 80005e0:	d007      	beq.n	80005f2 <Game_Run+0x122>
          if (direction == JOY_UP)
 80005e2:	2b01      	cmp	r3, #1
 80005e4:	d020      	beq.n	8000628 <Game_Run+0x158>
          else if (direction == JOY_DOWN) 
 80005e6:	2b02      	cmp	r3, #2
 80005e8:	d038      	beq.n	800065c <Game_Run+0x18c>
          lastDirection = direction;  // store last direction
 80005ea:	4b5f      	ldr	r3, [pc, #380]	@ (8000768 <Game_Run+0x298>)
 80005ec:	781a      	ldrb	r2, [r3, #0]
 80005ee:	4b60      	ldr	r3, [pc, #384]	@ (8000770 <Game_Run+0x2a0>)
 80005f0:	701a      	strb	r2, [r3, #0]
        if (Joystick_Pressed(joystick)) 
 80005f2:	4628      	mov	r0, r5
 80005f4:	f000 fb96 	bl	8000d24 <Joystick_Pressed>
 80005f8:	2800      	cmp	r0, #0
 80005fa:	d0b0      	beq.n	800055e <Game_Run+0x8e>
          if (game->info.numPlayers == 1)
 80005fc:	7863      	ldrb	r3, [r4, #1]
 80005fe:	2b01      	cmp	r3, #1
 8000600:	d042      	beq.n	8000688 <Game_Run+0x1b8>
            game->state = TWO_PLAYERS;
 8000602:	2305      	movs	r3, #5
 8000604:	7023      	strb	r3, [r4, #0]
          game->info.round = 1;
 8000606:	2301      	movs	r3, #1
 8000608:	f884 3068 	strb.w	r3, [r4, #104]	@ 0x68
          game->info.sequenceLength = 1;
 800060c:	f884 3067 	strb.w	r3, [r4, #103]	@ 0x67
          game->info.sequenceSpeed = 1000; // Initial speed 1 s
 8000610:	23e8      	movs	r3, #232	@ 0xe8
 8000612:	70a3      	strb	r3, [r4, #2]
 8000614:	e7a3      	b.n	800055e <Game_Run+0x8e>
        if(directionDelay < 3 && lastDirection == JOY_UP && direction == JOY_IDLE)
 8000616:	2800      	cmp	r0, #0
 8000618:	d1d9      	bne.n	80005ce <Game_Run+0xfe>
          direction = JOY_UP;
 800061a:	4a53      	ldr	r2, [pc, #332]	@ (8000768 <Game_Run+0x298>)
 800061c:	2101      	movs	r1, #1
 800061e:	7011      	strb	r1, [r2, #0]
          directionDelay++;
 8000620:	440b      	add	r3, r1
 8000622:	4a52      	ldr	r2, [pc, #328]	@ (800076c <Game_Run+0x29c>)
 8000624:	6013      	str	r3, [r2, #0]
 8000626:	e7d5      	b.n	80005d4 <Game_Run+0x104>
            LCD_Cls();
 8000628:	f000 fc28 	bl	8000e7c <LCD_Cls>
            snprintf(lineOne, sizeof(lineOne), "<1> player OR");
 800062c:	4f45      	ldr	r7, [pc, #276]	@ (8000744 <Game_Run+0x274>)
 800062e:	4b51      	ldr	r3, [pc, #324]	@ (8000774 <Game_Run+0x2a4>)
 8000630:	463e      	mov	r6, r7
 8000632:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000634:	c607      	stmia	r6!, {r0, r1, r2}
 8000636:	8033      	strh	r3, [r6, #0]
            snprintf(lineTwo, sizeof(lineTwo), "2 players?");
 8000638:	4e44      	ldr	r6, [pc, #272]	@ (800074c <Game_Run+0x27c>)
 800063a:	4a4a      	ldr	r2, [pc, #296]	@ (8000764 <Game_Run+0x294>)
 800063c:	4633      	mov	r3, r6
 800063e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000640:	c303      	stmia	r3!, {r0, r1}
 8000642:	f823 2b02 	strh.w	r2, [r3], #2
 8000646:	0c12      	lsrs	r2, r2, #16
 8000648:	701a      	strb	r2, [r3, #0]
            displayOnLCD(lineOne, lineTwo);
 800064a:	4631      	mov	r1, r6
 800064c:	4638      	mov	r0, r7
 800064e:	f7ff fe0a 	bl	8000266 <displayOnLCD>
            game->info.numPlayers = 1;
 8000652:	2301      	movs	r3, #1
 8000654:	7063      	strb	r3, [r4, #1]
            direction = JOY_UP;
 8000656:	4a44      	ldr	r2, [pc, #272]	@ (8000768 <Game_Run+0x298>)
 8000658:	7013      	strb	r3, [r2, #0]
 800065a:	e7c6      	b.n	80005ea <Game_Run+0x11a>
            LCD_Cls();
 800065c:	f000 fc0e 	bl	8000e7c <LCD_Cls>
            snprintf(lineOne, sizeof(lineOne), "1 player OR");
 8000660:	4f38      	ldr	r7, [pc, #224]	@ (8000744 <Game_Run+0x274>)
 8000662:	4b3f      	ldr	r3, [pc, #252]	@ (8000760 <Game_Run+0x290>)
 8000664:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000668:	e887 0007 	stmia.w	r7, {r0, r1, r2}
            snprintf(lineTwo, sizeof(lineTwo), "<2> players?");
 800066c:	f8df c0dc 	ldr.w	ip, [pc, #220]	@ 800074c <Game_Run+0x27c>
 8000670:	4b41      	ldr	r3, [pc, #260]	@ (8000778 <Game_Run+0x2a8>)
 8000672:	4666      	mov	r6, ip
 8000674:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000676:	c607      	stmia	r6!, {r0, r1, r2}
 8000678:	7033      	strb	r3, [r6, #0]
            displayOnLCD(lineOne, lineTwo);
 800067a:	4661      	mov	r1, ip
 800067c:	4638      	mov	r0, r7
 800067e:	f7ff fdf2 	bl	8000266 <displayOnLCD>
            game->info.numPlayers = 2;
 8000682:	2302      	movs	r3, #2
 8000684:	7063      	strb	r3, [r4, #1]
 8000686:	e7b0      	b.n	80005ea <Game_Run+0x11a>
            game->state = ONE_PLAYER;
 8000688:	2304      	movs	r3, #4
 800068a:	7023      	strb	r3, [r4, #0]
            uint16_t seed[2] = {0};
 800068c:	2300      	movs	r3, #0
 800068e:	9301      	str	r3, [sp, #4]
            Joystick_ReadXY(joystick, seed);
 8000690:	a901      	add	r1, sp, #4
 8000692:	4628      	mov	r0, r5
 8000694:	f000 fb38 	bl	8000d08 <Joystick_ReadXY>
            srand(seed[0] ^ seed[1]);
 8000698:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 800069c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80006a0:	4058      	eors	r0, r3
 80006a2:	f003 fb53 	bl	8003d4c <srand>
 80006a6:	e7ae      	b.n	8000606 <Game_Run+0x136>
        LCD_Cls();
 80006a8:	f000 fbe8 	bl	8000e7c <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "Round %d", game->info.round);
 80006ac:	4e25      	ldr	r6, [pc, #148]	@ (8000744 <Game_Run+0x274>)
 80006ae:	f894 3068 	ldrb.w	r3, [r4, #104]	@ 0x68
 80006b2:	4a32      	ldr	r2, [pc, #200]	@ (800077c <Game_Run+0x2ac>)
 80006b4:	2111      	movs	r1, #17
 80006b6:	4630      	mov	r0, r6
 80006b8:	f003 fc78 	bl	8003fac <sniprintf>
        snprintf(lineTwo, sizeof(lineTwo), "Simon's Turn!");
 80006bc:	4f23      	ldr	r7, [pc, #140]	@ (800074c <Game_Run+0x27c>)
 80006be:	4b30      	ldr	r3, [pc, #192]	@ (8000780 <Game_Run+0x2b0>)
 80006c0:	463d      	mov	r5, r7
 80006c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006c4:	c507      	stmia	r5!, {r0, r1, r2}
 80006c6:	802b      	strh	r3, [r5, #0]
        displayOnLCD(lineOne, lineTwo);
 80006c8:	4639      	mov	r1, r7
 80006ca:	4630      	mov	r0, r6
 80006cc:	f7ff fdcb 	bl	8000266 <displayOnLCD>
        HAL_Delay(500);  //wait 1/2 second
 80006d0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006d4:	f000 fce0 	bl	8001098 <HAL_Delay>
        computerTurn(game);
 80006d8:	4620      	mov	r0, r4
 80006da:	f7ff fe15 	bl	8000308 <computerTurn>
        LCD_Cls();
 80006de:	f000 fbcd 	bl	8000e7c <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "Player's Turn!");
 80006e2:	4b28      	ldr	r3, [pc, #160]	@ (8000784 <Game_Run+0x2b4>)
 80006e4:	4635      	mov	r5, r6
 80006e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006e8:	c507      	stmia	r5!, {r0, r1, r2}
 80006ea:	f825 3b02 	strh.w	r3, [r5], #2
 80006ee:	0c1b      	lsrs	r3, r3, #16
 80006f0:	702b      	strb	r3, [r5, #0]
        snprintf(lineTwo, sizeof(lineTwo), "Score: %d", game->info.playerScores[0]);
 80006f2:	f894 3131 	ldrb.w	r3, [r4, #305]	@ 0x131
 80006f6:	4a24      	ldr	r2, [pc, #144]	@ (8000788 <Game_Run+0x2b8>)
 80006f8:	2111      	movs	r1, #17
 80006fa:	4638      	mov	r0, r7
 80006fc:	f003 fc56 	bl	8003fac <sniprintf>
        displayOnLCD(lineOne, lineTwo);
 8000700:	4639      	mov	r1, r7
 8000702:	4630      	mov	r0, r6
 8000704:	f7ff fdaf 	bl	8000266 <displayOnLCD>
        HAL_Delay(500);  //wait 1/2 second
 8000708:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800070c:	f000 fcc4 	bl	8001098 <HAL_Delay>
        playerTurn(game, 1);
 8000710:	2101      	movs	r1, #1
 8000712:	4620      	mov	r0, r4
 8000714:	f7ff fe66 	bl	80003e4 <playerTurn>
        if(game->state != GAME_RESULT)
 8000718:	7823      	ldrb	r3, [r4, #0]
 800071a:	2b06      	cmp	r3, #6
 800071c:	f43f af1f 	beq.w	800055e <Game_Run+0x8e>
          compareSequences(game);
 8000720:	4620      	mov	r0, r4
 8000722:	f7ff fdca 	bl	80002ba <compareSequences>
          if(game->state != GAME_RESULT)
 8000726:	7823      	ldrb	r3, [r4, #0]
 8000728:	2b06      	cmp	r3, #6
 800072a:	f43f af18 	beq.w	800055e <Game_Run+0x8e>
            game->info.round++;
 800072e:	f894 3068 	ldrb.w	r3, [r4, #104]	@ 0x68
 8000732:	3301      	adds	r3, #1
 8000734:	f884 3068 	strb.w	r3, [r4, #104]	@ 0x68
            game->info.sequenceLength++;
 8000738:	f894 3067 	ldrb.w	r3, [r4, #103]	@ 0x67
 800073c:	3301      	adds	r3, #1
 800073e:	f884 3067 	strb.w	r3, [r4, #103]	@ 0x67
            if(game->info.sequenceSpeed > 400)
 8000742:	e70c      	b.n	800055e <Game_Run+0x8e>
 8000744:	200000ac 	.word	0x200000ac
 8000748:	08005474 	.word	0x08005474
 800074c:	20000098 	.word	0x20000098
 8000750:	08005488 	.word	0x08005488
 8000754:	08005494 	.word	0x08005494
 8000758:	200000c4 	.word	0x200000c4
 800075c:	2000014c 	.word	0x2000014c
 8000760:	080054a4 	.word	0x080054a4
 8000764:	080054b0 	.word	0x080054b0
 8000768:	20000094 	.word	0x20000094
 800076c:	20000090 	.word	0x20000090
 8000770:	2000008c 	.word	0x2000008c
 8000774:	080054bc 	.word	0x080054bc
 8000778:	080054cc 	.word	0x080054cc
 800077c:	080054dc 	.word	0x080054dc
 8000780:	080054e8 	.word	0x080054e8
 8000784:	080054f8 	.word	0x080054f8
 8000788:	08005508 	.word	0x08005508
        LCD_Cls();
 800078c:	f000 fb76 	bl	8000e7c <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "Round %d", game->info.round);
 8000790:	4d80      	ldr	r5, [pc, #512]	@ (8000994 <Game_Run+0x4c4>)
 8000792:	f894 3068 	ldrb.w	r3, [r4, #104]	@ 0x68
 8000796:	4a80      	ldr	r2, [pc, #512]	@ (8000998 <Game_Run+0x4c8>)
 8000798:	2111      	movs	r1, #17
 800079a:	4628      	mov	r0, r5
 800079c:	f003 fc06 	bl	8003fac <sniprintf>
        snprintf(lineTwo, sizeof(lineTwo), "");
 80007a0:	4e7e      	ldr	r6, [pc, #504]	@ (800099c <Game_Run+0x4cc>)
 80007a2:	2300      	movs	r3, #0
 80007a4:	7033      	strb	r3, [r6, #0]
        displayOnLCD(lineOne, lineTwo);
 80007a6:	4631      	mov	r1, r6
 80007a8:	4628      	mov	r0, r5
 80007aa:	f7ff fd5c 	bl	8000266 <displayOnLCD>
        HAL_Delay(500);  //wait 1/2 second
 80007ae:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007b2:	f000 fc71 	bl	8001098 <HAL_Delay>
        snprintf(lineOne, sizeof(lineOne), "Player 1's Turn");
 80007b6:	4b7a      	ldr	r3, [pc, #488]	@ (80009a0 <Game_Run+0x4d0>)
 80007b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007ba:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
        snprintf(lineTwo, sizeof(lineTwo), "Score: %d", game->info.playerScores[0]);
 80007be:	f894 3131 	ldrb.w	r3, [r4, #305]	@ 0x131
 80007c2:	4a78      	ldr	r2, [pc, #480]	@ (80009a4 <Game_Run+0x4d4>)
 80007c4:	2111      	movs	r1, #17
 80007c6:	4630      	mov	r0, r6
 80007c8:	f003 fbf0 	bl	8003fac <sniprintf>
        displayOnLCD(lineOne, lineTwo);
 80007cc:	4631      	mov	r1, r6
 80007ce:	4628      	mov	r0, r5
 80007d0:	f7ff fd49 	bl	8000266 <displayOnLCD>
        HAL_Delay(500);  //wait 1/2 second
 80007d4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007d8:	f000 fc5e 	bl	8001098 <HAL_Delay>
        playerTurn(game, 1);
 80007dc:	2101      	movs	r1, #1
 80007de:	4620      	mov	r0, r4
 80007e0:	f7ff fe00 	bl	80003e4 <playerTurn>
        if (game->state != GAME_RESULT)
 80007e4:	7823      	ldrb	r3, [r4, #0]
 80007e6:	2b06      	cmp	r3, #6
 80007e8:	f43f aeb9 	beq.w	800055e <Game_Run+0x8e>
          if(game->info.round > 1)
 80007ec:	f894 3068 	ldrb.w	r3, [r4, #104]	@ 0x68
 80007f0:	2b01      	cmp	r3, #1
 80007f2:	d835      	bhi.n	8000860 <Game_Run+0x390>
          game->info.sequenceLength++;
 80007f4:	f894 3067 	ldrb.w	r3, [r4, #103]	@ 0x67
 80007f8:	3301      	adds	r3, #1
 80007fa:	f884 3067 	strb.w	r3, [r4, #103]	@ 0x67
          LCD_Cls();
 80007fe:	f000 fb3d 	bl	8000e7c <LCD_Cls>
          snprintf(lineOne, sizeof(lineOne), "Player 2's Turn");
 8000802:	4d64      	ldr	r5, [pc, #400]	@ (8000994 <Game_Run+0x4c4>)
 8000804:	4b68      	ldr	r3, [pc, #416]	@ (80009a8 <Game_Run+0x4d8>)
 8000806:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000808:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
          snprintf(lineTwo, sizeof(lineTwo), "Score: %d", game->info.playerScores[1]);
 800080c:	4e63      	ldr	r6, [pc, #396]	@ (800099c <Game_Run+0x4cc>)
 800080e:	f894 3132 	ldrb.w	r3, [r4, #306]	@ 0x132
 8000812:	4a64      	ldr	r2, [pc, #400]	@ (80009a4 <Game_Run+0x4d4>)
 8000814:	2111      	movs	r1, #17
 8000816:	4630      	mov	r0, r6
 8000818:	f003 fbc8 	bl	8003fac <sniprintf>
          displayOnLCD(lineOne, lineTwo);
 800081c:	4631      	mov	r1, r6
 800081e:	4628      	mov	r0, r5
 8000820:	f7ff fd21 	bl	8000266 <displayOnLCD>
          HAL_Delay(500);  //wait 1/2 second
 8000824:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000828:	f000 fc36 	bl	8001098 <HAL_Delay>
          playerTurn(game, 2);
 800082c:	2102      	movs	r1, #2
 800082e:	4620      	mov	r0, r4
 8000830:	f7ff fdd8 	bl	80003e4 <playerTurn>
          if(game->state != GAME_RESULT)
 8000834:	7823      	ldrb	r3, [r4, #0]
 8000836:	2b06      	cmp	r3, #6
 8000838:	f43f ae91 	beq.w	800055e <Game_Run+0x8e>
            compareSequences(game);
 800083c:	4620      	mov	r0, r4
 800083e:	f7ff fd3c 	bl	80002ba <compareSequences>
            if(game->state != GAME_RESULT)
 8000842:	7823      	ldrb	r3, [r4, #0]
 8000844:	2b06      	cmp	r3, #6
 8000846:	f43f ae8a 	beq.w	800055e <Game_Run+0x8e>
              game->info.round++;
 800084a:	f894 3068 	ldrb.w	r3, [r4, #104]	@ 0x68
 800084e:	3301      	adds	r3, #1
 8000850:	f884 3068 	strb.w	r3, [r4, #104]	@ 0x68
              game->info.sequenceLength++;
 8000854:	f894 3067 	ldrb.w	r3, [r4, #103]	@ 0x67
 8000858:	3301      	adds	r3, #1
 800085a:	f884 3067 	strb.w	r3, [r4, #103]	@ 0x67
 800085e:	e67e      	b.n	800055e <Game_Run+0x8e>
            compareSequences(game);
 8000860:	4620      	mov	r0, r4
 8000862:	f7ff fd2a 	bl	80002ba <compareSequences>
            if(game->state != GAME_RESULT)
 8000866:	7823      	ldrb	r3, [r4, #0]
 8000868:	2b06      	cmp	r3, #6
 800086a:	d0c3      	beq.n	80007f4 <Game_Run+0x324>
            { game->info.playerScores[0]++; }
 800086c:	f894 3131 	ldrb.w	r3, [r4, #305]	@ 0x131
 8000870:	3301      	adds	r3, #1
 8000872:	f884 3131 	strb.w	r3, [r4, #305]	@ 0x131
 8000876:	e7bd      	b.n	80007f4 <Game_Run+0x324>
        LCD_Cls();
 8000878:	f000 fb00 	bl	8000e7c <LCD_Cls>
        if (game->info.numPlayers == 1 )
 800087c:	7863      	ldrb	r3, [r4, #1]
 800087e:	2b01      	cmp	r3, #1
 8000880:	d037      	beq.n	80008f2 <Game_Run+0x422>
          snprintf(lineOne, sizeof(lineOne), "Game Over!");
 8000882:	4a4a      	ldr	r2, [pc, #296]	@ (80009ac <Game_Run+0x4dc>)
 8000884:	4b43      	ldr	r3, [pc, #268]	@ (8000994 <Game_Run+0x4c4>)
 8000886:	ca07      	ldmia	r2, {r0, r1, r2}
 8000888:	c303      	stmia	r3!, {r0, r1}
 800088a:	f823 2b02 	strh.w	r2, [r3], #2
 800088e:	0c12      	lsrs	r2, r2, #16
 8000890:	701a      	strb	r2, [r3, #0]
          if(game->info.playerScores[0] > game->info.playerScores[1])
 8000892:	f894 2131 	ldrb.w	r2, [r4, #305]	@ 0x131
 8000896:	f894 3132 	ldrb.w	r3, [r4, #306]	@ 0x132
 800089a:	429a      	cmp	r2, r3
 800089c:	d843      	bhi.n	8000926 <Game_Run+0x456>
          else if(game->info.playerScores[0] < game->info.playerScores[1])
 800089e:	429a      	cmp	r2, r3
 80008a0:	d247      	bcs.n	8000932 <Game_Run+0x462>
            snprintf(lineTwo, sizeof(lineTwo), "Player 2 Wins");
 80008a2:	4b43      	ldr	r3, [pc, #268]	@ (80009b0 <Game_Run+0x4e0>)
 80008a4:	4d3d      	ldr	r5, [pc, #244]	@ (800099c <Game_Run+0x4cc>)
 80008a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008a8:	c507      	stmia	r5!, {r0, r1, r2}
 80008aa:	802b      	strh	r3, [r5, #0]
          displayOnLCD(lineOne, lineTwo);
 80008ac:	4e3b      	ldr	r6, [pc, #236]	@ (800099c <Game_Run+0x4cc>)
 80008ae:	4d39      	ldr	r5, [pc, #228]	@ (8000994 <Game_Run+0x4c4>)
 80008b0:	4631      	mov	r1, r6
 80008b2:	4628      	mov	r0, r5
 80008b4:	f7ff fcd7 	bl	8000266 <displayOnLCD>
          HAL_Delay(2000);  //wait 1 second
 80008b8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80008bc:	f000 fbec 	bl	8001098 <HAL_Delay>
          snprintf(lineOne, sizeof(lineOne), "P1 Score: %d", game->info.playerScores[0]);
 80008c0:	f894 3131 	ldrb.w	r3, [r4, #305]	@ 0x131
 80008c4:	4a3b      	ldr	r2, [pc, #236]	@ (80009b4 <Game_Run+0x4e4>)
 80008c6:	2111      	movs	r1, #17
 80008c8:	4628      	mov	r0, r5
 80008ca:	f003 fb6f 	bl	8003fac <sniprintf>
          snprintf(lineTwo, sizeof(lineTwo), "P2 Score: %d", game->info.playerScores[1]);
 80008ce:	f894 3132 	ldrb.w	r3, [r4, #306]	@ 0x132
 80008d2:	4a39      	ldr	r2, [pc, #228]	@ (80009b8 <Game_Run+0x4e8>)
 80008d4:	2111      	movs	r1, #17
 80008d6:	4630      	mov	r0, r6
 80008d8:	f003 fb68 	bl	8003fac <sniprintf>
          displayOnLCD(lineOne, lineTwo);
 80008dc:	4631      	mov	r1, r6
 80008de:	4628      	mov	r0, r5
 80008e0:	f7ff fcc1 	bl	8000266 <displayOnLCD>
          HAL_Delay(2000);  //wait 2 seconds
 80008e4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80008e8:	f000 fbd6 	bl	8001098 <HAL_Delay>
        game->state = PLAYER_MENU;
 80008ec:	2302      	movs	r3, #2
 80008ee:	7023      	strb	r3, [r4, #0]
        break;
 80008f0:	e635      	b.n	800055e <Game_Run+0x8e>
          snprintf(lineOne, sizeof(lineOne), "Game Over!");
 80008f2:	4d28      	ldr	r5, [pc, #160]	@ (8000994 <Game_Run+0x4c4>)
 80008f4:	4a2d      	ldr	r2, [pc, #180]	@ (80009ac <Game_Run+0x4dc>)
 80008f6:	462b      	mov	r3, r5
 80008f8:	ca07      	ldmia	r2, {r0, r1, r2}
 80008fa:	c303      	stmia	r3!, {r0, r1}
 80008fc:	f823 2b02 	strh.w	r2, [r3], #2
 8000900:	0c12      	lsrs	r2, r2, #16
 8000902:	701a      	strb	r2, [r3, #0]
          snprintf(lineTwo, sizeof(lineTwo), "Score: %d", game->info.playerScores[0]);
 8000904:	4e25      	ldr	r6, [pc, #148]	@ (800099c <Game_Run+0x4cc>)
 8000906:	f894 3131 	ldrb.w	r3, [r4, #305]	@ 0x131
 800090a:	4a26      	ldr	r2, [pc, #152]	@ (80009a4 <Game_Run+0x4d4>)
 800090c:	2111      	movs	r1, #17
 800090e:	4630      	mov	r0, r6
 8000910:	f003 fb4c 	bl	8003fac <sniprintf>
          displayOnLCD(lineOne, lineTwo);
 8000914:	4631      	mov	r1, r6
 8000916:	4628      	mov	r0, r5
 8000918:	f7ff fca5 	bl	8000266 <displayOnLCD>
          HAL_Delay(2000);  //wait 2 seconds
 800091c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000920:	f000 fbba 	bl	8001098 <HAL_Delay>
 8000924:	e7e2      	b.n	80008ec <Game_Run+0x41c>
            snprintf(lineTwo, sizeof(lineTwo), "Player 1 Wins");
 8000926:	4b25      	ldr	r3, [pc, #148]	@ (80009bc <Game_Run+0x4ec>)
 8000928:	4d1c      	ldr	r5, [pc, #112]	@ (800099c <Game_Run+0x4cc>)
 800092a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800092c:	c507      	stmia	r5!, {r0, r1, r2}
 800092e:	802b      	strh	r3, [r5, #0]
 8000930:	e7bc      	b.n	80008ac <Game_Run+0x3dc>
            snprintf(lineTwo, sizeof(lineTwo), "Players Tied");
 8000932:	4b23      	ldr	r3, [pc, #140]	@ (80009c0 <Game_Run+0x4f0>)
 8000934:	4d19      	ldr	r5, [pc, #100]	@ (800099c <Game_Run+0x4cc>)
 8000936:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000938:	c507      	stmia	r5!, {r0, r1, r2}
 800093a:	702b      	strb	r3, [r5, #0]
 800093c:	e7b6      	b.n	80008ac <Game_Run+0x3dc>
        LCD_Cls();
 800093e:	f000 fa9d 	bl	8000e7c <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "Play Again?");
 8000942:	4e14      	ldr	r6, [pc, #80]	@ (8000994 <Game_Run+0x4c4>)
 8000944:	4b1f      	ldr	r3, [pc, #124]	@ (80009c4 <Game_Run+0x4f4>)
 8000946:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800094a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
        snprintf(lineTwo, sizeof(lineTwo), "Push to Start");
 800094e:	4f13      	ldr	r7, [pc, #76]	@ (800099c <Game_Run+0x4cc>)
 8000950:	4b1d      	ldr	r3, [pc, #116]	@ (80009c8 <Game_Run+0x4f8>)
 8000952:	463d      	mov	r5, r7
 8000954:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000956:	c507      	stmia	r5!, {r0, r1, r2}
 8000958:	802b      	strh	r3, [r5, #0]
        displayOnLCD(lineOne, lineTwo);
 800095a:	4639      	mov	r1, r7
 800095c:	4630      	mov	r0, r6
 800095e:	f7ff fc82 	bl	8000266 <displayOnLCD>
        game->state = START;
 8000962:	2301      	movs	r3, #1
 8000964:	7023      	strb	r3, [r4, #0]
        break;
 8000966:	e5fa      	b.n	800055e <Game_Run+0x8e>
        LCD_Cls();
 8000968:	f000 fa88 	bl	8000e7c <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "");
 800096c:	4809      	ldr	r0, [pc, #36]	@ (8000994 <Game_Run+0x4c4>)
 800096e:	2300      	movs	r3, #0
 8000970:	7003      	strb	r3, [r0, #0]
        snprintf(lineTwo, sizeof(lineTwo), "");
 8000972:	490a      	ldr	r1, [pc, #40]	@ (800099c <Game_Run+0x4cc>)
 8000974:	700b      	strb	r3, [r1, #0]
        displayOnLCD(lineOne, lineTwo);
 8000976:	f7ff fc76 	bl	8000266 <displayOnLCD>
        if (Joystick_Pressed(joystick)) 
 800097a:	4628      	mov	r0, r5
 800097c:	f000 f9d2 	bl	8000d24 <Joystick_Pressed>
 8000980:	2800      	cmp	r0, #0
 8000982:	f43f adec 	beq.w	800055e <Game_Run+0x8e>
        { game->state = WELCOME;  } 
 8000986:	2300      	movs	r3, #0
 8000988:	7023      	strb	r3, [r4, #0]
 800098a:	e5e8      	b.n	800055e <Game_Run+0x8e>
        game->state = SLEEP;
 800098c:	2308      	movs	r3, #8
 800098e:	7003      	strb	r3, [r0, #0]
}
 8000990:	e5e5      	b.n	800055e <Game_Run+0x8e>
 8000992:	bf00      	nop
 8000994:	200000ac 	.word	0x200000ac
 8000998:	080054dc 	.word	0x080054dc
 800099c:	20000098 	.word	0x20000098
 80009a0:	08005514 	.word	0x08005514
 80009a4:	08005508 	.word	0x08005508
 80009a8:	08005524 	.word	0x08005524
 80009ac:	08005534 	.word	0x08005534
 80009b0:	08005550 	.word	0x08005550
 80009b4:	08005570 	.word	0x08005570
 80009b8:	08005580 	.word	0x08005580
 80009bc:	08005540 	.word	0x08005540
 80009c0:	08005560 	.word	0x08005560
 80009c4:	08005590 	.word	0x08005590
 80009c8:	0800559c 	.word	0x0800559c

080009cc <HAL_TIM_PeriodElapsedCallback>:
 * @param  htim: Pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
    if (htim->Instance == TIM2)
 80009cc:	6803      	ldr	r3, [r0, #0]
 80009ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80009d2:	d000      	beq.n	80009d6 <HAL_TIM_PeriodElapsedCallback+0xa>
    { buttonTimer++;  }
 80009d4:	4770      	bx	lr
    { buttonTimer++;  }
 80009d6:	4a02      	ldr	r2, [pc, #8]	@ (80009e0 <HAL_TIM_PeriodElapsedCallback+0x14>)
 80009d8:	6813      	ldr	r3, [r2, #0]
 80009da:	3301      	adds	r3, #1
 80009dc:	6013      	str	r3, [r2, #0]
 80009de:	e7f9      	b.n	80009d4 <HAL_TIM_PeriodElapsedCallback+0x8>
 80009e0:	200000c4 	.word	0x200000c4

080009e4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80009e4:	b500      	push	{lr}
 80009e6:	b087      	sub	sp, #28

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009e8:	2300      	movs	r3, #0
 80009ea:	9300      	str	r3, [sp, #0]
 80009ec:	9301      	str	r3, [sp, #4]
 80009ee:	9302      	str	r3, [sp, #8]
 80009f0:	9303      	str	r3, [sp, #12]
 80009f2:	9304      	str	r3, [sp, #16]
 80009f4:	9305      	str	r3, [sp, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80009f6:	4819      	ldr	r0, [pc, #100]	@ (8000a5c <MX_ADC1_Init+0x78>)
 80009f8:	4a19      	ldr	r2, [pc, #100]	@ (8000a60 <MX_ADC1_Init+0x7c>)
 80009fa:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80009fc:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009fe:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a00:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a02:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a04:	2204      	movs	r2, #4
 8000a06:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a08:	7603      	strb	r3, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a0a:	7643      	strb	r3, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a10:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a14:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a16:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a18:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a1c:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000a1e:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a22:	f000 fb7b 	bl	800111c <HAL_ADC_Init>
 8000a26:	b990      	cbnz	r0, 8000a4e <MX_ADC1_Init+0x6a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000a28:	4b0e      	ldr	r3, [pc, #56]	@ (8000a64 <MX_ADC1_Init+0x80>)
 8000a2a:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a2c:	2306      	movs	r3, #6
 8000a2e:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000a30:	2300      	movs	r3, #0
 8000a32:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a34:	227f      	movs	r2, #127	@ 0x7f
 8000a36:	9203      	str	r2, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a38:	2204      	movs	r2, #4
 8000a3a:	9204      	str	r2, [sp, #16]
  sConfig.Offset = 0;
 8000a3c:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a3e:	4669      	mov	r1, sp
 8000a40:	4806      	ldr	r0, [pc, #24]	@ (8000a5c <MX_ADC1_Init+0x78>)
 8000a42:	f000 fcb5 	bl	80013b0 <HAL_ADC_ConfigChannel>
 8000a46:	b928      	cbnz	r0, 8000a54 <MX_ADC1_Init+0x70>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a48:	b007      	add	sp, #28
 8000a4a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000a4e:	f000 fa2d 	bl	8000eac <Error_Handler>
 8000a52:	e7e9      	b.n	8000a28 <MX_ADC1_Init+0x44>
    Error_Handler();
 8000a54:	f000 fa2a 	bl	8000eac <Error_Handler>
}
 8000a58:	e7f6      	b.n	8000a48 <MX_ADC1_Init+0x64>
 8000a5a:	bf00      	nop
 8000a5c:	200000c8 	.word	0x200000c8
 8000a60:	50040000 	.word	0x50040000
 8000a64:	1d500080 	.word	0x1d500080

08000a68 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a68:	b510      	push	{r4, lr}
 8000a6a:	b09c      	sub	sp, #112	@ 0x70
 8000a6c:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6e:	2100      	movs	r1, #0
 8000a70:	9117      	str	r1, [sp, #92]	@ 0x5c
 8000a72:	9118      	str	r1, [sp, #96]	@ 0x60
 8000a74:	9119      	str	r1, [sp, #100]	@ 0x64
 8000a76:	911a      	str	r1, [sp, #104]	@ 0x68
 8000a78:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a7a:	2250      	movs	r2, #80	@ 0x50
 8000a7c:	a803      	add	r0, sp, #12
 8000a7e:	f003 fb0f 	bl	80040a0 <memset>
  if(adcHandle->Instance==ADC1)
 8000a82:	6822      	ldr	r2, [r4, #0]
 8000a84:	4b1e      	ldr	r3, [pc, #120]	@ (8000b00 <HAL_ADC_MspInit+0x98>)
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d001      	beq.n	8000a8e <HAL_ADC_MspInit+0x26>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000a8a:	b01c      	add	sp, #112	@ 0x70
 8000a8c:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a92:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 6;
 8000a94:	2306      	movs	r3, #6
 8000a96:	9304      	str	r3, [sp, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8000a98:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a9c:	9305      	str	r3, [sp, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8000a9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000aa2:	9306      	str	r3, [sp, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8000aa4:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000aa8:	9307      	str	r3, [sp, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 8000aaa:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000aae:	9308      	str	r3, [sp, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000ab0:	9312      	str	r3, [sp, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ab2:	a803      	add	r0, sp, #12
 8000ab4:	f002 f855 	bl	8002b62 <HAL_RCCEx_PeriphCLKConfig>
 8000ab8:	b9f8      	cbnz	r0, 8000afa <HAL_ADC_MspInit+0x92>
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000aba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000abe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ac0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000ac4:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ac6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ac8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8000acc:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000ace:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ad0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ad2:	f042 0201 	orr.w	r2, r2, #1
 8000ad6:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ada:	f003 0301 	and.w	r3, r3, #1
 8000ade:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000ae0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = JoyStick_X_Pin|JoyStick_Y_Pin;
 8000ae2:	230c      	movs	r3, #12
 8000ae4:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ae6:	2303      	movs	r3, #3
 8000ae8:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	9319      	str	r3, [sp, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aee:	a917      	add	r1, sp, #92	@ 0x5c
 8000af0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000af4:	f001 f880 	bl	8001bf8 <HAL_GPIO_Init>
}
 8000af8:	e7c7      	b.n	8000a8a <HAL_ADC_MspInit+0x22>
      Error_Handler();
 8000afa:	f000 f9d7 	bl	8000eac <Error_Handler>
 8000afe:	e7dc      	b.n	8000aba <HAL_ADC_MspInit+0x52>
 8000b00:	50040000 	.word	0x50040000

08000b04 <MX_GPIO_Init>:
        * EXTI
     PA11   ------> USB_DM
     PA12   ------> USB_DP
*/
void MX_GPIO_Init(void)
{
 8000b04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000b08:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0a:	ad05      	add	r5, sp, #20
 8000b0c:	2400      	movs	r4, #0
 8000b0e:	9405      	str	r4, [sp, #20]
 8000b10:	9406      	str	r4, [sp, #24]
 8000b12:	9407      	str	r4, [sp, #28]
 8000b14:	9408      	str	r4, [sp, #32]
 8000b16:	9409      	str	r4, [sp, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b1e:	f042 0204 	orr.w	r2, r2, #4
 8000b22:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b24:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b26:	f002 0204 	and.w	r2, r2, #4
 8000b2a:	9204      	str	r2, [sp, #16]
  (void)tmpreg;
 8000b2c:	9a04      	ldr	r2, [sp, #16]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b30:	f042 0201 	orr.w	r2, r2, #1
 8000b34:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b38:	f002 0201 	and.w	r2, r2, #1
 8000b3c:	9203      	str	r2, [sp, #12]
  (void)tmpreg;
 8000b3e:	9a03      	ldr	r2, [sp, #12]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b40:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b42:	f042 0202 	orr.w	r2, r2, #2
 8000b46:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b48:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b4a:	f002 0202 	and.w	r2, r2, #2
 8000b4e:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000b50:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b54:	f042 0210 	orr.w	r2, r2, #16
 8000b58:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5c:	f003 0310 	and.w	r3, r3, #16
 8000b60:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000b62:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000b64:	4f36      	ldr	r7, [pc, #216]	@ (8000c40 <MX_GPIO_Init+0x13c>)
 8000b66:	4622      	mov	r2, r4
 8000b68:	212f      	movs	r1, #47	@ 0x2f
 8000b6a:	4638      	mov	r0, r7
 8000b6c:	f001 f925 	bl	8001dba <HAL_GPIO_WritePin>
                          |LEDB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin|E_Pin, GPIO_PIN_RESET);
 8000b70:	4622      	mov	r2, r4
 8000b72:	2103      	movs	r1, #3
 8000b74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b78:	f001 f91f 	bl	8001dba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDY_Pin|LEDR_Pin, GPIO_PIN_RESET);
 8000b7c:	f8df 90c4 	ldr.w	r9, [pc, #196]	@ 8000c44 <MX_GPIO_Init+0x140>
 8000b80:	4622      	mov	r2, r4
 8000b82:	f640 0104 	movw	r1, #2052	@ 0x804
 8000b86:	4648      	mov	r0, r9
 8000b88:	f001 f917 	bl	8001dba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, GPIO_PIN_RESET);
 8000b8c:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 8000c48 <MX_GPIO_Init+0x144>
 8000b90:	4622      	mov	r2, r4
 8000b92:	2110      	movs	r1, #16
 8000b94:	4640      	mov	r0, r8
 8000b96:	f001 f910 	bl	8001dba <HAL_GPIO_WritePin>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           LEDB_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000b9a:	232f      	movs	r3, #47	@ 0x2f
 8000b9c:	9305      	str	r3, [sp, #20]
                          |LEDB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b9e:	2601      	movs	r6, #1
 8000ba0:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba2:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba4:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ba6:	4629      	mov	r1, r5
 8000ba8:	4638      	mov	r0, r7
 8000baa:	f001 f825 	bl	8001bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin E_Pin */
  GPIO_InitStruct.Pin = RS_Pin|E_Pin;
 8000bae:	2303      	movs	r3, #3
 8000bb0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bb2:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb8:	4629      	mov	r1, r5
 8000bba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bbe:	f001 f81b 	bl	8001bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BlueButton_Pin GreenButton_Pin YellowButtonm_Pin */
  GPIO_InitStruct.Pin = BlueButton_Pin|GreenButton_Pin|YellowButtonm_Pin;
 8000bc2:	2370      	movs	r3, #112	@ 0x70
 8000bc4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bc6:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc8:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bca:	4629      	mov	r1, r5
 8000bcc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bd0:	f001 f812 	bl	8001bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDY_Pin LEDR_Pin */
  GPIO_InitStruct.Pin = LEDY_Pin|LEDR_Pin;
 8000bd4:	f640 0304 	movw	r3, #2052	@ 0x804
 8000bd8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bda:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bde:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be0:	4629      	mov	r1, r5
 8000be2:	4648      	mov	r0, r9
 8000be4:	f001 f808 	bl	8001bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LEDG_Pin */
  GPIO_InitStruct.Pin = LEDG_Pin;
 8000be8:	2310      	movs	r3, #16
 8000bea:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bec:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bee:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf0:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LEDG_GPIO_Port, &GPIO_InitStruct);
 8000bf2:	4629      	mov	r1, r5
 8000bf4:	4640      	mov	r0, r8
 8000bf6:	f000 ffff 	bl	8001bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : JoyStick_SW_Pin */
  GPIO_InitStruct.Pin = JoyStick_SW_Pin;
 8000bfa:	2340      	movs	r3, #64	@ 0x40
 8000bfc:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bfe:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c00:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(JoyStick_SW_GPIO_Port, &GPIO_InitStruct);
 8000c02:	4629      	mov	r1, r5
 8000c04:	4638      	mov	r0, r7
 8000c06:	f000 fff7 	bl	8001bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 8000c0a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000c0e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c10:	2302      	movs	r3, #2
 8000c12:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c14:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c16:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000c18:	230a      	movs	r3, #10
 8000c1a:	9309      	str	r3, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1c:	4629      	mov	r1, r5
 8000c1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c22:	f000 ffe9 	bl	8001bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RedButton_Pin */
  GPIO_InitStruct.Pin = RedButton_Pin;
 8000c26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c2a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c2c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(RedButton_GPIO_Port, &GPIO_InitStruct);
 8000c30:	4629      	mov	r1, r5
 8000c32:	4638      	mov	r0, r7
 8000c34:	f000 ffe0 	bl	8001bf8 <HAL_GPIO_Init>

}
 8000c38:	b00b      	add	sp, #44	@ 0x2c
 8000c3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000c3e:	bf00      	nop
 8000c40:	48000800 	.word	0x48000800
 8000c44:	48000400 	.word	0x48000400
 8000c48:	48001000 	.word	0x48001000

08000c4c <Read_ADC_Channel>:
 * Read ADC channel and return averaged value
 * @param hadc Pointer to ADC handle
 * @param channel ADC channel to read
 */
static uint16_t Read_ADC_Channel(ADC_HandleTypeDef* hadc, uint32_t channel)
{
 8000c4c:	b570      	push	{r4, r5, r6, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	4604      	mov	r4, r0
    ADC_ChannelConfTypeDef sConfig = {0};
 8000c52:	2600      	movs	r6, #0
 8000c54:	9600      	str	r6, [sp, #0]
 8000c56:	9601      	str	r6, [sp, #4]
 8000c58:	9602      	str	r6, [sp, #8]
 8000c5a:	9603      	str	r6, [sp, #12]
 8000c5c:	9604      	str	r6, [sp, #16]
 8000c5e:	9605      	str	r6, [sp, #20]
    sConfig.Channel = channel;
 8000c60:	9100      	str	r1, [sp, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c62:	2206      	movs	r2, #6
 8000c64:	9201      	str	r2, [sp, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000c66:	9202      	str	r2, [sp, #8]
    HAL_ADC_ConfigChannel(hadc, &sConfig);
 8000c68:	4669      	mov	r1, sp
 8000c6a:	f000 fba1 	bl	80013b0 <HAL_ADC_ConfigChannel>

    uint32_t sum = 0;

    for (int i = 0; i < ADC_SAMPLES; i++)
 8000c6e:	4635      	mov	r5, r6
 8000c70:	e003      	b.n	8000c7a <Read_ADC_Channel+0x2e>
    {
        HAL_ADC_Start(hadc);
        if (HAL_ADC_PollForConversion(hadc, 10) == HAL_OK)
            sum += HAL_ADC_GetValue(hadc);
        HAL_ADC_Stop(hadc);
 8000c72:	4620      	mov	r0, r4
 8000c74:	f000 ff22 	bl	8001abc <HAL_ADC_Stop>
    for (int i = 0; i < ADC_SAMPLES; i++)
 8000c78:	3501      	adds	r5, #1
 8000c7a:	2d0f      	cmp	r5, #15
 8000c7c:	dc0d      	bgt.n	8000c9a <Read_ADC_Channel+0x4e>
        HAL_ADC_Start(hadc);
 8000c7e:	4620      	mov	r0, r4
 8000c80:	f000 fe96 	bl	80019b0 <HAL_ADC_Start>
        if (HAL_ADC_PollForConversion(hadc, 10) == HAL_OK)
 8000c84:	210a      	movs	r1, #10
 8000c86:	4620      	mov	r0, r4
 8000c88:	f000 fb34 	bl	80012f4 <HAL_ADC_PollForConversion>
 8000c8c:	2800      	cmp	r0, #0
 8000c8e:	d1f0      	bne.n	8000c72 <Read_ADC_Channel+0x26>
            sum += HAL_ADC_GetValue(hadc);
 8000c90:	4620      	mov	r0, r4
 8000c92:	f000 fb89 	bl	80013a8 <HAL_ADC_GetValue>
 8000c96:	4406      	add	r6, r0
 8000c98:	e7eb      	b.n	8000c72 <Read_ADC_Channel+0x26>
    }

    return (uint16_t)(sum / ADC_SAMPLES);
}
 8000c9a:	f3c6 100f 	ubfx	r0, r6, #4, #16
 8000c9e:	b006      	add	sp, #24
 8000ca0:	bd70      	pop	{r4, r5, r6, pc}

08000ca2 <Joystick_Init>:
    joystick->hadc = hadc;
 8000ca2:	6001      	str	r1, [r0, #0]
    joystick->xChannel = xChannel;
 8000ca4:	6042      	str	r2, [r0, #4]
    joystick->yChannel = yChannel;
 8000ca6:	6083      	str	r3, [r0, #8]
    joystick->buttonPort = buttonPort;
 8000ca8:	9b00      	ldr	r3, [sp, #0]
 8000caa:	60c3      	str	r3, [r0, #12]
    joystick->buttonPin = buttonPin;
 8000cac:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8000cb0:	8203      	strh	r3, [r0, #16]
}
 8000cb2:	4770      	bx	lr

08000cb4 <Joystick_Calibrate>:
/**
 * Calibration: find true center of joystick X at boot
 * @param joystick Pointer to joystick handle
 */
void Joystick_Calibrate(Joystick_HandleTypeDef *joystick)
{
 8000cb4:	b570      	push	{r4, r5, r6, lr}
 8000cb6:	4606      	mov	r6, r0
    uint32_t sum = 0;

    for (int i = 0; i < 32; i++)
 8000cb8:	2400      	movs	r4, #0
    uint32_t sum = 0;
 8000cba:	4625      	mov	r5, r4
    for (int i = 0; i < 32; i++)
 8000cbc:	e005      	b.n	8000cca <Joystick_Calibrate+0x16>
        sum += Read_ADC_Channel(joystick->hadc, joystick->xChannel);
 8000cbe:	6871      	ldr	r1, [r6, #4]
 8000cc0:	6830      	ldr	r0, [r6, #0]
 8000cc2:	f7ff ffc3 	bl	8000c4c <Read_ADC_Channel>
 8000cc6:	4405      	add	r5, r0
    for (int i = 0; i < 32; i++)
 8000cc8:	3401      	adds	r4, #1
 8000cca:	2c1f      	cmp	r4, #31
 8000ccc:	ddf7      	ble.n	8000cbe <Joystick_Calibrate+0xa>
        
    centerX = sum / 32;
 8000cce:	096d      	lsrs	r5, r5, #5
 8000cd0:	4b01      	ldr	r3, [pc, #4]	@ (8000cd8 <Joystick_Calibrate+0x24>)
 8000cd2:	801d      	strh	r5, [r3, #0]
}
 8000cd4:	bd70      	pop	{r4, r5, r6, pc}
 8000cd6:	bf00      	nop
 8000cd8:	2000012c 	.word	0x2000012c

08000cdc <Joystick_GetDirection>:
/**
 * Return joystick direction (UP / DOWN / IDLE) with deadzone applied
 * @param joystick Pointer to joystick handle
 */
JoyStickDirection Joystick_GetDirection(Joystick_HandleTypeDef *joystick)
{
 8000cdc:	b508      	push	{r3, lr}
    uint16_t joystickX = Read_ADC_Channel(joystick->hadc, joystick->xChannel);
 8000cde:	6841      	ldr	r1, [r0, #4]
 8000ce0:	6800      	ldr	r0, [r0, #0]
 8000ce2:	f7ff ffb3 	bl	8000c4c <Read_ADC_Channel>

    int diff = (int)joystickX - (int)centerX;
 8000ce6:	4b07      	ldr	r3, [pc, #28]	@ (8000d04 <Joystick_GetDirection+0x28>)
 8000ce8:	881b      	ldrh	r3, [r3, #0]
 8000cea:	1ac0      	subs	r0, r0, r3

    if (diff > DEADZONE)
 8000cec:	2850      	cmp	r0, #80	@ 0x50
 8000cee:	dc04      	bgt.n	8000cfa <Joystick_GetDirection+0x1e>
        return JOY_UP;

    if (diff < -DEADZONE)
 8000cf0:	f110 0f50 	cmn.w	r0, #80	@ 0x50
 8000cf4:	db03      	blt.n	8000cfe <Joystick_GetDirection+0x22>
        return JOY_DOWN;

    return JOY_IDLE;
 8000cf6:	2000      	movs	r0, #0
}
 8000cf8:	bd08      	pop	{r3, pc}
        return JOY_UP;
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	e7fc      	b.n	8000cf8 <Joystick_GetDirection+0x1c>
        return JOY_DOWN;
 8000cfe:	2002      	movs	r0, #2
 8000d00:	e7fa      	b.n	8000cf8 <Joystick_GetDirection+0x1c>
 8000d02:	bf00      	nop
 8000d04:	2000012c 	.word	0x2000012c

08000d08 <Joystick_ReadXY>:
 * Read X and Y axes (04095)
 * @param joystick Pointer to joystick handle
 * @param xy Array to store X and Y values
 */
void Joystick_ReadXY(Joystick_HandleTypeDef* joystick, uint16_t* xy)
{
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	460d      	mov	r5, r1
    xy[0] = Read_ADC_Channel(joystick->hadc, joystick->xChannel); // X-axis
 8000d0e:	6841      	ldr	r1, [r0, #4]
 8000d10:	6800      	ldr	r0, [r0, #0]
 8000d12:	f7ff ff9b 	bl	8000c4c <Read_ADC_Channel>
 8000d16:	8028      	strh	r0, [r5, #0]
    xy[1] = Read_ADC_Channel(joystick->hadc, joystick->yChannel); // Y-axis
 8000d18:	68a1      	ldr	r1, [r4, #8]
 8000d1a:	6820      	ldr	r0, [r4, #0]
 8000d1c:	f7ff ff96 	bl	8000c4c <Read_ADC_Channel>
 8000d20:	8068      	strh	r0, [r5, #2]
}
 8000d22:	bd38      	pop	{r3, r4, r5, pc}

08000d24 <Joystick_Pressed>:
 * Check if joystick button is pressed
 * @param joystick Pointer to joystick handle
 * @return 1 if pressed, 0 otherwise
 */
uint8_t Joystick_Pressed(Joystick_HandleTypeDef* joystick)
{
 8000d24:	b538      	push	{r3, r4, r5, lr}
 8000d26:	4604      	mov	r4, r0
    // Check for Active Low and Debounce the button
    if (HAL_GPIO_ReadPin(joystick->buttonPort, joystick->buttonPin) == GPIO_PIN_RESET)
 8000d28:	8a01      	ldrh	r1, [r0, #16]
 8000d2a:	68c0      	ldr	r0, [r0, #12]
 8000d2c:	f001 f83e 	bl	8001dac <HAL_GPIO_ReadPin>
 8000d30:	b110      	cbz	r0, 8000d38 <Joystick_Pressed+0x14>
        HAL_Delay(20);
        if(HAL_GPIO_ReadPin(joystick->buttonPort, joystick->buttonPin) == GPIO_PIN_RESET) 
        { return 1; }
    }
  
    return 0;
 8000d32:	2500      	movs	r5, #0
 8000d34:	4628      	mov	r0, r5
 8000d36:	bd38      	pop	{r3, r4, r5, pc}
 8000d38:	4605      	mov	r5, r0
        HAL_Delay(20);
 8000d3a:	2014      	movs	r0, #20
 8000d3c:	f000 f9ac 	bl	8001098 <HAL_Delay>
        if(HAL_GPIO_ReadPin(joystick->buttonPort, joystick->buttonPin) == GPIO_PIN_RESET) 
 8000d40:	8a21      	ldrh	r1, [r4, #16]
 8000d42:	68e0      	ldr	r0, [r4, #12]
 8000d44:	f001 f832 	bl	8001dac <HAL_GPIO_ReadPin>
 8000d48:	2800      	cmp	r0, #0
 8000d4a:	d1f3      	bne.n	8000d34 <Joystick_Pressed+0x10>
        { return 1; }
 8000d4c:	2501      	movs	r5, #1
 8000d4e:	e7f1      	b.n	8000d34 <Joystick_Pressed+0x10>

08000d50 <Delay_us>:

// Delay functions
void Delay_us(uint8_t delay)
{
	// TO DO:  Check microsecond timer
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8000d50:	4b03      	ldr	r3, [pc, #12]	@ (8000d60 <Delay_us+0x10>)
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	2300      	movs	r3, #0
 8000d56:	6253      	str	r3, [r2, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < delay);
 8000d58:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8000d5a:	4283      	cmp	r3, r0
 8000d5c:	d3fc      	bcc.n	8000d58 <Delay_us+0x8>
}
 8000d5e:	4770      	bx	lr
 8000d60:	2000014c 	.word	0x2000014c

08000d64 <Delay_ms>:

void Delay_ms(uint8_t delay)
{
 8000d64:	b508      	push	{r3, lr}
	HAL_Delay(delay);
 8000d66:	f000 f997 	bl	8001098 <HAL_Delay>
}
 8000d6a:	bd08      	pop	{r3, pc}

08000d6c <LCD_strobe>:

// Send strobe to LCD via E line
void LCD_strobe(void)
{
 8000d6c:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(GPIOA, pin_E, Bit_SET);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	2102      	movs	r1, #2
 8000d72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d76:	f001 f820 	bl	8001dba <HAL_GPIO_WritePin>
	Delay_us(20); // Due to datasheet E cycle time is about ~500ns, set to 20 us to let enough time for set up
 8000d7a:	2014      	movs	r0, #20
 8000d7c:	f7ff ffe8 	bl	8000d50 <Delay_us>
	HAL_GPIO_WritePin(GPIOA, pin_E, Bit_RESET);
 8000d80:	2200      	movs	r2, #0
 8000d82:	2102      	movs	r1, #2
 8000d84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d88:	f001 f817 	bl	8001dba <HAL_GPIO_WritePin>
	Delay_us(20); // Due to datasheet E cycle time is about ~500ns, set to 20 us to let enough time for set up
 8000d8c:	2014      	movs	r0, #20
 8000d8e:	f7ff ffdf 	bl	8000d50 <Delay_us>
}
 8000d92:	bd08      	pop	{r3, pc}

08000d94 <LCD_send_4bit>:

// Send low nibble of cmd to LCD via 4bit bus
void LCD_send_4bit(uint8_t cmd)
{
 8000d94:	b538      	push	{r3, r4, r5, lr}
 8000d96:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(GPIOC, pin_DB4, cmd & (1<<0) ? Bit_SET : Bit_RESET);
 8000d98:	4d0d      	ldr	r5, [pc, #52]	@ (8000dd0 <LCD_send_4bit+0x3c>)
 8000d9a:	f000 0201 	and.w	r2, r0, #1
 8000d9e:	2101      	movs	r1, #1
 8000da0:	4628      	mov	r0, r5
 8000da2:	f001 f80a 	bl	8001dba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, pin_DB5, cmd & (1<<1) ? Bit_SET : Bit_RESET);
 8000da6:	f3c4 0240 	ubfx	r2, r4, #1, #1
 8000daa:	2102      	movs	r1, #2
 8000dac:	4628      	mov	r0, r5
 8000dae:	f001 f804 	bl	8001dba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, pin_DB6, cmd & (1<<2) ? Bit_SET : Bit_RESET);
 8000db2:	f3c4 0280 	ubfx	r2, r4, #2, #1
 8000db6:	2104      	movs	r1, #4
 8000db8:	4628      	mov	r0, r5
 8000dba:	f000 fffe 	bl	8001dba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, pin_DB7, cmd & (1<<3) ? Bit_SET : Bit_RESET);
 8000dbe:	f3c4 02c0 	ubfx	r2, r4, #3, #1
 8000dc2:	2108      	movs	r1, #8
 8000dc4:	4628      	mov	r0, r5
 8000dc6:	f000 fff8 	bl	8001dba <HAL_GPIO_WritePin>
	LCD_strobe();
 8000dca:	f7ff ffcf 	bl	8000d6c <LCD_strobe>
}
 8000dce:	bd38      	pop	{r3, r4, r5, pc}
 8000dd0:	48000800 	.word	0x48000800

08000dd4 <LCD_cmd_4bit>:

// Send command to LCD via 4bit bus
void LCD_cmd_4bit(uint8_t cmd)
{
 8000dd4:	b510      	push	{r4, lr}
 8000dd6:	4604      	mov	r4, r0
    HAL_GPIO_WritePin(GPIOA, pin_RS, Bit_RESET);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	2101      	movs	r1, #1
 8000ddc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000de0:	f000 ffeb 	bl	8001dba <HAL_GPIO_WritePin>
    LCD_send_4bit(cmd>>4); // send high nibble
 8000de4:	0920      	lsrs	r0, r4, #4
 8000de6:	f7ff ffd5 	bl	8000d94 <LCD_send_4bit>
    LCD_send_4bit(cmd); // send low nibble
 8000dea:	4620      	mov	r0, r4
 8000dec:	f7ff ffd2 	bl	8000d94 <LCD_send_4bit>
    Delay_us(40); 	// typical command takes about 39us
 8000df0:	2028      	movs	r0, #40	@ 0x28
 8000df2:	f7ff ffad 	bl	8000d50 <Delay_us>
}
 8000df6:	bd10      	pop	{r4, pc}

08000df8 <LCD_data_4bit>:

// Send data to LCD via 4bit bus
void LCD_data_4bit(uint8_t data)
{
 8000df8:	b510      	push	{r4, lr}
 8000dfa:	4604      	mov	r4, r0
    HAL_GPIO_WritePin(GPIOA, pin_RS, Bit_SET);
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	4611      	mov	r1, r2
 8000e00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e04:	f000 ffd9 	bl	8001dba <HAL_GPIO_WritePin>
    LCD_send_4bit(data>>4);                 // send high nibble
 8000e08:	0920      	lsrs	r0, r4, #4
 8000e0a:	f7ff ffc3 	bl	8000d94 <LCD_send_4bit>
    LCD_send_4bit(data);                    // send low nibble
 8000e0e:	4620      	mov	r0, r4
 8000e10:	f7ff ffc0 	bl	8000d94 <LCD_send_4bit>
    HAL_GPIO_WritePin(GPIOA, pin_RS, Bit_RESET);
 8000e14:	2200      	movs	r2, #0
 8000e16:	2101      	movs	r1, #1
 8000e18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e1c:	f000 ffcd 	bl	8001dba <HAL_GPIO_WritePin>
    Delay_us(44);                           // write data to RAM takes about 43us
 8000e20:	202c      	movs	r0, #44	@ 0x2c
 8000e22:	f7ff ff95 	bl	8000d50 <Delay_us>
}
 8000e26:	bd10      	pop	{r4, pc}

08000e28 <LCD_GotoXY>:

// Set cursor position on LCD
// column : Column position
// line   : Line position
void LCD_GotoXY(int column, int line)
{
 8000e28:	b508      	push	{r3, lr}
	if ((column < 0) && (column > 15))
		column = 0;
	if ((line < 0) && (line > 1))
		line = 0;
    LCD_cmd_4bit((column+(line<<6)) | 0x80);  // Set DDRAM address with coordinates
 8000e2a:	0189      	lsls	r1, r1, #6
 8000e2c:	b2c9      	uxtb	r1, r1
 8000e2e:	4408      	add	r0, r1
 8000e30:	f060 007f 	orn	r0, r0, #127	@ 0x7f
 8000e34:	b2c0      	uxtb	r0, r0
 8000e36:	f7ff ffcd 	bl	8000dd4 <LCD_cmd_4bit>
}
 8000e3a:	bd08      	pop	{r3, pc}

08000e3c <LCD_Init>:

// Init LCD to 4bit bus mode
void LCD_Init(void)
{
 8000e3c:	b508      	push	{r3, lr}
	Delay_ms(30);              // must wait >=30us after LCD Vdd rises to 4.5V
 8000e3e:	201e      	movs	r0, #30
 8000e40:	f7ff ff90 	bl	8000d64 <Delay_ms>
	LCD_send_4bit(0b00000011); // select 4-bit bus (still 8bit)
 8000e44:	2003      	movs	r0, #3
 8000e46:	f7ff ffa5 	bl	8000d94 <LCD_send_4bit>
	Delay_ms(5);               // must wait more than 4.1ms
 8000e4a:	2005      	movs	r0, #5
 8000e4c:	f7ff ff8a 	bl	8000d64 <Delay_ms>
	LCD_send_4bit(0b00000011); // select 4-bit bus (still 8bit)
 8000e50:	2003      	movs	r0, #3
 8000e52:	f7ff ff9f 	bl	8000d94 <LCD_send_4bit>
	Delay_us(150);             // must wait more than 100us
 8000e56:	2096      	movs	r0, #150	@ 0x96
 8000e58:	f7ff ff7a 	bl	8000d50 <Delay_us>
	LCD_send_4bit(0b00000011); // select 4-bit bus (still 8bit)
 8000e5c:	2003      	movs	r0, #3
 8000e5e:	f7ff ff99 	bl	8000d94 <LCD_send_4bit>
	LCD_send_4bit(0b00000010); // Function set: 4-bit bus (gotcha!)
 8000e62:	2002      	movs	r0, #2
 8000e64:	f7ff ff96 	bl	8000d94 <LCD_send_4bit>

	LCD_cmd_4bit(0x28); // LCD Function: 2 Lines, 5x8 matrix
 8000e68:	2028      	movs	r0, #40	@ 0x28
 8000e6a:	f7ff ffb3 	bl	8000dd4 <LCD_cmd_4bit>
	LCD_cmd_4bit(0x0C); // Display control: Display: on, cursor: off
 8000e6e:	200c      	movs	r0, #12
 8000e70:	f7ff ffb0 	bl	8000dd4 <LCD_cmd_4bit>
	LCD_cmd_4bit(0x06); // Entry mode: increment, shift disabled
 8000e74:	2006      	movs	r0, #6
 8000e76:	f7ff ffad 	bl	8000dd4 <LCD_cmd_4bit>
}
 8000e7a:	bd08      	pop	{r3, pc}

08000e7c <LCD_Cls>:

// Clear LCD display and set cursor at first position
void LCD_Cls(void)
{
 8000e7c:	b508      	push	{r3, lr}
	LCD_cmd_4bit(0x01); // Clear display command
 8000e7e:	2001      	movs	r0, #1
 8000e80:	f7ff ffa8 	bl	8000dd4 <LCD_cmd_4bit>
	Delay_ms(2); // Numb display does it at least 1.53ms
 8000e84:	2002      	movs	r0, #2
 8000e86:	f7ff ff6d 	bl	8000d64 <Delay_ms>
	LCD_cmd_4bit(0x02); // Return Home command
 8000e8a:	2002      	movs	r0, #2
 8000e8c:	f7ff ffa2 	bl	8000dd4 <LCD_cmd_4bit>
	Delay_ms(2); // Numb display does it at least 1.53ms
 8000e90:	2002      	movs	r0, #2
 8000e92:	f7ff ff67 	bl	8000d64 <Delay_ms>
}
 8000e96:	bd08      	pop	{r3, pc}

08000e98 <LCD_Print>:

// Send string to LCD
void LCD_Print(char *string)
{
 8000e98:	b510      	push	{r4, lr}
 8000e9a:	4604      	mov	r4, r0
    while (*string) { LCD_data_4bit(*string++); }
 8000e9c:	e002      	b.n	8000ea4 <LCD_Print+0xc>
 8000e9e:	3401      	adds	r4, #1
 8000ea0:	f7ff ffaa 	bl	8000df8 <LCD_data_4bit>
 8000ea4:	7820      	ldrb	r0, [r4, #0]
 8000ea6:	2800      	cmp	r0, #0
 8000ea8:	d1f9      	bne.n	8000e9e <LCD_Print+0x6>
}
 8000eaa:	bd10      	pop	{r4, pc}

08000eac <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eac:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eae:	e7fe      	b.n	8000eae <Error_Handler+0x2>

08000eb0 <SystemClock_Config>:
{
 8000eb0:	b510      	push	{r4, lr}
 8000eb2:	b09a      	sub	sp, #104	@ 0x68
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eb4:	ac08      	add	r4, sp, #32
 8000eb6:	2248      	movs	r2, #72	@ 0x48
 8000eb8:	2100      	movs	r1, #0
 8000eba:	4620      	mov	r0, r4
 8000ebc:	f003 f8f0 	bl	80040a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	9301      	str	r3, [sp, #4]
 8000ec4:	9302      	str	r3, [sp, #8]
 8000ec6:	9303      	str	r3, [sp, #12]
 8000ec8:	9304      	str	r3, [sp, #16]
 8000eca:	9305      	str	r3, [sp, #20]
 8000ecc:	9306      	str	r3, [sp, #24]
 8000ece:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV2);
 8000ed0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ed4:	68ca      	ldr	r2, [r1, #12]
 8000ed6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8000eda:	f042 0210 	orr.w	r2, r2, #16
 8000ede:	60ca      	str	r2, [r1, #12]
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 8000ee0:	68ca      	ldr	r2, [r1, #12]
 8000ee2:	f022 0203 	bic.w	r2, r2, #3
 8000ee6:	f042 0201 	orr.w	r2, r2, #1
 8000eea:	60ca      	str	r2, [r1, #12]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000eec:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8000ef0:	680a      	ldr	r2, [r1, #0]
 8000ef2:	f422 62c0 	bic.w	r2, r2, #1536	@ 0x600
 8000ef6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000efa:	600a      	str	r2, [r1, #0]
 8000efc:	680a      	ldr	r2, [r1, #0]
 8000efe:	f402 62c0 	and.w	r2, r2, #1536	@ 0x600
 8000f02:	9200      	str	r2, [sp, #0]
 8000f04:	9a00      	ldr	r2, [sp, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 8000f06:	2222      	movs	r2, #34	@ 0x22
 8000f08:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f0e:	920b      	str	r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f10:	2201      	movs	r2, #1
 8000f12:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f14:	2240      	movs	r2, #64	@ 0x40
 8000f16:	920c      	str	r2, [sp, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000f18:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8000f1a:	22a0      	movs	r2, #160	@ 0xa0
 8000f1c:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f1e:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f20:	4620      	mov	r0, r4
 8000f22:	f001 f857 	bl	8001fd4 <HAL_RCC_OscConfig>
 8000f26:	b980      	cbnz	r0, 8000f4a <SystemClock_Config+0x9a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000f28:	236f      	movs	r3, #111	@ 0x6f
 8000f2a:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f30:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f32:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f34:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8000f36:	2280      	movs	r2, #128	@ 0x80
 8000f38:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000f3a:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	a801      	add	r0, sp, #4
 8000f40:	f001 fbd4 	bl	80026ec <HAL_RCC_ClockConfig>
 8000f44:	b918      	cbnz	r0, 8000f4e <SystemClock_Config+0x9e>
}
 8000f46:	b01a      	add	sp, #104	@ 0x68
 8000f48:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000f4a:	f7ff ffaf 	bl	8000eac <Error_Handler>
    Error_Handler();
 8000f4e:	f7ff ffad 	bl	8000eac <Error_Handler>

08000f52 <PeriphCommonClock_Config>:
{
 8000f52:	b510      	push	{r4, lr}
 8000f54:	b094      	sub	sp, #80	@ 0x50
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f56:	2250      	movs	r2, #80	@ 0x50
 8000f58:	2100      	movs	r1, #0
 8000f5a:	4668      	mov	r0, sp
 8000f5c:	f003 f8a0 	bl	80040a0 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8000f60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f64:	9300      	str	r3, [sp, #0]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f66:	4668      	mov	r0, sp
 8000f68:	f001 fdfb 	bl	8002b62 <HAL_RCCEx_PeriphCLKConfig>
 8000f6c:	b908      	cbnz	r0, 8000f72 <PeriphCommonClock_Config+0x20>
}
 8000f6e:	b014      	add	sp, #80	@ 0x50
 8000f70:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000f72:	f7ff ff9b 	bl	8000eac <Error_Handler>
	...

08000f78 <main>:
{
 8000f78:	b500      	push	{lr}
 8000f7a:	b0d1      	sub	sp, #324	@ 0x144
  HAL_Init();
 8000f7c:	f000 f85e 	bl	800103c <HAL_Init>
  SystemClock_Config();
 8000f80:	f7ff ff96 	bl	8000eb0 <SystemClock_Config>
  PeriphCommonClock_Config();
 8000f84:	f7ff ffe5 	bl	8000f52 <PeriphCommonClock_Config>
  MX_GPIO_Init();
 8000f88:	f7ff fdbc 	bl	8000b04 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000f8c:	f7ff fd2a 	bl	80009e4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000f90:	f002 fe2c 	bl	8003bec <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000f94:	f002 fdd0 	bl	8003b38 <MX_TIM2_Init>
  HAL_TIM_Base_Start(&htim2);
 8000f98:	480e      	ldr	r0, [pc, #56]	@ (8000fd4 <main+0x5c>)
 8000f9a:	f001 ff8d 	bl	8002eb8 <HAL_TIM_Base_Start>
  LCD_Init();
 8000f9e:	f7ff ff4d 	bl	8000e3c <LCD_Init>
  LCD_Cls();
 8000fa2:	f7ff ff6b 	bl	8000e7c <LCD_Cls>
  Joystick_Init(&joystick, &hadc1, ADC_CHANNEL_7, ADC_CHANNEL_8, 
 8000fa6:	4c0c      	ldr	r4, [pc, #48]	@ (8000fd8 <main+0x60>)
 8000fa8:	2340      	movs	r3, #64	@ 0x40
 8000faa:	9301      	str	r3, [sp, #4]
 8000fac:	4b0b      	ldr	r3, [pc, #44]	@ (8000fdc <main+0x64>)
 8000fae:	9300      	str	r3, [sp, #0]
 8000fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe0 <main+0x68>)
 8000fb2:	4a0c      	ldr	r2, [pc, #48]	@ (8000fe4 <main+0x6c>)
 8000fb4:	490c      	ldr	r1, [pc, #48]	@ (8000fe8 <main+0x70>)
 8000fb6:	4620      	mov	r0, r4
 8000fb8:	f7ff fe73 	bl	8000ca2 <Joystick_Init>
  Joystick_Calibrate(&joystick);
 8000fbc:	4620      	mov	r0, r4
 8000fbe:	f7ff fe79 	bl	8000cb4 <Joystick_Calibrate>
  Game_Init(&play);
 8000fc2:	a803      	add	r0, sp, #12
 8000fc4:	f7ff f946 	bl	8000254 <Game_Init>
    Game_Run(&play, &joystick);
 8000fc8:	4903      	ldr	r1, [pc, #12]	@ (8000fd8 <main+0x60>)
 8000fca:	a803      	add	r0, sp, #12
 8000fcc:	f7ff fa80 	bl	80004d0 <Game_Run>
  while (1)
 8000fd0:	e7fa      	b.n	8000fc8 <main+0x50>
 8000fd2:	bf00      	nop
 8000fd4:	2000014c 	.word	0x2000014c
 8000fd8:	20000130 	.word	0x20000130
 8000fdc:	48000800 	.word	0x48000800
 8000fe0:	21800100 	.word	0x21800100
 8000fe4:	1d500080 	.word	0x1d500080
 8000fe8:	200000c8 	.word	0x200000c8

08000fec <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0U)
 8000fec:	4b11      	ldr	r3, [pc, #68]	@ (8001034 <HAL_InitTick+0x48>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	b90b      	cbnz	r3, 8000ff6 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ff2:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000ff4:	4770      	bx	lr
{
 8000ff6:	b510      	push	{r4, lr}
 8000ff8:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000ffa:	f000 ffdb 	bl	8001fb4 <HAL_RCC_GetHCLKFreq>
 8000ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8001034 <HAL_InitTick+0x48>)
 8001000:	781a      	ldrb	r2, [r3, #0]
 8001002:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001006:	fbb3 f3f2 	udiv	r3, r3, r2
 800100a:	fbb0 f0f3 	udiv	r0, r0, r3
 800100e:	f000 fddf 	bl	8001bd0 <HAL_SYSTICK_Config>
 8001012:	b968      	cbnz	r0, 8001030 <HAL_InitTick+0x44>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001014:	2c0f      	cmp	r4, #15
 8001016:	d901      	bls.n	800101c <HAL_InitTick+0x30>
        status = HAL_ERROR;
 8001018:	2001      	movs	r0, #1
 800101a:	e00a      	b.n	8001032 <HAL_InitTick+0x46>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800101c:	2200      	movs	r2, #0
 800101e:	4621      	mov	r1, r4
 8001020:	f04f 30ff 	mov.w	r0, #4294967295
 8001024:	f000 fdc0 	bl	8001ba8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001028:	4b03      	ldr	r3, [pc, #12]	@ (8001038 <HAL_InitTick+0x4c>)
 800102a:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 800102c:	2000      	movs	r0, #0
 800102e:	e000      	b.n	8001032 <HAL_InitTick+0x46>
      status = HAL_ERROR;
 8001030:	2001      	movs	r0, #1
}
 8001032:	bd10      	pop	{r4, pc}
 8001034:	20000008 	.word	0x20000008
 8001038:	2000000c 	.word	0x2000000c

0800103c <HAL_Init>:
{
 800103c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800103e:	4a09      	ldr	r2, [pc, #36]	@ (8001064 <HAL_Init+0x28>)
 8001040:	6813      	ldr	r3, [r2, #0]
 8001042:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001046:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001048:	2003      	movs	r0, #3
 800104a:	f000 fd9b 	bl	8001b84 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800104e:	2000      	movs	r0, #0
 8001050:	f7ff ffcc 	bl	8000fec <HAL_InitTick>
 8001054:	b110      	cbz	r0, 800105c <HAL_Init+0x20>
    status = HAL_ERROR;
 8001056:	2401      	movs	r4, #1
}
 8001058:	4620      	mov	r0, r4
 800105a:	bd10      	pop	{r4, pc}
 800105c:	4604      	mov	r4, r0
    HAL_MspInit();
 800105e:	f000 feb1 	bl	8001dc4 <HAL_MspInit>
 8001062:	e7f9      	b.n	8001058 <HAL_Init+0x1c>
 8001064:	58004000 	.word	0x58004000

08001068 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001068:	4b03      	ldr	r3, [pc, #12]	@ (8001078 <HAL_IncTick+0x10>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	4a03      	ldr	r2, [pc, #12]	@ (800107c <HAL_IncTick+0x14>)
 800106e:	6811      	ldr	r1, [r2, #0]
 8001070:	440b      	add	r3, r1
 8001072:	6013      	str	r3, [r2, #0]
}
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	20000008 	.word	0x20000008
 800107c:	20000144 	.word	0x20000144

08001080 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001080:	4b01      	ldr	r3, [pc, #4]	@ (8001088 <HAL_GetTick+0x8>)
 8001082:	6818      	ldr	r0, [r3, #0]
}
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	20000144 	.word	0x20000144

0800108c <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 800108c:	4b01      	ldr	r3, [pc, #4]	@ (8001094 <HAL_GetTickPrio+0x8>)
 800108e:	6818      	ldr	r0, [r3, #0]
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	2000000c 	.word	0x2000000c

08001098 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001098:	b538      	push	{r3, r4, r5, lr}
 800109a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800109c:	f7ff fff0 	bl	8001080 <HAL_GetTick>
 80010a0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010a2:	f1b4 3fff 	cmp.w	r4, #4294967295
 80010a6:	d002      	beq.n	80010ae <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80010a8:	4b04      	ldr	r3, [pc, #16]	@ (80010bc <HAL_Delay+0x24>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010ae:	f7ff ffe7 	bl	8001080 <HAL_GetTick>
 80010b2:	1b40      	subs	r0, r0, r5
 80010b4:	42a0      	cmp	r0, r4
 80010b6:	d3fa      	bcc.n	80010ae <HAL_Delay+0x16>
  {
  }
}
 80010b8:	bd38      	pop	{r3, r4, r5, pc}
 80010ba:	bf00      	nop
 80010bc:	20000008 	.word	0x20000008

080010c0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80010c0:	b410      	push	{r4}
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80010c2:	3030      	adds	r0, #48	@ 0x30
 80010c4:	0a0b      	lsrs	r3, r1, #8
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	f003 030c 	and.w	r3, r3, #12

  MODIFY_REG(*preg,
 80010cc:	58c4      	ldr	r4, [r0, r3]
 80010ce:	f001 011f 	and.w	r1, r1, #31
 80010d2:	f04f 0c1f 	mov.w	ip, #31
 80010d6:	fa0c fc01 	lsl.w	ip, ip, r1
 80010da:	ea24 0c0c 	bic.w	ip, r4, ip
 80010de:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80010e2:	408a      	lsls	r2, r1
 80010e4:	ea4c 0202 	orr.w	r2, ip, r2
 80010e8:	50c2      	str	r2, [r0, r3]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80010ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80010f0:	b410      	push	{r4}
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80010f2:	3014      	adds	r0, #20
 80010f4:	0e4b      	lsrs	r3, r1, #25
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	f003 0304 	and.w	r3, r3, #4

  MODIFY_REG(*preg,
 80010fc:	58c4      	ldr	r4, [r0, r3]
 80010fe:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8001102:	f04f 0c07 	mov.w	ip, #7
 8001106:	fa0c fc01 	lsl.w	ip, ip, r1
 800110a:	ea24 0c0c 	bic.w	ip, r4, ip
 800110e:	408a      	lsls	r2, r1
 8001110:	ea4c 0202 	orr.w	r2, ip, r2
 8001114:	50c2      	str	r2, [r0, r3]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8001116:	f85d 4b04 	ldr.w	r4, [sp], #4
 800111a:	4770      	bx	lr

0800111c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800111c:	b530      	push	{r4, r5, lr}
 800111e:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001120:	2300      	movs	r3, #0
 8001122:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8001124:	2800      	cmp	r0, #0
 8001126:	f000 80d8 	beq.w	80012da <HAL_ADC_Init+0x1be>
 800112a:	4604      	mov	r4, r0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800112c:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800112e:	b313      	cbz	r3, 8001176 <HAL_ADC_Init+0x5a>

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001130:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001132:	689a      	ldr	r2, [r3, #8]
 8001134:	f012 5f00 	tst.w	r2, #536870912	@ 0x20000000
 8001138:	d005      	beq.n	8001146 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800113a:	689a      	ldr	r2, [r3, #8]
 800113c:	f022 4220 	bic.w	r2, r2, #2684354560	@ 0xa0000000
 8001140:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001144:	609a      	str	r2, [r3, #8]
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001146:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001148:	6893      	ldr	r3, [r2, #8]
 800114a:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800114e:	d11f      	bne.n	8001190 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 8001150:	6893      	ldr	r3, [r2, #8]
 8001152:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001156:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800115a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800115e:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001160:	4b5f      	ldr	r3, [pc, #380]	@ (80012e0 <HAL_ADC_Init+0x1c4>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	099b      	lsrs	r3, r3, #6
 8001166:	4a5f      	ldr	r2, [pc, #380]	@ (80012e4 <HAL_ADC_Init+0x1c8>)
 8001168:	fba2 2303 	umull	r2, r3, r2, r3
 800116c:	099b      	lsrs	r3, r3, #6
 800116e:	3301      	adds	r3, #1
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001174:	e009      	b.n	800118a <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8001176:	f7ff fc77 	bl	8000a68 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800117a:	2300      	movs	r3, #0
 800117c:	65a3      	str	r3, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 800117e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 8001182:	e7d5      	b.n	8001130 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8001184:	9b01      	ldr	r3, [sp, #4]
 8001186:	3b01      	subs	r3, #1
 8001188:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800118a:	9b01      	ldr	r3, [sp, #4]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d1f9      	bne.n	8001184 <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001190:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001192:	6893      	ldr	r3, [r2, #8]
 8001194:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8001198:	d178      	bne.n	800128c <HAL_ADC_Init+0x170>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800119a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800119c:	f043 0310 	orr.w	r3, r3, #16
 80011a0:	6563      	str	r3, [r4, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80011aa:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80011ac:	6893      	ldr	r3, [r2, #8]
 80011ae:	f013 0304 	ands.w	r3, r3, #4
 80011b2:	d000      	beq.n	80011b6 <HAL_ADC_Init+0x9a>
 80011b4:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80011b6:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80011b8:	f011 0f10 	tst.w	r1, #16
 80011bc:	f040 8086 	bne.w	80012cc <HAL_ADC_Init+0x1b0>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	f040 8083 	bne.w	80012cc <HAL_ADC_Init+0x1b0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011c6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80011c8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80011cc:	f043 0302 	orr.w	r3, r3, #2
 80011d0:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80011d2:	6893      	ldr	r3, [r2, #8]
 80011d4:	f013 0f01 	tst.w	r3, #1
 80011d8:	d10b      	bne.n	80011f2 <HAL_ADC_Init+0xd6>
 80011da:	4b43      	ldr	r3, [pc, #268]	@ (80012e8 <HAL_ADC_Init+0x1cc>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	f013 0f01 	tst.w	r3, #1
 80011e2:	d106      	bne.n	80011f2 <HAL_ADC_Init+0xd6>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80011e4:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80011e6:	4941      	ldr	r1, [pc, #260]	@ (80012ec <HAL_ADC_Init+0x1d0>)
 80011e8:	688a      	ldr	r2, [r1, #8]
 80011ea:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 80011ee:	4313      	orrs	r3, r2
 80011f0:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80011f2:	7e62      	ldrb	r2, [r4, #25]
                hadc->Init.Overrun                                                     |
 80011f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80011f6:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 80011fa:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 80011fc:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 80011fe:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 8001200:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001202:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.Resolution                                                  |
 8001206:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800120a:	2a01      	cmp	r2, #1
 800120c:	d040      	beq.n	8001290 <HAL_ADC_Init+0x174>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800120e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001210:	b122      	cbz	r2, 800121c <HAL_ADC_Init+0x100>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001212:	f402 7270 	and.w	r2, r2, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001216:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001218:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800121a:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800121c:	6821      	ldr	r1, [r4, #0]
 800121e:	68cd      	ldr	r5, [r1, #12]
 8001220:	4a33      	ldr	r2, [pc, #204]	@ (80012f0 <HAL_ADC_Init+0x1d4>)
 8001222:	402a      	ands	r2, r5
 8001224:	431a      	orrs	r2, r3
 8001226:	60ca      	str	r2, [r1, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001228:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800122a:	688b      	ldr	r3, [r1, #8]
 800122c:	f013 0304 	ands.w	r3, r3, #4
 8001230:	d000      	beq.n	8001234 <HAL_ADC_Init+0x118>
 8001232:	2301      	movs	r3, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001234:	688a      	ldr	r2, [r1, #8]
 8001236:	f012 0208 	ands.w	r2, r2, #8
 800123a:	d000      	beq.n	800123e <HAL_ADC_Init+0x122>
 800123c:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800123e:	b9b3      	cbnz	r3, 800126e <HAL_ADC_Init+0x152>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001240:	b9aa      	cbnz	r2, 800126e <HAL_ADC_Init+0x152>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001242:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001244:	f894 2030 	ldrb.w	r2, [r4, #48]	@ 0x30
 8001248:	0052      	lsls	r2, r2, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800124a:	ea42 3283 	orr.w	r2, r2, r3, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800124e:	68cb      	ldr	r3, [r1, #12]
 8001250:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001254:	f023 0302 	bic.w	r3, r3, #2
 8001258:	4313      	orrs	r3, r2
 800125a:	60cb      	str	r3, [r1, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800125c:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8001260:	2b01      	cmp	r3, #1
 8001262:	d01a      	beq.n	800129a <HAL_ADC_Init+0x17e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001264:	6822      	ldr	r2, [r4, #0]
 8001266:	6913      	ldr	r3, [r2, #16]
 8001268:	f023 0301 	bic.w	r3, r3, #1
 800126c:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800126e:	6923      	ldr	r3, [r4, #16]
 8001270:	2b01      	cmp	r3, #1
 8001272:	d022      	beq.n	80012ba <HAL_ADC_Init+0x19e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001274:	6822      	ldr	r2, [r4, #0]
 8001276:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8001278:	f023 030f 	bic.w	r3, r3, #15
 800127c:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800127e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001280:	f023 0303 	bic.w	r3, r3, #3
 8001284:	f043 0301 	orr.w	r3, r3, #1
 8001288:	6563      	str	r3, [r4, #84]	@ 0x54
 800128a:	e024      	b.n	80012d6 <HAL_ADC_Init+0x1ba>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800128c:	2000      	movs	r0, #0
 800128e:	e78d      	b.n	80011ac <HAL_ADC_Init+0x90>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001290:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001292:	3a01      	subs	r2, #1
 8001294:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8001298:	e7b9      	b.n	800120e <HAL_ADC_Init+0xf2>
        MODIFY_REG(hadc->Instance->CFGR2,
 800129a:	6821      	ldr	r1, [r4, #0]
 800129c:	690b      	ldr	r3, [r1, #16]
 800129e:	f36f 038a 	bfc	r3, #2, #9
 80012a2:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80012a4:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 80012a6:	432a      	orrs	r2, r5
 80012a8:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 80012aa:	432a      	orrs	r2, r5
 80012ac:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 80012ae:	432a      	orrs	r2, r5
 80012b0:	4313      	orrs	r3, r2
 80012b2:	f043 0301 	orr.w	r3, r3, #1
 80012b6:	610b      	str	r3, [r1, #16]
 80012b8:	e7d9      	b.n	800126e <HAL_ADC_Init+0x152>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80012ba:	6821      	ldr	r1, [r4, #0]
 80012bc:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 80012be:	f023 030f 	bic.w	r3, r3, #15
 80012c2:	69e2      	ldr	r2, [r4, #28]
 80012c4:	3a01      	subs	r2, #1
 80012c6:	4313      	orrs	r3, r2
 80012c8:	630b      	str	r3, [r1, #48]	@ 0x30
 80012ca:	e7d8      	b.n	800127e <HAL_ADC_Init+0x162>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012cc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80012ce:	f043 0310 	orr.w	r3, r3, #16
 80012d2:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80012d4:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 80012d6:	b003      	add	sp, #12
 80012d8:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 80012da:	2001      	movs	r0, #1
 80012dc:	e7fb      	b.n	80012d6 <HAL_ADC_Init+0x1ba>
 80012de:	bf00      	nop
 80012e0:	20000010 	.word	0x20000010
 80012e4:	053e2d63 	.word	0x053e2d63
 80012e8:	50040000 	.word	0x50040000
 80012ec:	50040300 	.word	0x50040300
 80012f0:	fff0c007 	.word	0xfff0c007

080012f4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80012f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012f6:	4604      	mov	r4, r0
 80012f8:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80012fa:	6945      	ldr	r5, [r0, #20]
 80012fc:	2d08      	cmp	r5, #8
 80012fe:	d005      	beq.n	800130c <HAL_ADC_PollForConversion+0x18>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001300:	6803      	ldr	r3, [r0, #0]
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	f013 0f01 	tst.w	r3, #1
 8001308:	d11e      	bne.n	8001348 <HAL_ADC_PollForConversion+0x54>

      return HAL_ERROR;
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 800130a:	2504      	movs	r5, #4
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800130c:	f7ff feb8 	bl	8001080 <HAL_GetTick>
 8001310:	4607      	mov	r7, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001312:	6823      	ldr	r3, [r4, #0]
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	422a      	tst	r2, r5
 8001318:	d11c      	bne.n	8001354 <HAL_ADC_PollForConversion+0x60>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800131a:	f1b6 3fff 	cmp.w	r6, #4294967295
 800131e:	d0f8      	beq.n	8001312 <HAL_ADC_PollForConversion+0x1e>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001320:	f7ff feae 	bl	8001080 <HAL_GetTick>
 8001324:	1bc3      	subs	r3, r0, r7
 8001326:	42b3      	cmp	r3, r6
 8001328:	d801      	bhi.n	800132e <HAL_ADC_PollForConversion+0x3a>
 800132a:	2e00      	cmp	r6, #0
 800132c:	d1f1      	bne.n	8001312 <HAL_ADC_PollForConversion+0x1e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800132e:	6823      	ldr	r3, [r4, #0]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	422b      	tst	r3, r5
 8001334:	d1ed      	bne.n	8001312 <HAL_ADC_PollForConversion+0x1e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001336:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001338:	f043 0304 	orr.w	r3, r3, #4
 800133c:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800133e:	2300      	movs	r3, #0
 8001340:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

          return HAL_TIMEOUT;
 8001344:	2003      	movs	r0, #3
 8001346:	e004      	b.n	8001352 <HAL_ADC_PollForConversion+0x5e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001348:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800134a:	f043 0320 	orr.w	r3, r3, #32
 800134e:	6543      	str	r3, [r0, #84]	@ 0x54
      return HAL_ERROR;
 8001350:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8001352:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001354:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001356:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800135a:	6562      	str	r2, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800135c:	68da      	ldr	r2, [r3, #12]
 800135e:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8001362:	d111      	bne.n	8001388 <HAL_ADC_PollForConversion+0x94>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001364:	7e62      	ldrb	r2, [r4, #25]
 8001366:	b97a      	cbnz	r2, 8001388 <HAL_ADC_PollForConversion+0x94>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	f012 0f08 	tst.w	r2, #8
 800136e:	d00b      	beq.n	8001388 <HAL_ADC_PollForConversion+0x94>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001370:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001372:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001376:	6562      	str	r2, [r4, #84]	@ 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001378:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800137a:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 800137e:	d103      	bne.n	8001388 <HAL_ADC_PollForConversion+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001380:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001382:	f042 0201 	orr.w	r2, r2, #1
 8001386:	6562      	str	r2, [r4, #84]	@ 0x54
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001388:	2d08      	cmp	r5, #8
 800138a:	d007      	beq.n	800139c <HAL_ADC_PollForConversion+0xa8>
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 800138c:	68da      	ldr	r2, [r3, #12]
 800138e:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8001392:	d107      	bne.n	80013a4 <HAL_ADC_PollForConversion+0xb0>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001394:	220c      	movs	r2, #12
 8001396:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001398:	2000      	movs	r0, #0
 800139a:	e7da      	b.n	8001352 <HAL_ADC_PollForConversion+0x5e>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800139c:	2208      	movs	r2, #8
 800139e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80013a0:	2000      	movs	r0, #0
 80013a2:	e7d6      	b.n	8001352 <HAL_ADC_PollForConversion+0x5e>
 80013a4:	2000      	movs	r0, #0
 80013a6:	e7d4      	b.n	8001352 <HAL_ADC_PollForConversion+0x5e>

080013a8 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80013a8:	6803      	ldr	r3, [r0, #0]
 80013aa:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 80013ac:	4770      	bx	lr
	...

080013b0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 80013b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013b2:	b083      	sub	sp, #12
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80013b4:	2300      	movs	r3, #0
 80013b6:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80013b8:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 80013bc:	2b01      	cmp	r3, #1
 80013be:	f000 8202 	beq.w	80017c6 <HAL_ADC_ConfigChannel+0x416>
 80013c2:	4604      	mov	r4, r0
 80013c4:	460d      	mov	r5, r1
 80013c6:	2301      	movs	r3, #1
 80013c8:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80013cc:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80013ce:	6883      	ldr	r3, [r0, #8]
 80013d0:	f013 0f04 	tst.w	r3, #4
 80013d4:	d009      	beq.n	80013ea <HAL_ADC_ConfigChannel+0x3a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013d6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80013d8:	f043 0320 	orr.w	r3, r3, #32
 80013dc:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80013de:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013e0:	2300      	movs	r3, #0
 80013e2:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
}
 80013e6:	b003      	add	sp, #12
 80013e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80013ea:	680a      	ldr	r2, [r1, #0]
 80013ec:	6849      	ldr	r1, [r1, #4]
 80013ee:	f7ff fe67 	bl	80010c0 <LL_ADC_REG_SetSequencerRanks>
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80013f2:	6820      	ldr	r0, [r4, #0]
 80013f4:	6883      	ldr	r3, [r0, #8]
 80013f6:	f013 0304 	ands.w	r3, r3, #4
 80013fa:	d000      	beq.n	80013fe <HAL_ADC_ConfigChannel+0x4e>
 80013fc:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80013fe:	6882      	ldr	r2, [r0, #8]
 8001400:	f012 0208 	ands.w	r2, r2, #8
 8001404:	d000      	beq.n	8001408 <HAL_ADC_ConfigChannel+0x58>
 8001406:	2201      	movs	r2, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001408:	b90b      	cbnz	r3, 800140e <HAL_ADC_ConfigChannel+0x5e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800140a:	2a00      	cmp	r2, #0
 800140c:	d03a      	beq.n	8001484 <HAL_ADC_ConfigChannel+0xd4>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800140e:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001410:	6893      	ldr	r3, [r2, #8]
 8001412:	f013 0f01 	tst.w	r3, #1
 8001416:	f040 81d0 	bne.w	80017ba <HAL_ADC_ConfigChannel+0x40a>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800141a:	682b      	ldr	r3, [r5, #0]
 800141c:	68e8      	ldr	r0, [r5, #12]
  MODIFY_REG(ADCx->DIFSEL,
 800141e:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 8001422:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8001426:	ea21 0106 	bic.w	r1, r1, r6
 800142a:	f000 0c18 	and.w	ip, r0, #24
 800142e:	48a7      	ldr	r0, [pc, #668]	@ (80016cc <HAL_ADC_ConfigChannel+0x31c>)
 8001430:	fa20 f00c 	lsr.w	r0, r0, ip
 8001434:	4003      	ands	r3, r0
 8001436:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800143a:	430b      	orrs	r3, r1
 800143c:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001440:	68ea      	ldr	r2, [r5, #12]
 8001442:	4ba3      	ldr	r3, [pc, #652]	@ (80016d0 <HAL_ADC_ConfigChannel+0x320>)
 8001444:	429a      	cmp	r2, r3
 8001446:	f000 80a2 	beq.w	800158e <HAL_ADC_ConfigChannel+0x1de>
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800144a:	682b      	ldr	r3, [r5, #0]
 800144c:	4aa1      	ldr	r2, [pc, #644]	@ (80016d4 <HAL_ADC_ConfigChannel+0x324>)
 800144e:	4213      	tst	r3, r2
 8001450:	f000 81b5 	beq.w	80017be <HAL_ADC_ConfigChannel+0x40e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001454:	4aa0      	ldr	r2, [pc, #640]	@ (80016d8 <HAL_ADC_ConfigChannel+0x328>)
 8001456:	6892      	ldr	r2, [r2, #8]
 8001458:	f002 70e0 	and.w	r0, r2, #29360128	@ 0x1c00000
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800145c:	499f      	ldr	r1, [pc, #636]	@ (80016dc <HAL_ADC_ConfigChannel+0x32c>)
 800145e:	6889      	ldr	r1, [r1, #8]
 8001460:	f011 0f01 	tst.w	r1, #1
 8001464:	f040 8155 	bne.w	8001712 <HAL_ADC_ConfigChannel+0x362>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001468:	499d      	ldr	r1, [pc, #628]	@ (80016e0 <HAL_ADC_ConfigChannel+0x330>)
 800146a:	428b      	cmp	r3, r1
 800146c:	f000 8157 	beq.w	800171e <HAL_ADC_ConfigChannel+0x36e>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001470:	499c      	ldr	r1, [pc, #624]	@ (80016e4 <HAL_ADC_ConfigChannel+0x334>)
 8001472:	428b      	cmp	r3, r1
 8001474:	f000 817a 	beq.w	800176c <HAL_ADC_ConfigChannel+0x3bc>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001478:	499b      	ldr	r1, [pc, #620]	@ (80016e8 <HAL_ADC_ConfigChannel+0x338>)
 800147a:	428b      	cmp	r3, r1
 800147c:	f000 818a 	beq.w	8001794 <HAL_ADC_ConfigChannel+0x3e4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001480:	2000      	movs	r0, #0
 8001482:	e7ad      	b.n	80013e0 <HAL_ADC_ConfigChannel+0x30>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001484:	68aa      	ldr	r2, [r5, #8]
 8001486:	6829      	ldr	r1, [r5, #0]
 8001488:	f7ff fe32 	bl	80010f0 <LL_ADC_SetChannelSamplingTime>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800148c:	6969      	ldr	r1, [r5, #20]
 800148e:	6822      	ldr	r2, [r4, #0]
 8001490:	68d3      	ldr	r3, [r2, #12]
 8001492:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8001496:	005b      	lsls	r3, r3, #1
 8001498:	4099      	lsls	r1, r3
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800149a:	6928      	ldr	r0, [r5, #16]
 800149c:	2804      	cmp	r0, #4
 800149e:	d00e      	beq.n	80014be <HAL_ADC_ConfigChannel+0x10e>
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80014a0:	682e      	ldr	r6, [r5, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014a2:	3260      	adds	r2, #96	@ 0x60
  MODIFY_REG(*preg,
 80014a4:	f852 7020 	ldr.w	r7, [r2, r0, lsl #2]
 80014a8:	4b90      	ldr	r3, [pc, #576]	@ (80016ec <HAL_ADC_ConfigChannel+0x33c>)
 80014aa:	403b      	ands	r3, r7
 80014ac:	f006 46f8 	and.w	r6, r6, #2080374784	@ 0x7c000000
 80014b0:	4331      	orrs	r1, r6
 80014b2:	430b      	orrs	r3, r1
 80014b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80014b8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 80014bc:	e7a7      	b.n	800140e <HAL_ADC_ConfigChannel+0x5e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80014be:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 80014c0:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80014c2:	f3c1 6184 	ubfx	r1, r1, #26, #5
 80014c6:	682b      	ldr	r3, [r5, #0]
 80014c8:	f3c3 0012 	ubfx	r0, r3, #0, #19
 80014cc:	bb80      	cbnz	r0, 8001530 <HAL_ADC_ConfigChannel+0x180>
 80014ce:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80014d2:	4299      	cmp	r1, r3
 80014d4:	d034      	beq.n	8001540 <HAL_ADC_ConfigChannel+0x190>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80014d6:	6821      	ldr	r1, [r4, #0]
 80014d8:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 80014da:	6e4a      	ldr	r2, [r1, #100]	@ 0x64
 80014dc:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80014e0:	682b      	ldr	r3, [r5, #0]
 80014e2:	f3c3 0012 	ubfx	r0, r3, #0, #19
 80014e6:	bb80      	cbnz	r0, 800154a <HAL_ADC_ConfigChannel+0x19a>
 80014e8:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d034      	beq.n	800155a <HAL_ADC_ConfigChannel+0x1aa>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80014f0:	6821      	ldr	r1, [r4, #0]
 80014f2:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 80014f4:	6e8a      	ldr	r2, [r1, #104]	@ 0x68
 80014f6:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80014fa:	682b      	ldr	r3, [r5, #0]
 80014fc:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8001500:	bb80      	cbnz	r0, 8001564 <HAL_ADC_ConfigChannel+0x1b4>
 8001502:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8001506:	429a      	cmp	r2, r3
 8001508:	d034      	beq.n	8001574 <HAL_ADC_ConfigChannel+0x1c4>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800150a:	6821      	ldr	r1, [r4, #0]
 800150c:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 800150e:	6eca      	ldr	r2, [r1, #108]	@ 0x6c
 8001510:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8001514:	682b      	ldr	r3, [r5, #0]
 8001516:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800151a:	bb80      	cbnz	r0, 800157e <HAL_ADC_ConfigChannel+0x1ce>
 800151c:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8001520:	429a      	cmp	r2, r3
 8001522:	f47f af74 	bne.w	800140e <HAL_ADC_ConfigChannel+0x5e>
  MODIFY_REG(*preg,
 8001526:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 8001528:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800152c:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
 800152e:	e76e      	b.n	800140e <HAL_ADC_ConfigChannel+0x5e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001530:	fa93 f3a3 	rbit	r3, r3
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001534:	b113      	cbz	r3, 800153c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8001536:	fab3 f383 	clz	r3, r3
 800153a:	e7ca      	b.n	80014d2 <HAL_ADC_ConfigChannel+0x122>
    return 32U;
 800153c:	2320      	movs	r3, #32
 800153e:	e7c8      	b.n	80014d2 <HAL_ADC_ConfigChannel+0x122>
  MODIFY_REG(*preg,
 8001540:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8001542:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001546:	6613      	str	r3, [r2, #96]	@ 0x60
}
 8001548:	e7c5      	b.n	80014d6 <HAL_ADC_ConfigChannel+0x126>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800154a:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800154e:	b113      	cbz	r3, 8001556 <HAL_ADC_ConfigChannel+0x1a6>
  return __builtin_clz(value);
 8001550:	fab3 f383 	clz	r3, r3
 8001554:	e7ca      	b.n	80014ec <HAL_ADC_ConfigChannel+0x13c>
    return 32U;
 8001556:	2320      	movs	r3, #32
 8001558:	e7c8      	b.n	80014ec <HAL_ADC_ConfigChannel+0x13c>
  MODIFY_REG(*preg,
 800155a:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800155c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001560:	664b      	str	r3, [r1, #100]	@ 0x64
}
 8001562:	e7c5      	b.n	80014f0 <HAL_ADC_ConfigChannel+0x140>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001564:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8001568:	b113      	cbz	r3, 8001570 <HAL_ADC_ConfigChannel+0x1c0>
  return __builtin_clz(value);
 800156a:	fab3 f383 	clz	r3, r3
 800156e:	e7ca      	b.n	8001506 <HAL_ADC_ConfigChannel+0x156>
    return 32U;
 8001570:	2320      	movs	r3, #32
 8001572:	e7c8      	b.n	8001506 <HAL_ADC_ConfigChannel+0x156>
  MODIFY_REG(*preg,
 8001574:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8001576:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800157a:	668b      	str	r3, [r1, #104]	@ 0x68
}
 800157c:	e7c5      	b.n	800150a <HAL_ADC_ConfigChannel+0x15a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800157e:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8001582:	b113      	cbz	r3, 800158a <HAL_ADC_ConfigChannel+0x1da>
  return __builtin_clz(value);
 8001584:	fab3 f383 	clz	r3, r3
 8001588:	e7ca      	b.n	8001520 <HAL_ADC_ConfigChannel+0x170>
    return 32U;
 800158a:	2320      	movs	r3, #32
 800158c:	e7c8      	b.n	8001520 <HAL_ADC_ConfigChannel+0x170>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800158e:	6820      	ldr	r0, [r4, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001590:	682b      	ldr	r3, [r5, #0]
 8001592:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8001596:	bb3e      	cbnz	r6, 80015e8 <HAL_ADC_ConfigChannel+0x238>
 8001598:	0e9a      	lsrs	r2, r3, #26
 800159a:	3201      	adds	r2, #1
 800159c:	f002 021f 	and.w	r2, r2, #31
 80015a0:	2a09      	cmp	r2, #9
 80015a2:	bf8c      	ite	hi
 80015a4:	2200      	movhi	r2, #0
 80015a6:	2201      	movls	r2, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80015a8:	2a00      	cmp	r2, #0
 80015aa:	d055      	beq.n	8001658 <HAL_ADC_ConfigChannel+0x2a8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80015ac:	bb5e      	cbnz	r6, 8001606 <HAL_ADC_ConfigChannel+0x256>
 80015ae:	0e99      	lsrs	r1, r3, #26
 80015b0:	3101      	adds	r1, #1
 80015b2:	0689      	lsls	r1, r1, #26
 80015b4:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 80015b8:	bb8e      	cbnz	r6, 800161e <HAL_ADC_ConfigChannel+0x26e>
 80015ba:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 80015be:	f10c 0c01 	add.w	ip, ip, #1
 80015c2:	f00c 0c1f 	and.w	ip, ip, #31
 80015c6:	2201      	movs	r2, #1
 80015c8:	fa02 f20c 	lsl.w	r2, r2, ip
 80015cc:	4311      	orrs	r1, r2
 80015ce:	bbae      	cbnz	r6, 800163c <HAL_ADC_ConfigChannel+0x28c>
 80015d0:	0e9b      	lsrs	r3, r3, #26
 80015d2:	3301      	adds	r3, #1
 80015d4:	f003 031f 	and.w	r3, r3, #31
 80015d8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80015dc:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80015de:	4319      	orrs	r1, r3
 80015e0:	68aa      	ldr	r2, [r5, #8]
 80015e2:	f7ff fd85 	bl	80010f0 <LL_ADC_SetChannelSamplingTime>
 80015e6:	e730      	b.n	800144a <HAL_ADC_ConfigChannel+0x9a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015e8:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 80015ec:	b14a      	cbz	r2, 8001602 <HAL_ADC_ConfigChannel+0x252>
  return __builtin_clz(value);
 80015ee:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80015f2:	3201      	adds	r2, #1
 80015f4:	f002 021f 	and.w	r2, r2, #31
 80015f8:	2a09      	cmp	r2, #9
 80015fa:	bf8c      	ite	hi
 80015fc:	2200      	movhi	r2, #0
 80015fe:	2201      	movls	r2, #1
 8001600:	e7d2      	b.n	80015a8 <HAL_ADC_ConfigChannel+0x1f8>
    return 32U;
 8001602:	2220      	movs	r2, #32
 8001604:	e7f5      	b.n	80015f2 <HAL_ADC_ConfigChannel+0x242>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001606:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 800160a:	b131      	cbz	r1, 800161a <HAL_ADC_ConfigChannel+0x26a>
  return __builtin_clz(value);
 800160c:	fab1 f181 	clz	r1, r1
 8001610:	3101      	adds	r1, #1
 8001612:	0689      	lsls	r1, r1, #26
 8001614:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8001618:	e7ce      	b.n	80015b8 <HAL_ADC_ConfigChannel+0x208>
    return 32U;
 800161a:	2120      	movs	r1, #32
 800161c:	e7f8      	b.n	8001610 <HAL_ADC_ConfigChannel+0x260>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800161e:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8001622:	b14a      	cbz	r2, 8001638 <HAL_ADC_ConfigChannel+0x288>
  return __builtin_clz(value);
 8001624:	fab2 f282 	clz	r2, r2
 8001628:	3201      	adds	r2, #1
 800162a:	f002 021f 	and.w	r2, r2, #31
 800162e:	f04f 0c01 	mov.w	ip, #1
 8001632:	fa0c f202 	lsl.w	r2, ip, r2
 8001636:	e7c9      	b.n	80015cc <HAL_ADC_ConfigChannel+0x21c>
    return 32U;
 8001638:	2220      	movs	r2, #32
 800163a:	e7f5      	b.n	8001628 <HAL_ADC_ConfigChannel+0x278>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800163c:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8001640:	b143      	cbz	r3, 8001654 <HAL_ADC_ConfigChannel+0x2a4>
  return __builtin_clz(value);
 8001642:	fab3 f383 	clz	r3, r3
 8001646:	3301      	adds	r3, #1
 8001648:	f003 031f 	and.w	r3, r3, #31
 800164c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001650:	051b      	lsls	r3, r3, #20
 8001652:	e7c4      	b.n	80015de <HAL_ADC_ConfigChannel+0x22e>
    return 32U;
 8001654:	2320      	movs	r3, #32
 8001656:	e7f6      	b.n	8001646 <HAL_ADC_ConfigChannel+0x296>
 8001658:	b9e6      	cbnz	r6, 8001694 <HAL_ADC_ConfigChannel+0x2e4>
 800165a:	0e99      	lsrs	r1, r3, #26
 800165c:	3101      	adds	r1, #1
 800165e:	0689      	lsls	r1, r1, #26
 8001660:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8001664:	bb16      	cbnz	r6, 80016ac <HAL_ADC_ConfigChannel+0x2fc>
 8001666:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 800166a:	f10c 0c01 	add.w	ip, ip, #1
 800166e:	f00c 0c1f 	and.w	ip, ip, #31
 8001672:	2201      	movs	r2, #1
 8001674:	fa02 f20c 	lsl.w	r2, r2, ip
 8001678:	4311      	orrs	r1, r2
 800167a:	bbce      	cbnz	r6, 80016f0 <HAL_ADC_ConfigChannel+0x340>
 800167c:	0e9b      	lsrs	r3, r3, #26
 800167e:	3301      	adds	r3, #1
 8001680:	f003 031f 	and.w	r3, r3, #31
 8001684:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001688:	3b1e      	subs	r3, #30
 800168a:	051b      	lsls	r3, r3, #20
 800168c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001690:	4319      	orrs	r1, r3
 8001692:	e7a5      	b.n	80015e0 <HAL_ADC_ConfigChannel+0x230>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001694:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8001698:	b131      	cbz	r1, 80016a8 <HAL_ADC_ConfigChannel+0x2f8>
  return __builtin_clz(value);
 800169a:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800169e:	3101      	adds	r1, #1
 80016a0:	0689      	lsls	r1, r1, #26
 80016a2:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 80016a6:	e7dd      	b.n	8001664 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 80016a8:	2120      	movs	r1, #32
 80016aa:	e7f8      	b.n	800169e <HAL_ADC_ConfigChannel+0x2ee>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ac:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 80016b0:	b14a      	cbz	r2, 80016c6 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80016b2:	fab2 f282 	clz	r2, r2
 80016b6:	3201      	adds	r2, #1
 80016b8:	f002 021f 	and.w	r2, r2, #31
 80016bc:	f04f 0c01 	mov.w	ip, #1
 80016c0:	fa0c f202 	lsl.w	r2, ip, r2
 80016c4:	e7d8      	b.n	8001678 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80016c6:	2220      	movs	r2, #32
 80016c8:	e7f5      	b.n	80016b6 <HAL_ADC_ConfigChannel+0x306>
 80016ca:	bf00      	nop
 80016cc:	0007ffff 	.word	0x0007ffff
 80016d0:	407f0000 	.word	0x407f0000
 80016d4:	80080000 	.word	0x80080000
 80016d8:	50040300 	.word	0x50040300
 80016dc:	50040000 	.word	0x50040000
 80016e0:	c7520000 	.word	0xc7520000
 80016e4:	cb840000 	.word	0xcb840000
 80016e8:	80000001 	.word	0x80000001
 80016ec:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016f0:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80016f4:	b15b      	cbz	r3, 800170e <HAL_ADC_ConfigChannel+0x35e>
  return __builtin_clz(value);
 80016f6:	fab3 f383 	clz	r3, r3
 80016fa:	3301      	adds	r3, #1
 80016fc:	f003 031f 	and.w	r3, r3, #31
 8001700:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001704:	3b1e      	subs	r3, #30
 8001706:	051b      	lsls	r3, r3, #20
 8001708:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800170c:	e7c0      	b.n	8001690 <HAL_ADC_ConfigChannel+0x2e0>
    return 32U;
 800170e:	2320      	movs	r3, #32
 8001710:	e7f3      	b.n	80016fa <HAL_ADC_ConfigChannel+0x34a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001712:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001714:	f043 0320 	orr.w	r3, r3, #32
 8001718:	6563      	str	r3, [r4, #84]	@ 0x54
          tmp_hal_status = HAL_ERROR;
 800171a:	2001      	movs	r0, #1
 800171c:	e660      	b.n	80013e0 <HAL_ADC_ConfigChannel+0x30>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800171e:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 8001722:	f47f aea5 	bne.w	8001470 <HAL_ADC_ConfigChannel+0xc0>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001726:	6822      	ldr	r2, [r4, #0]
 8001728:	4b28      	ldr	r3, [pc, #160]	@ (80017cc <HAL_ADC_ConfigChannel+0x41c>)
 800172a:	429a      	cmp	r2, r3
 800172c:	d001      	beq.n	8001732 <HAL_ADC_ConfigChannel+0x382>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800172e:	2000      	movs	r0, #0
 8001730:	e656      	b.n	80013e0 <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8001732:	f440 0300 	orr.w	r3, r0, #8388608	@ 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001736:	4926      	ldr	r1, [pc, #152]	@ (80017d0 <HAL_ADC_ConfigChannel+0x420>)
 8001738:	688a      	ldr	r2, [r1, #8]
 800173a:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800173e:	4313      	orrs	r3, r2
 8001740:	608b      	str	r3, [r1, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001742:	4b24      	ldr	r3, [pc, #144]	@ (80017d4 <HAL_ADC_ConfigChannel+0x424>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	099b      	lsrs	r3, r3, #6
 8001748:	4a23      	ldr	r2, [pc, #140]	@ (80017d8 <HAL_ADC_ConfigChannel+0x428>)
 800174a:	fba2 2303 	umull	r2, r3, r2, r3
 800174e:	099b      	lsrs	r3, r3, #6
 8001750:	3301      	adds	r3, #1
 8001752:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	9301      	str	r3, [sp, #4]
              while(wait_loop_index != 0UL)
 800175a:	e002      	b.n	8001762 <HAL_ADC_ConfigChannel+0x3b2>
                wait_loop_index--;
 800175c:	9b01      	ldr	r3, [sp, #4]
 800175e:	3b01      	subs	r3, #1
 8001760:	9301      	str	r3, [sp, #4]
              while(wait_loop_index != 0UL)
 8001762:	9b01      	ldr	r3, [sp, #4]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d1f9      	bne.n	800175c <HAL_ADC_ConfigChannel+0x3ac>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001768:	2000      	movs	r0, #0
 800176a:	e639      	b.n	80013e0 <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800176c:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 8001770:	f47f ae82 	bne.w	8001478 <HAL_ADC_ConfigChannel+0xc8>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001774:	6822      	ldr	r2, [r4, #0]
 8001776:	4b15      	ldr	r3, [pc, #84]	@ (80017cc <HAL_ADC_ConfigChannel+0x41c>)
 8001778:	429a      	cmp	r2, r3
 800177a:	d001      	beq.n	8001780 <HAL_ADC_ConfigChannel+0x3d0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800177c:	2000      	movs	r0, #0
 800177e:	e62f      	b.n	80013e0 <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8001780:	f040 7380 	orr.w	r3, r0, #16777216	@ 0x1000000
 8001784:	4912      	ldr	r1, [pc, #72]	@ (80017d0 <HAL_ADC_ConfigChannel+0x420>)
 8001786:	688a      	ldr	r2, [r1, #8]
 8001788:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800178c:	4313      	orrs	r3, r2
 800178e:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001790:	2000      	movs	r0, #0
}
 8001792:	e625      	b.n	80013e0 <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001794:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 8001798:	d113      	bne.n	80017c2 <HAL_ADC_ConfigChannel+0x412>
            if (ADC_VREFINT_INSTANCE(hadc))
 800179a:	6822      	ldr	r2, [r4, #0]
 800179c:	4b0b      	ldr	r3, [pc, #44]	@ (80017cc <HAL_ADC_ConfigChannel+0x41c>)
 800179e:	429a      	cmp	r2, r3
 80017a0:	d001      	beq.n	80017a6 <HAL_ADC_ConfigChannel+0x3f6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017a2:	2000      	movs	r0, #0
 80017a4:	e61c      	b.n	80013e0 <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80017a6:	f440 0380 	orr.w	r3, r0, #4194304	@ 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80017aa:	4909      	ldr	r1, [pc, #36]	@ (80017d0 <HAL_ADC_ConfigChannel+0x420>)
 80017ac:	688a      	ldr	r2, [r1, #8]
 80017ae:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80017b2:	4313      	orrs	r3, r2
 80017b4:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017b6:	2000      	movs	r0, #0
}
 80017b8:	e612      	b.n	80013e0 <HAL_ADC_ConfigChannel+0x30>
 80017ba:	2000      	movs	r0, #0
 80017bc:	e610      	b.n	80013e0 <HAL_ADC_ConfigChannel+0x30>
 80017be:	2000      	movs	r0, #0
 80017c0:	e60e      	b.n	80013e0 <HAL_ADC_ConfigChannel+0x30>
 80017c2:	2000      	movs	r0, #0
 80017c4:	e60c      	b.n	80013e0 <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 80017c6:	2002      	movs	r0, #2
 80017c8:	e60d      	b.n	80013e6 <HAL_ADC_ConfigChannel+0x36>
 80017ca:	bf00      	nop
 80017cc:	50040000 	.word	0x50040000
 80017d0:	50040300 	.word	0x50040300
 80017d4:	20000010 	.word	0x20000010
 80017d8:	053e2d63 	.word	0x053e2d63

080017dc <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80017dc:	b570      	push	{r4, r5, r6, lr}
 80017de:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80017e0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80017e2:	689a      	ldr	r2, [r3, #8]
 80017e4:	f012 0204 	ands.w	r2, r2, #4
 80017e8:	d000      	beq.n	80017ec <ADC_ConversionStop+0x10>
 80017ea:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80017ec:	6898      	ldr	r0, [r3, #8]
 80017ee:	f010 0008 	ands.w	r0, r0, #8
 80017f2:	d000      	beq.n	80017f6 <ADC_ConversionStop+0x1a>
 80017f4:	2001      	movs	r0, #1
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80017f6:	b90a      	cbnz	r2, 80017fc <ADC_ConversionStop+0x20>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80017f8:	2800      	cmp	r0, #0
 80017fa:	d06d      	beq.n	80018d8 <ADC_ConversionStop+0xfc>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80017fc:	68da      	ldr	r2, [r3, #12]
 80017fe:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8001802:	d004      	beq.n	800180e <ADC_ConversionStop+0x32>
        && (hadc->Init.ContinuousConvMode == ENABLE)
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8001804:	8b20      	ldrh	r0, [r4, #24]
 8001806:	f240 1201 	movw	r2, #257	@ 0x101
 800180a:	4290      	cmp	r0, r2
 800180c:	d04e      	beq.n	80018ac <ADC_ConversionStop+0xd0>
      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800180e:	2902      	cmp	r1, #2
 8001810:	d012      	beq.n	8001838 <ADC_ConversionStop+0x5c>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8001812:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001814:	689a      	ldr	r2, [r3, #8]
 8001816:	f012 0f04 	tst.w	r2, #4
 800181a:	d00b      	beq.n	8001834 <ADC_ConversionStop+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800181c:	689a      	ldr	r2, [r3, #8]
 800181e:	f012 0f02 	tst.w	r2, #2
 8001822:	d107      	bne.n	8001834 <ADC_ConversionStop+0x58>
  MODIFY_REG(ADCx->CR,
 8001824:	689a      	ldr	r2, [r3, #8]
 8001826:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800182a:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800182e:	f042 0210 	orr.w	r2, r2, #16
 8001832:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8001834:	2901      	cmp	r1, #1
 8001836:	d047      	beq.n	80018c8 <ADC_ConversionStop+0xec>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8001838:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800183a:	689a      	ldr	r2, [r3, #8]
 800183c:	f012 0f08 	tst.w	r2, #8
 8001840:	d00b      	beq.n	800185a <ADC_ConversionStop+0x7e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001842:	689a      	ldr	r2, [r3, #8]
 8001844:	f012 0f02 	tst.w	r2, #2
 8001848:	d107      	bne.n	800185a <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 800184a:	689a      	ldr	r2, [r3, #8]
 800184c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001850:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001854:	f042 0220 	orr.w	r2, r2, #32
 8001858:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800185a:	2902      	cmp	r1, #2
 800185c:	d036      	beq.n	80018cc <ADC_ConversionStop+0xf0>
 800185e:	2903      	cmp	r1, #3
 8001860:	d136      	bne.n	80018d0 <ADC_ConversionStop+0xf4>
 8001862:	250c      	movs	r5, #12
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
        break;
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8001864:	f7ff fc0c 	bl	8001080 <HAL_GetTick>
 8001868:	4606      	mov	r6, r0

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800186a:	6823      	ldr	r3, [r4, #0]
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	422b      	tst	r3, r5
 8001870:	d030      	beq.n	80018d4 <ADC_ConversionStop+0xf8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001872:	f7ff fc05 	bl	8001080 <HAL_GetTick>
 8001876:	1b80      	subs	r0, r0, r6
 8001878:	2805      	cmp	r0, #5
 800187a:	d9f6      	bls.n	800186a <ADC_ConversionStop+0x8e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800187c:	6823      	ldr	r3, [r4, #0]
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	422b      	tst	r3, r5
 8001882:	d0f2      	beq.n	800186a <ADC_ConversionStop+0x8e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001884:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001886:	f043 0310 	orr.w	r3, r3, #16
 800188a:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800188c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800188e:	f043 0301 	orr.w	r3, r3, #1
 8001892:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 8001894:	2001      	movs	r0, #1
 8001896:	e01e      	b.n	80018d6 <ADC_ConversionStop+0xfa>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001898:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800189a:	f043 0310 	orr.w	r3, r3, #16
 800189e:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80018a2:	f043 0301 	orr.w	r3, r3, #1
 80018a6:	65a3      	str	r3, [r4, #88]	@ 0x58
          return HAL_ERROR;
 80018a8:	2001      	movs	r0, #1
 80018aa:	e014      	b.n	80018d6 <ADC_ConversionStop+0xfa>
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80018ac:	2200      	movs	r2, #0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80018ae:	6819      	ldr	r1, [r3, #0]
 80018b0:	f011 0f40 	tst.w	r1, #64	@ 0x40
 80018b4:	d104      	bne.n	80018c0 <ADC_ConversionStop+0xe4>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80018b6:	4909      	ldr	r1, [pc, #36]	@ (80018dc <ADC_ConversionStop+0x100>)
 80018b8:	428a      	cmp	r2, r1
 80018ba:	d8ed      	bhi.n	8001898 <ADC_ConversionStop+0xbc>
        Conversion_Timeout_CPU_cycles ++;
 80018bc:	3201      	adds	r2, #1
 80018be:	e7f6      	b.n	80018ae <ADC_ConversionStop+0xd2>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80018c0:	2240      	movs	r2, #64	@ 0x40
 80018c2:	601a      	str	r2, [r3, #0]
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80018c4:	2101      	movs	r1, #1
 80018c6:	e7a4      	b.n	8001812 <ADC_ConversionStop+0x36>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80018c8:	2504      	movs	r5, #4
 80018ca:	e7cb      	b.n	8001864 <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80018cc:	2508      	movs	r5, #8
 80018ce:	e7c9      	b.n	8001864 <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80018d0:	2504      	movs	r5, #4
 80018d2:	e7c7      	b.n	8001864 <ADC_ConversionStop+0x88>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 80018d4:	2000      	movs	r0, #0
}
 80018d6:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80018d8:	2000      	movs	r0, #0
 80018da:	e7fc      	b.n	80018d6 <ADC_ConversionStop+0xfa>
 80018dc:	a33fffff 	.word	0xa33fffff

080018e0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80018e0:	b530      	push	{r4, r5, lr}
 80018e2:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80018e8:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80018ea:	689a      	ldr	r2, [r3, #8]
 80018ec:	f012 0f01 	tst.w	r2, #1
 80018f0:	d152      	bne.n	8001998 <ADC_Enable+0xb8>
 80018f2:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80018f4:	6899      	ldr	r1, [r3, #8]
 80018f6:	4a2a      	ldr	r2, [pc, #168]	@ (80019a0 <ADC_Enable+0xc0>)
 80018f8:	4211      	tst	r1, r2
 80018fa:	d116      	bne.n	800192a <ADC_Enable+0x4a>
  MODIFY_REG(ADCx->CR,
 80018fc:	689a      	ldr	r2, [r3, #8]
 80018fe:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001902:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001906:	f042 0201 	orr.w	r2, r2, #1
 800190a:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800190c:	4b25      	ldr	r3, [pc, #148]	@ (80019a4 <ADC_Enable+0xc4>)
 800190e:	689b      	ldr	r3, [r3, #8]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001910:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8001914:	d019      	beq.n	800194a <ADC_Enable+0x6a>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001916:	4b24      	ldr	r3, [pc, #144]	@ (80019a8 <ADC_Enable+0xc8>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	099b      	lsrs	r3, r3, #6
 800191c:	4a23      	ldr	r2, [pc, #140]	@ (80019ac <ADC_Enable+0xcc>)
 800191e:	fba2 2303 	umull	r2, r3, r2, r3
 8001922:	099b      	lsrs	r3, r3, #6
 8001924:	3301      	adds	r3, #1
 8001926:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8001928:	e00c      	b.n	8001944 <ADC_Enable+0x64>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800192a:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800192c:	f043 0310 	orr.w	r3, r3, #16
 8001930:	6543      	str	r3, [r0, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001932:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8001934:	f043 0301 	orr.w	r3, r3, #1
 8001938:	6583      	str	r3, [r0, #88]	@ 0x58
      return HAL_ERROR;
 800193a:	2001      	movs	r0, #1
 800193c:	e02d      	b.n	800199a <ADC_Enable+0xba>
      {
        wait_loop_index--;
 800193e:	9b01      	ldr	r3, [sp, #4]
 8001940:	3b01      	subs	r3, #1
 8001942:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8001944:	9b01      	ldr	r3, [sp, #4]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d1f9      	bne.n	800193e <ADC_Enable+0x5e>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800194a:	f7ff fb99 	bl	8001080 <HAL_GetTick>
 800194e:	4605      	mov	r5, r0
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001950:	e004      	b.n	800195c <ADC_Enable+0x7c>
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
        {
          LL_ADC_Enable(hadc->Instance);
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001952:	f7ff fb95 	bl	8001080 <HAL_GetTick>
 8001956:	1b43      	subs	r3, r0, r5
 8001958:	2b02      	cmp	r3, #2
 800195a:	d811      	bhi.n	8001980 <ADC_Enable+0xa0>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800195c:	6823      	ldr	r3, [r4, #0]
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	f012 0f01 	tst.w	r2, #1
 8001964:	d116      	bne.n	8001994 <ADC_Enable+0xb4>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001966:	689a      	ldr	r2, [r3, #8]
 8001968:	f012 0f01 	tst.w	r2, #1
 800196c:	d1f1      	bne.n	8001952 <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 800196e:	689a      	ldr	r2, [r3, #8]
 8001970:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001974:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001978:	f042 0201 	orr.w	r2, r2, #1
 800197c:	609a      	str	r2, [r3, #8]
}
 800197e:	e7e8      	b.n	8001952 <ADC_Enable+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001980:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001982:	f043 0310 	orr.w	r3, r3, #16
 8001986:	6563      	str	r3, [r4, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001988:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800198a:	f043 0301 	orr.w	r3, r3, #1
 800198e:	65a3      	str	r3, [r4, #88]	@ 0x58
          
          return HAL_ERROR;
 8001990:	2001      	movs	r0, #1
 8001992:	e002      	b.n	800199a <ADC_Enable+0xba>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001994:	2000      	movs	r0, #0
 8001996:	e000      	b.n	800199a <ADC_Enable+0xba>
 8001998:	2000      	movs	r0, #0
}
 800199a:	b003      	add	sp, #12
 800199c:	bd30      	pop	{r4, r5, pc}
 800199e:	bf00      	nop
 80019a0:	8000003f 	.word	0x8000003f
 80019a4:	50040300 	.word	0x50040300
 80019a8:	20000010 	.word	0x20000010
 80019ac:	053e2d63 	.word	0x053e2d63

080019b0 <HAL_ADC_Start>:
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80019b0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	f013 0f04 	tst.w	r3, #4
 80019b8:	d132      	bne.n	8001a20 <HAL_ADC_Start+0x70>
{
 80019ba:	b510      	push	{r4, lr}
 80019bc:	4604      	mov	r4, r0
    __HAL_LOCK(hadc);
 80019be:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d02e      	beq.n	8001a24 <HAL_ADC_Start+0x74>
 80019c6:	2301      	movs	r3, #1
 80019c8:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
    tmp_hal_status = ADC_Enable(hadc);
 80019cc:	f7ff ff88 	bl	80018e0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80019d0:	bb10      	cbnz	r0, 8001a18 <HAL_ADC_Start+0x68>
      ADC_STATE_CLR_SET(hadc->State,
 80019d2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80019d4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80019d8:	f023 0301 	bic.w	r3, r3, #1
 80019dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019e0:	6563      	str	r3, [r4, #84]	@ 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019e2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80019e4:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80019e8:	d013      	beq.n	8001a12 <HAL_ADC_Start+0x62>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80019ea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80019ec:	f023 0306 	bic.w	r3, r3, #6
 80019f0:	65a3      	str	r3, [r4, #88]	@ 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80019f2:	6823      	ldr	r3, [r4, #0]
 80019f4:	221c      	movs	r2, #28
 80019f6:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 80019f8:	2300      	movs	r3, #0
 80019fa:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
      LL_ADC_REG_StartConversion(hadc->Instance);
 80019fe:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8001a00:	6893      	ldr	r3, [r2, #8]
 8001a02:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001a06:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a0a:	f043 0304 	orr.w	r3, r3, #4
 8001a0e:	6093      	str	r3, [r2, #8]
}
 8001a10:	bd10      	pop	{r4, pc}
        ADC_CLEAR_ERRORCODE(hadc);
 8001a12:	2300      	movs	r3, #0
 8001a14:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001a16:	e7ec      	b.n	80019f2 <HAL_ADC_Start+0x42>
      __HAL_UNLOCK(hadc);
 8001a18:	2300      	movs	r3, #0
 8001a1a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 8001a1e:	e7f7      	b.n	8001a10 <HAL_ADC_Start+0x60>
    tmp_hal_status = HAL_BUSY;
 8001a20:	2002      	movs	r0, #2
}
 8001a22:	4770      	bx	lr
    __HAL_LOCK(hadc);
 8001a24:	2002      	movs	r0, #2
 8001a26:	e7f3      	b.n	8001a10 <HAL_ADC_Start+0x60>

08001a28 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001a28:	b538      	push	{r3, r4, r5, lr}
 8001a2a:	4604      	mov	r4, r0
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001a2c:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001a2e:	6893      	ldr	r3, [r2, #8]
 8001a30:	f013 0302 	ands.w	r3, r3, #2
 8001a34:	d000      	beq.n	8001a38 <ADC_Disable+0x10>
 8001a36:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001a38:	6891      	ldr	r1, [r2, #8]
 8001a3a:	f011 0f01 	tst.w	r1, #1
 8001a3e:	d039      	beq.n	8001ab4 <ADC_Disable+0x8c>

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
      && (tmp_adc_is_disable_on_going == 0UL)
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d139      	bne.n	8001ab8 <ADC_Disable+0x90>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001a44:	6893      	ldr	r3, [r2, #8]
 8001a46:	f003 030d 	and.w	r3, r3, #13
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d009      	beq.n	8001a62 <ADC_Disable+0x3a>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a4e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a50:	f043 0310 	orr.w	r3, r3, #16
 8001a54:	6563      	str	r3, [r4, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a56:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001a58:	f043 0301 	orr.w	r3, r3, #1
 8001a5c:	65a3      	str	r3, [r4, #88]	@ 0x58

      return HAL_ERROR;
 8001a5e:	2001      	movs	r0, #1
 8001a60:	e029      	b.n	8001ab6 <ADC_Disable+0x8e>
  MODIFY_REG(ADCx->CR,
 8001a62:	6893      	ldr	r3, [r2, #8]
 8001a64:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001a68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a6c:	f043 0302 	orr.w	r3, r3, #2
 8001a70:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001a72:	6823      	ldr	r3, [r4, #0]
 8001a74:	2203      	movs	r2, #3
 8001a76:	601a      	str	r2, [r3, #0]
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001a78:	f7ff fb02 	bl	8001080 <HAL_GetTick>
 8001a7c:	4605      	mov	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001a7e:	6823      	ldr	r3, [r4, #0]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f013 0f01 	tst.w	r3, #1
 8001a86:	d013      	beq.n	8001ab0 <ADC_Disable+0x88>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001a88:	f7ff fafa 	bl	8001080 <HAL_GetTick>
 8001a8c:	1b40      	subs	r0, r0, r5
 8001a8e:	2802      	cmp	r0, #2
 8001a90:	d9f5      	bls.n	8001a7e <ADC_Disable+0x56>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001a92:	6823      	ldr	r3, [r4, #0]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	f013 0f01 	tst.w	r3, #1
 8001a9a:	d0f0      	beq.n	8001a7e <ADC_Disable+0x56>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a9c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a9e:	f043 0310 	orr.w	r3, r3, #16
 8001aa2:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aa4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001aa6:	f043 0301 	orr.w	r3, r3, #1
 8001aaa:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 8001aac:	2001      	movs	r0, #1
 8001aae:	e002      	b.n	8001ab6 <ADC_Disable+0x8e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	e000      	b.n	8001ab6 <ADC_Disable+0x8e>
 8001ab4:	2000      	movs	r0, #0
}
 8001ab6:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8001ab8:	2000      	movs	r0, #0
 8001aba:	e7fc      	b.n	8001ab6 <ADC_Disable+0x8e>

08001abc <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8001abc:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d01a      	beq.n	8001afa <HAL_ADC_Stop+0x3e>
{
 8001ac4:	b510      	push	{r4, lr}
 8001ac6:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001ac8:	2301      	movs	r3, #1
 8001aca:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001ace:	2103      	movs	r1, #3
 8001ad0:	f7ff fe84 	bl	80017dc <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8001ad4:	b118      	cbz	r0, 8001ade <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 8001adc:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 8001ade:	4620      	mov	r0, r4
 8001ae0:	f7ff ffa2 	bl	8001a28 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8001ae4:	2800      	cmp	r0, #0
 8001ae6:	d1f6      	bne.n	8001ad6 <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 8001ae8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001aea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001aee:	f023 0301 	bic.w	r3, r3, #1
 8001af2:	f043 0301 	orr.w	r3, r3, #1
 8001af6:	6563      	str	r3, [r4, #84]	@ 0x54
 8001af8:	e7ed      	b.n	8001ad6 <HAL_ADC_Stop+0x1a>
  __HAL_LOCK(hadc);
 8001afa:	2002      	movs	r0, #2
}
 8001afc:	4770      	bx	lr
	...

08001b00 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8001b00:	2800      	cmp	r0, #0
 8001b02:	db07      	blt.n	8001b14 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b04:	f000 021f 	and.w	r2, r0, #31
 8001b08:	0940      	lsrs	r0, r0, #5
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	4093      	lsls	r3, r2
 8001b0e:	4a02      	ldr	r2, [pc, #8]	@ (8001b18 <__NVIC_EnableIRQ+0x18>)
 8001b10:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	e000e100 	.word	0xe000e100

08001b1c <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001b1c:	2800      	cmp	r0, #0
 8001b1e:	db08      	blt.n	8001b32 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b20:	0109      	lsls	r1, r1, #4
 8001b22:	b2c9      	uxtb	r1, r1
 8001b24:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001b28:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001b2c:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8001b30:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b32:	f000 000f 	and.w	r0, r0, #15
 8001b36:	0109      	lsls	r1, r1, #4
 8001b38:	b2c9      	uxtb	r1, r1
 8001b3a:	4b01      	ldr	r3, [pc, #4]	@ (8001b40 <__NVIC_SetPriority+0x24>)
 8001b3c:	5419      	strb	r1, [r3, r0]
  }
}
 8001b3e:	4770      	bx	lr
 8001b40:	e000ed14 	.word	0xe000ed14

08001b44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b44:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b46:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b4a:	f1c0 0c07 	rsb	ip, r0, #7
 8001b4e:	f1bc 0f04 	cmp.w	ip, #4
 8001b52:	bf28      	it	cs
 8001b54:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b58:	1d03      	adds	r3, r0, #4
 8001b5a:	2b06      	cmp	r3, #6
 8001b5c:	d90f      	bls.n	8001b7e <NVIC_EncodePriority+0x3a>
 8001b5e:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b60:	f04f 3eff 	mov.w	lr, #4294967295
 8001b64:	fa0e f00c 	lsl.w	r0, lr, ip
 8001b68:	ea21 0100 	bic.w	r1, r1, r0
 8001b6c:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b6e:	fa0e fe03 	lsl.w	lr, lr, r3
 8001b72:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8001b76:	ea41 0002 	orr.w	r0, r1, r2
 8001b7a:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b7e:	2300      	movs	r3, #0
 8001b80:	e7ee      	b.n	8001b60 <NVIC_EncodePriority+0x1c>
	...

08001b84 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b84:	4a07      	ldr	r2, [pc, #28]	@ (8001ba4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001b86:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b88:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001b8c:	041b      	lsls	r3, r3, #16
 8001b8e:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b90:	0200      	lsls	r0, r0, #8
 8001b92:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b96:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001b98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001ba0:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001ba2:	4770      	bx	lr
 8001ba4:	e000ed00 	.word	0xe000ed00

08001ba8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ba8:	b510      	push	{r4, lr}
 8001baa:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bac:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <HAL_NVIC_SetPriority+0x1c>)
 8001bae:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bb0:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001bb4:	f7ff ffc6 	bl	8001b44 <NVIC_EncodePriority>
 8001bb8:	4601      	mov	r1, r0
 8001bba:	4620      	mov	r0, r4
 8001bbc:	f7ff ffae 	bl	8001b1c <__NVIC_SetPriority>
}
 8001bc0:	bd10      	pop	{r4, pc}
 8001bc2:	bf00      	nop
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bc8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bca:	f7ff ff99 	bl	8001b00 <__NVIC_EnableIRQ>
}
 8001bce:	bd08      	pop	{r3, pc}

08001bd0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd0:	3801      	subs	r0, #1
 8001bd2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001bd6:	d20b      	bcs.n	8001bf0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bd8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001bdc:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bde:	4a05      	ldr	r2, [pc, #20]	@ (8001bf4 <HAL_SYSTICK_Config+0x24>)
 8001be0:	21f0      	movs	r1, #240	@ 0xf0
 8001be2:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001be6:	2000      	movs	r0, #0
 8001be8:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bea:	2207      	movs	r2, #7
 8001bec:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bee:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001bf0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8001bf2:	4770      	bx	lr
 8001bf4:	e000ed00 	.word	0xe000ed00

08001bf8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00u;
 8001bfa:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bfc:	e066      	b.n	8001ccc <HAL_GPIO_Init+0xd4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bfe:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c00:	005e      	lsls	r6, r3, #1
 8001c02:	2403      	movs	r4, #3
 8001c04:	40b4      	lsls	r4, r6
 8001c06:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c0a:	68cc      	ldr	r4, [r1, #12]
 8001c0c:	40b4      	lsls	r4, r6
 8001c0e:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8001c10:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c12:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c14:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c18:	684c      	ldr	r4, [r1, #4]
 8001c1a:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8001c1e:	409c      	lsls	r4, r3
 8001c20:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001c22:	6044      	str	r4, [r0, #4]
 8001c24:	e063      	b.n	8001cee <HAL_GPIO_Init+0xf6>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c26:	08dd      	lsrs	r5, r3, #3
 8001c28:	3508      	adds	r5, #8
 8001c2a:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c2e:	f003 0c07 	and.w	ip, r3, #7
 8001c32:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001c36:	f04f 0e0f 	mov.w	lr, #15
 8001c3a:	fa0e fe0c 	lsl.w	lr, lr, ip
 8001c3e:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c42:	690c      	ldr	r4, [r1, #16]
 8001c44:	fa04 f40c 	lsl.w	r4, r4, ip
 8001c48:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 8001c4c:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8001c50:	e064      	b.n	8001d1c <HAL_GPIO_Init+0x124>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c52:	2404      	movs	r4, #4
 8001c54:	e000      	b.n	8001c58 <HAL_GPIO_Init+0x60>
 8001c56:	2400      	movs	r4, #0
 8001c58:	fa04 f40e 	lsl.w	r4, r4, lr
 8001c5c:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c5e:	f10c 0c02 	add.w	ip, ip, #2
 8001c62:	4d4f      	ldr	r5, [pc, #316]	@ (8001da0 <HAL_GPIO_Init+0x1a8>)
 8001c64:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c68:	4c4e      	ldr	r4, [pc, #312]	@ (8001da4 <HAL_GPIO_Init+0x1ac>)
 8001c6a:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001c6c:	43d4      	mvns	r4, r2
 8001c6e:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c72:	684f      	ldr	r7, [r1, #4]
 8001c74:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 8001c78:	d001      	beq.n	8001c7e <HAL_GPIO_Init+0x86>
        {
          temp |= iocurrent;
 8001c7a:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8001c7e:	4d49      	ldr	r5, [pc, #292]	@ (8001da4 <HAL_GPIO_Init+0x1ac>)
 8001c80:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8001c82:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001c84:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c88:	684f      	ldr	r7, [r1, #4]
 8001c8a:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 8001c8e:	d001      	beq.n	8001c94 <HAL_GPIO_Init+0x9c>
        {
          temp |= iocurrent;
 8001c90:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8001c94:	4d43      	ldr	r5, [pc, #268]	@ (8001da4 <HAL_GPIO_Init+0x1ac>)
 8001c96:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001c98:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 8001c9c:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ca0:	684f      	ldr	r7, [r1, #4]
 8001ca2:	f417 3f80 	tst.w	r7, #65536	@ 0x10000
 8001ca6:	d001      	beq.n	8001cac <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8001ca8:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR1 = temp;
 8001cac:	4d3d      	ldr	r5, [pc, #244]	@ (8001da4 <HAL_GPIO_Init+0x1ac>)
 8001cae:	f8c5 6080 	str.w	r6, [r5, #128]	@ 0x80

        temp = EXTI->EMR1;
 8001cb2:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 8001cb6:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001cb8:	684e      	ldr	r6, [r1, #4]
 8001cba:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8001cbe:	d001      	beq.n	8001cc4 <HAL_GPIO_Init+0xcc>
        {
          temp |= iocurrent;
 8001cc0:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->EMR1 = temp;
 8001cc4:	4a37      	ldr	r2, [pc, #220]	@ (8001da4 <HAL_GPIO_Init+0x1ac>)
 8001cc6:	f8c2 4084 	str.w	r4, [r2, #132]	@ 0x84
      }
    }

    position++;
 8001cca:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ccc:	680a      	ldr	r2, [r1, #0]
 8001cce:	fa32 f403 	lsrs.w	r4, r2, r3
 8001cd2:	d064      	beq.n	8001d9e <HAL_GPIO_Init+0x1a6>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cd4:	f04f 0c01 	mov.w	ip, #1
 8001cd8:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8001cdc:	ea1c 0202 	ands.w	r2, ip, r2
 8001ce0:	d0f3      	beq.n	8001cca <HAL_GPIO_Init+0xd2>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ce2:	684c      	ldr	r4, [r1, #4]
 8001ce4:	f004 0403 	and.w	r4, r4, #3
 8001ce8:	3c01      	subs	r4, #1
 8001cea:	2c01      	cmp	r4, #1
 8001cec:	d987      	bls.n	8001bfe <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cee:	684c      	ldr	r4, [r1, #4]
 8001cf0:	f004 0403 	and.w	r4, r4, #3
 8001cf4:	2c03      	cmp	r4, #3
 8001cf6:	d00c      	beq.n	8001d12 <HAL_GPIO_Init+0x11a>
        temp = GPIOx->PUPDR;
 8001cf8:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001cfa:	005d      	lsls	r5, r3, #1
 8001cfc:	f04f 0c03 	mov.w	ip, #3
 8001d00:	fa0c fc05 	lsl.w	ip, ip, r5
 8001d04:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d08:	688c      	ldr	r4, [r1, #8]
 8001d0a:	40ac      	lsls	r4, r5
 8001d0c:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8001d10:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d12:	684c      	ldr	r4, [r1, #4]
 8001d14:	f004 0403 	and.w	r4, r4, #3
 8001d18:	2c02      	cmp	r4, #2
 8001d1a:	d084      	beq.n	8001c26 <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 8001d1c:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d1e:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001d22:	f04f 0c03 	mov.w	ip, #3
 8001d26:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001d2a:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d2e:	684c      	ldr	r4, [r1, #4]
 8001d30:	f004 0403 	and.w	r4, r4, #3
 8001d34:	fa04 f40e 	lsl.w	r4, r4, lr
 8001d38:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8001d3c:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d3e:	684c      	ldr	r4, [r1, #4]
 8001d40:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 8001d44:	d0c1      	beq.n	8001cca <HAL_GPIO_Init+0xd2>
        temp = SYSCFG->EXTICR[position >> 2u];
 8001d46:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8001d4a:	f10c 0502 	add.w	r5, ip, #2
 8001d4e:	4c14      	ldr	r4, [pc, #80]	@ (8001da0 <HAL_GPIO_Init+0x1a8>)
 8001d50:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d54:	f003 0e03 	and.w	lr, r3, #3
 8001d58:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001d5c:	240f      	movs	r4, #15
 8001d5e:	fa04 f40e 	lsl.w	r4, r4, lr
 8001d62:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d66:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8001d6a:	f43f af74 	beq.w	8001c56 <HAL_GPIO_Init+0x5e>
 8001d6e:	4c0e      	ldr	r4, [pc, #56]	@ (8001da8 <HAL_GPIO_Init+0x1b0>)
 8001d70:	42a0      	cmp	r0, r4
 8001d72:	d00e      	beq.n	8001d92 <HAL_GPIO_Init+0x19a>
 8001d74:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001d78:	42a0      	cmp	r0, r4
 8001d7a:	d00c      	beq.n	8001d96 <HAL_GPIO_Init+0x19e>
 8001d7c:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001d80:	42a0      	cmp	r0, r4
 8001d82:	d00a      	beq.n	8001d9a <HAL_GPIO_Init+0x1a2>
 8001d84:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001d88:	42a0      	cmp	r0, r4
 8001d8a:	f43f af62 	beq.w	8001c52 <HAL_GPIO_Init+0x5a>
 8001d8e:	2407      	movs	r4, #7
 8001d90:	e762      	b.n	8001c58 <HAL_GPIO_Init+0x60>
 8001d92:	2401      	movs	r4, #1
 8001d94:	e760      	b.n	8001c58 <HAL_GPIO_Init+0x60>
 8001d96:	2402      	movs	r4, #2
 8001d98:	e75e      	b.n	8001c58 <HAL_GPIO_Init+0x60>
 8001d9a:	2403      	movs	r4, #3
 8001d9c:	e75c      	b.n	8001c58 <HAL_GPIO_Init+0x60>
  }
}
 8001d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001da0:	40010000 	.word	0x40010000
 8001da4:	58000800 	.word	0x58000800
 8001da8:	48000400 	.word	0x48000400

08001dac <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001dac:	6903      	ldr	r3, [r0, #16]
 8001dae:	4219      	tst	r1, r3
 8001db0:	d001      	beq.n	8001db6 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8001db2:	2001      	movs	r0, #1
 8001db4:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001db6:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8001db8:	4770      	bx	lr

08001dba <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dba:	b10a      	cbz	r2, 8001dc0 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001dbc:	6181      	str	r1, [r0, #24]
 8001dbe:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dc0:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8001dc2:	4770      	bx	lr

08001dc4 <HAL_MspInit>:
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dc4:	4770      	bx	lr
	...

08001dc8 <HAL_PWR_EnableBkUpAccess>:
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001dc8:	4a02      	ldr	r2, [pc, #8]	@ (8001dd4 <HAL_PWR_EnableBkUpAccess+0xc>)
 8001dca:	6813      	ldr	r3, [r2, #0]
 8001dcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dd0:	6013      	str	r3, [r2, #0]
}
 8001dd2:	4770      	bx	lr
 8001dd4:	58000400 	.word	0x58000400

08001dd8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 8001dd8:	4b02      	ldr	r3, [pc, #8]	@ (8001de4 <HAL_PWREx_GetVoltageRange+0xc>)
 8001dda:	6818      	ldr	r0, [r3, #0]
}
 8001ddc:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	58000400 	.word	0x58000400

08001de8 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8001de8:	b530      	push	{r4, r5, lr}
 8001dea:	b08d      	sub	sp, #52	@ 0x34
 8001dec:	4605      	mov	r5, r0
 8001dee:	468e      	mov	lr, r1
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8001df0:	4c2b      	ldr	r4, [pc, #172]	@ (8001ea0 <RCC_SetFlashLatency+0xb8>)
 8001df2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001df6:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 8001dfa:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8001dfe:	ab05      	add	r3, sp, #20
 8001e00:	f104 0210 	add.w	r2, r4, #16
 8001e04:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e06:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8001e0a:	f10d 0c04 	add.w	ip, sp, #4
 8001e0e:	341c      	adds	r4, #28
 8001e10:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e14:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e18:	f5be 7f00 	cmp.w	lr, #512	@ 0x200
 8001e1c:	d007      	beq.n	8001e2e <RCC_SetFlashLatency+0x46>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8001e1e:	2300      	movs	r3, #0
 8001e20:	e014      	b.n	8001e4c <RCC_SetFlashLatency+0x64>
        latency = FLASH_LATENCY_RANGE[index];
 8001e22:	aa0c      	add	r2, sp, #48	@ 0x30
 8001e24:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001e28:	f853 5c2c 	ldr.w	r5, [r3, #-44]
        break;
 8001e2c:	e01e      	b.n	8001e6c <RCC_SetFlashLatency+0x84>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8001e2e:	2300      	movs	r3, #0
 8001e30:	2b03      	cmp	r3, #3
 8001e32:	d808      	bhi.n	8001e46 <RCC_SetFlashLatency+0x5e>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8001e34:	aa0c      	add	r2, sp, #48	@ 0x30
 8001e36:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001e3a:	f852 2c10 	ldr.w	r2, [r2, #-16]
 8001e3e:	42aa      	cmp	r2, r5
 8001e40:	d2ef      	bcs.n	8001e22 <RCC_SetFlashLatency+0x3a>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8001e42:	3301      	adds	r3, #1
 8001e44:	e7f4      	b.n	8001e30 <RCC_SetFlashLatency+0x48>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8001e46:	2500      	movs	r5, #0
 8001e48:	e010      	b.n	8001e6c <RCC_SetFlashLatency+0x84>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d80c      	bhi.n	8001e6a <RCC_SetFlashLatency+0x82>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8001e50:	aa0c      	add	r2, sp, #48	@ 0x30
 8001e52:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001e56:	f852 2c1c 	ldr.w	r2, [r2, #-28]
 8001e5a:	42aa      	cmp	r2, r5
 8001e5c:	d3f5      	bcc.n	8001e4a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8001e5e:	aa0c      	add	r2, sp, #48	@ 0x30
 8001e60:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001e64:	f853 5c2c 	ldr.w	r5, [r3, #-44]
        break;
 8001e68:	e000      	b.n	8001e6c <RCC_SetFlashLatency+0x84>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8001e6a:	2500      	movs	r5, #0
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8001e6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ea4 <RCC_SetFlashLatency+0xbc>)
 8001e6e:	6813      	ldr	r3, [r2, #0]
 8001e70:	f023 0307 	bic.w	r3, r3, #7
 8001e74:	432b      	orrs	r3, r5
 8001e76:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001e78:	f7ff f902 	bl	8001080 <HAL_GetTick>
 8001e7c:	4604      	mov	r4, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8001e7e:	4b09      	ldr	r3, [pc, #36]	@ (8001ea4 <RCC_SetFlashLatency+0xbc>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f003 0307 	and.w	r3, r3, #7
 8001e86:	42ab      	cmp	r3, r5
 8001e88:	d006      	beq.n	8001e98 <RCC_SetFlashLatency+0xb0>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001e8a:	f7ff f8f9 	bl	8001080 <HAL_GetTick>
 8001e8e:	1b00      	subs	r0, r0, r4
 8001e90:	2802      	cmp	r0, #2
 8001e92:	d9f4      	bls.n	8001e7e <RCC_SetFlashLatency+0x96>
    {
      return HAL_TIMEOUT;
 8001e94:	2003      	movs	r0, #3
 8001e96:	e000      	b.n	8001e9a <RCC_SetFlashLatency+0xb2>
    }
  }
  return HAL_OK;
 8001e98:	2000      	movs	r0, #0
}
 8001e9a:	b00d      	add	sp, #52	@ 0x34
 8001e9c:	bd30      	pop	{r4, r5, pc}
 8001e9e:	bf00      	nop
 8001ea0:	08005448 	.word	0x08005448
 8001ea4:	58004000 	.word	0x58004000

08001ea8 <RCC_SetFlashLatencyFromMSIRange>:
{
 8001ea8:	b510      	push	{r4, lr}
  if (MSI_Range > RCC_MSIRANGE_11)
 8001eaa:	28b0      	cmp	r0, #176	@ 0xb0
 8001eac:	d916      	bls.n	8001edc <RCC_SetFlashLatencyFromMSIRange+0x34>
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8001eae:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee8 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 8001eb0:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001eb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eb6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8001eba:	f003 030f 	and.w	r3, r3, #15
 8001ebe:	4a0b      	ldr	r2, [pc, #44]	@ (8001eec <RCC_SetFlashLatencyFromMSIRange+0x44>)
 8001ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ec4:	fbb4 f4f3 	udiv	r4, r4, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8001ec8:	f7ff ff86 	bl	8001dd8 <HAL_PWREx_GetVoltageRange>
 8001ecc:	4601      	mov	r1, r0
 8001ece:	4b08      	ldr	r3, [pc, #32]	@ (8001ef0 <RCC_SetFlashLatencyFromMSIRange+0x48>)
 8001ed0:	fba3 3404 	umull	r3, r4, r3, r4
 8001ed4:	0ca0      	lsrs	r0, r4, #18
 8001ed6:	f7ff ff87 	bl	8001de8 <RCC_SetFlashLatency>
}
 8001eda:	bd10      	pop	{r4, pc}
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8001edc:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8001ee0:	4b01      	ldr	r3, [pc, #4]	@ (8001ee8 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 8001ee2:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 8001ee6:	e7e4      	b.n	8001eb2 <RCC_SetFlashLatencyFromMSIRange+0xa>
 8001ee8:	080055d4 	.word	0x080055d4
 8001eec:	08005634 	.word	0x08005634
 8001ef0:	431bde83 	.word	0x431bde83

08001ef4 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001ef4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ef8:	689b      	ldr	r3, [r3, #8]
  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001efa:	f013 030c 	ands.w	r3, r3, #12
 8001efe:	d10d      	bne.n	8001f1c <HAL_RCC_GetSysClockFreq+0x28>
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001f00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001f0a:	2bb0      	cmp	r3, #176	@ 0xb0
 8001f0c:	d804      	bhi.n	8001f18 <HAL_RCC_GetSysClockFreq+0x24>
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8001f0e:	091b      	lsrs	r3, r3, #4
 8001f10:	4a25      	ldr	r2, [pc, #148]	@ (8001fa8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f12:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001f16:	4770      	bx	lr
    msiRange = LL_RCC_MSIRANGE_11;
 8001f18:	23b0      	movs	r3, #176	@ 0xb0
 8001f1a:	e7f8      	b.n	8001f0e <HAL_RCC_GetSysClockFreq+0x1a>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f1c:	2b04      	cmp	r3, #4
 8001f1e:	d03e      	beq.n	8001f9e <HAL_RCC_GetSysClockFreq+0xaa>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f20:	2b08      	cmp	r3, #8
 8001f22:	d010      	beq.n	8001f46 <HAL_RCC_GetSysClockFreq+0x52>
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001f24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f28:	68db      	ldr	r3, [r3, #12]
 8001f2a:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d031      	beq.n	8001f96 <HAL_RCC_GetSysClockFreq+0xa2>
 8001f32:	2b03      	cmp	r3, #3
 8001f34:	d10f      	bne.n	8001f56 <HAL_RCC_GetSysClockFreq+0x62>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001f36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8001f40:	d12b      	bne.n	8001f9a <HAL_RCC_GetSysClockFreq+0xa6>
          pllinputfreq = HSE_VALUE;
 8001f42:	481a      	ldr	r0, [pc, #104]	@ (8001fac <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f44:	e012      	b.n	8001f6c <HAL_RCC_GetSysClockFreq+0x78>
 8001f46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8001f50:	d027      	beq.n	8001fa2 <HAL_RCC_GetSysClockFreq+0xae>
      sysclockfreq = HSE_VALUE / 2U;
 8001f52:	4817      	ldr	r0, [pc, #92]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001f54:	4770      	bx	lr
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001f56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001f60:	2bb0      	cmp	r3, #176	@ 0xb0
 8001f62:	d816      	bhi.n	8001f92 <HAL_RCC_GetSysClockFreq+0x9e>
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8001f64:	091b      	lsrs	r3, r3, #4
 8001f66:	4a10      	ldr	r2, [pc, #64]	@ (8001fa8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f68:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001f6c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f70:	68d3      	ldr	r3, [r2, #12]
 8001f72:	f3c3 2306 	ubfx	r3, r3, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8001f76:	fb03 f000 	mul.w	r0, r3, r0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001f7a:	68d3      	ldr	r3, [r2, #12]
 8001f7c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001f80:	3301      	adds	r3, #1
 8001f82:	fbb0 f0f3 	udiv	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001f86:	68d3      	ldr	r3, [r2, #12]
 8001f88:	0f5b      	lsrs	r3, r3, #29
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001f90:	4770      	bx	lr
    msiRange = LL_RCC_MSIRANGE_11;
 8001f92:	23b0      	movs	r3, #176	@ 0xb0
 8001f94:	e7e6      	b.n	8001f64 <HAL_RCC_GetSysClockFreq+0x70>
    switch (pllsource)
 8001f96:	4806      	ldr	r0, [pc, #24]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001f98:	e7e8      	b.n	8001f6c <HAL_RCC_GetSysClockFreq+0x78>
          pllinputfreq = HSE_VALUE / 2U;
 8001f9a:	4805      	ldr	r0, [pc, #20]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001f9c:	e7e6      	b.n	8001f6c <HAL_RCC_GetSysClockFreq+0x78>
    sysclockfreq = HSI_VALUE;
 8001f9e:	4804      	ldr	r0, [pc, #16]	@ (8001fb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001fa0:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8001fa2:	4802      	ldr	r0, [pc, #8]	@ (8001fac <HAL_RCC_GetSysClockFreq+0xb8>)
}
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	080055d4 	.word	0x080055d4
 8001fac:	01e84800 	.word	0x01e84800
 8001fb0:	00f42400 	.word	0x00f42400

08001fb4 <HAL_RCC_GetHCLKFreq>:
{
 8001fb4:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8001fb6:	f7ff ff9d 	bl	8001ef4 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001fba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001fc4:	4a02      	ldr	r2, [pc, #8]	@ (8001fd0 <HAL_RCC_GetHCLKFreq+0x1c>)
 8001fc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001fca:	fbb0 f0f3 	udiv	r0, r0, r3
 8001fce:	bd08      	pop	{r3, pc}
 8001fd0:	08005634 	.word	0x08005634

08001fd4 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8001fd4:	2800      	cmp	r0, #0
 8001fd6:	f000 8372 	beq.w	80026be <HAL_RCC_OscConfig+0x6ea>
{
 8001fda:	b538      	push	{r3, r4, r5, lr}
 8001fdc:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fde:	6803      	ldr	r3, [r0, #0]
 8001fe0:	f013 0f20 	tst.w	r3, #32
 8001fe4:	d02d      	beq.n	8002042 <HAL_RCC_OscConfig+0x6e>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001fe6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001fea:	6893      	ldr	r3, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001fec:	68d2      	ldr	r2, [r2, #12]
 8001fee:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001ff2:	f013 030c 	ands.w	r3, r3, #12
 8001ff6:	d058      	beq.n	80020aa <HAL_RCC_OscConfig+0xd6>
 8001ff8:	2b0c      	cmp	r3, #12
 8001ffa:	d054      	beq.n	80020a6 <HAL_RCC_OscConfig+0xd2>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001ffc:	69e3      	ldr	r3, [r4, #28]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	f000 80a0 	beq.w	8002144 <HAL_RCC_OscConfig+0x170>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002004:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002008:	6813      	ldr	r3, [r2, #0]
 800200a:	f043 0301 	orr.w	r3, r3, #1
 800200e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002010:	f7ff f836 	bl	8001080 <HAL_GetTick>
 8002014:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002016:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f013 0f02 	tst.w	r3, #2
 8002020:	f000 8088 	beq.w	8002134 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002024:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8002026:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800202a:	6811      	ldr	r1, [r2, #0]
 800202c:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 8002030:	430b      	orrs	r3, r1
 8002032:	6013      	str	r3, [r2, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002034:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002036:	6853      	ldr	r3, [r2, #4]
 8002038:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800203c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002040:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002042:	6823      	ldr	r3, [r4, #0]
 8002044:	f013 0f01 	tst.w	r3, #1
 8002048:	f000 809a 	beq.w	8002180 <HAL_RCC_OscConfig+0x1ac>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800204c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002050:	6893      	ldr	r3, [r2, #8]
 8002052:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002056:	68d2      	ldr	r2, [r2, #12]
 8002058:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800205c:	2b08      	cmp	r3, #8
 800205e:	f000 808b 	beq.w	8002178 <HAL_RCC_OscConfig+0x1a4>
 8002062:	2b0c      	cmp	r3, #12
 8002064:	f000 8085 	beq.w	8002172 <HAL_RCC_OscConfig+0x19e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002068:	6863      	ldr	r3, [r4, #4]
 800206a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800206e:	f000 80b0 	beq.w	80021d2 <HAL_RCC_OscConfig+0x1fe>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8002072:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002076:	6813      	ldr	r3, [r2, #0]
 8002078:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800207c:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800207e:	6863      	ldr	r3, [r4, #4]
 8002080:	2b00      	cmp	r3, #0
 8002082:	f000 80ad 	beq.w	80021e0 <HAL_RCC_OscConfig+0x20c>
        tickstart = HAL_GetTick();
 8002086:	f7fe fffb 	bl	8001080 <HAL_GetTick>
 800208a:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800208c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002096:	d173      	bne.n	8002180 <HAL_RCC_OscConfig+0x1ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002098:	f7fe fff2 	bl	8001080 <HAL_GetTick>
 800209c:	1b40      	subs	r0, r0, r5
 800209e:	2864      	cmp	r0, #100	@ 0x64
 80020a0:	d9f4      	bls.n	800208c <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 80020a2:	2003      	movs	r0, #3
 80020a4:	e316      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80020a6:	2a01      	cmp	r2, #1
 80020a8:	d1a8      	bne.n	8001ffc <HAL_RCC_OscConfig+0x28>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80020aa:	69e3      	ldr	r3, [r4, #28]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	f000 8308 	beq.w	80026c2 <HAL_RCC_OscConfig+0x6ee>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80020b2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80020b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 80020be:	2bb0      	cmp	r3, #176	@ 0xb0
 80020c0:	d821      	bhi.n	8002106 <HAL_RCC_OscConfig+0x132>
 80020c2:	4298      	cmp	r0, r3
 80020c4:	d921      	bls.n	800210a <HAL_RCC_OscConfig+0x136>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020c6:	f7ff feef 	bl	8001ea8 <RCC_SetFlashLatencyFromMSIRange>
 80020ca:	2800      	cmp	r0, #0
 80020cc:	f040 82fb 	bne.w	80026c6 <HAL_RCC_OscConfig+0x6f2>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020d0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80020d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80020d6:	6811      	ldr	r1, [r2, #0]
 80020d8:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 80020dc:	430b      	orrs	r3, r1
 80020de:	6013      	str	r3, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020e0:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80020e2:	6853      	ldr	r3, [r2, #4]
 80020e4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80020e8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80020ec:	6053      	str	r3, [r2, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80020ee:	f7ff ff61 	bl	8001fb4 <HAL_RCC_GetHCLKFreq>
 80020f2:	4bbf      	ldr	r3, [pc, #764]	@ (80023f0 <HAL_RCC_OscConfig+0x41c>)
 80020f4:	6018      	str	r0, [r3, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80020f6:	4bbf      	ldr	r3, [pc, #764]	@ (80023f4 <HAL_RCC_OscConfig+0x420>)
 80020f8:	6818      	ldr	r0, [r3, #0]
 80020fa:	f7fe ff77 	bl	8000fec <HAL_InitTick>
 80020fe:	2800      	cmp	r0, #0
 8002100:	d09f      	beq.n	8002042 <HAL_RCC_OscConfig+0x6e>
          return HAL_ERROR;
 8002102:	2001      	movs	r0, #1
 8002104:	e2e6      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
    msiRange = LL_RCC_MSIRANGE_11;
 8002106:	23b0      	movs	r3, #176	@ 0xb0
 8002108:	e7db      	b.n	80020c2 <HAL_RCC_OscConfig+0xee>
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800210a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800210e:	6813      	ldr	r3, [r2, #0]
 8002110:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002114:	4318      	orrs	r0, r3
 8002116:	6010      	str	r0, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002118:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800211a:	6853      	ldr	r3, [r2, #4]
 800211c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002120:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002124:	6053      	str	r3, [r2, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002126:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8002128:	f7ff febe 	bl	8001ea8 <RCC_SetFlashLatencyFromMSIRange>
 800212c:	2800      	cmp	r0, #0
 800212e:	d0de      	beq.n	80020ee <HAL_RCC_OscConfig+0x11a>
            return HAL_ERROR;
 8002130:	2001      	movs	r0, #1
 8002132:	e2cf      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002134:	f7fe ffa4 	bl	8001080 <HAL_GetTick>
 8002138:	1b40      	subs	r0, r0, r5
 800213a:	2802      	cmp	r0, #2
 800213c:	f67f af6b 	bls.w	8002016 <HAL_RCC_OscConfig+0x42>
            return HAL_TIMEOUT;
 8002140:	2003      	movs	r0, #3
 8002142:	e2c7      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002144:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002148:	6813      	ldr	r3, [r2, #0]
 800214a:	f023 0301 	bic.w	r3, r3, #1
 800214e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002150:	f7fe ff96 	bl	8001080 <HAL_GetTick>
 8002154:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002156:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f013 0f02 	tst.w	r3, #2
 8002160:	f43f af6f 	beq.w	8002042 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002164:	f7fe ff8c 	bl	8001080 <HAL_GetTick>
 8002168:	1b40      	subs	r0, r0, r5
 800216a:	2802      	cmp	r0, #2
 800216c:	d9f3      	bls.n	8002156 <HAL_RCC_OscConfig+0x182>
            return HAL_TIMEOUT;
 800216e:	2003      	movs	r0, #3
 8002170:	e2b0      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8002172:	2a03      	cmp	r2, #3
 8002174:	f47f af78 	bne.w	8002068 <HAL_RCC_OscConfig+0x94>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002178:	6863      	ldr	r3, [r4, #4]
 800217a:	2b00      	cmp	r3, #0
 800217c:	f000 82a5 	beq.w	80026ca <HAL_RCC_OscConfig+0x6f6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002180:	6823      	ldr	r3, [r4, #0]
 8002182:	f013 0f02 	tst.w	r3, #2
 8002186:	d054      	beq.n	8002232 <HAL_RCC_OscConfig+0x25e>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002188:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800218c:	6893      	ldr	r3, [r2, #8]
 800218e:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002192:	68d2      	ldr	r2, [r2, #12]
 8002194:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002198:	2b04      	cmp	r3, #4
 800219a:	d033      	beq.n	8002204 <HAL_RCC_OscConfig+0x230>
 800219c:	2b0c      	cmp	r3, #12
 800219e:	d02f      	beq.n	8002200 <HAL_RCC_OscConfig+0x22c>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021a0:	68e3      	ldr	r3, [r4, #12]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d071      	beq.n	800228a <HAL_RCC_OscConfig+0x2b6>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80021a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021aa:	6813      	ldr	r3, [r2, #0]
 80021ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021b0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80021b2:	f7fe ff65 	bl	8001080 <HAL_GetTick>
 80021b6:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80021b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80021c2:	d12d      	bne.n	8002220 <HAL_RCC_OscConfig+0x24c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021c4:	f7fe ff5c 	bl	8001080 <HAL_GetTick>
 80021c8:	1b40      	subs	r0, r0, r5
 80021ca:	2802      	cmp	r0, #2
 80021cc:	d9f4      	bls.n	80021b8 <HAL_RCC_OscConfig+0x1e4>
            return HAL_TIMEOUT;
 80021ce:	2003      	movs	r0, #3
 80021d0:	e280      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80021d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021d6:	6813      	ldr	r3, [r2, #0]
 80021d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021dc:	6013      	str	r3, [r2, #0]
}
 80021de:	e74e      	b.n	800207e <HAL_RCC_OscConfig+0xaa>
        tickstart = HAL_GetTick();
 80021e0:	f7fe ff4e 	bl	8001080 <HAL_GetTick>
 80021e4:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80021e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80021f0:	d0c6      	beq.n	8002180 <HAL_RCC_OscConfig+0x1ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021f2:	f7fe ff45 	bl	8001080 <HAL_GetTick>
 80021f6:	1b40      	subs	r0, r0, r5
 80021f8:	2864      	cmp	r0, #100	@ 0x64
 80021fa:	d9f4      	bls.n	80021e6 <HAL_RCC_OscConfig+0x212>
            return HAL_TIMEOUT;
 80021fc:	2003      	movs	r0, #3
 80021fe:	e269      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8002200:	2a02      	cmp	r2, #2
 8002202:	d1cd      	bne.n	80021a0 <HAL_RCC_OscConfig+0x1cc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002204:	68e3      	ldr	r3, [r4, #12]
 8002206:	2b00      	cmp	r3, #0
 8002208:	f000 8261 	beq.w	80026ce <HAL_RCC_OscConfig+0x6fa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800220c:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800220e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002212:	6853      	ldr	r3, [r2, #4]
 8002214:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002218:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800221c:	6053      	str	r3, [r2, #4]
}
 800221e:	e008      	b.n	8002232 <HAL_RCC_OscConfig+0x25e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002220:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002222:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002226:	6853      	ldr	r3, [r2, #4]
 8002228:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800222c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002230:	6053      	str	r3, [r2, #4]
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002232:	6823      	ldr	r3, [r4, #0]
 8002234:	f013 0f18 	tst.w	r3, #24
 8002238:	f000 80de 	beq.w	80023f8 <HAL_RCC_OscConfig+0x424>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800223c:	6962      	ldr	r2, [r4, #20]
 800223e:	2a00      	cmp	r2, #0
 8002240:	f000 80a3 	beq.w	800238a <HAL_RCC_OscConfig+0x3b6>
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8002244:	f013 0f10 	tst.w	r3, #16
 8002248:	d070      	beq.n	800232c <HAL_RCC_OscConfig+0x358>
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800224a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800224e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002252:	f013 0f02 	tst.w	r3, #2
 8002256:	d12e      	bne.n	80022b6 <HAL_RCC_OscConfig+0x2e2>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8002258:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800225c:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8002260:	f043 0301 	orr.w	r3, r3, #1
 8002264:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
          tickstart = HAL_GetTick();
 8002268:	f7fe ff0a 	bl	8001080 <HAL_GetTick>
 800226c:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800226e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002272:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002276:	f013 0f02 	tst.w	r3, #2
 800227a:	d11c      	bne.n	80022b6 <HAL_RCC_OscConfig+0x2e2>
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800227c:	f7fe ff00 	bl	8001080 <HAL_GetTick>
 8002280:	1b40      	subs	r0, r0, r5
 8002282:	2802      	cmp	r0, #2
 8002284:	d9f3      	bls.n	800226e <HAL_RCC_OscConfig+0x29a>
              return HAL_TIMEOUT;
 8002286:	2003      	movs	r0, #3
 8002288:	e224      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800228a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800228e:	6813      	ldr	r3, [r2, #0]
 8002290:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002294:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002296:	f7fe fef3 	bl	8001080 <HAL_GetTick>
 800229a:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800229c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80022a6:	d0c4      	beq.n	8002232 <HAL_RCC_OscConfig+0x25e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022a8:	f7fe feea 	bl	8001080 <HAL_GetTick>
 80022ac:	1b40      	subs	r0, r0, r5
 80022ae:	2802      	cmp	r0, #2
 80022b0:	d9f4      	bls.n	800229c <HAL_RCC_OscConfig+0x2c8>
            return HAL_TIMEOUT;
 80022b2:	2003      	movs	r0, #3
 80022b4:	e20e      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80022b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022ba:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80022be:	f043 0304 	orr.w	r3, r3, #4
 80022c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 80022c6:	f7fe fedb 	bl	8001080 <HAL_GetTick>
 80022ca:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80022cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022d4:	f013 0f08 	tst.w	r3, #8
 80022d8:	d106      	bne.n	80022e8 <HAL_RCC_OscConfig+0x314>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80022da:	f7fe fed1 	bl	8001080 <HAL_GetTick>
 80022de:	1b40      	subs	r0, r0, r5
 80022e0:	2803      	cmp	r0, #3
 80022e2:	d9f3      	bls.n	80022cc <HAL_RCC_OscConfig+0x2f8>
            return HAL_TIMEOUT;
 80022e4:	2003      	movs	r0, #3
 80022e6:	e1f5      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80022e8:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80022ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022ee:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80022f2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80022f6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80022fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80022fe:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8002302:	f023 0301 	bic.w	r3, r3, #1
 8002306:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 800230a:	f7fe feb9 	bl	8001080 <HAL_GetTick>
 800230e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8002310:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002314:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002318:	f013 0f02 	tst.w	r3, #2
 800231c:	d06c      	beq.n	80023f8 <HAL_RCC_OscConfig+0x424>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800231e:	f7fe feaf 	bl	8001080 <HAL_GetTick>
 8002322:	1b40      	subs	r0, r0, r5
 8002324:	2802      	cmp	r0, #2
 8002326:	d9f3      	bls.n	8002310 <HAL_RCC_OscConfig+0x33c>
            return HAL_TIMEOUT;
 8002328:	2003      	movs	r0, #3
 800232a:	e1d3      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800232c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002330:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8002334:	f043 0301 	orr.w	r3, r3, #1
 8002338:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 800233c:	f7fe fea0 	bl	8001080 <HAL_GetTick>
 8002340:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8002342:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002346:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800234a:	f013 0f02 	tst.w	r3, #2
 800234e:	d106      	bne.n	800235e <HAL_RCC_OscConfig+0x38a>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002350:	f7fe fe96 	bl	8001080 <HAL_GetTick>
 8002354:	1b40      	subs	r0, r0, r5
 8002356:	2802      	cmp	r0, #2
 8002358:	d9f3      	bls.n	8002342 <HAL_RCC_OscConfig+0x36e>
            return HAL_TIMEOUT;
 800235a:	2003      	movs	r0, #3
 800235c:	e1ba      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800235e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002362:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8002366:	f023 0304 	bic.w	r3, r3, #4
 800236a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800236e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002372:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002376:	f013 0f08 	tst.w	r3, #8
 800237a:	d03d      	beq.n	80023f8 <HAL_RCC_OscConfig+0x424>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800237c:	f7fe fe80 	bl	8001080 <HAL_GetTick>
 8002380:	1b40      	subs	r0, r0, r5
 8002382:	2803      	cmp	r0, #3
 8002384:	d9f3      	bls.n	800236e <HAL_RCC_OscConfig+0x39a>
            return HAL_TIMEOUT;
 8002386:	2003      	movs	r0, #3
 8002388:	e1a4      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800238a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800238e:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8002392:	f023 0304 	bic.w	r3, r3, #4
 8002396:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800239a:	f7fe fe71 	bl	8001080 <HAL_GetTick>
 800239e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80023a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023a8:	f013 0f08 	tst.w	r3, #8
 80023ac:	d118      	bne.n	80023e0 <HAL_RCC_OscConfig+0x40c>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80023ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80023b2:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80023b6:	f023 0301 	bic.w	r3, r3, #1
 80023ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 80023be:	f7fe fe5f 	bl	8001080 <HAL_GetTick>
 80023c2:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80023c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023cc:	f013 0f02 	tst.w	r3, #2
 80023d0:	d012      	beq.n	80023f8 <HAL_RCC_OscConfig+0x424>
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80023d2:	f7fe fe55 	bl	8001080 <HAL_GetTick>
 80023d6:	1b40      	subs	r0, r0, r5
 80023d8:	2802      	cmp	r0, #2
 80023da:	d9f3      	bls.n	80023c4 <HAL_RCC_OscConfig+0x3f0>
          return HAL_TIMEOUT;
 80023dc:	2003      	movs	r0, #3
 80023de:	e179      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80023e0:	f7fe fe4e 	bl	8001080 <HAL_GetTick>
 80023e4:	1b40      	subs	r0, r0, r5
 80023e6:	2803      	cmp	r0, #3
 80023e8:	d9da      	bls.n	80023a0 <HAL_RCC_OscConfig+0x3cc>
          return HAL_TIMEOUT;
 80023ea:	2003      	movs	r0, #3
 80023ec:	e172      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
 80023ee:	bf00      	nop
 80023f0:	20000010 	.word	0x20000010
 80023f4:	2000000c 	.word	0x2000000c
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023f8:	6823      	ldr	r3, [r4, #0]
 80023fa:	f013 0f04 	tst.w	r3, #4
 80023fe:	d068      	beq.n	80024d2 <HAL_RCC_OscConfig+0x4fe>
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002400:	4bb7      	ldr	r3, [pc, #732]	@ (80026e0 <HAL_RCC_OscConfig+0x70c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002408:	d027      	beq.n	800245a <HAL_RCC_OscConfig+0x486>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800240a:	68a3      	ldr	r3, [r4, #8]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d035      	beq.n	800247c <HAL_RCC_OscConfig+0x4a8>
 8002410:	2b05      	cmp	r3, #5
 8002412:	d03c      	beq.n	800248e <HAL_RCC_OscConfig+0x4ba>
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002414:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002418:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800241c:	f022 0201 	bic.w	r2, r2, #1
 8002420:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002424:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8002428:	f022 0204 	bic.w	r2, r2, #4
 800242c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002430:	68a3      	ldr	r3, [r4, #8]
 8002432:	b3db      	cbz	r3, 80024ac <HAL_RCC_OscConfig+0x4d8>
      tickstart = HAL_GetTick();
 8002434:	f7fe fe24 	bl	8001080 <HAL_GetTick>
 8002438:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800243a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800243e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002442:	f013 0f02 	tst.w	r3, #2
 8002446:	d144      	bne.n	80024d2 <HAL_RCC_OscConfig+0x4fe>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002448:	f7fe fe1a 	bl	8001080 <HAL_GetTick>
 800244c:	1b40      	subs	r0, r0, r5
 800244e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002452:	4298      	cmp	r0, r3
 8002454:	d9f1      	bls.n	800243a <HAL_RCC_OscConfig+0x466>
          return HAL_TIMEOUT;
 8002456:	2003      	movs	r0, #3
 8002458:	e13c      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
      HAL_PWR_EnableBkUpAccess();
 800245a:	f7ff fcb5 	bl	8001dc8 <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 800245e:	f7fe fe0f 	bl	8001080 <HAL_GetTick>
 8002462:	4605      	mov	r5, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002464:	4b9e      	ldr	r3, [pc, #632]	@ (80026e0 <HAL_RCC_OscConfig+0x70c>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800246c:	d1cd      	bne.n	800240a <HAL_RCC_OscConfig+0x436>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800246e:	f7fe fe07 	bl	8001080 <HAL_GetTick>
 8002472:	1b40      	subs	r0, r0, r5
 8002474:	2802      	cmp	r0, #2
 8002476:	d9f5      	bls.n	8002464 <HAL_RCC_OscConfig+0x490>
          return HAL_TIMEOUT;
 8002478:	2003      	movs	r0, #3
 800247a:	e12b      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800247c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002480:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002484:	f043 0301 	orr.w	r3, r3, #1
 8002488:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800248c:	e7d0      	b.n	8002430 <HAL_RCC_OscConfig+0x45c>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800248e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002492:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8002496:	f042 0204 	orr.w	r2, r2, #4
 800249a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800249e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80024a2:	f042 0201 	orr.w	r2, r2, #1
 80024a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
}
 80024aa:	e7c1      	b.n	8002430 <HAL_RCC_OscConfig+0x45c>
      tickstart = HAL_GetTick();
 80024ac:	f7fe fde8 	bl	8001080 <HAL_GetTick>
 80024b0:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80024b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ba:	f013 0f02 	tst.w	r3, #2
 80024be:	d008      	beq.n	80024d2 <HAL_RCC_OscConfig+0x4fe>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024c0:	f7fe fdde 	bl	8001080 <HAL_GetTick>
 80024c4:	1b40      	subs	r0, r0, r5
 80024c6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80024ca:	4298      	cmp	r0, r3
 80024cc:	d9f1      	bls.n	80024b2 <HAL_RCC_OscConfig+0x4de>
          return HAL_TIMEOUT;
 80024ce:	2003      	movs	r0, #3
 80024d0:	e100      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80024d2:	6823      	ldr	r3, [r4, #0]
 80024d4:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80024d8:	d033      	beq.n	8002542 <HAL_RCC_OscConfig+0x56e>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80024da:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80024dc:	b1c3      	cbz	r3, 8002510 <HAL_RCC_OscConfig+0x53c>
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80024de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80024e2:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 80024e6:	f043 0301 	orr.w	r3, r3, #1
 80024ea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80024ee:	f7fe fdc7 	bl	8001080 <HAL_GetTick>
 80024f2:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80024f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80024fc:	f013 0f02 	tst.w	r3, #2
 8002500:	d11f      	bne.n	8002542 <HAL_RCC_OscConfig+0x56e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002502:	f7fe fdbd 	bl	8001080 <HAL_GetTick>
 8002506:	1b40      	subs	r0, r0, r5
 8002508:	2802      	cmp	r0, #2
 800250a:	d9f3      	bls.n	80024f4 <HAL_RCC_OscConfig+0x520>
          return HAL_TIMEOUT;
 800250c:	2003      	movs	r0, #3
 800250e:	e0e1      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8002510:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002514:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8002518:	f023 0301 	bic.w	r3, r3, #1
 800251c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8002520:	f7fe fdae 	bl	8001080 <HAL_GetTick>
 8002524:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8002526:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800252a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800252e:	f013 0f02 	tst.w	r3, #2
 8002532:	d006      	beq.n	8002542 <HAL_RCC_OscConfig+0x56e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002534:	f7fe fda4 	bl	8001080 <HAL_GetTick>
 8002538:	1b40      	subs	r0, r0, r5
 800253a:	2802      	cmp	r0, #2
 800253c:	d9f3      	bls.n	8002526 <HAL_RCC_OscConfig+0x552>
          return HAL_TIMEOUT;
 800253e:	2003      	movs	r0, #3
 8002540:	e0c8      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002542:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002544:	2b00      	cmp	r3, #0
 8002546:	f000 80c4 	beq.w	80026d2 <HAL_RCC_OscConfig+0x6fe>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800254a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800254e:	6891      	ldr	r1, [r2, #8]
 8002550:	f001 010c 	and.w	r1, r1, #12
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8002554:	68d2      	ldr	r2, [r2, #12]
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002556:	2b02      	cmp	r3, #2
 8002558:	d019      	beq.n	800258e <HAL_RCC_OscConfig+0x5ba>
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800255a:	290c      	cmp	r1, #12
 800255c:	f000 80bd 	beq.w	80026da <HAL_RCC_OscConfig+0x706>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002560:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002564:	6813      	ldr	r3, [r2, #0]
 8002566:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800256a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800256c:	f7fe fd88 	bl	8001080 <HAL_GetTick>
 8002570:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002572:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800257c:	f000 8097 	beq.w	80026ae <HAL_RCC_OscConfig+0x6da>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002580:	f7fe fd7e 	bl	8001080 <HAL_GetTick>
 8002584:	1b00      	subs	r0, r0, r4
 8002586:	2802      	cmp	r0, #2
 8002588:	d9f3      	bls.n	8002572 <HAL_RCC_OscConfig+0x59e>
            return HAL_TIMEOUT;
 800258a:	2003      	movs	r0, #3
 800258c:	e0a2      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800258e:	f002 0303 	and.w	r3, r2, #3
 8002592:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8002594:	4283      	cmp	r3, r0
 8002596:	d00a      	beq.n	80025ae <HAL_RCC_OscConfig+0x5da>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002598:	290c      	cmp	r1, #12
 800259a:	f000 809c 	beq.w	80026d6 <HAL_RCC_OscConfig+0x702>
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800259e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 80025a8:	d022      	beq.n	80025f0 <HAL_RCC_OscConfig+0x61c>
            return HAL_ERROR;
 80025aa:	2001      	movs	r0, #1
 80025ac:	e092      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80025ae:	f002 0370 	and.w	r3, r2, #112	@ 0x70
 80025b2:	6b60      	ldr	r0, [r4, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025b4:	4283      	cmp	r3, r0
 80025b6:	d1ef      	bne.n	8002598 <HAL_RCC_OscConfig+0x5c4>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80025b8:	f3c2 2306 	ubfx	r3, r2, #8, #7
 80025bc:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80025be:	4283      	cmp	r3, r0
 80025c0:	d1ea      	bne.n	8002598 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80025c2:	f402 1378 	and.w	r3, r2, #4063232	@ 0x3e0000
 80025c6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80025c8:	4283      	cmp	r3, r0
 80025ca:	d1e5      	bne.n	8002598 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80025cc:	f002 6360 	and.w	r3, r2, #234881024	@ 0xe000000
 80025d0:	6c20      	ldr	r0, [r4, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80025d2:	4283      	cmp	r3, r0
 80025d4:	d1e0      	bne.n	8002598 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80025d6:	f002 4260 	and.w	r2, r2, #3758096384	@ 0xe0000000
 80025da:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80025dc:	429a      	cmp	r2, r3
 80025de:	d1db      	bne.n	8002598 <HAL_RCC_OscConfig+0x5c4>
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80025ea:	d044      	beq.n	8002676 <HAL_RCC_OscConfig+0x6a2>
  return HAL_OK;
 80025ec:	2000      	movs	r0, #0
 80025ee:	e071      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
 80025f0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025f4:	6813      	ldr	r3, [r2, #0]
 80025f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025fa:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 80025fc:	f7fe fd40 	bl	8001080 <HAL_GetTick>
 8002600:	4605      	mov	r5, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002602:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800260c:	d006      	beq.n	800261c <HAL_RCC_OscConfig+0x648>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800260e:	f7fe fd37 	bl	8001080 <HAL_GetTick>
 8002612:	1b40      	subs	r0, r0, r5
 8002614:	2802      	cmp	r0, #2
 8002616:	d9f4      	bls.n	8002602 <HAL_RCC_OscConfig+0x62e>
                return HAL_TIMEOUT;
 8002618:	2003      	movs	r0, #3
 800261a:	e05b      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800261c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002620:	68d3      	ldr	r3, [r2, #12]
 8002622:	4930      	ldr	r1, [pc, #192]	@ (80026e4 <HAL_RCC_OscConfig+0x710>)
 8002624:	4019      	ands	r1, r3
 8002626:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002628:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800262a:	4303      	orrs	r3, r0
 800262c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800262e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002632:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8002634:	4303      	orrs	r3, r0
 8002636:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8002638:	4303      	orrs	r3, r0
 800263a:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 800263c:	4303      	orrs	r3, r0
 800263e:	4319      	orrs	r1, r3
 8002640:	60d1      	str	r1, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002642:	6813      	ldr	r3, [r2, #0]
 8002644:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002648:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800264a:	68d3      	ldr	r3, [r2, #12]
 800264c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002650:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 8002652:	f7fe fd15 	bl	8001080 <HAL_GetTick>
 8002656:	4604      	mov	r4, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002658:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002662:	d106      	bne.n	8002672 <HAL_RCC_OscConfig+0x69e>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002664:	f7fe fd0c 	bl	8001080 <HAL_GetTick>
 8002668:	1b00      	subs	r0, r0, r4
 800266a:	2802      	cmp	r0, #2
 800266c:	d9f4      	bls.n	8002658 <HAL_RCC_OscConfig+0x684>
                return HAL_TIMEOUT;
 800266e:	2003      	movs	r0, #3
 8002670:	e030      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 8002672:	2000      	movs	r0, #0
 8002674:	e02e      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
 8002676:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8002680:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002682:	68da      	ldr	r2, [r3, #12]
 8002684:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002688:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 800268a:	f7fe fcf9 	bl	8001080 <HAL_GetTick>
 800268e:	4604      	mov	r4, r0
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002690:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800269a:	d106      	bne.n	80026aa <HAL_RCC_OscConfig+0x6d6>
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800269c:	f7fe fcf0 	bl	8001080 <HAL_GetTick>
 80026a0:	1b03      	subs	r3, r0, r4
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d9f4      	bls.n	8002690 <HAL_RCC_OscConfig+0x6bc>
              return HAL_TIMEOUT;
 80026a6:	2003      	movs	r0, #3
 80026a8:	e014      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 80026aa:	2000      	movs	r0, #0
 80026ac:	e012      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80026ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026b2:	68d1      	ldr	r1, [r2, #12]
 80026b4:	4b0c      	ldr	r3, [pc, #48]	@ (80026e8 <HAL_RCC_OscConfig+0x714>)
 80026b6:	400b      	ands	r3, r1
 80026b8:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 80026ba:	2000      	movs	r0, #0
 80026bc:	e00a      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
    return HAL_ERROR;
 80026be:	2001      	movs	r0, #1
}
 80026c0:	4770      	bx	lr
        return HAL_ERROR;
 80026c2:	2001      	movs	r0, #1
 80026c4:	e006      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
            return HAL_ERROR;
 80026c6:	2001      	movs	r0, #1
 80026c8:	e004      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 80026ca:	2001      	movs	r0, #1
 80026cc:	e002      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 80026ce:	2001      	movs	r0, #1
 80026d0:	e000      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 80026d2:	2000      	movs	r0, #0
}
 80026d4:	bd38      	pop	{r3, r4, r5, pc}
          return HAL_ERROR;
 80026d6:	2001      	movs	r0, #1
 80026d8:	e7fc      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 80026da:	2001      	movs	r0, #1
 80026dc:	e7fa      	b.n	80026d4 <HAL_RCC_OscConfig+0x700>
 80026de:	bf00      	nop
 80026e0:	58000400 	.word	0x58000400
 80026e4:	11c1808c 	.word	0x11c1808c
 80026e8:	eefefffc 	.word	0xeefefffc

080026ec <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80026ec:	2800      	cmp	r0, #0
 80026ee:	f000 8127 	beq.w	8002940 <HAL_RCC_ClockConfig+0x254>
{
 80026f2:	b570      	push	{r4, r5, r6, lr}
 80026f4:	460c      	mov	r4, r1
 80026f6:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026f8:	4b93      	ldr	r3, [pc, #588]	@ (8002948 <HAL_RCC_ClockConfig+0x25c>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0307 	and.w	r3, r3, #7
 8002700:	428b      	cmp	r3, r1
 8002702:	d32d      	bcc.n	8002760 <HAL_RCC_ClockConfig+0x74>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002704:	682b      	ldr	r3, [r5, #0]
 8002706:	f013 0f02 	tst.w	r3, #2
 800270a:	d13f      	bne.n	800278c <HAL_RCC_ClockConfig+0xa0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800270c:	682b      	ldr	r3, [r5, #0]
 800270e:	f013 0f20 	tst.w	r3, #32
 8002712:	d153      	bne.n	80027bc <HAL_RCC_ClockConfig+0xd0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002714:	682b      	ldr	r3, [r5, #0]
 8002716:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800271a:	d16a      	bne.n	80027f2 <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800271c:	682b      	ldr	r3, [r5, #0]
 800271e:	f013 0f04 	tst.w	r3, #4
 8002722:	f040 8083 	bne.w	800282c <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002726:	682b      	ldr	r3, [r5, #0]
 8002728:	f013 0f08 	tst.w	r3, #8
 800272c:	f040 8097 	bne.w	800285e <HAL_RCC_ClockConfig+0x172>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002730:	682b      	ldr	r3, [r5, #0]
 8002732:	f013 0f01 	tst.w	r3, #1
 8002736:	f000 80de 	beq.w	80028f6 <HAL_RCC_ClockConfig+0x20a>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800273a:	686b      	ldr	r3, [r5, #4]
 800273c:	2b02      	cmp	r3, #2
 800273e:	f000 80a8 	beq.w	8002892 <HAL_RCC_ClockConfig+0x1a6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002742:	2b03      	cmp	r3, #3
 8002744:	f000 80ad 	beq.w	80028a2 <HAL_RCC_ClockConfig+0x1b6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002748:	2b00      	cmp	r3, #0
 800274a:	f040 80b2 	bne.w	80028b2 <HAL_RCC_ClockConfig+0x1c6>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800274e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002752:	6812      	ldr	r2, [r2, #0]
 8002754:	f012 0f02 	tst.w	r2, #2
 8002758:	f040 80b1 	bne.w	80028be <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 800275c:	2001      	movs	r0, #1
 800275e:	e0ee      	b.n	800293e <HAL_RCC_ClockConfig+0x252>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002760:	4a79      	ldr	r2, [pc, #484]	@ (8002948 <HAL_RCC_ClockConfig+0x25c>)
 8002762:	6813      	ldr	r3, [r2, #0]
 8002764:	f023 0307 	bic.w	r3, r3, #7
 8002768:	430b      	orrs	r3, r1
 800276a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800276c:	f7fe fc88 	bl	8001080 <HAL_GetTick>
 8002770:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002772:	4b75      	ldr	r3, [pc, #468]	@ (8002948 <HAL_RCC_ClockConfig+0x25c>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	42a3      	cmp	r3, r4
 800277c:	d0c2      	beq.n	8002704 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800277e:	f7fe fc7f 	bl	8001080 <HAL_GetTick>
 8002782:	1b80      	subs	r0, r0, r6
 8002784:	2802      	cmp	r0, #2
 8002786:	d9f4      	bls.n	8002772 <HAL_RCC_ClockConfig+0x86>
        return HAL_TIMEOUT;
 8002788:	2003      	movs	r0, #3
 800278a:	e0d8      	b.n	800293e <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800278c:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800278e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002792:	688a      	ldr	r2, [r1, #8]
 8002794:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8002798:	4313      	orrs	r3, r2
 800279a:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800279c:	f7fe fc70 	bl	8001080 <HAL_GetTick>
 80027a0:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80027a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80027ac:	d1ae      	bne.n	800270c <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80027ae:	f7fe fc67 	bl	8001080 <HAL_GetTick>
 80027b2:	1b80      	subs	r0, r0, r6
 80027b4:	2802      	cmp	r0, #2
 80027b6:	d9f4      	bls.n	80027a2 <HAL_RCC_ClockConfig+0xb6>
        return HAL_TIMEOUT;
 80027b8:	2003      	movs	r0, #3
 80027ba:	e0c0      	b.n	800293e <HAL_RCC_ClockConfig+0x252>
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80027bc:	696b      	ldr	r3, [r5, #20]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80027be:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80027c2:	f8d1 2108 	ldr.w	r2, [r1, #264]	@ 0x108
 80027c6:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80027ca:	4313      	orrs	r3, r2
 80027cc:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
    tickstart = HAL_GetTick();
 80027d0:	f7fe fc56 	bl	8001080 <HAL_GetTick>
 80027d4:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80027d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027da:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80027de:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80027e2:	d197      	bne.n	8002714 <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80027e4:	f7fe fc4c 	bl	8001080 <HAL_GetTick>
 80027e8:	1b80      	subs	r0, r0, r6
 80027ea:	2802      	cmp	r0, #2
 80027ec:	d9f3      	bls.n	80027d6 <HAL_RCC_ClockConfig+0xea>
        return HAL_TIMEOUT;
 80027ee:	2003      	movs	r0, #3
 80027f0:	e0a5      	b.n	800293e <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80027f2:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80027f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027f8:	f8d2 3108 	ldr.w	r3, [r2, #264]	@ 0x108
 80027fc:	f023 030f 	bic.w	r3, r3, #15
 8002800:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 8002804:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
    tickstart = HAL_GetTick();
 8002808:	f7fe fc3a 	bl	8001080 <HAL_GetTick>
 800280c:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800280e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002812:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002816:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800281a:	f47f af7f 	bne.w	800271c <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800281e:	f7fe fc2f 	bl	8001080 <HAL_GetTick>
 8002822:	1b80      	subs	r0, r0, r6
 8002824:	2802      	cmp	r0, #2
 8002826:	d9f2      	bls.n	800280e <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 8002828:	2003      	movs	r0, #3
 800282a:	e088      	b.n	800293e <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800282c:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800282e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002832:	688a      	ldr	r2, [r1, #8]
 8002834:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002838:	4313      	orrs	r3, r2
 800283a:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800283c:	f7fe fc20 	bl	8001080 <HAL_GetTick>
 8002840:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002842:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800284c:	f47f af6b 	bne.w	8002726 <HAL_RCC_ClockConfig+0x3a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002850:	f7fe fc16 	bl	8001080 <HAL_GetTick>
 8002854:	1b80      	subs	r0, r0, r6
 8002856:	2802      	cmp	r0, #2
 8002858:	d9f3      	bls.n	8002842 <HAL_RCC_ClockConfig+0x156>
        return HAL_TIMEOUT;
 800285a:	2003      	movs	r0, #3
 800285c:	e06f      	b.n	800293e <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800285e:	6929      	ldr	r1, [r5, #16]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002860:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002864:	6893      	ldr	r3, [r2, #8]
 8002866:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800286a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800286e:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8002870:	f7fe fc06 	bl	8001080 <HAL_GetTick>
 8002874:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002876:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8002880:	f47f af56 	bne.w	8002730 <HAL_RCC_ClockConfig+0x44>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002884:	f7fe fbfc 	bl	8001080 <HAL_GetTick>
 8002888:	1b80      	subs	r0, r0, r6
 800288a:	2802      	cmp	r0, #2
 800288c:	d9f3      	bls.n	8002876 <HAL_RCC_ClockConfig+0x18a>
        return HAL_TIMEOUT;
 800288e:	2003      	movs	r0, #3
 8002890:	e055      	b.n	800293e <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002892:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002896:	6812      	ldr	r2, [r2, #0]
 8002898:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800289c:	d10f      	bne.n	80028be <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 800289e:	2001      	movs	r0, #1
 80028a0:	e04d      	b.n	800293e <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80028a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028a6:	6812      	ldr	r2, [r2, #0]
 80028a8:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80028ac:	d107      	bne.n	80028be <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 80028ae:	2001      	movs	r0, #1
 80028b0:	e045      	b.n	800293e <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80028b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028b6:	6812      	ldr	r2, [r2, #0]
 80028b8:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80028bc:	d042      	beq.n	8002944 <HAL_RCC_ClockConfig+0x258>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80028be:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028c2:	688a      	ldr	r2, [r1, #8]
 80028c4:	f022 0203 	bic.w	r2, r2, #3
 80028c8:	4313      	orrs	r3, r2
 80028ca:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80028cc:	f7fe fbd8 	bl	8001080 <HAL_GetTick>
 80028d0:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80028d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f003 030c 	and.w	r3, r3, #12
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028dc:	686a      	ldr	r2, [r5, #4]
 80028de:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80028e2:	d008      	beq.n	80028f6 <HAL_RCC_ClockConfig+0x20a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028e4:	f7fe fbcc 	bl	8001080 <HAL_GetTick>
 80028e8:	1b80      	subs	r0, r0, r6
 80028ea:	f241 3388 	movw	r3, #5000	@ 0x1388
 80028ee:	4298      	cmp	r0, r3
 80028f0:	d9ef      	bls.n	80028d2 <HAL_RCC_ClockConfig+0x1e6>
        return HAL_TIMEOUT;
 80028f2:	2003      	movs	r0, #3
 80028f4:	e023      	b.n	800293e <HAL_RCC_ClockConfig+0x252>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028f6:	4b14      	ldr	r3, [pc, #80]	@ (8002948 <HAL_RCC_ClockConfig+0x25c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	42a3      	cmp	r3, r4
 8002900:	d915      	bls.n	800292e <HAL_RCC_ClockConfig+0x242>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002902:	4a11      	ldr	r2, [pc, #68]	@ (8002948 <HAL_RCC_ClockConfig+0x25c>)
 8002904:	6813      	ldr	r3, [r2, #0]
 8002906:	f023 0307 	bic.w	r3, r3, #7
 800290a:	4323      	orrs	r3, r4
 800290c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800290e:	f7fe fbb7 	bl	8001080 <HAL_GetTick>
 8002912:	4605      	mov	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002914:	4b0c      	ldr	r3, [pc, #48]	@ (8002948 <HAL_RCC_ClockConfig+0x25c>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0307 	and.w	r3, r3, #7
 800291c:	42a3      	cmp	r3, r4
 800291e:	d006      	beq.n	800292e <HAL_RCC_ClockConfig+0x242>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002920:	f7fe fbae 	bl	8001080 <HAL_GetTick>
 8002924:	1b40      	subs	r0, r0, r5
 8002926:	2802      	cmp	r0, #2
 8002928:	d9f4      	bls.n	8002914 <HAL_RCC_ClockConfig+0x228>
        return HAL_TIMEOUT;
 800292a:	2003      	movs	r0, #3
 800292c:	e007      	b.n	800293e <HAL_RCC_ClockConfig+0x252>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800292e:	f7ff fb41 	bl	8001fb4 <HAL_RCC_GetHCLKFreq>
 8002932:	4b06      	ldr	r3, [pc, #24]	@ (800294c <HAL_RCC_ClockConfig+0x260>)
 8002934:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(HAL_GetTickPrio());
 8002936:	f7fe fba9 	bl	800108c <HAL_GetTickPrio>
 800293a:	f7fe fb57 	bl	8000fec <HAL_InitTick>
}
 800293e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002940:	2001      	movs	r0, #1
}
 8002942:	4770      	bx	lr
        return HAL_ERROR;
 8002944:	2001      	movs	r0, #1
 8002946:	e7fa      	b.n	800293e <HAL_RCC_ClockConfig+0x252>
 8002948:	58004000 	.word	0x58004000
 800294c:	20000010 	.word	0x20000010

08002950 <HAL_RCC_GetPCLK1Freq>:
{
 8002950:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002952:	f7ff fb2f 	bl	8001fb4 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002956:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002960:	4a03      	ldr	r2, [pc, #12]	@ (8002970 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002962:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002966:	f003 031f 	and.w	r3, r3, #31
}
 800296a:	40d8      	lsrs	r0, r3
 800296c:	bd08      	pop	{r3, pc}
 800296e:	bf00      	nop
 8002970:	08005614 	.word	0x08005614

08002974 <HAL_RCC_GetPCLK2Freq>:
{
 8002974:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002976:	f7ff fb1d 	bl	8001fb4 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800297a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002984:	4a03      	ldr	r2, [pc, #12]	@ (8002994 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800298a:	f003 031f 	and.w	r3, r3, #31
}
 800298e:	40d8      	lsrs	r0, r3
 8002990:	bd08      	pop	{r3, pc}
 8002992:	bf00      	nop
 8002994:	08005614 	.word	0x08005614

08002998 <LL_RCC_SetI2CClockSource>:
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002998:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800299c:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 80029a0:	0902      	lsrs	r2, r0, #4
 80029a2:	f402 227f 	and.w	r2, r2, #1044480	@ 0xff000
 80029a6:	ea23 0302 	bic.w	r3, r3, r2
 80029aa:	0100      	lsls	r0, r0, #4
 80029ac:	f400 207f 	and.w	r0, r0, #1044480	@ 0xff000
 80029b0:	4303      	orrs	r3, r0
 80029b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80029b6:	4770      	bx	lr

080029b8 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80029b8:	b570      	push	{r4, r5, r6, lr}
 80029ba:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80029bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80029c0:	6813      	ldr	r3, [r2, #0]
 80029c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80029c6:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80029c8:	f7fe fb5a 	bl	8001080 <HAL_GetTick>
 80029cc:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80029ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80029d8:	d006      	beq.n	80029e8 <RCCEx_PLLSAI1_ConfigNP+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80029da:	f7fe fb51 	bl	8001080 <HAL_GetTick>
 80029de:	1b00      	subs	r0, r0, r4
 80029e0:	2802      	cmp	r0, #2
 80029e2:	d9f4      	bls.n	80029ce <RCCEx_PLLSAI1_ConfigNP+0x16>
    {
      status = HAL_TIMEOUT;
 80029e4:	2403      	movs	r4, #3
 80029e6:	e000      	b.n	80029ea <RCCEx_PLLSAI1_ConfigNP+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 80029e8:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 80029ea:	b10c      	cbz	r4, 80029f0 <RCCEx_PLLSAI1_ConfigNP+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 80029ec:	4620      	mov	r0, r4
 80029ee:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80029f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029f4:	691a      	ldr	r2, [r3, #16]
 80029f6:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 80029fa:	6829      	ldr	r1, [r5, #0]
 80029fc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002a00:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8002a02:	691a      	ldr	r2, [r3, #16]
 8002a04:	f422 1278 	bic.w	r2, r2, #4063232	@ 0x3e0000
 8002a08:	6869      	ldr	r1, [r5, #4]
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002a14:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002a16:	f7fe fb33 	bl	8001080 <HAL_GetTick>
 8002a1a:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002a1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002a26:	d105      	bne.n	8002a34 <RCCEx_PLLSAI1_ConfigNP+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a28:	f7fe fb2a 	bl	8001080 <HAL_GetTick>
 8002a2c:	1b80      	subs	r0, r0, r6
 8002a2e:	2802      	cmp	r0, #2
 8002a30:	d9f4      	bls.n	8002a1c <RCCEx_PLLSAI1_ConfigNP+0x64>
        status = HAL_TIMEOUT;
 8002a32:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8002a34:	2c00      	cmp	r4, #0
 8002a36:	d1d9      	bne.n	80029ec <RCCEx_PLLSAI1_ConfigNP+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002a38:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a3c:	6913      	ldr	r3, [r2, #16]
 8002a3e:	6929      	ldr	r1, [r5, #16]
 8002a40:	430b      	orrs	r3, r1
 8002a42:	6113      	str	r3, [r2, #16]
 8002a44:	e7d2      	b.n	80029ec <RCCEx_PLLSAI1_ConfigNP+0x34>

08002a46 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002a46:	b570      	push	{r4, r5, r6, lr}
 8002a48:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002a4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a4e:	6813      	ldr	r3, [r2, #0]
 8002a50:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002a54:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002a56:	f7fe fb13 	bl	8001080 <HAL_GetTick>
 8002a5a:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002a5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002a66:	d006      	beq.n	8002a76 <RCCEx_PLLSAI1_ConfigNQ+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a68:	f7fe fb0a 	bl	8001080 <HAL_GetTick>
 8002a6c:	1b00      	subs	r0, r0, r4
 8002a6e:	2802      	cmp	r0, #2
 8002a70:	d9f4      	bls.n	8002a5c <RCCEx_PLLSAI1_ConfigNQ+0x16>
    {
      status = HAL_TIMEOUT;
 8002a72:	2403      	movs	r4, #3
 8002a74:	e000      	b.n	8002a78 <RCCEx_PLLSAI1_ConfigNQ+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 8002a76:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 8002a78:	b10c      	cbz	r4, 8002a7e <RCCEx_PLLSAI1_ConfigNQ+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8002a7a:	4620      	mov	r0, r4
 8002a7c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002a7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a82:	691a      	ldr	r2, [r3, #16]
 8002a84:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8002a88:	6829      	ldr	r1, [r5, #0]
 8002a8a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002a8e:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8002a90:	691a      	ldr	r2, [r3, #16]
 8002a92:	f022 6260 	bic.w	r2, r2, #234881024	@ 0xe000000
 8002a96:	68a9      	ldr	r1, [r5, #8]
 8002a98:	430a      	orrs	r2, r1
 8002a9a:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002aa2:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002aa4:	f7fe faec 	bl	8001080 <HAL_GetTick>
 8002aa8:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002aaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002ab4:	d105      	bne.n	8002ac2 <RCCEx_PLLSAI1_ConfigNQ+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ab6:	f7fe fae3 	bl	8001080 <HAL_GetTick>
 8002aba:	1b80      	subs	r0, r0, r6
 8002abc:	2802      	cmp	r0, #2
 8002abe:	d9f4      	bls.n	8002aaa <RCCEx_PLLSAI1_ConfigNQ+0x64>
        status = HAL_TIMEOUT;
 8002ac0:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8002ac2:	2c00      	cmp	r4, #0
 8002ac4:	d1d9      	bne.n	8002a7a <RCCEx_PLLSAI1_ConfigNQ+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002ac6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002aca:	6913      	ldr	r3, [r2, #16]
 8002acc:	6929      	ldr	r1, [r5, #16]
 8002ace:	430b      	orrs	r3, r1
 8002ad0:	6113      	str	r3, [r2, #16]
 8002ad2:	e7d2      	b.n	8002a7a <RCCEx_PLLSAI1_ConfigNQ+0x34>

08002ad4 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002ad4:	b570      	push	{r4, r5, r6, lr}
 8002ad6:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002ad8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002adc:	6813      	ldr	r3, [r2, #0]
 8002ade:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002ae2:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002ae4:	f7fe facc 	bl	8001080 <HAL_GetTick>
 8002ae8:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002aea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002af4:	d006      	beq.n	8002b04 <RCCEx_PLLSAI1_ConfigNR+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002af6:	f7fe fac3 	bl	8001080 <HAL_GetTick>
 8002afa:	1b00      	subs	r0, r0, r4
 8002afc:	2802      	cmp	r0, #2
 8002afe:	d9f4      	bls.n	8002aea <RCCEx_PLLSAI1_ConfigNR+0x16>
    {
      status = HAL_TIMEOUT;
 8002b00:	2403      	movs	r4, #3
 8002b02:	e000      	b.n	8002b06 <RCCEx_PLLSAI1_ConfigNR+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 8002b04:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 8002b06:	b10c      	cbz	r4, 8002b0c <RCCEx_PLLSAI1_ConfigNR+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8002b08:	4620      	mov	r0, r4
 8002b0a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002b0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b10:	691a      	ldr	r2, [r3, #16]
 8002b12:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8002b16:	6829      	ldr	r1, [r5, #0]
 8002b18:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002b1c:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8002b1e:	691a      	ldr	r2, [r3, #16]
 8002b20:	f022 4260 	bic.w	r2, r2, #3758096384	@ 0xe0000000
 8002b24:	68e9      	ldr	r1, [r5, #12]
 8002b26:	430a      	orrs	r2, r1
 8002b28:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002b30:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002b32:	f7fe faa5 	bl	8001080 <HAL_GetTick>
 8002b36:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002b38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002b42:	d105      	bne.n	8002b50 <RCCEx_PLLSAI1_ConfigNR+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b44:	f7fe fa9c 	bl	8001080 <HAL_GetTick>
 8002b48:	1b80      	subs	r0, r0, r6
 8002b4a:	2802      	cmp	r0, #2
 8002b4c:	d9f4      	bls.n	8002b38 <RCCEx_PLLSAI1_ConfigNR+0x64>
        status = HAL_TIMEOUT;
 8002b4e:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8002b50:	2c00      	cmp	r4, #0
 8002b52:	d1d9      	bne.n	8002b08 <RCCEx_PLLSAI1_ConfigNR+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002b54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b58:	6913      	ldr	r3, [r2, #16]
 8002b5a:	6929      	ldr	r1, [r5, #16]
 8002b5c:	430b      	orrs	r3, r1
 8002b5e:	6113      	str	r3, [r2, #16]
 8002b60:	e7d2      	b.n	8002b08 <RCCEx_PLLSAI1_ConfigNR+0x34>

08002b62 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002b62:	b570      	push	{r4, r5, r6, lr}
 8002b64:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b66:	6803      	ldr	r3, [r0, #0]
 8002b68:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002b6c:	d02f      	beq.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch (PeriphClkInit->Sai1ClockSelection)
 8002b6e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8002b70:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b74:	d014      	beq.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8002b76:	d80a      	bhi.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x2c>
 8002b78:	b933      	cbnz	r3, 8002b88 <HAL_RCCEx_PeriphCLKConfig+0x26>
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8002b7a:	3004      	adds	r0, #4
 8002b7c:	f7ff ff1c 	bl	80029b8 <RCCEx_PLLSAI1_ConfigNP>
    if (ret == HAL_OK)
 8002b80:	4606      	mov	r6, r0
 8002b82:	b1a0      	cbz	r0, 8002bae <HAL_RCCEx_PeriphCLKConfig+0x4c>
      status = ret;
 8002b84:	4605      	mov	r5, r0
 8002b86:	e024      	b.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch (PeriphClkInit->Sai1ClockSelection)
 8002b88:	2501      	movs	r5, #1
 8002b8a:	462e      	mov	r6, r5
 8002b8c:	e021      	b.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8002b8e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002b92:	d018      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002b94:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002b98:	d017      	beq.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x68>
 8002b9a:	2501      	movs	r5, #1
 8002b9c:	462e      	mov	r6, r5
 8002b9e:	e018      	b.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8002ba0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ba4:	68d3      	ldr	r3, [r2, #12]
 8002ba6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002baa:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8002bac:	2600      	movs	r6, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8002bb0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002bb4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002bb8:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002bc2:	2500      	movs	r5, #0
}
 8002bc4:	e005      	b.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch (PeriphClkInit->Sai1ClockSelection)
 8002bc6:	2600      	movs	r6, #0
 8002bc8:	e7f1      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x4c>
 8002bca:	2600      	movs	r6, #0
 8002bcc:	e7ef      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x4c>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002bce:	2500      	movs	r5, #0
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8002bd0:	462e      	mov	r6, r5
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002bd2:	6823      	ldr	r3, [r4, #0]
 8002bd4:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8002bd8:	d00a      	beq.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x8e>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002bda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bde:	f8d3 5090 	ldr.w	r5, [r3, #144]	@ 0x90
 8002be2:	f405 7540 	and.w	r5, r5, #768	@ 0x300
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8002be6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002be8:	42ab      	cmp	r3, r5
 8002bea:	f040 80b7 	bne.w	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      status = ret;
 8002bee:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002bf0:	6823      	ldr	r3, [r4, #0]
 8002bf2:	f013 0f01 	tst.w	r3, #1
 8002bf6:	d009      	beq.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0xaa>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002bf8:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8002bfa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002bfe:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002c02:	f022 0203 	bic.w	r2, r2, #3
 8002c06:	4313      	orrs	r3, r2
 8002c08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c0c:	6823      	ldr	r3, [r4, #0]
 8002c0e:	f013 0f02 	tst.w	r3, #2
 8002c12:	d009      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c14:	69e3      	ldr	r3, [r4, #28]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002c16:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c1a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002c1e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002c22:	4313      	orrs	r3, r2
 8002c24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c28:	6823      	ldr	r3, [r4, #0]
 8002c2a:	f013 0f10 	tst.w	r3, #16
 8002c2e:	d00c      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0xe8>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c30:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002c32:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c36:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002c3a:	0c08      	lsrs	r0, r1, #16
 8002c3c:	0400      	lsls	r0, r0, #16
 8002c3e:	ea23 0300 	bic.w	r3, r3, r0
 8002c42:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002c46:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c4a:	6823      	ldr	r3, [r4, #0]
 8002c4c:	f013 0f20 	tst.w	r3, #32
 8002c50:	d00c      	beq.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x10a>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c52:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002c54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c58:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002c5c:	0c08      	lsrs	r0, r1, #16
 8002c5e:	0400      	lsls	r0, r0, #16
 8002c60:	ea23 0300 	bic.w	r3, r3, r0
 8002c64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002c68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c6c:	6823      	ldr	r3, [r4, #0]
 8002c6e:	f013 0f04 	tst.w	r3, #4
 8002c72:	f040 80b4 	bne.w	8002dde <HAL_RCCEx_PeriphCLKConfig+0x27c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c76:	6823      	ldr	r3, [r4, #0]
 8002c78:	f013 0f08 	tst.w	r3, #8
 8002c7c:	f040 80b3 	bne.w	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x284>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c80:	6823      	ldr	r3, [r4, #0]
 8002c82:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002c86:	d013      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c88:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8002c8a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c8e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002c92:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8002c96:	4313      	orrs	r3, r2
 8002c98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002c9c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002c9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ca2:	f000 80a4 	beq.w	8002dee <HAL_RCCEx_PeriphCLKConfig+0x28c>
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002ca6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002ca8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002cac:	f000 80a4 	beq.w	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x296>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002cb0:	6823      	ldr	r3, [r4, #0]
 8002cb2:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8002cb6:	d017      	beq.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x186>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002cb8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002cba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cbe:	d005      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8002cc0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002cc4:	d002      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	f040 809e 	bne.w	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002ccc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002cd0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002cd4:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002cde:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002ce0:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002ce4:	f000 80a2 	beq.w	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ce8:	6823      	ldr	r3, [r4, #0]
 8002cea:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002cee:	d013      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002cf0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002cf2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002cf6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002cfa:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8002d04:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002d06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d0a:	f000 8096 	beq.w	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002d0e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002d10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d14:	f000 8096 	beq.w	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8002d18:	6823      	ldr	r3, [r4, #0]
 8002d1a:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8002d1e:	d009      	beq.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8002d20:	6c63      	ldr	r3, [r4, #68]	@ 0x44
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8002d22:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d26:	f8d1 2094 	ldr.w	r2, [r1, #148]	@ 0x94
 8002d2a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8002d34:	6823      	ldr	r3, [r4, #0]
 8002d36:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002d3a:	d00d      	beq.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8002d3c:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8002d3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d42:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002d44:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 8002d48:	430a      	orrs	r2, r1
 8002d4a:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8002d4c:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8002d4e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002d50:	f021 0103 	bic.w	r1, r1, #3
 8002d54:	430a      	orrs	r2, r1
 8002d56:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002d58:	4628      	mov	r0, r5
 8002d5a:	bd70      	pop	{r4, r5, r6, pc}
      HAL_PWR_EnableBkUpAccess();
 8002d5c:	f7ff f834 	bl	8001dc8 <HAL_PWR_EnableBkUpAccess>
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8002d60:	b95d      	cbnz	r5, 8002d7a <HAL_RCCEx_PeriphCLKConfig+0x218>
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8002d62:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002d64:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d68:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002d6c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002d70:	4313      	orrs	r3, r2
 8002d72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002d76:	4635      	mov	r5, r6
 8002d78:	e73a      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x8e>
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8002d7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d7e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002d82:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 8002d86:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8002d8a:	f8c3 1090 	str.w	r1, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002d8e:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 8002d92:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8002d96:	f8c3 1090 	str.w	r1, [r3, #144]	@ 0x90
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8002d9a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002d9e:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002da0:	430a      	orrs	r2, r1
        LL_RCC_WriteReg(BDCR, bdcr);
 8002da2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002daa:	f013 0f01 	tst.w	r3, #1
 8002dae:	d012      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x274>
          tickstart = HAL_GetTick();
 8002db0:	f7fe f966 	bl	8001080 <HAL_GetTick>
 8002db4:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002db6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dbe:	f013 0f02 	tst.w	r3, #2
 8002dc2:	d10a      	bne.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x278>
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dc4:	f7fe f95c 	bl	8001080 <HAL_GetTick>
 8002dc8:	1b40      	subs	r0, r0, r5
 8002dca:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002dce:	4298      	cmp	r0, r3
 8002dd0:	d9f1      	bls.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x254>
              ret = HAL_TIMEOUT;
 8002dd2:	2503      	movs	r5, #3
 8002dd4:	e70c      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8002dd6:	4635      	mov	r5, r6
 8002dd8:	e70a      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8002dda:	4635      	mov	r5, r6
 8002ddc:	e708      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002dde:	6a20      	ldr	r0, [r4, #32]
 8002de0:	f7ff fdda 	bl	8002998 <LL_RCC_SetI2CClockSource>
 8002de4:	e747      	b.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x114>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002de6:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8002de8:	f7ff fdd6 	bl	8002998 <LL_RCC_SetI2CClockSource>
 8002dec:	e748      	b.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8002dee:	68cb      	ldr	r3, [r1, #12]
 8002df0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002df4:	60cb      	str	r3, [r1, #12]
 8002df6:	e756      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x144>
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8002df8:	1d20      	adds	r0, r4, #4
 8002dfa:	f7ff fe24 	bl	8002a46 <RCCEx_PLLSAI1_ConfigNQ>
      if (ret != HAL_OK)
 8002dfe:	2800      	cmp	r0, #0
 8002e00:	f43f af56 	beq.w	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x14e>
        status = ret;
 8002e04:	4605      	mov	r5, r0
 8002e06:	e753      	b.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002e0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e10:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 8002e14:	f021 4140 	bic.w	r1, r1, #3221225472	@ 0xc0000000
 8002e18:	f8c2 1088 	str.w	r1, [r2, #136]	@ 0x88
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8002e1c:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 8002e20:	f021 6140 	bic.w	r1, r1, #201326592	@ 0xc000000
 8002e24:	430b      	orrs	r3, r1
 8002e26:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 8002e2a:	e758      	b.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x17c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8002e2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e30:	68d3      	ldr	r3, [r2, #12]
 8002e32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e36:	60d3      	str	r3, [r2, #12]
 8002e38:	e756      	b.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x186>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002e3a:	68cb      	ldr	r3, [r1, #12]
 8002e3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e40:	60cb      	str	r3, [r1, #12]
 8002e42:	e764      	b.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x1ac>
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8002e44:	1d20      	adds	r0, r4, #4
 8002e46:	f7ff fe45 	bl	8002ad4 <RCCEx_PLLSAI1_ConfigNR>
      if (ret != HAL_OK)
 8002e4a:	2800      	cmp	r0, #0
 8002e4c:	f43f af64 	beq.w	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        status = ret;
 8002e50:	4605      	mov	r5, r0
 8002e52:	e761      	b.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1b6>

08002e54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e54:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e56:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e58:	6a04      	ldr	r4, [r0, #32]
 8002e5a:	f024 0401 	bic.w	r4, r4, #1
 8002e5e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e60:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e62:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e66:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e6a:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8002e6e:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e70:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002e72:	6203      	str	r3, [r0, #32]
}
 8002e74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e7a:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e7c:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e7e:	6a04      	ldr	r4, [r0, #32]
 8002e80:	f024 0410 	bic.w	r4, r4, #16
 8002e84:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e86:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e88:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e8c:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e90:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e94:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e98:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002e9a:	6203      	str	r3, [r0, #32]
}
 8002e9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ea0:	4770      	bx	lr

08002ea2 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ea2:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ea4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002ea8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002eac:	430b      	orrs	r3, r1
 8002eae:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002eb2:	6083      	str	r3, [r0, #8]
}
 8002eb4:	4770      	bx	lr
	...

08002eb8 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002eb8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d11d      	bne.n	8002efc <HAL_TIM_Base_Start+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ec6:	6803      	ldr	r3, [r0, #0]
 8002ec8:	4a0f      	ldr	r2, [pc, #60]	@ (8002f08 <HAL_TIM_Base_Start+0x50>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d008      	beq.n	8002ee0 <HAL_TIM_Base_Start+0x28>
 8002ece:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ed2:	d005      	beq.n	8002ee0 <HAL_TIM_Base_Start+0x28>
    __HAL_TIM_ENABLE(htim);
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	f042 0201 	orr.w	r2, r2, #1
 8002eda:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002edc:	2000      	movs	r0, #0
 8002ede:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ee0:	6899      	ldr	r1, [r3, #8]
 8002ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8002f0c <HAL_TIM_Base_Start+0x54>)
 8002ee4:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ee6:	2a06      	cmp	r2, #6
 8002ee8:	d00a      	beq.n	8002f00 <HAL_TIM_Base_Start+0x48>
 8002eea:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8002eee:	d009      	beq.n	8002f04 <HAL_TIM_Base_Start+0x4c>
      __HAL_TIM_ENABLE(htim);
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	f042 0201 	orr.w	r2, r2, #1
 8002ef6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002ef8:	2000      	movs	r0, #0
 8002efa:	4770      	bx	lr
    return HAL_ERROR;
 8002efc:	2001      	movs	r0, #1
 8002efe:	4770      	bx	lr
  return HAL_OK;
 8002f00:	2000      	movs	r0, #0
 8002f02:	4770      	bx	lr
 8002f04:	2000      	movs	r0, #0
}
 8002f06:	4770      	bx	lr
 8002f08:	40012c00 	.word	0x40012c00
 8002f0c:	00010007 	.word	0x00010007

08002f10 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002f10:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d122      	bne.n	8002f5e <HAL_TIM_Base_Start_IT+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 8002f18:	2302      	movs	r3, #2
 8002f1a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f1e:	6802      	ldr	r2, [r0, #0]
 8002f20:	68d3      	ldr	r3, [r2, #12]
 8002f22:	f043 0301 	orr.w	r3, r3, #1
 8002f26:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f28:	6803      	ldr	r3, [r0, #0]
 8002f2a:	4a10      	ldr	r2, [pc, #64]	@ (8002f6c <HAL_TIM_Base_Start_IT+0x5c>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d008      	beq.n	8002f42 <HAL_TIM_Base_Start_IT+0x32>
 8002f30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f34:	d005      	beq.n	8002f42 <HAL_TIM_Base_Start_IT+0x32>
    __HAL_TIM_ENABLE(htim);
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	f042 0201 	orr.w	r2, r2, #1
 8002f3c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002f3e:	2000      	movs	r0, #0
 8002f40:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f42:	6899      	ldr	r1, [r3, #8]
 8002f44:	4a0a      	ldr	r2, [pc, #40]	@ (8002f70 <HAL_TIM_Base_Start_IT+0x60>)
 8002f46:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f48:	2a06      	cmp	r2, #6
 8002f4a:	d00a      	beq.n	8002f62 <HAL_TIM_Base_Start_IT+0x52>
 8002f4c:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8002f50:	d009      	beq.n	8002f66 <HAL_TIM_Base_Start_IT+0x56>
      __HAL_TIM_ENABLE(htim);
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	f042 0201 	orr.w	r2, r2, #1
 8002f58:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002f5a:	2000      	movs	r0, #0
 8002f5c:	4770      	bx	lr
    return HAL_ERROR;
 8002f5e:	2001      	movs	r0, #1
 8002f60:	4770      	bx	lr
  return HAL_OK;
 8002f62:	2000      	movs	r0, #0
 8002f64:	4770      	bx	lr
 8002f66:	2000      	movs	r0, #0
}
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	40012c00 	.word	0x40012c00
 8002f70:	00010007 	.word	0x00010007

08002f74 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002f74:	6802      	ldr	r2, [r0, #0]
 8002f76:	68d3      	ldr	r3, [r2, #12]
 8002f78:	f023 0301 	bic.w	r3, r3, #1
 8002f7c:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8002f7e:	6802      	ldr	r2, [r0, #0]
 8002f80:	6a13      	ldr	r3, [r2, #32]
 8002f82:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 8002f86:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 8002f8a:	b943      	cbnz	r3, 8002f9e <HAL_TIM_Base_Stop_IT+0x2a>
 8002f8c:	6a11      	ldr	r1, [r2, #32]
 8002f8e:	f240 4344 	movw	r3, #1092	@ 0x444
 8002f92:	4219      	tst	r1, r3
 8002f94:	d103      	bne.n	8002f9e <HAL_TIM_Base_Stop_IT+0x2a>
 8002f96:	6813      	ldr	r3, [r2, #0]
 8002f98:	f023 0301 	bic.w	r3, r3, #1
 8002f9c:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
}
 8002fa4:	2000      	movs	r0, #0
 8002fa6:	4770      	bx	lr

08002fa8 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8002fa8:	4770      	bx	lr

08002faa <HAL_TIM_IC_CaptureCallback>:
}
 8002faa:	4770      	bx	lr

08002fac <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8002fac:	4770      	bx	lr

08002fae <HAL_TIM_TriggerCallback>:
}
 8002fae:	4770      	bx	lr

08002fb0 <HAL_TIM_IRQHandler>:
{
 8002fb0:	b570      	push	{r4, r5, r6, lr}
 8002fb2:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8002fb4:	6803      	ldr	r3, [r0, #0]
 8002fb6:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002fb8:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002fba:	f015 0f02 	tst.w	r5, #2
 8002fbe:	d010      	beq.n	8002fe2 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002fc0:	f016 0f02 	tst.w	r6, #2
 8002fc4:	d00d      	beq.n	8002fe2 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002fc6:	f06f 0202 	mvn.w	r2, #2
 8002fca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002fd0:	6803      	ldr	r3, [r0, #0]
 8002fd2:	699b      	ldr	r3, [r3, #24]
 8002fd4:	f013 0f03 	tst.w	r3, #3
 8002fd8:	d064      	beq.n	80030a4 <HAL_TIM_IRQHandler+0xf4>
          HAL_TIM_IC_CaptureCallback(htim);
 8002fda:	f7ff ffe6 	bl	8002faa <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002fe2:	f015 0f04 	tst.w	r5, #4
 8002fe6:	d012      	beq.n	800300e <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002fe8:	f016 0f04 	tst.w	r6, #4
 8002fec:	d00f      	beq.n	800300e <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002fee:	6823      	ldr	r3, [r4, #0]
 8002ff0:	f06f 0204 	mvn.w	r2, #4
 8002ff4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ffa:	6823      	ldr	r3, [r4, #0]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8003002:	d055      	beq.n	80030b0 <HAL_TIM_IRQHandler+0x100>
        HAL_TIM_IC_CaptureCallback(htim);
 8003004:	4620      	mov	r0, r4
 8003006:	f7ff ffd0 	bl	8002faa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800300a:	2300      	movs	r3, #0
 800300c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800300e:	f015 0f08 	tst.w	r5, #8
 8003012:	d012      	beq.n	800303a <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003014:	f016 0f08 	tst.w	r6, #8
 8003018:	d00f      	beq.n	800303a <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800301a:	6823      	ldr	r3, [r4, #0]
 800301c:	f06f 0208 	mvn.w	r2, #8
 8003020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003022:	2304      	movs	r3, #4
 8003024:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003026:	6823      	ldr	r3, [r4, #0]
 8003028:	69db      	ldr	r3, [r3, #28]
 800302a:	f013 0f03 	tst.w	r3, #3
 800302e:	d046      	beq.n	80030be <HAL_TIM_IRQHandler+0x10e>
        HAL_TIM_IC_CaptureCallback(htim);
 8003030:	4620      	mov	r0, r4
 8003032:	f7ff ffba 	bl	8002faa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003036:	2300      	movs	r3, #0
 8003038:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800303a:	f015 0f10 	tst.w	r5, #16
 800303e:	d012      	beq.n	8003066 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003040:	f016 0f10 	tst.w	r6, #16
 8003044:	d00f      	beq.n	8003066 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003046:	6823      	ldr	r3, [r4, #0]
 8003048:	f06f 0210 	mvn.w	r2, #16
 800304c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800304e:	2308      	movs	r3, #8
 8003050:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003052:	6823      	ldr	r3, [r4, #0]
 8003054:	69db      	ldr	r3, [r3, #28]
 8003056:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800305a:	d037      	beq.n	80030cc <HAL_TIM_IRQHandler+0x11c>
        HAL_TIM_IC_CaptureCallback(htim);
 800305c:	4620      	mov	r0, r4
 800305e:	f7ff ffa4 	bl	8002faa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003062:	2300      	movs	r3, #0
 8003064:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003066:	f015 0f01 	tst.w	r5, #1
 800306a:	d002      	beq.n	8003072 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800306c:	f016 0f01 	tst.w	r6, #1
 8003070:	d133      	bne.n	80030da <HAL_TIM_IRQHandler+0x12a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003072:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 8003076:	d002      	beq.n	800307e <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003078:	f016 0f80 	tst.w	r6, #128	@ 0x80
 800307c:	d135      	bne.n	80030ea <HAL_TIM_IRQHandler+0x13a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800307e:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8003082:	d002      	beq.n	800308a <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003084:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8003088:	d137      	bne.n	80030fa <HAL_TIM_IRQHandler+0x14a>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800308a:	f015 0f40 	tst.w	r5, #64	@ 0x40
 800308e:	d002      	beq.n	8003096 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003090:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8003094:	d139      	bne.n	800310a <HAL_TIM_IRQHandler+0x15a>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003096:	f015 0f20 	tst.w	r5, #32
 800309a:	d002      	beq.n	80030a2 <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800309c:	f016 0f20 	tst.w	r6, #32
 80030a0:	d13b      	bne.n	800311a <HAL_TIM_IRQHandler+0x16a>
}
 80030a2:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030a4:	f7ff ff80 	bl	8002fa8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030a8:	4620      	mov	r0, r4
 80030aa:	f7ff ff7f 	bl	8002fac <HAL_TIM_PWM_PulseFinishedCallback>
 80030ae:	e796      	b.n	8002fde <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030b0:	4620      	mov	r0, r4
 80030b2:	f7ff ff79 	bl	8002fa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030b6:	4620      	mov	r0, r4
 80030b8:	f7ff ff78 	bl	8002fac <HAL_TIM_PWM_PulseFinishedCallback>
 80030bc:	e7a5      	b.n	800300a <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030be:	4620      	mov	r0, r4
 80030c0:	f7ff ff72 	bl	8002fa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030c4:	4620      	mov	r0, r4
 80030c6:	f7ff ff71 	bl	8002fac <HAL_TIM_PWM_PulseFinishedCallback>
 80030ca:	e7b4      	b.n	8003036 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030cc:	4620      	mov	r0, r4
 80030ce:	f7ff ff6b 	bl	8002fa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030d2:	4620      	mov	r0, r4
 80030d4:	f7ff ff6a 	bl	8002fac <HAL_TIM_PWM_PulseFinishedCallback>
 80030d8:	e7c3      	b.n	8003062 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80030da:	6823      	ldr	r3, [r4, #0]
 80030dc:	f06f 0201 	mvn.w	r2, #1
 80030e0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80030e2:	4620      	mov	r0, r4
 80030e4:	f7fd fc72 	bl	80009cc <HAL_TIM_PeriodElapsedCallback>
 80030e8:	e7c3      	b.n	8003072 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80030ea:	6823      	ldr	r3, [r4, #0]
 80030ec:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80030f0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80030f2:	4620      	mov	r0, r4
 80030f4:	f000 f949 	bl	800338a <HAL_TIMEx_BreakCallback>
 80030f8:	e7c1      	b.n	800307e <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80030fa:	6823      	ldr	r3, [r4, #0]
 80030fc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003100:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8003102:	4620      	mov	r0, r4
 8003104:	f000 f942 	bl	800338c <HAL_TIMEx_Break2Callback>
 8003108:	e7bf      	b.n	800308a <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800310a:	6823      	ldr	r3, [r4, #0]
 800310c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003110:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003112:	4620      	mov	r0, r4
 8003114:	f7ff ff4b 	bl	8002fae <HAL_TIM_TriggerCallback>
 8003118:	e7bd      	b.n	8003096 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800311a:	6823      	ldr	r3, [r4, #0]
 800311c:	f06f 0220 	mvn.w	r2, #32
 8003120:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003122:	4620      	mov	r0, r4
 8003124:	f000 f930 	bl	8003388 <HAL_TIMEx_CommutCallback>
}
 8003128:	e7bb      	b.n	80030a2 <HAL_TIM_IRQHandler+0xf2>
	...

0800312c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 800312c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800312e:	4a1c      	ldr	r2, [pc, #112]	@ (80031a0 <TIM_Base_SetConfig+0x74>)
 8003130:	4290      	cmp	r0, r2
 8003132:	d002      	beq.n	800313a <TIM_Base_SetConfig+0xe>
 8003134:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8003138:	d103      	bne.n	8003142 <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800313a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800313e:	684a      	ldr	r2, [r1, #4]
 8003140:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003142:	4a17      	ldr	r2, [pc, #92]	@ (80031a0 <TIM_Base_SetConfig+0x74>)
 8003144:	4290      	cmp	r0, r2
 8003146:	d00a      	beq.n	800315e <TIM_Base_SetConfig+0x32>
 8003148:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800314c:	d007      	beq.n	800315e <TIM_Base_SetConfig+0x32>
 800314e:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8003152:	4290      	cmp	r0, r2
 8003154:	d003      	beq.n	800315e <TIM_Base_SetConfig+0x32>
 8003156:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800315a:	4290      	cmp	r0, r2
 800315c:	d103      	bne.n	8003166 <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~TIM_CR1_CKD;
 800315e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003162:	68ca      	ldr	r2, [r1, #12]
 8003164:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003166:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800316a:	694a      	ldr	r2, [r1, #20]
 800316c:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 800316e:	688a      	ldr	r2, [r1, #8]
 8003170:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003172:	680a      	ldr	r2, [r1, #0]
 8003174:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003176:	4a0a      	ldr	r2, [pc, #40]	@ (80031a0 <TIM_Base_SetConfig+0x74>)
 8003178:	4290      	cmp	r0, r2
 800317a:	d007      	beq.n	800318c <TIM_Base_SetConfig+0x60>
 800317c:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8003180:	4290      	cmp	r0, r2
 8003182:	d003      	beq.n	800318c <TIM_Base_SetConfig+0x60>
 8003184:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003188:	4290      	cmp	r0, r2
 800318a:	d101      	bne.n	8003190 <TIM_Base_SetConfig+0x64>
    TIMx->RCR = Structure->RepetitionCounter;
 800318c:	690a      	ldr	r2, [r1, #16]
 800318e:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003190:	6802      	ldr	r2, [r0, #0]
 8003192:	f042 0204 	orr.w	r2, r2, #4
 8003196:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8003198:	2201      	movs	r2, #1
 800319a:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 800319c:	6003      	str	r3, [r0, #0]
}
 800319e:	4770      	bx	lr
 80031a0:	40012c00 	.word	0x40012c00

080031a4 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80031a4:	b360      	cbz	r0, 8003200 <HAL_TIM_Base_Init+0x5c>
{
 80031a6:	b510      	push	{r4, lr}
 80031a8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80031aa:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80031ae:	b313      	cbz	r3, 80031f6 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80031b0:	2302      	movs	r3, #2
 80031b2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031b6:	4621      	mov	r1, r4
 80031b8:	f851 0b04 	ldr.w	r0, [r1], #4
 80031bc:	f7ff ffb6 	bl	800312c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031c0:	2301      	movs	r3, #1
 80031c2:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031c6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80031ca:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80031ce:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80031d2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80031d6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80031da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031de:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80031e2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80031e6:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80031ea:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80031ee:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80031f2:	2000      	movs	r0, #0
}
 80031f4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80031f6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80031fa:	f000 fcd9 	bl	8003bb0 <HAL_TIM_Base_MspInit>
 80031fe:	e7d7      	b.n	80031b0 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003200:	2001      	movs	r0, #1
}
 8003202:	4770      	bx	lr

08003204 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003204:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003206:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003208:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800320c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003210:	430a      	orrs	r2, r1
 8003212:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003216:	6082      	str	r2, [r0, #8]
}
 8003218:	f85d 4b04 	ldr.w	r4, [sp], #4
 800321c:	4770      	bx	lr
	...

08003220 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003220:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003224:	2b01      	cmp	r3, #1
 8003226:	d076      	beq.n	8003316 <HAL_TIM_ConfigClockSource+0xf6>
{
 8003228:	b510      	push	{r4, lr}
 800322a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800322c:	2301      	movs	r3, #1
 800322e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003232:	2302      	movs	r3, #2
 8003234:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8003238:	6802      	ldr	r2, [r0, #0]
 800323a:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800323c:	4b37      	ldr	r3, [pc, #220]	@ (800331c <HAL_TIM_ConfigClockSource+0xfc>)
 800323e:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8003240:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8003242:	680b      	ldr	r3, [r1, #0]
 8003244:	2b60      	cmp	r3, #96	@ 0x60
 8003246:	d04c      	beq.n	80032e2 <HAL_TIM_ConfigClockSource+0xc2>
 8003248:	d823      	bhi.n	8003292 <HAL_TIM_ConfigClockSource+0x72>
 800324a:	2b40      	cmp	r3, #64	@ 0x40
 800324c:	d054      	beq.n	80032f8 <HAL_TIM_ConfigClockSource+0xd8>
 800324e:	d811      	bhi.n	8003274 <HAL_TIM_ConfigClockSource+0x54>
 8003250:	2b20      	cmp	r3, #32
 8003252:	d003      	beq.n	800325c <HAL_TIM_ConfigClockSource+0x3c>
 8003254:	d80a      	bhi.n	800326c <HAL_TIM_ConfigClockSource+0x4c>
 8003256:	b10b      	cbz	r3, 800325c <HAL_TIM_ConfigClockSource+0x3c>
 8003258:	2b10      	cmp	r3, #16
 800325a:	d105      	bne.n	8003268 <HAL_TIM_ConfigClockSource+0x48>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800325c:	4619      	mov	r1, r3
 800325e:	6820      	ldr	r0, [r4, #0]
 8003260:	f7ff fe1f 	bl	8002ea2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003264:	2000      	movs	r0, #0
      break;
 8003266:	e028      	b.n	80032ba <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 8003268:	2001      	movs	r0, #1
 800326a:	e026      	b.n	80032ba <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 800326c:	2b30      	cmp	r3, #48	@ 0x30
 800326e:	d0f5      	beq.n	800325c <HAL_TIM_ConfigClockSource+0x3c>
      status = HAL_ERROR;
 8003270:	2001      	movs	r0, #1
 8003272:	e022      	b.n	80032ba <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8003274:	2b50      	cmp	r3, #80	@ 0x50
 8003276:	d10a      	bne.n	800328e <HAL_TIM_ConfigClockSource+0x6e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003278:	68ca      	ldr	r2, [r1, #12]
 800327a:	6849      	ldr	r1, [r1, #4]
 800327c:	6820      	ldr	r0, [r4, #0]
 800327e:	f7ff fde9 	bl	8002e54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003282:	2150      	movs	r1, #80	@ 0x50
 8003284:	6820      	ldr	r0, [r4, #0]
 8003286:	f7ff fe0c 	bl	8002ea2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800328a:	2000      	movs	r0, #0
      break;
 800328c:	e015      	b.n	80032ba <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 800328e:	2001      	movs	r0, #1
 8003290:	e013      	b.n	80032ba <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8003292:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003296:	d03a      	beq.n	800330e <HAL_TIM_ConfigClockSource+0xee>
 8003298:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800329c:	d014      	beq.n	80032c8 <HAL_TIM_ConfigClockSource+0xa8>
 800329e:	2b70      	cmp	r3, #112	@ 0x70
 80032a0:	d137      	bne.n	8003312 <HAL_TIM_ConfigClockSource+0xf2>
      TIM_ETR_SetConfig(htim->Instance,
 80032a2:	68cb      	ldr	r3, [r1, #12]
 80032a4:	684a      	ldr	r2, [r1, #4]
 80032a6:	6889      	ldr	r1, [r1, #8]
 80032a8:	6820      	ldr	r0, [r4, #0]
 80032aa:	f7ff ffab 	bl	8003204 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80032ae:	6822      	ldr	r2, [r4, #0]
 80032b0:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032b2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 80032b6:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80032b8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80032ba:	2301      	movs	r3, #1
 80032bc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80032c0:	2300      	movs	r3, #0
 80032c2:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80032c6:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 80032c8:	68cb      	ldr	r3, [r1, #12]
 80032ca:	684a      	ldr	r2, [r1, #4]
 80032cc:	6889      	ldr	r1, [r1, #8]
 80032ce:	6820      	ldr	r0, [r4, #0]
 80032d0:	f7ff ff98 	bl	8003204 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032d4:	6822      	ldr	r2, [r4, #0]
 80032d6:	6893      	ldr	r3, [r2, #8]
 80032d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032dc:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80032de:	2000      	movs	r0, #0
      break;
 80032e0:	e7eb      	b.n	80032ba <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80032e2:	68ca      	ldr	r2, [r1, #12]
 80032e4:	6849      	ldr	r1, [r1, #4]
 80032e6:	6820      	ldr	r0, [r4, #0]
 80032e8:	f7ff fdc7 	bl	8002e7a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80032ec:	2160      	movs	r1, #96	@ 0x60
 80032ee:	6820      	ldr	r0, [r4, #0]
 80032f0:	f7ff fdd7 	bl	8002ea2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80032f4:	2000      	movs	r0, #0
      break;
 80032f6:	e7e0      	b.n	80032ba <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032f8:	68ca      	ldr	r2, [r1, #12]
 80032fa:	6849      	ldr	r1, [r1, #4]
 80032fc:	6820      	ldr	r0, [r4, #0]
 80032fe:	f7ff fda9 	bl	8002e54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003302:	2140      	movs	r1, #64	@ 0x40
 8003304:	6820      	ldr	r0, [r4, #0]
 8003306:	f7ff fdcc 	bl	8002ea2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800330a:	2000      	movs	r0, #0
      break;
 800330c:	e7d5      	b.n	80032ba <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 800330e:	2000      	movs	r0, #0
 8003310:	e7d3      	b.n	80032ba <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 8003312:	2001      	movs	r0, #1
 8003314:	e7d1      	b.n	80032ba <HAL_TIM_ConfigClockSource+0x9a>
  __HAL_LOCK(htim);
 8003316:	2002      	movs	r0, #2
}
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	ffce0088 	.word	0xffce0088

08003320 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003320:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8003324:	2a01      	cmp	r2, #1
 8003326:	d02b      	beq.n	8003380 <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 8003328:	b430      	push	{r4, r5}
 800332a:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800332c:	2201      	movs	r2, #1
 800332e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003332:	2202      	movs	r2, #2
 8003334:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003338:	6800      	ldr	r0, [r0, #0]
 800333a:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800333c:	6884      	ldr	r4, [r0, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800333e:	4d11      	ldr	r5, [pc, #68]	@ (8003384 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8003340:	42a8      	cmp	r0, r5
 8003342:	d018      	beq.n	8003376 <HAL_TIMEx_MasterConfigSynchronization+0x56>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003344:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003348:	680d      	ldr	r5, [r1, #0]
 800334a:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800334c:	6042      	str	r2, [r0, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	480c      	ldr	r0, [pc, #48]	@ (8003384 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8003352:	4282      	cmp	r2, r0
 8003354:	d002      	beq.n	800335c <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8003356:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800335a:	d104      	bne.n	8003366 <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800335c:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003360:	6889      	ldr	r1, [r1, #8]
 8003362:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003364:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003366:	2201      	movs	r2, #1
 8003368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800336c:	2000      	movs	r0, #0
 800336e:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8003372:	bc30      	pop	{r4, r5}
 8003374:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003376:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800337a:	684d      	ldr	r5, [r1, #4]
 800337c:	432a      	orrs	r2, r5
 800337e:	e7e1      	b.n	8003344 <HAL_TIMEx_MasterConfigSynchronization+0x24>
  __HAL_LOCK(htim);
 8003380:	2002      	movs	r0, #2
}
 8003382:	4770      	bx	lr
 8003384:	40012c00 	.word	0x40012c00

08003388 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003388:	4770      	bx	lr

0800338a <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800338a:	4770      	bx	lr

0800338c <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800338c:	4770      	bx	lr

0800338e <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800338e:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003390:	e852 3f00 	ldrex	r3, [r2]
 8003394:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003398:	e842 3100 	strex	r1, r3, [r2]
 800339c:	2900      	cmp	r1, #0
 800339e:	d1f6      	bne.n	800338e <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80033a0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033a2:	f102 0308 	add.w	r3, r2, #8
 80033a6:	e853 3f00 	ldrex	r3, [r3]
 80033aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033ae:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033b2:	3208      	adds	r2, #8
 80033b4:	e842 3100 	strex	r1, r3, [r2]
 80033b8:	2900      	cmp	r1, #0
 80033ba:	d1f1      	bne.n	80033a0 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033bc:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d006      	beq.n	80033d0 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033c2:	2320      	movs	r3, #32
 80033c4:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033c8:	2300      	movs	r3, #0
 80033ca:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80033cc:	6743      	str	r3, [r0, #116]	@ 0x74
}
 80033ce:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033d0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d2:	e852 3f00 	ldrex	r3, [r2]
 80033d6:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033da:	e842 3100 	strex	r1, r3, [r2]
 80033de:	2900      	cmp	r1, #0
 80033e0:	d1f6      	bne.n	80033d0 <UART_EndRxTransfer+0x42>
 80033e2:	e7ee      	b.n	80033c2 <UART_EndRxTransfer+0x34>

080033e4 <UART_SetConfig>:
{
 80033e4:	b570      	push	{r4, r5, r6, lr}
 80033e6:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80033e8:	6883      	ldr	r3, [r0, #8]
 80033ea:	6902      	ldr	r2, [r0, #16]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	6942      	ldr	r2, [r0, #20]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	69c2      	ldr	r2, [r0, #28]
 80033f4:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80033f6:	6801      	ldr	r1, [r0, #0]
 80033f8:	6808      	ldr	r0, [r1, #0]
 80033fa:	4a89      	ldr	r2, [pc, #548]	@ (8003620 <UART_SetConfig+0x23c>)
 80033fc:	4002      	ands	r2, r0
 80033fe:	431a      	orrs	r2, r3
 8003400:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003402:	6822      	ldr	r2, [r4, #0]
 8003404:	6853      	ldr	r3, [r2, #4]
 8003406:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800340a:	68e1      	ldr	r1, [r4, #12]
 800340c:	430b      	orrs	r3, r1
 800340e:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003410:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003412:	6822      	ldr	r2, [r4, #0]
 8003414:	4b83      	ldr	r3, [pc, #524]	@ (8003624 <UART_SetConfig+0x240>)
 8003416:	429a      	cmp	r2, r3
 8003418:	d001      	beq.n	800341e <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 800341a:	6a23      	ldr	r3, [r4, #32]
 800341c:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800341e:	6893      	ldr	r3, [r2, #8]
 8003420:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003424:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003428:	430b      	orrs	r3, r1
 800342a:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800342c:	6822      	ldr	r2, [r4, #0]
 800342e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003430:	f023 030f 	bic.w	r3, r3, #15
 8003434:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003436:	430b      	orrs	r3, r1
 8003438:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800343a:	6822      	ldr	r2, [r4, #0]
 800343c:	4b7a      	ldr	r3, [pc, #488]	@ (8003628 <UART_SetConfig+0x244>)
 800343e:	429a      	cmp	r2, r3
 8003440:	d014      	beq.n	800346c <UART_SetConfig+0x88>
 8003442:	4b78      	ldr	r3, [pc, #480]	@ (8003624 <UART_SetConfig+0x240>)
 8003444:	429a      	cmp	r2, r3
 8003446:	d025      	beq.n	8003494 <UART_SetConfig+0xb0>
 8003448:	2310      	movs	r3, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 800344a:	4976      	ldr	r1, [pc, #472]	@ (8003624 <UART_SetConfig+0x240>)
 800344c:	428a      	cmp	r2, r1
 800344e:	d040      	beq.n	80034d2 <UART_SetConfig+0xee>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003450:	69e0      	ldr	r0, [r4, #28]
 8003452:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003456:	d07a      	beq.n	800354e <UART_SetConfig+0x16a>
    switch (clocksource)
 8003458:	3b01      	subs	r3, #1
 800345a:	2b07      	cmp	r3, #7
 800345c:	f200 80d4 	bhi.w	8003608 <UART_SetConfig+0x224>
 8003460:	e8df f003 	tbb	[pc, r3]
 8003464:	abd2a4a6 	.word	0xabd2a4a6
 8003468:	aed2d2d2 	.word	0xaed2d2d2
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800346c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003474:	f003 0303 	and.w	r3, r3, #3
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003478:	2b03      	cmp	r3, #3
 800347a:	d809      	bhi.n	8003490 <UART_SetConfig+0xac>
 800347c:	e8df f003 	tbb	[pc, r3]
 8003480:	061f0402 	.word	0x061f0402
 8003484:	2301      	movs	r3, #1
 8003486:	e7e0      	b.n	800344a <UART_SetConfig+0x66>
 8003488:	2304      	movs	r3, #4
 800348a:	e7de      	b.n	800344a <UART_SetConfig+0x66>
 800348c:	2308      	movs	r3, #8
 800348e:	e7dc      	b.n	800344a <UART_SetConfig+0x66>
 8003490:	2310      	movs	r3, #16
 8003492:	e7da      	b.n	800344a <UART_SetConfig+0x66>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003494:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800349c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80034a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034a4:	d00d      	beq.n	80034c2 <UART_SetConfig+0xde>
 80034a6:	d805      	bhi.n	80034b4 <UART_SetConfig+0xd0>
 80034a8:	b16b      	cbz	r3, 80034c6 <UART_SetConfig+0xe2>
 80034aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034ae:	d10c      	bne.n	80034ca <UART_SetConfig+0xe6>
 80034b0:	2304      	movs	r3, #4
 80034b2:	e7ca      	b.n	800344a <UART_SetConfig+0x66>
 80034b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80034b8:	d109      	bne.n	80034ce <UART_SetConfig+0xea>
 80034ba:	2308      	movs	r3, #8
 80034bc:	e7c5      	b.n	800344a <UART_SetConfig+0x66>
 80034be:	2302      	movs	r3, #2
 80034c0:	e7c3      	b.n	800344a <UART_SetConfig+0x66>
 80034c2:	2302      	movs	r3, #2
 80034c4:	e7c1      	b.n	800344a <UART_SetConfig+0x66>
 80034c6:	2300      	movs	r3, #0
 80034c8:	e7bf      	b.n	800344a <UART_SetConfig+0x66>
 80034ca:	2310      	movs	r3, #16
 80034cc:	e7bd      	b.n	800344a <UART_SetConfig+0x66>
 80034ce:	2310      	movs	r3, #16
 80034d0:	e7bb      	b.n	800344a <UART_SetConfig+0x66>
    switch (clocksource)
 80034d2:	2b08      	cmp	r3, #8
 80034d4:	f200 808c 	bhi.w	80035f0 <UART_SetConfig+0x20c>
 80034d8:	e8df f003 	tbb	[pc, r3]
 80034dc:	8a108a08 	.word	0x8a108a08
 80034e0:	8a8a8a0d 	.word	0x8a8a8a0d
 80034e4:	05          	.byte	0x05
 80034e5:	00          	.byte	0x00
 80034e6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80034ea:	e008      	b.n	80034fe <UART_SetConfig+0x11a>
        pclk = HAL_RCC_GetPCLK1Freq();
 80034ec:	f7ff fa30 	bl	8002950 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80034f0:	b928      	cbnz	r0, 80034fe <UART_SetConfig+0x11a>
 80034f2:	2000      	movs	r0, #0
 80034f4:	e089      	b.n	800360a <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetSysClockFreq();
 80034f6:	f7fe fcfd 	bl	8001ef4 <HAL_RCC_GetSysClockFreq>
        break;
 80034fa:	e7f9      	b.n	80034f0 <UART_SetConfig+0x10c>
        pclk = (uint32_t) HSI_VALUE;
 80034fc:	484b      	ldr	r0, [pc, #300]	@ (800362c <UART_SetConfig+0x248>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80034fe:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003500:	4b4b      	ldr	r3, [pc, #300]	@ (8003630 <UART_SetConfig+0x24c>)
 8003502:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003506:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800350a:	6865      	ldr	r5, [r4, #4]
 800350c:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8003510:	4299      	cmp	r1, r3
 8003512:	d86f      	bhi.n	80035f4 <UART_SetConfig+0x210>
 8003514:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8003518:	d86e      	bhi.n	80035f8 <UART_SetConfig+0x214>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800351a:	2600      	movs	r6, #0
 800351c:	4633      	mov	r3, r6
 800351e:	4631      	mov	r1, r6
 8003520:	f7fc fe5e 	bl	80001e0 <__aeabi_uldivmod>
 8003524:	0209      	lsls	r1, r1, #8
 8003526:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800352a:	0200      	lsls	r0, r0, #8
 800352c:	086b      	lsrs	r3, r5, #1
 800352e:	18c0      	adds	r0, r0, r3
 8003530:	462a      	mov	r2, r5
 8003532:	4633      	mov	r3, r6
 8003534:	f141 0100 	adc.w	r1, r1, #0
 8003538:	f7fc fe52 	bl	80001e0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800353c:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8003540:	4b3c      	ldr	r3, [pc, #240]	@ (8003634 <UART_SetConfig+0x250>)
 8003542:	429a      	cmp	r2, r3
 8003544:	d85a      	bhi.n	80035fc <UART_SetConfig+0x218>
          huart->Instance->BRR = usartdiv;
 8003546:	6823      	ldr	r3, [r4, #0]
 8003548:	60d8      	str	r0, [r3, #12]
 800354a:	4630      	mov	r0, r6
 800354c:	e05d      	b.n	800360a <UART_SetConfig+0x226>
    switch (clocksource)
 800354e:	3b01      	subs	r3, #1
 8003550:	2b07      	cmp	r3, #7
 8003552:	d855      	bhi.n	8003600 <UART_SetConfig+0x21c>
 8003554:	e8df f003 	tbb	[pc, r3]
 8003558:	27540421 	.word	0x27540421
 800355c:	05545454 	.word	0x05545454
 8003560:	4832      	ldr	r0, [pc, #200]	@ (800362c <UART_SetConfig+0x248>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003562:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003564:	4b32      	ldr	r3, [pc, #200]	@ (8003630 <UART_SetConfig+0x24c>)
 8003566:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800356a:	fbb0 f0f3 	udiv	r0, r0, r3
 800356e:	6862      	ldr	r2, [r4, #4]
 8003570:	0853      	lsrs	r3, r2, #1
 8003572:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003576:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800357a:	f1a3 0110 	sub.w	r1, r3, #16
 800357e:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8003582:	4291      	cmp	r1, r2
 8003584:	d83e      	bhi.n	8003604 <UART_SetConfig+0x220>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003586:	b29a      	uxth	r2, r3
 8003588:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800358c:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8003590:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8003592:	6822      	ldr	r2, [r4, #0]
 8003594:	60d3      	str	r3, [r2, #12]
 8003596:	2000      	movs	r0, #0
 8003598:	e037      	b.n	800360a <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetPCLK2Freq();
 800359a:	f7ff f9eb 	bl	8002974 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800359e:	2800      	cmp	r0, #0
 80035a0:	d1df      	bne.n	8003562 <UART_SetConfig+0x17e>
 80035a2:	2000      	movs	r0, #0
 80035a4:	e031      	b.n	800360a <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetSysClockFreq();
 80035a6:	f7fe fca5 	bl	8001ef4 <HAL_RCC_GetSysClockFreq>
        break;
 80035aa:	e7f8      	b.n	800359e <UART_SetConfig+0x1ba>
    switch (clocksource)
 80035ac:	481f      	ldr	r0, [pc, #124]	@ (800362c <UART_SetConfig+0x248>)
 80035ae:	e009      	b.n	80035c4 <UART_SetConfig+0x1e0>
        pclk = HAL_RCC_GetPCLK2Freq();
 80035b0:	f7ff f9e0 	bl	8002974 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80035b4:	b930      	cbnz	r0, 80035c4 <UART_SetConfig+0x1e0>
 80035b6:	2000      	movs	r0, #0
 80035b8:	e027      	b.n	800360a <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetSysClockFreq();
 80035ba:	f7fe fc9b 	bl	8001ef4 <HAL_RCC_GetSysClockFreq>
        break;
 80035be:	e7f9      	b.n	80035b4 <UART_SetConfig+0x1d0>
        pclk = (uint32_t) LSE_VALUE;
 80035c0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035c4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80035c6:	4b1a      	ldr	r3, [pc, #104]	@ (8003630 <UART_SetConfig+0x24c>)
 80035c8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80035cc:	fbb0 f0f3 	udiv	r0, r0, r3
 80035d0:	6863      	ldr	r3, [r4, #4]
 80035d2:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80035d6:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035da:	f1a0 0210 	sub.w	r2, r0, #16
 80035de:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d81a      	bhi.n	800361c <UART_SetConfig+0x238>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80035e6:	6823      	ldr	r3, [r4, #0]
 80035e8:	b280      	uxth	r0, r0
 80035ea:	60d8      	str	r0, [r3, #12]
 80035ec:	2000      	movs	r0, #0
 80035ee:	e00c      	b.n	800360a <UART_SetConfig+0x226>
    switch (clocksource)
 80035f0:	2001      	movs	r0, #1
 80035f2:	e00a      	b.n	800360a <UART_SetConfig+0x226>
        ret = HAL_ERROR;
 80035f4:	2001      	movs	r0, #1
 80035f6:	e008      	b.n	800360a <UART_SetConfig+0x226>
 80035f8:	2001      	movs	r0, #1
 80035fa:	e006      	b.n	800360a <UART_SetConfig+0x226>
          ret = HAL_ERROR;
 80035fc:	2001      	movs	r0, #1
 80035fe:	e004      	b.n	800360a <UART_SetConfig+0x226>
    switch (clocksource)
 8003600:	2001      	movs	r0, #1
 8003602:	e002      	b.n	800360a <UART_SetConfig+0x226>
        ret = HAL_ERROR;
 8003604:	2001      	movs	r0, #1
 8003606:	e000      	b.n	800360a <UART_SetConfig+0x226>
    switch (clocksource)
 8003608:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 800360a:	2301      	movs	r3, #1
 800360c:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003610:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8003614:	2300      	movs	r3, #0
 8003616:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8003618:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 800361a:	bd70      	pop	{r4, r5, r6, pc}
        ret = HAL_ERROR;
 800361c:	2001      	movs	r0, #1
 800361e:	e7f4      	b.n	800360a <UART_SetConfig+0x226>
 8003620:	cfff69f3 	.word	0xcfff69f3
 8003624:	40008000 	.word	0x40008000
 8003628:	40013800 	.word	0x40013800
 800362c:	00f42400 	.word	0x00f42400
 8003630:	080055ac 	.word	0x080055ac
 8003634:	000ffcff 	.word	0x000ffcff

08003638 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003638:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800363a:	f013 0f08 	tst.w	r3, #8
 800363e:	d006      	beq.n	800364e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003640:	6802      	ldr	r2, [r0, #0]
 8003642:	6853      	ldr	r3, [r2, #4]
 8003644:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003648:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800364a:	430b      	orrs	r3, r1
 800364c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800364e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003650:	f013 0f01 	tst.w	r3, #1
 8003654:	d006      	beq.n	8003664 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003656:	6802      	ldr	r2, [r0, #0]
 8003658:	6853      	ldr	r3, [r2, #4]
 800365a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800365e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8003660:	430b      	orrs	r3, r1
 8003662:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003664:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003666:	f013 0f02 	tst.w	r3, #2
 800366a:	d006      	beq.n	800367a <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800366c:	6802      	ldr	r2, [r0, #0]
 800366e:	6853      	ldr	r3, [r2, #4]
 8003670:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003674:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8003676:	430b      	orrs	r3, r1
 8003678:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800367a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800367c:	f013 0f04 	tst.w	r3, #4
 8003680:	d006      	beq.n	8003690 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003682:	6802      	ldr	r2, [r0, #0]
 8003684:	6853      	ldr	r3, [r2, #4]
 8003686:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800368a:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 800368c:	430b      	orrs	r3, r1
 800368e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003690:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003692:	f013 0f10 	tst.w	r3, #16
 8003696:	d006      	beq.n	80036a6 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003698:	6802      	ldr	r2, [r0, #0]
 800369a:	6893      	ldr	r3, [r2, #8]
 800369c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80036a0:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 80036a2:	430b      	orrs	r3, r1
 80036a4:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036a6:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80036a8:	f013 0f20 	tst.w	r3, #32
 80036ac:	d006      	beq.n	80036bc <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80036ae:	6802      	ldr	r2, [r0, #0]
 80036b0:	6893      	ldr	r3, [r2, #8]
 80036b2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80036b6:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 80036b8:	430b      	orrs	r3, r1
 80036ba:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80036bc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80036be:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80036c2:	d00a      	beq.n	80036da <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80036c4:	6802      	ldr	r2, [r0, #0]
 80036c6:	6853      	ldr	r3, [r2, #4]
 80036c8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80036cc:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 80036ce:	430b      	orrs	r3, r1
 80036d0:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036d2:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80036d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036d8:	d00b      	beq.n	80036f2 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036da:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80036dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80036e0:	d006      	beq.n	80036f0 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036e2:	6802      	ldr	r2, [r0, #0]
 80036e4:	6853      	ldr	r3, [r2, #4]
 80036e6:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80036ea:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80036ec:	430b      	orrs	r3, r1
 80036ee:	6053      	str	r3, [r2, #4]
}
 80036f0:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80036f2:	6802      	ldr	r2, [r0, #0]
 80036f4:	6853      	ldr	r3, [r2, #4]
 80036f6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80036fa:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80036fc:	430b      	orrs	r3, r1
 80036fe:	6053      	str	r3, [r2, #4]
 8003700:	e7eb      	b.n	80036da <UART_AdvFeatureConfig+0xa2>

08003702 <UART_WaitOnFlagUntilTimeout>:
{
 8003702:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003706:	4605      	mov	r5, r0
 8003708:	460e      	mov	r6, r1
 800370a:	4617      	mov	r7, r2
 800370c:	4699      	mov	r9, r3
 800370e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003712:	682b      	ldr	r3, [r5, #0]
 8003714:	69dc      	ldr	r4, [r3, #28]
 8003716:	ea36 0404 	bics.w	r4, r6, r4
 800371a:	bf0c      	ite	eq
 800371c:	2401      	moveq	r4, #1
 800371e:	2400      	movne	r4, #0
 8003720:	42bc      	cmp	r4, r7
 8003722:	d136      	bne.n	8003792 <UART_WaitOnFlagUntilTimeout+0x90>
    if (Timeout != HAL_MAX_DELAY)
 8003724:	f1b8 3fff 	cmp.w	r8, #4294967295
 8003728:	d0f3      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800372a:	f7fd fca9 	bl	8001080 <HAL_GetTick>
 800372e:	eba0 0009 	sub.w	r0, r0, r9
 8003732:	4540      	cmp	r0, r8
 8003734:	d830      	bhi.n	8003798 <UART_WaitOnFlagUntilTimeout+0x96>
 8003736:	f1b8 0f00 	cmp.w	r8, #0
 800373a:	d02f      	beq.n	800379c <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800373c:	682b      	ldr	r3, [r5, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	f012 0f04 	tst.w	r2, #4
 8003744:	d0e5      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0x10>
 8003746:	2e80      	cmp	r6, #128	@ 0x80
 8003748:	d0e3      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0x10>
 800374a:	2e40      	cmp	r6, #64	@ 0x40
 800374c:	d0e1      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800374e:	69da      	ldr	r2, [r3, #28]
 8003750:	f012 0f08 	tst.w	r2, #8
 8003754:	d111      	bne.n	800377a <UART_WaitOnFlagUntilTimeout+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003756:	69da      	ldr	r2, [r3, #28]
 8003758:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 800375c:	d0d9      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800375e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003762:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8003764:	4628      	mov	r0, r5
 8003766:	f7ff fe12 	bl	800338e <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800376a:	2320      	movs	r3, #32
 800376c:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8003770:	2300      	movs	r3, #0
 8003772:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 8003776:	2003      	movs	r0, #3
 8003778:	e00c      	b.n	8003794 <UART_WaitOnFlagUntilTimeout+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800377a:	2408      	movs	r4, #8
 800377c:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 800377e:	4628      	mov	r0, r5
 8003780:	f7ff fe05 	bl	800338e <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003784:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8003788:	2300      	movs	r3, #0
 800378a:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 800378e:	2001      	movs	r0, #1
 8003790:	e000      	b.n	8003794 <UART_WaitOnFlagUntilTimeout+0x92>
  return HAL_OK;
 8003792:	2000      	movs	r0, #0
}
 8003794:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8003798:	2003      	movs	r0, #3
 800379a:	e7fb      	b.n	8003794 <UART_WaitOnFlagUntilTimeout+0x92>
 800379c:	2003      	movs	r0, #3
 800379e:	e7f9      	b.n	8003794 <UART_WaitOnFlagUntilTimeout+0x92>

080037a0 <UART_CheckIdleState>:
{
 80037a0:	b530      	push	{r4, r5, lr}
 80037a2:	b083      	sub	sp, #12
 80037a4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037a6:	2300      	movs	r3, #0
 80037a8:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 80037ac:	f7fd fc68 	bl	8001080 <HAL_GetTick>
 80037b0:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037b2:	6822      	ldr	r2, [r4, #0]
 80037b4:	6812      	ldr	r2, [r2, #0]
 80037b6:	f012 0f08 	tst.w	r2, #8
 80037ba:	d110      	bne.n	80037de <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037bc:	6823      	ldr	r3, [r4, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f013 0f04 	tst.w	r3, #4
 80037c4:	d128      	bne.n	8003818 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 80037c6:	2320      	movs	r3, #32
 80037c8:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80037cc:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037d0:	2000      	movs	r0, #0
 80037d2:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037d4:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 80037d6:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80037da:	b003      	add	sp, #12
 80037dc:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037de:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80037e2:	9300      	str	r3, [sp, #0]
 80037e4:	4603      	mov	r3, r0
 80037e6:	2200      	movs	r2, #0
 80037e8:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80037ec:	4620      	mov	r0, r4
 80037ee:	f7ff ff88 	bl	8003702 <UART_WaitOnFlagUntilTimeout>
 80037f2:	2800      	cmp	r0, #0
 80037f4:	d0e2      	beq.n	80037bc <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80037f6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037f8:	e852 3f00 	ldrex	r3, [r2]
 80037fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003800:	e842 3100 	strex	r1, r3, [r2]
 8003804:	2900      	cmp	r1, #0
 8003806:	d1f6      	bne.n	80037f6 <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8003808:	2320      	movs	r3, #32
 800380a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 800380e:	2300      	movs	r3, #0
 8003810:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8003814:	2003      	movs	r0, #3
 8003816:	e7e0      	b.n	80037da <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003818:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	462b      	mov	r3, r5
 8003820:	2200      	movs	r2, #0
 8003822:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003826:	4620      	mov	r0, r4
 8003828:	f7ff ff6b 	bl	8003702 <UART_WaitOnFlagUntilTimeout>
 800382c:	2800      	cmp	r0, #0
 800382e:	d0ca      	beq.n	80037c6 <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003830:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003832:	e852 3f00 	ldrex	r3, [r2]
 8003836:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800383a:	e842 3100 	strex	r1, r3, [r2]
 800383e:	2900      	cmp	r1, #0
 8003840:	d1f6      	bne.n	8003830 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003842:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003844:	f102 0308 	add.w	r3, r2, #8
 8003848:	e853 3f00 	ldrex	r3, [r3]
 800384c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003850:	3208      	adds	r2, #8
 8003852:	e842 3100 	strex	r1, r3, [r2]
 8003856:	2900      	cmp	r1, #0
 8003858:	d1f3      	bne.n	8003842 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 800385a:	2320      	movs	r3, #32
 800385c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 8003860:	2300      	movs	r3, #0
 8003862:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8003866:	2003      	movs	r0, #3
 8003868:	e7b7      	b.n	80037da <UART_CheckIdleState+0x3a>

0800386a <HAL_UART_Init>:
  if (huart == NULL)
 800386a:	b378      	cbz	r0, 80038cc <HAL_UART_Init+0x62>
{
 800386c:	b510      	push	{r4, lr}
 800386e:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003870:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8003874:	b30b      	cbz	r3, 80038ba <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8003876:	2324      	movs	r3, #36	@ 0x24
 8003878:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800387c:	6822      	ldr	r2, [r4, #0]
 800387e:	6813      	ldr	r3, [r2, #0]
 8003880:	f023 0301 	bic.w	r3, r3, #1
 8003884:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003886:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003888:	b9e3      	cbnz	r3, 80038c4 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800388a:	4620      	mov	r0, r4
 800388c:	f7ff fdaa 	bl	80033e4 <UART_SetConfig>
 8003890:	2801      	cmp	r0, #1
 8003892:	d011      	beq.n	80038b8 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003894:	6822      	ldr	r2, [r4, #0]
 8003896:	6853      	ldr	r3, [r2, #4]
 8003898:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800389c:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800389e:	6822      	ldr	r2, [r4, #0]
 80038a0:	6893      	ldr	r3, [r2, #8]
 80038a2:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80038a6:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80038a8:	6822      	ldr	r2, [r4, #0]
 80038aa:	6813      	ldr	r3, [r2, #0]
 80038ac:	f043 0301 	orr.w	r3, r3, #1
 80038b0:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80038b2:	4620      	mov	r0, r4
 80038b4:	f7ff ff74 	bl	80037a0 <UART_CheckIdleState>
}
 80038b8:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80038ba:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80038be:	f000 f9c9 	bl	8003c54 <HAL_UART_MspInit>
 80038c2:	e7d8      	b.n	8003876 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 80038c4:	4620      	mov	r0, r4
 80038c6:	f7ff feb7 	bl	8003638 <UART_AdvFeatureConfig>
 80038ca:	e7de      	b.n	800388a <HAL_UART_Init+0x20>
    return HAL_ERROR;
 80038cc:	2001      	movs	r0, #1
}
 80038ce:	4770      	bx	lr

080038d0 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80038d0:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 80038d2:	b92b      	cbnz	r3, 80038e0 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 80038d4:	2301      	movs	r3, #1
 80038d6:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80038da:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 80038de:	4770      	bx	lr
{
 80038e0:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80038e2:	6803      	ldr	r3, [r0, #0]
 80038e4:	689a      	ldr	r2, [r3, #8]
 80038e6:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80038ea:	6899      	ldr	r1, [r3, #8]
 80038ec:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80038ee:	4d09      	ldr	r5, [pc, #36]	@ (8003914 <UARTEx_SetNbDataToProcess+0x44>)
 80038f0:	5c6b      	ldrb	r3, [r5, r1]
 80038f2:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 80038f4:	4c08      	ldr	r4, [pc, #32]	@ (8003918 <UARTEx_SetNbDataToProcess+0x48>)
 80038f6:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80038f8:	fb93 f3f1 	sdiv	r3, r3, r1
 80038fc:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003900:	5cab      	ldrb	r3, [r5, r2]
 8003902:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003904:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003906:	fb93 f3f2 	sdiv	r3, r3, r2
 800390a:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 800390e:	bc30      	pop	{r4, r5}
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	080055cc 	.word	0x080055cc
 8003918:	080055c4 	.word	0x080055c4

0800391c <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 800391c:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8003920:	2b01      	cmp	r3, #1
 8003922:	d018      	beq.n	8003956 <HAL_UARTEx_DisableFifoMode+0x3a>
 8003924:	2301      	movs	r3, #1
 8003926:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800392a:	2324      	movs	r3, #36	@ 0x24
 800392c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003930:	6803      	ldr	r3, [r0, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8003934:	6819      	ldr	r1, [r3, #0]
 8003936:	f021 0101 	bic.w	r1, r1, #1
 800393a:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800393c:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003940:	2300      	movs	r3, #0
 8003942:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003944:	6801      	ldr	r1, [r0, #0]
 8003946:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003948:	2220      	movs	r2, #32
 800394a:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800394e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8003952:	4618      	mov	r0, r3
 8003954:	4770      	bx	lr
  __HAL_LOCK(huart);
 8003956:	2002      	movs	r0, #2
}
 8003958:	4770      	bx	lr

0800395a <HAL_UARTEx_SetTxFifoThreshold>:
{
 800395a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800395c:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8003960:	2b01      	cmp	r3, #1
 8003962:	d01d      	beq.n	80039a0 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8003964:	4604      	mov	r4, r0
 8003966:	2301      	movs	r3, #1
 8003968:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800396c:	2324      	movs	r3, #36	@ 0x24
 800396e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003972:	6803      	ldr	r3, [r0, #0]
 8003974:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	f022 0201 	bic.w	r2, r2, #1
 800397c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800397e:	6802      	ldr	r2, [r0, #0]
 8003980:	6893      	ldr	r3, [r2, #8]
 8003982:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8003986:	4319      	orrs	r1, r3
 8003988:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800398a:	f7ff ffa1 	bl	80038d0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800398e:	6823      	ldr	r3, [r4, #0]
 8003990:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003992:	2320      	movs	r3, #32
 8003994:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8003998:	2000      	movs	r0, #0
 800399a:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800399e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80039a0:	2002      	movs	r0, #2
 80039a2:	e7fc      	b.n	800399e <HAL_UARTEx_SetTxFifoThreshold+0x44>

080039a4 <HAL_UARTEx_SetRxFifoThreshold>:
{
 80039a4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80039a6:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d01d      	beq.n	80039ea <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80039ae:	4604      	mov	r4, r0
 80039b0:	2301      	movs	r3, #1
 80039b2:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80039b6:	2324      	movs	r3, #36	@ 0x24
 80039b8:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80039bc:	6803      	ldr	r3, [r0, #0]
 80039be:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	f022 0201 	bic.w	r2, r2, #1
 80039c6:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80039c8:	6802      	ldr	r2, [r0, #0]
 80039ca:	6893      	ldr	r3, [r2, #8]
 80039cc:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 80039d0:	4319      	orrs	r1, r3
 80039d2:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80039d4:	f7ff ff7c 	bl	80038d0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80039d8:	6823      	ldr	r3, [r4, #0]
 80039da:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80039dc:	2320      	movs	r3, #32
 80039de:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80039e2:	2000      	movs	r0, #0
 80039e4:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80039e8:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80039ea:	2002      	movs	r0, #2
 80039ec:	e7fc      	b.n	80039e8 <HAL_UARTEx_SetRxFifoThreshold+0x44>

080039ee <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80039ee:	e7fe      	b.n	80039ee <NMI_Handler>

080039f0 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039f0:	e7fe      	b.n	80039f0 <HardFault_Handler>

080039f2 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80039f2:	e7fe      	b.n	80039f2 <MemManage_Handler>

080039f4 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80039f4:	e7fe      	b.n	80039f4 <BusFault_Handler>

080039f6 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80039f6:	e7fe      	b.n	80039f6 <UsageFault_Handler>

080039f8 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80039f8:	4770      	bx	lr

080039fa <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80039fa:	4770      	bx	lr

080039fc <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80039fc:	4770      	bx	lr

080039fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80039fe:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a00:	f7fd fb32 	bl	8001068 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a04:	bd08      	pop	{r3, pc}
	...

08003a08 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003a08:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003a0a:	4802      	ldr	r0, [pc, #8]	@ (8003a14 <TIM2_IRQHandler+0xc>)
 8003a0c:	f7ff fad0 	bl	8002fb0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003a10:	bd08      	pop	{r3, pc}
 8003a12:	bf00      	nop
 8003a14:	2000014c 	.word	0x2000014c

08003a18 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8003a18:	2001      	movs	r0, #1
 8003a1a:	4770      	bx	lr

08003a1c <_kill>:

int _kill(int pid, int sig)
{
 8003a1c:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a1e:	f000 fb8d 	bl	800413c <__errno>
 8003a22:	2316      	movs	r3, #22
 8003a24:	6003      	str	r3, [r0, #0]
  return -1;
}
 8003a26:	f04f 30ff 	mov.w	r0, #4294967295
 8003a2a:	bd08      	pop	{r3, pc}

08003a2c <_exit>:

void _exit (int status)
{
 8003a2c:	b508      	push	{r3, lr}
  _kill(status, -1);
 8003a2e:	f04f 31ff 	mov.w	r1, #4294967295
 8003a32:	f7ff fff3 	bl	8003a1c <_kill>
  while (1) {}    /* Make sure we hang here */
 8003a36:	e7fe      	b.n	8003a36 <_exit+0xa>

08003a38 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a38:	b570      	push	{r4, r5, r6, lr}
 8003a3a:	460c      	mov	r4, r1
 8003a3c:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a3e:	2500      	movs	r5, #0
 8003a40:	e006      	b.n	8003a50 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8003a42:	f3af 8000 	nop.w
 8003a46:	4621      	mov	r1, r4
 8003a48:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a4c:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8003a4e:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a50:	42b5      	cmp	r5, r6
 8003a52:	dbf6      	blt.n	8003a42 <_read+0xa>
  }

  return len;
}
 8003a54:	4630      	mov	r0, r6
 8003a56:	bd70      	pop	{r4, r5, r6, pc}

08003a58 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a58:	b570      	push	{r4, r5, r6, lr}
 8003a5a:	460c      	mov	r4, r1
 8003a5c:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a5e:	2500      	movs	r5, #0
 8003a60:	e004      	b.n	8003a6c <_write+0x14>
  {
    __io_putchar(*ptr++);
 8003a62:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003a66:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a6a:	3501      	adds	r5, #1
 8003a6c:	42b5      	cmp	r5, r6
 8003a6e:	dbf8      	blt.n	8003a62 <_write+0xa>
  }
  return len;
}
 8003a70:	4630      	mov	r0, r6
 8003a72:	bd70      	pop	{r4, r5, r6, pc}

08003a74 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8003a74:	f04f 30ff 	mov.w	r0, #4294967295
 8003a78:	4770      	bx	lr

08003a7a <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8003a7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003a7e:	604b      	str	r3, [r1, #4]
  return 0;
}
 8003a80:	2000      	movs	r0, #0
 8003a82:	4770      	bx	lr

08003a84 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8003a84:	2001      	movs	r0, #1
 8003a86:	4770      	bx	lr

08003a88 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8003a88:	2000      	movs	r0, #0
 8003a8a:	4770      	bx	lr

08003a8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a8c:	b510      	push	{r4, lr}
 8003a8e:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a90:	4a0c      	ldr	r2, [pc, #48]	@ (8003ac4 <_sbrk+0x38>)
 8003a92:	490d      	ldr	r1, [pc, #52]	@ (8003ac8 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a94:	480d      	ldr	r0, [pc, #52]	@ (8003acc <_sbrk+0x40>)
 8003a96:	6800      	ldr	r0, [r0, #0]
 8003a98:	b140      	cbz	r0, 8003aac <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a9a:	480c      	ldr	r0, [pc, #48]	@ (8003acc <_sbrk+0x40>)
 8003a9c:	6800      	ldr	r0, [r0, #0]
 8003a9e:	4403      	add	r3, r0
 8003aa0:	1a52      	subs	r2, r2, r1
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d806      	bhi.n	8003ab4 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8003aa6:	4a09      	ldr	r2, [pc, #36]	@ (8003acc <_sbrk+0x40>)
 8003aa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8003aaa:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003aac:	4807      	ldr	r0, [pc, #28]	@ (8003acc <_sbrk+0x40>)
 8003aae:	4c08      	ldr	r4, [pc, #32]	@ (8003ad0 <_sbrk+0x44>)
 8003ab0:	6004      	str	r4, [r0, #0]
 8003ab2:	e7f2      	b.n	8003a9a <_sbrk+0xe>
    errno = ENOMEM;
 8003ab4:	f000 fb42 	bl	800413c <__errno>
 8003ab8:	230c      	movs	r3, #12
 8003aba:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8003abc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ac0:	e7f3      	b.n	8003aaa <_sbrk+0x1e>
 8003ac2:	bf00      	nop
 8003ac4:	20030000 	.word	0x20030000
 8003ac8:	00000400 	.word	0x00000400
 8003acc:	20000148 	.word	0x20000148
 8003ad0:	20000378 	.word	0x20000378

08003ad4 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8003ad4:	4a16      	ldr	r2, [pc, #88]	@ (8003b30 <SystemInit+0x5c>)
 8003ad6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8003ada:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003ade:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003ae2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	f042 0201 	orr.w	r2, r2, #1
 8003aec:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8003aee:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8003af2:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8003af4:	6819      	ldr	r1, [r3, #0]
 8003af6:	f1a2 62a2 	sub.w	r2, r2, #84934656	@ 0x5100000
 8003afa:	f2a2 1205 	subw	r2, r2, #261	@ 0x105
 8003afe:	400a      	ands	r2, r1
 8003b00:	601a      	str	r2, [r3, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8003b02:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8003b06:	f022 0205 	bic.w	r2, r2, #5
 8003b0a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003b0e:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8003b12:	f022 0201 	bic.w	r2, r2, #1
 8003b16:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8003b1a:	4a06      	ldr	r2, [pc, #24]	@ (8003b34 <SystemInit+0x60>)
 8003b1c:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8003b1e:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003b26:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003b28:	2200      	movs	r2, #0
 8003b2a:	619a      	str	r2, [r3, #24]
}
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	e000ed00 	.word	0xe000ed00
 8003b34:	22041000 	.word	0x22041000

08003b38 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003b38:	b500      	push	{lr}
 8003b3a:	b089      	sub	sp, #36	@ 0x24

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	9304      	str	r3, [sp, #16]
 8003b40:	9305      	str	r3, [sp, #20]
 8003b42:	9306      	str	r3, [sp, #24]
 8003b44:	9307      	str	r3, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b46:	9301      	str	r3, [sp, #4]
 8003b48:	9302      	str	r3, [sp, #8]
 8003b4a:	9303      	str	r3, [sp, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003b4c:	4816      	ldr	r0, [pc, #88]	@ (8003ba8 <MX_TIM2_Init+0x70>)
 8003b4e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003b52:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 31;
 8003b54:	221f      	movs	r2, #31
 8003b56:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b58:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 100000;
 8003b5a:	4a14      	ldr	r2, [pc, #80]	@ (8003bac <MX_TIM2_Init+0x74>)
 8003b5c:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b5e:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b60:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003b62:	f7ff fb1f 	bl	80031a4 <HAL_TIM_Base_Init>
 8003b66:	b9a8      	cbnz	r0, 8003b94 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b6c:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003b6e:	a904      	add	r1, sp, #16
 8003b70:	480d      	ldr	r0, [pc, #52]	@ (8003ba8 <MX_TIM2_Init+0x70>)
 8003b72:	f7ff fb55 	bl	8003220 <HAL_TIM_ConfigClockSource>
 8003b76:	b980      	cbnz	r0, 8003b9a <MX_TIM2_Init+0x62>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b7c:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003b7e:	a901      	add	r1, sp, #4
 8003b80:	4809      	ldr	r0, [pc, #36]	@ (8003ba8 <MX_TIM2_Init+0x70>)
 8003b82:	f7ff fbcd 	bl	8003320 <HAL_TIMEx_MasterConfigSynchronization>
 8003b86:	b958      	cbnz	r0, 8003ba0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8003b88:	4807      	ldr	r0, [pc, #28]	@ (8003ba8 <MX_TIM2_Init+0x70>)
 8003b8a:	f7ff f9c1 	bl	8002f10 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM2_Init 2 */

}
 8003b8e:	b009      	add	sp, #36	@ 0x24
 8003b90:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8003b94:	f7fd f98a 	bl	8000eac <Error_Handler>
 8003b98:	e7e6      	b.n	8003b68 <MX_TIM2_Init+0x30>
    Error_Handler();
 8003b9a:	f7fd f987 	bl	8000eac <Error_Handler>
 8003b9e:	e7eb      	b.n	8003b78 <MX_TIM2_Init+0x40>
    Error_Handler();
 8003ba0:	f7fd f984 	bl	8000eac <Error_Handler>
 8003ba4:	e7f0      	b.n	8003b88 <MX_TIM2_Init+0x50>
 8003ba6:	bf00      	nop
 8003ba8:	2000014c 	.word	0x2000014c
 8003bac:	000186a0 	.word	0x000186a0

08003bb0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM2)
 8003bb0:	6803      	ldr	r3, [r0, #0]
 8003bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bb6:	d000      	beq.n	8003bba <HAL_TIM_Base_MspInit+0xa>
 8003bb8:	4770      	bx	lr
{
 8003bba:	b500      	push	{lr}
 8003bbc:	b083      	sub	sp, #12
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003bbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bc2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003bc4:	f042 0201 	orr.w	r2, r2, #1
 8003bc8:	659a      	str	r2, [r3, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bcc:	f003 0301 	and.w	r3, r3, #1
 8003bd0:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003bd2:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	4611      	mov	r1, r2
 8003bd8:	201c      	movs	r0, #28
 8003bda:	f7fd ffe5 	bl	8001ba8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003bde:	201c      	movs	r0, #28
 8003be0:	f7fd fff2 	bl	8001bc8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003be4:	b003      	add	sp, #12
 8003be6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08003bec <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003bec:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003bee:	4817      	ldr	r0, [pc, #92]	@ (8003c4c <MX_USART1_UART_Init+0x60>)
 8003bf0:	4b17      	ldr	r3, [pc, #92]	@ (8003c50 <MX_USART1_UART_Init+0x64>)
 8003bf2:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 8003bf4:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 8003bf8:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003bfe:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003c00:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003c02:	220c      	movs	r2, #12
 8003c04:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c06:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c08:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003c0a:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003c0c:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003c0e:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003c10:	f7ff fe2b 	bl	800386a <HAL_UART_Init>
 8003c14:	b970      	cbnz	r0, 8003c34 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003c16:	2100      	movs	r1, #0
 8003c18:	480c      	ldr	r0, [pc, #48]	@ (8003c4c <MX_USART1_UART_Init+0x60>)
 8003c1a:	f7ff fe9e 	bl	800395a <HAL_UARTEx_SetTxFifoThreshold>
 8003c1e:	b960      	cbnz	r0, 8003c3a <MX_USART1_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003c20:	2100      	movs	r1, #0
 8003c22:	480a      	ldr	r0, [pc, #40]	@ (8003c4c <MX_USART1_UART_Init+0x60>)
 8003c24:	f7ff febe 	bl	80039a4 <HAL_UARTEx_SetRxFifoThreshold>
 8003c28:	b950      	cbnz	r0, 8003c40 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003c2a:	4808      	ldr	r0, [pc, #32]	@ (8003c4c <MX_USART1_UART_Init+0x60>)
 8003c2c:	f7ff fe76 	bl	800391c <HAL_UARTEx_DisableFifoMode>
 8003c30:	b948      	cbnz	r0, 8003c46 <MX_USART1_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003c32:	bd08      	pop	{r3, pc}
    Error_Handler();
 8003c34:	f7fd f93a 	bl	8000eac <Error_Handler>
 8003c38:	e7ed      	b.n	8003c16 <MX_USART1_UART_Init+0x2a>
    Error_Handler();
 8003c3a:	f7fd f937 	bl	8000eac <Error_Handler>
 8003c3e:	e7ef      	b.n	8003c20 <MX_USART1_UART_Init+0x34>
    Error_Handler();
 8003c40:	f7fd f934 	bl	8000eac <Error_Handler>
 8003c44:	e7f1      	b.n	8003c2a <MX_USART1_UART_Init+0x3e>
    Error_Handler();
 8003c46:	f7fd f931 	bl	8000eac <Error_Handler>
}
 8003c4a:	e7f2      	b.n	8003c32 <MX_USART1_UART_Init+0x46>
 8003c4c:	20000198 	.word	0x20000198
 8003c50:	40013800 	.word	0x40013800

08003c54 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003c54:	b510      	push	{r4, lr}
 8003c56:	b09c      	sub	sp, #112	@ 0x70
 8003c58:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c5a:	2100      	movs	r1, #0
 8003c5c:	9117      	str	r1, [sp, #92]	@ 0x5c
 8003c5e:	9118      	str	r1, [sp, #96]	@ 0x60
 8003c60:	9119      	str	r1, [sp, #100]	@ 0x64
 8003c62:	911a      	str	r1, [sp, #104]	@ 0x68
 8003c64:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c66:	2250      	movs	r2, #80	@ 0x50
 8003c68:	a803      	add	r0, sp, #12
 8003c6a:	f000 fa19 	bl	80040a0 <memset>
  if(uartHandle->Instance==USART1)
 8003c6e:	6822      	ldr	r2, [r4, #0]
 8003c70:	4b17      	ldr	r3, [pc, #92]	@ (8003cd0 <HAL_UART_MspInit+0x7c>)
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d001      	beq.n	8003c7a <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003c76:	b01c      	add	sp, #112	@ 0x70
 8003c78:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	9303      	str	r3, [sp, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c7e:	a803      	add	r0, sp, #12
 8003c80:	f7fe ff6f 	bl	8002b62 <HAL_RCCEx_PeriphCLKConfig>
 8003c84:	bb08      	cbnz	r0, 8003cca <HAL_UART_MspInit+0x76>
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003c86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c8a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003c8c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c90:	661a      	str	r2, [r3, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003c92:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003c94:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8003c98:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8003c9a:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003c9c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003c9e:	f042 0202 	orr.w	r2, r2, #2
 8003ca2:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003cac:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8003cae:	23c0      	movs	r3, #192	@ 0xc0
 8003cb0:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cba:	931a      	str	r3, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003cbc:	2307      	movs	r3, #7
 8003cbe:	931b      	str	r3, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cc0:	a917      	add	r1, sp, #92	@ 0x5c
 8003cc2:	4804      	ldr	r0, [pc, #16]	@ (8003cd4 <HAL_UART_MspInit+0x80>)
 8003cc4:	f7fd ff98 	bl	8001bf8 <HAL_GPIO_Init>
}
 8003cc8:	e7d5      	b.n	8003c76 <HAL_UART_MspInit+0x22>
      Error_Handler();
 8003cca:	f7fd f8ef 	bl	8000eac <Error_Handler>
 8003cce:	e7da      	b.n	8003c86 <HAL_UART_MspInit+0x32>
 8003cd0:	40013800 	.word	0x40013800
 8003cd4:	48000400 	.word	0x48000400

08003cd8 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8003cd8:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003cda:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cdc:	3304      	adds	r3, #4

08003cde <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003cde:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ce0:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8003ce2:	d3f9      	bcc.n	8003cd8 <CopyDataInit>
  bx lr
 8003ce4:	4770      	bx	lr

08003ce6 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8003ce6:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8003ce8:	3004      	adds	r0, #4

08003cea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8003cea:	4288      	cmp	r0, r1
  bcc FillZerobss
 8003cec:	d3fb      	bcc.n	8003ce6 <FillZerobss>
  bx lr
 8003cee:	4770      	bx	lr

08003cf0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003cf0:	480c      	ldr	r0, [pc, #48]	@ (8003d24 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003cf2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003cf4:	f7ff feee 	bl	8003ad4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8003cf8:	480b      	ldr	r0, [pc, #44]	@ (8003d28 <LoopForever+0x6>)
 8003cfa:	490c      	ldr	r1, [pc, #48]	@ (8003d2c <LoopForever+0xa>)
 8003cfc:	4a0c      	ldr	r2, [pc, #48]	@ (8003d30 <LoopForever+0xe>)
 8003cfe:	2300      	movs	r3, #0
 8003d00:	f7ff ffed 	bl	8003cde <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8003d04:	480b      	ldr	r0, [pc, #44]	@ (8003d34 <LoopForever+0x12>)
 8003d06:	490c      	ldr	r1, [pc, #48]	@ (8003d38 <LoopForever+0x16>)
 8003d08:	4a0c      	ldr	r2, [pc, #48]	@ (8003d3c <LoopForever+0x1a>)
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	f7ff ffe7 	bl	8003cde <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8003d10:	480b      	ldr	r0, [pc, #44]	@ (8003d40 <LoopForever+0x1e>)
 8003d12:	490c      	ldr	r1, [pc, #48]	@ (8003d44 <LoopForever+0x22>)
 8003d14:	2300      	movs	r3, #0
 8003d16:	f7ff ffe8 	bl	8003cea <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003d1a:	f000 fa15 	bl	8004148 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003d1e:	f7fd f92b 	bl	8000f78 <main>

08003d22 <LoopForever>:

LoopForever:
  b LoopForever
 8003d22:	e7fe      	b.n	8003d22 <LoopForever>
  ldr   r0, =_estack
 8003d24:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8003d28:	20000008 	.word	0x20000008
 8003d2c:	20000070 	.word	0x20000070
 8003d30:	0800578c 	.word	0x0800578c
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8003d34:	20030000 	.word	0x20030000
 8003d38:	20030000 	.word	0x20030000
 8003d3c:	080057f4 	.word	0x080057f4
  INIT_BSS _sbss, _ebss
 8003d40:	20000070 	.word	0x20000070
 8003d44:	20000378 	.word	0x20000378

08003d48 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003d48:	e7fe      	b.n	8003d48 <ADC1_IRQHandler>
	...

08003d4c <srand>:
 8003d4c:	b538      	push	{r3, r4, r5, lr}
 8003d4e:	4b10      	ldr	r3, [pc, #64]	@ (8003d90 <srand+0x44>)
 8003d50:	681d      	ldr	r5, [r3, #0]
 8003d52:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8003d54:	4604      	mov	r4, r0
 8003d56:	b9b2      	cbnz	r2, 8003d86 <srand+0x3a>
 8003d58:	2018      	movs	r0, #24
 8003d5a:	f000 fa85 	bl	8004268 <malloc>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	6328      	str	r0, [r5, #48]	@ 0x30
 8003d62:	b920      	cbnz	r0, 8003d6e <srand+0x22>
 8003d64:	4b0b      	ldr	r3, [pc, #44]	@ (8003d94 <srand+0x48>)
 8003d66:	480c      	ldr	r0, [pc, #48]	@ (8003d98 <srand+0x4c>)
 8003d68:	2146      	movs	r1, #70	@ 0x46
 8003d6a:	f000 fa15 	bl	8004198 <__assert_func>
 8003d6e:	490b      	ldr	r1, [pc, #44]	@ (8003d9c <srand+0x50>)
 8003d70:	4b0b      	ldr	r3, [pc, #44]	@ (8003da0 <srand+0x54>)
 8003d72:	e9c0 1300 	strd	r1, r3, [r0]
 8003d76:	4b0b      	ldr	r3, [pc, #44]	@ (8003da4 <srand+0x58>)
 8003d78:	6083      	str	r3, [r0, #8]
 8003d7a:	230b      	movs	r3, #11
 8003d7c:	8183      	strh	r3, [r0, #12]
 8003d7e:	2100      	movs	r1, #0
 8003d80:	2001      	movs	r0, #1
 8003d82:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003d86:	2300      	movs	r3, #0
 8003d88:	6114      	str	r4, [r2, #16]
 8003d8a:	6153      	str	r3, [r2, #20]
 8003d8c:	bd38      	pop	{r3, r4, r5, pc}
 8003d8e:	bf00      	nop
 8003d90:	20000020 	.word	0x20000020
 8003d94:	08005674 	.word	0x08005674
 8003d98:	0800568b 	.word	0x0800568b
 8003d9c:	abcd330e 	.word	0xabcd330e
 8003da0:	e66d1234 	.word	0xe66d1234
 8003da4:	0005deec 	.word	0x0005deec

08003da8 <rand>:
 8003da8:	4b16      	ldr	r3, [pc, #88]	@ (8003e04 <rand+0x5c>)
 8003daa:	b510      	push	{r4, lr}
 8003dac:	681c      	ldr	r4, [r3, #0]
 8003dae:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003db0:	b9b2      	cbnz	r2, 8003de0 <rand+0x38>
 8003db2:	2018      	movs	r0, #24
 8003db4:	f000 fa58 	bl	8004268 <malloc>
 8003db8:	4602      	mov	r2, r0
 8003dba:	6320      	str	r0, [r4, #48]	@ 0x30
 8003dbc:	b920      	cbnz	r0, 8003dc8 <rand+0x20>
 8003dbe:	4b12      	ldr	r3, [pc, #72]	@ (8003e08 <rand+0x60>)
 8003dc0:	4812      	ldr	r0, [pc, #72]	@ (8003e0c <rand+0x64>)
 8003dc2:	2152      	movs	r1, #82	@ 0x52
 8003dc4:	f000 f9e8 	bl	8004198 <__assert_func>
 8003dc8:	4911      	ldr	r1, [pc, #68]	@ (8003e10 <rand+0x68>)
 8003dca:	4b12      	ldr	r3, [pc, #72]	@ (8003e14 <rand+0x6c>)
 8003dcc:	e9c0 1300 	strd	r1, r3, [r0]
 8003dd0:	4b11      	ldr	r3, [pc, #68]	@ (8003e18 <rand+0x70>)
 8003dd2:	6083      	str	r3, [r0, #8]
 8003dd4:	230b      	movs	r3, #11
 8003dd6:	8183      	strh	r3, [r0, #12]
 8003dd8:	2100      	movs	r1, #0
 8003dda:	2001      	movs	r0, #1
 8003ddc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003de0:	6913      	ldr	r3, [r2, #16]
 8003de2:	480e      	ldr	r0, [pc, #56]	@ (8003e1c <rand+0x74>)
 8003de4:	6954      	ldr	r4, [r2, #20]
 8003de6:	490e      	ldr	r1, [pc, #56]	@ (8003e20 <rand+0x78>)
 8003de8:	4358      	muls	r0, r3
 8003dea:	fb01 0004 	mla	r0, r1, r4, r0
 8003dee:	fba3 3101 	umull	r3, r1, r3, r1
 8003df2:	3301      	adds	r3, #1
 8003df4:	eb40 0001 	adc.w	r0, r0, r1
 8003df8:	e9c2 3004 	strd	r3, r0, [r2, #16]
 8003dfc:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003e00:	bd10      	pop	{r4, pc}
 8003e02:	bf00      	nop
 8003e04:	20000020 	.word	0x20000020
 8003e08:	08005674 	.word	0x08005674
 8003e0c:	0800568b 	.word	0x0800568b
 8003e10:	abcd330e 	.word	0xabcd330e
 8003e14:	e66d1234 	.word	0xe66d1234
 8003e18:	0005deec 	.word	0x0005deec
 8003e1c:	5851f42d 	.word	0x5851f42d
 8003e20:	4c957f2d 	.word	0x4c957f2d

08003e24 <std>:
 8003e24:	2300      	movs	r3, #0
 8003e26:	b510      	push	{r4, lr}
 8003e28:	4604      	mov	r4, r0
 8003e2a:	e9c0 3300 	strd	r3, r3, [r0]
 8003e2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e32:	6083      	str	r3, [r0, #8]
 8003e34:	8181      	strh	r1, [r0, #12]
 8003e36:	6643      	str	r3, [r0, #100]	@ 0x64
 8003e38:	81c2      	strh	r2, [r0, #14]
 8003e3a:	6183      	str	r3, [r0, #24]
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	2208      	movs	r2, #8
 8003e40:	305c      	adds	r0, #92	@ 0x5c
 8003e42:	f000 f92d 	bl	80040a0 <memset>
 8003e46:	4b0d      	ldr	r3, [pc, #52]	@ (8003e7c <std+0x58>)
 8003e48:	6263      	str	r3, [r4, #36]	@ 0x24
 8003e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e80 <std+0x5c>)
 8003e4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003e84 <std+0x60>)
 8003e50:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003e52:	4b0d      	ldr	r3, [pc, #52]	@ (8003e88 <std+0x64>)
 8003e54:	6323      	str	r3, [r4, #48]	@ 0x30
 8003e56:	4b0d      	ldr	r3, [pc, #52]	@ (8003e8c <std+0x68>)
 8003e58:	6224      	str	r4, [r4, #32]
 8003e5a:	429c      	cmp	r4, r3
 8003e5c:	d006      	beq.n	8003e6c <std+0x48>
 8003e5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003e62:	4294      	cmp	r4, r2
 8003e64:	d002      	beq.n	8003e6c <std+0x48>
 8003e66:	33d0      	adds	r3, #208	@ 0xd0
 8003e68:	429c      	cmp	r4, r3
 8003e6a:	d105      	bne.n	8003e78 <std+0x54>
 8003e6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003e70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e74:	f000 b98c 	b.w	8004190 <__retarget_lock_init_recursive>
 8003e78:	bd10      	pop	{r4, pc}
 8003e7a:	bf00      	nop
 8003e7c:	08004019 	.word	0x08004019
 8003e80:	0800403b 	.word	0x0800403b
 8003e84:	08004073 	.word	0x08004073
 8003e88:	08004099 	.word	0x08004099
 8003e8c:	2000022c 	.word	0x2000022c

08003e90 <stdio_exit_handler>:
 8003e90:	4a02      	ldr	r2, [pc, #8]	@ (8003e9c <stdio_exit_handler+0xc>)
 8003e92:	4903      	ldr	r1, [pc, #12]	@ (8003ea0 <stdio_exit_handler+0x10>)
 8003e94:	4803      	ldr	r0, [pc, #12]	@ (8003ea4 <stdio_exit_handler+0x14>)
 8003e96:	f000 b86b 	b.w	8003f70 <_fwalk_sglue>
 8003e9a:	bf00      	nop
 8003e9c:	20000014 	.word	0x20000014
 8003ea0:	08004aad 	.word	0x08004aad
 8003ea4:	20000024 	.word	0x20000024

08003ea8 <cleanup_stdio>:
 8003ea8:	6841      	ldr	r1, [r0, #4]
 8003eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8003edc <cleanup_stdio+0x34>)
 8003eac:	4299      	cmp	r1, r3
 8003eae:	b510      	push	{r4, lr}
 8003eb0:	4604      	mov	r4, r0
 8003eb2:	d001      	beq.n	8003eb8 <cleanup_stdio+0x10>
 8003eb4:	f000 fdfa 	bl	8004aac <_fflush_r>
 8003eb8:	68a1      	ldr	r1, [r4, #8]
 8003eba:	4b09      	ldr	r3, [pc, #36]	@ (8003ee0 <cleanup_stdio+0x38>)
 8003ebc:	4299      	cmp	r1, r3
 8003ebe:	d002      	beq.n	8003ec6 <cleanup_stdio+0x1e>
 8003ec0:	4620      	mov	r0, r4
 8003ec2:	f000 fdf3 	bl	8004aac <_fflush_r>
 8003ec6:	68e1      	ldr	r1, [r4, #12]
 8003ec8:	4b06      	ldr	r3, [pc, #24]	@ (8003ee4 <cleanup_stdio+0x3c>)
 8003eca:	4299      	cmp	r1, r3
 8003ecc:	d004      	beq.n	8003ed8 <cleanup_stdio+0x30>
 8003ece:	4620      	mov	r0, r4
 8003ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ed4:	f000 bdea 	b.w	8004aac <_fflush_r>
 8003ed8:	bd10      	pop	{r4, pc}
 8003eda:	bf00      	nop
 8003edc:	2000022c 	.word	0x2000022c
 8003ee0:	20000294 	.word	0x20000294
 8003ee4:	200002fc 	.word	0x200002fc

08003ee8 <global_stdio_init.part.0>:
 8003ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8003f1c <global_stdio_init.part.0+0x34>)
 8003eea:	4a0d      	ldr	r2, [pc, #52]	@ (8003f20 <global_stdio_init.part.0+0x38>)
 8003eec:	480d      	ldr	r0, [pc, #52]	@ (8003f24 <global_stdio_init.part.0+0x3c>)
 8003eee:	b510      	push	{r4, lr}
 8003ef0:	2104      	movs	r1, #4
 8003ef2:	601a      	str	r2, [r3, #0]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f7ff ff95 	bl	8003e24 <std>
 8003efa:	4b0a      	ldr	r3, [pc, #40]	@ (8003f24 <global_stdio_init.part.0+0x3c>)
 8003efc:	2201      	movs	r2, #1
 8003efe:	461c      	mov	r4, r3
 8003f00:	2109      	movs	r1, #9
 8003f02:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8003f06:	f7ff ff8d 	bl	8003e24 <std>
 8003f0a:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003f0e:	2202      	movs	r2, #2
 8003f10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f14:	2112      	movs	r1, #18
 8003f16:	f7ff bf85 	b.w	8003e24 <std>
 8003f1a:	bf00      	nop
 8003f1c:	20000364 	.word	0x20000364
 8003f20:	08003e91 	.word	0x08003e91
 8003f24:	2000022c 	.word	0x2000022c

08003f28 <__sfp_lock_acquire>:
 8003f28:	4801      	ldr	r0, [pc, #4]	@ (8003f30 <__sfp_lock_acquire+0x8>)
 8003f2a:	f000 b932 	b.w	8004192 <__retarget_lock_acquire_recursive>
 8003f2e:	bf00      	nop
 8003f30:	2000036d 	.word	0x2000036d

08003f34 <__sfp_lock_release>:
 8003f34:	4801      	ldr	r0, [pc, #4]	@ (8003f3c <__sfp_lock_release+0x8>)
 8003f36:	f000 b92d 	b.w	8004194 <__retarget_lock_release_recursive>
 8003f3a:	bf00      	nop
 8003f3c:	2000036d 	.word	0x2000036d

08003f40 <__sinit>:
 8003f40:	b510      	push	{r4, lr}
 8003f42:	4604      	mov	r4, r0
 8003f44:	f7ff fff0 	bl	8003f28 <__sfp_lock_acquire>
 8003f48:	6a23      	ldr	r3, [r4, #32]
 8003f4a:	b11b      	cbz	r3, 8003f54 <__sinit+0x14>
 8003f4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f50:	f7ff bff0 	b.w	8003f34 <__sfp_lock_release>
 8003f54:	4b04      	ldr	r3, [pc, #16]	@ (8003f68 <__sinit+0x28>)
 8003f56:	6223      	str	r3, [r4, #32]
 8003f58:	4b04      	ldr	r3, [pc, #16]	@ (8003f6c <__sinit+0x2c>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d1f5      	bne.n	8003f4c <__sinit+0xc>
 8003f60:	f7ff ffc2 	bl	8003ee8 <global_stdio_init.part.0>
 8003f64:	e7f2      	b.n	8003f4c <__sinit+0xc>
 8003f66:	bf00      	nop
 8003f68:	08003ea9 	.word	0x08003ea9
 8003f6c:	20000364 	.word	0x20000364

08003f70 <_fwalk_sglue>:
 8003f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f74:	4607      	mov	r7, r0
 8003f76:	4688      	mov	r8, r1
 8003f78:	4614      	mov	r4, r2
 8003f7a:	2600      	movs	r6, #0
 8003f7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003f80:	f1b9 0901 	subs.w	r9, r9, #1
 8003f84:	d505      	bpl.n	8003f92 <_fwalk_sglue+0x22>
 8003f86:	6824      	ldr	r4, [r4, #0]
 8003f88:	2c00      	cmp	r4, #0
 8003f8a:	d1f7      	bne.n	8003f7c <_fwalk_sglue+0xc>
 8003f8c:	4630      	mov	r0, r6
 8003f8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f92:	89ab      	ldrh	r3, [r5, #12]
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d907      	bls.n	8003fa8 <_fwalk_sglue+0x38>
 8003f98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	d003      	beq.n	8003fa8 <_fwalk_sglue+0x38>
 8003fa0:	4629      	mov	r1, r5
 8003fa2:	4638      	mov	r0, r7
 8003fa4:	47c0      	blx	r8
 8003fa6:	4306      	orrs	r6, r0
 8003fa8:	3568      	adds	r5, #104	@ 0x68
 8003faa:	e7e9      	b.n	8003f80 <_fwalk_sglue+0x10>

08003fac <sniprintf>:
 8003fac:	b40c      	push	{r2, r3}
 8003fae:	b530      	push	{r4, r5, lr}
 8003fb0:	4b18      	ldr	r3, [pc, #96]	@ (8004014 <sniprintf+0x68>)
 8003fb2:	1e0c      	subs	r4, r1, #0
 8003fb4:	681d      	ldr	r5, [r3, #0]
 8003fb6:	b09d      	sub	sp, #116	@ 0x74
 8003fb8:	da08      	bge.n	8003fcc <sniprintf+0x20>
 8003fba:	238b      	movs	r3, #139	@ 0x8b
 8003fbc:	602b      	str	r3, [r5, #0]
 8003fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8003fc2:	b01d      	add	sp, #116	@ 0x74
 8003fc4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003fc8:	b002      	add	sp, #8
 8003fca:	4770      	bx	lr
 8003fcc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003fd0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003fd4:	f04f 0300 	mov.w	r3, #0
 8003fd8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003fda:	bf14      	ite	ne
 8003fdc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003fe0:	4623      	moveq	r3, r4
 8003fe2:	9304      	str	r3, [sp, #16]
 8003fe4:	9307      	str	r3, [sp, #28]
 8003fe6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003fea:	9002      	str	r0, [sp, #8]
 8003fec:	9006      	str	r0, [sp, #24]
 8003fee:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003ff2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003ff4:	ab21      	add	r3, sp, #132	@ 0x84
 8003ff6:	a902      	add	r1, sp, #8
 8003ff8:	4628      	mov	r0, r5
 8003ffa:	9301      	str	r3, [sp, #4]
 8003ffc:	f000 fa4a 	bl	8004494 <_svfiprintf_r>
 8004000:	1c43      	adds	r3, r0, #1
 8004002:	bfbc      	itt	lt
 8004004:	238b      	movlt	r3, #139	@ 0x8b
 8004006:	602b      	strlt	r3, [r5, #0]
 8004008:	2c00      	cmp	r4, #0
 800400a:	d0da      	beq.n	8003fc2 <sniprintf+0x16>
 800400c:	9b02      	ldr	r3, [sp, #8]
 800400e:	2200      	movs	r2, #0
 8004010:	701a      	strb	r2, [r3, #0]
 8004012:	e7d6      	b.n	8003fc2 <sniprintf+0x16>
 8004014:	20000020 	.word	0x20000020

08004018 <__sread>:
 8004018:	b510      	push	{r4, lr}
 800401a:	460c      	mov	r4, r1
 800401c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004020:	f000 f868 	bl	80040f4 <_read_r>
 8004024:	2800      	cmp	r0, #0
 8004026:	bfab      	itete	ge
 8004028:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800402a:	89a3      	ldrhlt	r3, [r4, #12]
 800402c:	181b      	addge	r3, r3, r0
 800402e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004032:	bfac      	ite	ge
 8004034:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004036:	81a3      	strhlt	r3, [r4, #12]
 8004038:	bd10      	pop	{r4, pc}

0800403a <__swrite>:
 800403a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800403e:	461f      	mov	r7, r3
 8004040:	898b      	ldrh	r3, [r1, #12]
 8004042:	05db      	lsls	r3, r3, #23
 8004044:	4605      	mov	r5, r0
 8004046:	460c      	mov	r4, r1
 8004048:	4616      	mov	r6, r2
 800404a:	d505      	bpl.n	8004058 <__swrite+0x1e>
 800404c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004050:	2302      	movs	r3, #2
 8004052:	2200      	movs	r2, #0
 8004054:	f000 f83c 	bl	80040d0 <_lseek_r>
 8004058:	89a3      	ldrh	r3, [r4, #12]
 800405a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800405e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004062:	81a3      	strh	r3, [r4, #12]
 8004064:	4632      	mov	r2, r6
 8004066:	463b      	mov	r3, r7
 8004068:	4628      	mov	r0, r5
 800406a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800406e:	f000 b853 	b.w	8004118 <_write_r>

08004072 <__sseek>:
 8004072:	b510      	push	{r4, lr}
 8004074:	460c      	mov	r4, r1
 8004076:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800407a:	f000 f829 	bl	80040d0 <_lseek_r>
 800407e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004082:	1c42      	adds	r2, r0, #1
 8004084:	bf0b      	itete	eq
 8004086:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800408a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800408e:	81a3      	strheq	r3, [r4, #12]
 8004090:	81a3      	strhne	r3, [r4, #12]
 8004092:	bf18      	it	ne
 8004094:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004096:	bd10      	pop	{r4, pc}

08004098 <__sclose>:
 8004098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800409c:	f000 b808 	b.w	80040b0 <_close_r>

080040a0 <memset>:
 80040a0:	4402      	add	r2, r0
 80040a2:	4603      	mov	r3, r0
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d100      	bne.n	80040aa <memset+0xa>
 80040a8:	4770      	bx	lr
 80040aa:	f803 1b01 	strb.w	r1, [r3], #1
 80040ae:	e7f9      	b.n	80040a4 <memset+0x4>

080040b0 <_close_r>:
 80040b0:	b538      	push	{r3, r4, r5, lr}
 80040b2:	4d06      	ldr	r5, [pc, #24]	@ (80040cc <_close_r+0x1c>)
 80040b4:	2300      	movs	r3, #0
 80040b6:	4604      	mov	r4, r0
 80040b8:	4608      	mov	r0, r1
 80040ba:	602b      	str	r3, [r5, #0]
 80040bc:	f7ff fcda 	bl	8003a74 <_close>
 80040c0:	1c43      	adds	r3, r0, #1
 80040c2:	d102      	bne.n	80040ca <_close_r+0x1a>
 80040c4:	682b      	ldr	r3, [r5, #0]
 80040c6:	b103      	cbz	r3, 80040ca <_close_r+0x1a>
 80040c8:	6023      	str	r3, [r4, #0]
 80040ca:	bd38      	pop	{r3, r4, r5, pc}
 80040cc:	20000368 	.word	0x20000368

080040d0 <_lseek_r>:
 80040d0:	b538      	push	{r3, r4, r5, lr}
 80040d2:	4d07      	ldr	r5, [pc, #28]	@ (80040f0 <_lseek_r+0x20>)
 80040d4:	4604      	mov	r4, r0
 80040d6:	4608      	mov	r0, r1
 80040d8:	4611      	mov	r1, r2
 80040da:	2200      	movs	r2, #0
 80040dc:	602a      	str	r2, [r5, #0]
 80040de:	461a      	mov	r2, r3
 80040e0:	f7ff fcd2 	bl	8003a88 <_lseek>
 80040e4:	1c43      	adds	r3, r0, #1
 80040e6:	d102      	bne.n	80040ee <_lseek_r+0x1e>
 80040e8:	682b      	ldr	r3, [r5, #0]
 80040ea:	b103      	cbz	r3, 80040ee <_lseek_r+0x1e>
 80040ec:	6023      	str	r3, [r4, #0]
 80040ee:	bd38      	pop	{r3, r4, r5, pc}
 80040f0:	20000368 	.word	0x20000368

080040f4 <_read_r>:
 80040f4:	b538      	push	{r3, r4, r5, lr}
 80040f6:	4d07      	ldr	r5, [pc, #28]	@ (8004114 <_read_r+0x20>)
 80040f8:	4604      	mov	r4, r0
 80040fa:	4608      	mov	r0, r1
 80040fc:	4611      	mov	r1, r2
 80040fe:	2200      	movs	r2, #0
 8004100:	602a      	str	r2, [r5, #0]
 8004102:	461a      	mov	r2, r3
 8004104:	f7ff fc98 	bl	8003a38 <_read>
 8004108:	1c43      	adds	r3, r0, #1
 800410a:	d102      	bne.n	8004112 <_read_r+0x1e>
 800410c:	682b      	ldr	r3, [r5, #0]
 800410e:	b103      	cbz	r3, 8004112 <_read_r+0x1e>
 8004110:	6023      	str	r3, [r4, #0]
 8004112:	bd38      	pop	{r3, r4, r5, pc}
 8004114:	20000368 	.word	0x20000368

08004118 <_write_r>:
 8004118:	b538      	push	{r3, r4, r5, lr}
 800411a:	4d07      	ldr	r5, [pc, #28]	@ (8004138 <_write_r+0x20>)
 800411c:	4604      	mov	r4, r0
 800411e:	4608      	mov	r0, r1
 8004120:	4611      	mov	r1, r2
 8004122:	2200      	movs	r2, #0
 8004124:	602a      	str	r2, [r5, #0]
 8004126:	461a      	mov	r2, r3
 8004128:	f7ff fc96 	bl	8003a58 <_write>
 800412c:	1c43      	adds	r3, r0, #1
 800412e:	d102      	bne.n	8004136 <_write_r+0x1e>
 8004130:	682b      	ldr	r3, [r5, #0]
 8004132:	b103      	cbz	r3, 8004136 <_write_r+0x1e>
 8004134:	6023      	str	r3, [r4, #0]
 8004136:	bd38      	pop	{r3, r4, r5, pc}
 8004138:	20000368 	.word	0x20000368

0800413c <__errno>:
 800413c:	4b01      	ldr	r3, [pc, #4]	@ (8004144 <__errno+0x8>)
 800413e:	6818      	ldr	r0, [r3, #0]
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	20000020 	.word	0x20000020

08004148 <__libc_init_array>:
 8004148:	b570      	push	{r4, r5, r6, lr}
 800414a:	4b0d      	ldr	r3, [pc, #52]	@ (8004180 <__libc_init_array+0x38>)
 800414c:	4d0d      	ldr	r5, [pc, #52]	@ (8004184 <__libc_init_array+0x3c>)
 800414e:	1b5b      	subs	r3, r3, r5
 8004150:	109c      	asrs	r4, r3, #2
 8004152:	2600      	movs	r6, #0
 8004154:	42a6      	cmp	r6, r4
 8004156:	d109      	bne.n	800416c <__libc_init_array+0x24>
 8004158:	f001 f96a 	bl	8005430 <_init>
 800415c:	4d0a      	ldr	r5, [pc, #40]	@ (8004188 <__libc_init_array+0x40>)
 800415e:	4b0b      	ldr	r3, [pc, #44]	@ (800418c <__libc_init_array+0x44>)
 8004160:	1b5b      	subs	r3, r3, r5
 8004162:	109c      	asrs	r4, r3, #2
 8004164:	2600      	movs	r6, #0
 8004166:	42a6      	cmp	r6, r4
 8004168:	d105      	bne.n	8004176 <__libc_init_array+0x2e>
 800416a:	bd70      	pop	{r4, r5, r6, pc}
 800416c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004170:	4798      	blx	r3
 8004172:	3601      	adds	r6, #1
 8004174:	e7ee      	b.n	8004154 <__libc_init_array+0xc>
 8004176:	f855 3b04 	ldr.w	r3, [r5], #4
 800417a:	4798      	blx	r3
 800417c:	3601      	adds	r6, #1
 800417e:	e7f2      	b.n	8004166 <__libc_init_array+0x1e>
 8004180:	08005784 	.word	0x08005784
 8004184:	08005784 	.word	0x08005784
 8004188:	08005784 	.word	0x08005784
 800418c:	08005788 	.word	0x08005788

08004190 <__retarget_lock_init_recursive>:
 8004190:	4770      	bx	lr

08004192 <__retarget_lock_acquire_recursive>:
 8004192:	4770      	bx	lr

08004194 <__retarget_lock_release_recursive>:
 8004194:	4770      	bx	lr
	...

08004198 <__assert_func>:
 8004198:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800419a:	4614      	mov	r4, r2
 800419c:	461a      	mov	r2, r3
 800419e:	4b09      	ldr	r3, [pc, #36]	@ (80041c4 <__assert_func+0x2c>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4605      	mov	r5, r0
 80041a4:	68d8      	ldr	r0, [r3, #12]
 80041a6:	b14c      	cbz	r4, 80041bc <__assert_func+0x24>
 80041a8:	4b07      	ldr	r3, [pc, #28]	@ (80041c8 <__assert_func+0x30>)
 80041aa:	9100      	str	r1, [sp, #0]
 80041ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80041b0:	4906      	ldr	r1, [pc, #24]	@ (80041cc <__assert_func+0x34>)
 80041b2:	462b      	mov	r3, r5
 80041b4:	f000 fca2 	bl	8004afc <fiprintf>
 80041b8:	f000 fcea 	bl	8004b90 <abort>
 80041bc:	4b04      	ldr	r3, [pc, #16]	@ (80041d0 <__assert_func+0x38>)
 80041be:	461c      	mov	r4, r3
 80041c0:	e7f3      	b.n	80041aa <__assert_func+0x12>
 80041c2:	bf00      	nop
 80041c4:	20000020 	.word	0x20000020
 80041c8:	0800570d 	.word	0x0800570d
 80041cc:	0800571a 	.word	0x0800571a
 80041d0:	08005748 	.word	0x08005748

080041d4 <_free_r>:
 80041d4:	b538      	push	{r3, r4, r5, lr}
 80041d6:	4605      	mov	r5, r0
 80041d8:	2900      	cmp	r1, #0
 80041da:	d041      	beq.n	8004260 <_free_r+0x8c>
 80041dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041e0:	1f0c      	subs	r4, r1, #4
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	bfb8      	it	lt
 80041e6:	18e4      	addlt	r4, r4, r3
 80041e8:	f000 f8e8 	bl	80043bc <__malloc_lock>
 80041ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004264 <_free_r+0x90>)
 80041ee:	6813      	ldr	r3, [r2, #0]
 80041f0:	b933      	cbnz	r3, 8004200 <_free_r+0x2c>
 80041f2:	6063      	str	r3, [r4, #4]
 80041f4:	6014      	str	r4, [r2, #0]
 80041f6:	4628      	mov	r0, r5
 80041f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80041fc:	f000 b8e4 	b.w	80043c8 <__malloc_unlock>
 8004200:	42a3      	cmp	r3, r4
 8004202:	d908      	bls.n	8004216 <_free_r+0x42>
 8004204:	6820      	ldr	r0, [r4, #0]
 8004206:	1821      	adds	r1, r4, r0
 8004208:	428b      	cmp	r3, r1
 800420a:	bf01      	itttt	eq
 800420c:	6819      	ldreq	r1, [r3, #0]
 800420e:	685b      	ldreq	r3, [r3, #4]
 8004210:	1809      	addeq	r1, r1, r0
 8004212:	6021      	streq	r1, [r4, #0]
 8004214:	e7ed      	b.n	80041f2 <_free_r+0x1e>
 8004216:	461a      	mov	r2, r3
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	b10b      	cbz	r3, 8004220 <_free_r+0x4c>
 800421c:	42a3      	cmp	r3, r4
 800421e:	d9fa      	bls.n	8004216 <_free_r+0x42>
 8004220:	6811      	ldr	r1, [r2, #0]
 8004222:	1850      	adds	r0, r2, r1
 8004224:	42a0      	cmp	r0, r4
 8004226:	d10b      	bne.n	8004240 <_free_r+0x6c>
 8004228:	6820      	ldr	r0, [r4, #0]
 800422a:	4401      	add	r1, r0
 800422c:	1850      	adds	r0, r2, r1
 800422e:	4283      	cmp	r3, r0
 8004230:	6011      	str	r1, [r2, #0]
 8004232:	d1e0      	bne.n	80041f6 <_free_r+0x22>
 8004234:	6818      	ldr	r0, [r3, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	6053      	str	r3, [r2, #4]
 800423a:	4408      	add	r0, r1
 800423c:	6010      	str	r0, [r2, #0]
 800423e:	e7da      	b.n	80041f6 <_free_r+0x22>
 8004240:	d902      	bls.n	8004248 <_free_r+0x74>
 8004242:	230c      	movs	r3, #12
 8004244:	602b      	str	r3, [r5, #0]
 8004246:	e7d6      	b.n	80041f6 <_free_r+0x22>
 8004248:	6820      	ldr	r0, [r4, #0]
 800424a:	1821      	adds	r1, r4, r0
 800424c:	428b      	cmp	r3, r1
 800424e:	bf04      	itt	eq
 8004250:	6819      	ldreq	r1, [r3, #0]
 8004252:	685b      	ldreq	r3, [r3, #4]
 8004254:	6063      	str	r3, [r4, #4]
 8004256:	bf04      	itt	eq
 8004258:	1809      	addeq	r1, r1, r0
 800425a:	6021      	streq	r1, [r4, #0]
 800425c:	6054      	str	r4, [r2, #4]
 800425e:	e7ca      	b.n	80041f6 <_free_r+0x22>
 8004260:	bd38      	pop	{r3, r4, r5, pc}
 8004262:	bf00      	nop
 8004264:	20000374 	.word	0x20000374

08004268 <malloc>:
 8004268:	4b02      	ldr	r3, [pc, #8]	@ (8004274 <malloc+0xc>)
 800426a:	4601      	mov	r1, r0
 800426c:	6818      	ldr	r0, [r3, #0]
 800426e:	f000 b825 	b.w	80042bc <_malloc_r>
 8004272:	bf00      	nop
 8004274:	20000020 	.word	0x20000020

08004278 <sbrk_aligned>:
 8004278:	b570      	push	{r4, r5, r6, lr}
 800427a:	4e0f      	ldr	r6, [pc, #60]	@ (80042b8 <sbrk_aligned+0x40>)
 800427c:	460c      	mov	r4, r1
 800427e:	6831      	ldr	r1, [r6, #0]
 8004280:	4605      	mov	r5, r0
 8004282:	b911      	cbnz	r1, 800428a <sbrk_aligned+0x12>
 8004284:	f000 fc66 	bl	8004b54 <_sbrk_r>
 8004288:	6030      	str	r0, [r6, #0]
 800428a:	4621      	mov	r1, r4
 800428c:	4628      	mov	r0, r5
 800428e:	f000 fc61 	bl	8004b54 <_sbrk_r>
 8004292:	1c43      	adds	r3, r0, #1
 8004294:	d103      	bne.n	800429e <sbrk_aligned+0x26>
 8004296:	f04f 34ff 	mov.w	r4, #4294967295
 800429a:	4620      	mov	r0, r4
 800429c:	bd70      	pop	{r4, r5, r6, pc}
 800429e:	1cc4      	adds	r4, r0, #3
 80042a0:	f024 0403 	bic.w	r4, r4, #3
 80042a4:	42a0      	cmp	r0, r4
 80042a6:	d0f8      	beq.n	800429a <sbrk_aligned+0x22>
 80042a8:	1a21      	subs	r1, r4, r0
 80042aa:	4628      	mov	r0, r5
 80042ac:	f000 fc52 	bl	8004b54 <_sbrk_r>
 80042b0:	3001      	adds	r0, #1
 80042b2:	d1f2      	bne.n	800429a <sbrk_aligned+0x22>
 80042b4:	e7ef      	b.n	8004296 <sbrk_aligned+0x1e>
 80042b6:	bf00      	nop
 80042b8:	20000370 	.word	0x20000370

080042bc <_malloc_r>:
 80042bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042c0:	1ccd      	adds	r5, r1, #3
 80042c2:	f025 0503 	bic.w	r5, r5, #3
 80042c6:	3508      	adds	r5, #8
 80042c8:	2d0c      	cmp	r5, #12
 80042ca:	bf38      	it	cc
 80042cc:	250c      	movcc	r5, #12
 80042ce:	2d00      	cmp	r5, #0
 80042d0:	4606      	mov	r6, r0
 80042d2:	db01      	blt.n	80042d8 <_malloc_r+0x1c>
 80042d4:	42a9      	cmp	r1, r5
 80042d6:	d904      	bls.n	80042e2 <_malloc_r+0x26>
 80042d8:	230c      	movs	r3, #12
 80042da:	6033      	str	r3, [r6, #0]
 80042dc:	2000      	movs	r0, #0
 80042de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80043b8 <_malloc_r+0xfc>
 80042e6:	f000 f869 	bl	80043bc <__malloc_lock>
 80042ea:	f8d8 3000 	ldr.w	r3, [r8]
 80042ee:	461c      	mov	r4, r3
 80042f0:	bb44      	cbnz	r4, 8004344 <_malloc_r+0x88>
 80042f2:	4629      	mov	r1, r5
 80042f4:	4630      	mov	r0, r6
 80042f6:	f7ff ffbf 	bl	8004278 <sbrk_aligned>
 80042fa:	1c43      	adds	r3, r0, #1
 80042fc:	4604      	mov	r4, r0
 80042fe:	d158      	bne.n	80043b2 <_malloc_r+0xf6>
 8004300:	f8d8 4000 	ldr.w	r4, [r8]
 8004304:	4627      	mov	r7, r4
 8004306:	2f00      	cmp	r7, #0
 8004308:	d143      	bne.n	8004392 <_malloc_r+0xd6>
 800430a:	2c00      	cmp	r4, #0
 800430c:	d04b      	beq.n	80043a6 <_malloc_r+0xea>
 800430e:	6823      	ldr	r3, [r4, #0]
 8004310:	4639      	mov	r1, r7
 8004312:	4630      	mov	r0, r6
 8004314:	eb04 0903 	add.w	r9, r4, r3
 8004318:	f000 fc1c 	bl	8004b54 <_sbrk_r>
 800431c:	4581      	cmp	r9, r0
 800431e:	d142      	bne.n	80043a6 <_malloc_r+0xea>
 8004320:	6821      	ldr	r1, [r4, #0]
 8004322:	1a6d      	subs	r5, r5, r1
 8004324:	4629      	mov	r1, r5
 8004326:	4630      	mov	r0, r6
 8004328:	f7ff ffa6 	bl	8004278 <sbrk_aligned>
 800432c:	3001      	adds	r0, #1
 800432e:	d03a      	beq.n	80043a6 <_malloc_r+0xea>
 8004330:	6823      	ldr	r3, [r4, #0]
 8004332:	442b      	add	r3, r5
 8004334:	6023      	str	r3, [r4, #0]
 8004336:	f8d8 3000 	ldr.w	r3, [r8]
 800433a:	685a      	ldr	r2, [r3, #4]
 800433c:	bb62      	cbnz	r2, 8004398 <_malloc_r+0xdc>
 800433e:	f8c8 7000 	str.w	r7, [r8]
 8004342:	e00f      	b.n	8004364 <_malloc_r+0xa8>
 8004344:	6822      	ldr	r2, [r4, #0]
 8004346:	1b52      	subs	r2, r2, r5
 8004348:	d420      	bmi.n	800438c <_malloc_r+0xd0>
 800434a:	2a0b      	cmp	r2, #11
 800434c:	d917      	bls.n	800437e <_malloc_r+0xc2>
 800434e:	1961      	adds	r1, r4, r5
 8004350:	42a3      	cmp	r3, r4
 8004352:	6025      	str	r5, [r4, #0]
 8004354:	bf18      	it	ne
 8004356:	6059      	strne	r1, [r3, #4]
 8004358:	6863      	ldr	r3, [r4, #4]
 800435a:	bf08      	it	eq
 800435c:	f8c8 1000 	streq.w	r1, [r8]
 8004360:	5162      	str	r2, [r4, r5]
 8004362:	604b      	str	r3, [r1, #4]
 8004364:	4630      	mov	r0, r6
 8004366:	f000 f82f 	bl	80043c8 <__malloc_unlock>
 800436a:	f104 000b 	add.w	r0, r4, #11
 800436e:	1d23      	adds	r3, r4, #4
 8004370:	f020 0007 	bic.w	r0, r0, #7
 8004374:	1ac2      	subs	r2, r0, r3
 8004376:	bf1c      	itt	ne
 8004378:	1a1b      	subne	r3, r3, r0
 800437a:	50a3      	strne	r3, [r4, r2]
 800437c:	e7af      	b.n	80042de <_malloc_r+0x22>
 800437e:	6862      	ldr	r2, [r4, #4]
 8004380:	42a3      	cmp	r3, r4
 8004382:	bf0c      	ite	eq
 8004384:	f8c8 2000 	streq.w	r2, [r8]
 8004388:	605a      	strne	r2, [r3, #4]
 800438a:	e7eb      	b.n	8004364 <_malloc_r+0xa8>
 800438c:	4623      	mov	r3, r4
 800438e:	6864      	ldr	r4, [r4, #4]
 8004390:	e7ae      	b.n	80042f0 <_malloc_r+0x34>
 8004392:	463c      	mov	r4, r7
 8004394:	687f      	ldr	r7, [r7, #4]
 8004396:	e7b6      	b.n	8004306 <_malloc_r+0x4a>
 8004398:	461a      	mov	r2, r3
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	42a3      	cmp	r3, r4
 800439e:	d1fb      	bne.n	8004398 <_malloc_r+0xdc>
 80043a0:	2300      	movs	r3, #0
 80043a2:	6053      	str	r3, [r2, #4]
 80043a4:	e7de      	b.n	8004364 <_malloc_r+0xa8>
 80043a6:	230c      	movs	r3, #12
 80043a8:	6033      	str	r3, [r6, #0]
 80043aa:	4630      	mov	r0, r6
 80043ac:	f000 f80c 	bl	80043c8 <__malloc_unlock>
 80043b0:	e794      	b.n	80042dc <_malloc_r+0x20>
 80043b2:	6005      	str	r5, [r0, #0]
 80043b4:	e7d6      	b.n	8004364 <_malloc_r+0xa8>
 80043b6:	bf00      	nop
 80043b8:	20000374 	.word	0x20000374

080043bc <__malloc_lock>:
 80043bc:	4801      	ldr	r0, [pc, #4]	@ (80043c4 <__malloc_lock+0x8>)
 80043be:	f7ff bee8 	b.w	8004192 <__retarget_lock_acquire_recursive>
 80043c2:	bf00      	nop
 80043c4:	2000036c 	.word	0x2000036c

080043c8 <__malloc_unlock>:
 80043c8:	4801      	ldr	r0, [pc, #4]	@ (80043d0 <__malloc_unlock+0x8>)
 80043ca:	f7ff bee3 	b.w	8004194 <__retarget_lock_release_recursive>
 80043ce:	bf00      	nop
 80043d0:	2000036c 	.word	0x2000036c

080043d4 <__ssputs_r>:
 80043d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043d8:	688e      	ldr	r6, [r1, #8]
 80043da:	461f      	mov	r7, r3
 80043dc:	42be      	cmp	r6, r7
 80043de:	4682      	mov	sl, r0
 80043e0:	460c      	mov	r4, r1
 80043e2:	4690      	mov	r8, r2
 80043e4:	4633      	mov	r3, r6
 80043e6:	d853      	bhi.n	8004490 <__ssputs_r+0xbc>
 80043e8:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 80043ec:	f410 6f90 	tst.w	r0, #1152	@ 0x480
 80043f0:	d02b      	beq.n	800444a <__ssputs_r+0x76>
 80043f2:	6965      	ldr	r5, [r4, #20]
 80043f4:	6823      	ldr	r3, [r4, #0]
 80043f6:	6909      	ldr	r1, [r1, #16]
 80043f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80043fc:	eba3 0901 	sub.w	r9, r3, r1
 8004400:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004404:	1c7b      	adds	r3, r7, #1
 8004406:	106d      	asrs	r5, r5, #1
 8004408:	444b      	add	r3, r9
 800440a:	42ab      	cmp	r3, r5
 800440c:	462a      	mov	r2, r5
 800440e:	bf84      	itt	hi
 8004410:	461d      	movhi	r5, r3
 8004412:	462a      	movhi	r2, r5
 8004414:	0543      	lsls	r3, r0, #21
 8004416:	d527      	bpl.n	8004468 <__ssputs_r+0x94>
 8004418:	4611      	mov	r1, r2
 800441a:	4650      	mov	r0, sl
 800441c:	f7ff ff4e 	bl	80042bc <_malloc_r>
 8004420:	4606      	mov	r6, r0
 8004422:	b358      	cbz	r0, 800447c <__ssputs_r+0xa8>
 8004424:	6921      	ldr	r1, [r4, #16]
 8004426:	464a      	mov	r2, r9
 8004428:	f000 fba4 	bl	8004b74 <memcpy>
 800442c:	89a3      	ldrh	r3, [r4, #12]
 800442e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004432:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004436:	81a3      	strh	r3, [r4, #12]
 8004438:	6126      	str	r6, [r4, #16]
 800443a:	6165      	str	r5, [r4, #20]
 800443c:	444e      	add	r6, r9
 800443e:	eba5 0509 	sub.w	r5, r5, r9
 8004442:	6026      	str	r6, [r4, #0]
 8004444:	60a5      	str	r5, [r4, #8]
 8004446:	463e      	mov	r6, r7
 8004448:	463b      	mov	r3, r7
 800444a:	461f      	mov	r7, r3
 800444c:	6820      	ldr	r0, [r4, #0]
 800444e:	463a      	mov	r2, r7
 8004450:	4641      	mov	r1, r8
 8004452:	f000 fb65 	bl	8004b20 <memmove>
 8004456:	68a3      	ldr	r3, [r4, #8]
 8004458:	1b9b      	subs	r3, r3, r6
 800445a:	60a3      	str	r3, [r4, #8]
 800445c:	6823      	ldr	r3, [r4, #0]
 800445e:	443b      	add	r3, r7
 8004460:	6023      	str	r3, [r4, #0]
 8004462:	2000      	movs	r0, #0
 8004464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004468:	4650      	mov	r0, sl
 800446a:	f000 fb98 	bl	8004b9e <_realloc_r>
 800446e:	4606      	mov	r6, r0
 8004470:	2800      	cmp	r0, #0
 8004472:	d1e1      	bne.n	8004438 <__ssputs_r+0x64>
 8004474:	6921      	ldr	r1, [r4, #16]
 8004476:	4650      	mov	r0, sl
 8004478:	f7ff feac 	bl	80041d4 <_free_r>
 800447c:	230c      	movs	r3, #12
 800447e:	f8ca 3000 	str.w	r3, [sl]
 8004482:	89a3      	ldrh	r3, [r4, #12]
 8004484:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004488:	81a3      	strh	r3, [r4, #12]
 800448a:	f04f 30ff 	mov.w	r0, #4294967295
 800448e:	e7e9      	b.n	8004464 <__ssputs_r+0x90>
 8004490:	463e      	mov	r6, r7
 8004492:	e7db      	b.n	800444c <__ssputs_r+0x78>

08004494 <_svfiprintf_r>:
 8004494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004498:	4698      	mov	r8, r3
 800449a:	898b      	ldrh	r3, [r1, #12]
 800449c:	061b      	lsls	r3, r3, #24
 800449e:	b09d      	sub	sp, #116	@ 0x74
 80044a0:	4607      	mov	r7, r0
 80044a2:	460d      	mov	r5, r1
 80044a4:	4614      	mov	r4, r2
 80044a6:	d510      	bpl.n	80044ca <_svfiprintf_r+0x36>
 80044a8:	690b      	ldr	r3, [r1, #16]
 80044aa:	b973      	cbnz	r3, 80044ca <_svfiprintf_r+0x36>
 80044ac:	2140      	movs	r1, #64	@ 0x40
 80044ae:	f7ff ff05 	bl	80042bc <_malloc_r>
 80044b2:	6028      	str	r0, [r5, #0]
 80044b4:	6128      	str	r0, [r5, #16]
 80044b6:	b930      	cbnz	r0, 80044c6 <_svfiprintf_r+0x32>
 80044b8:	230c      	movs	r3, #12
 80044ba:	603b      	str	r3, [r7, #0]
 80044bc:	f04f 30ff 	mov.w	r0, #4294967295
 80044c0:	b01d      	add	sp, #116	@ 0x74
 80044c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044c6:	2340      	movs	r3, #64	@ 0x40
 80044c8:	616b      	str	r3, [r5, #20]
 80044ca:	2300      	movs	r3, #0
 80044cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80044ce:	2320      	movs	r3, #32
 80044d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80044d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80044d8:	2330      	movs	r3, #48	@ 0x30
 80044da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004678 <_svfiprintf_r+0x1e4>
 80044de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80044e2:	f04f 0901 	mov.w	r9, #1
 80044e6:	4623      	mov	r3, r4
 80044e8:	469a      	mov	sl, r3
 80044ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80044ee:	b10a      	cbz	r2, 80044f4 <_svfiprintf_r+0x60>
 80044f0:	2a25      	cmp	r2, #37	@ 0x25
 80044f2:	d1f9      	bne.n	80044e8 <_svfiprintf_r+0x54>
 80044f4:	ebba 0b04 	subs.w	fp, sl, r4
 80044f8:	d00b      	beq.n	8004512 <_svfiprintf_r+0x7e>
 80044fa:	465b      	mov	r3, fp
 80044fc:	4622      	mov	r2, r4
 80044fe:	4629      	mov	r1, r5
 8004500:	4638      	mov	r0, r7
 8004502:	f7ff ff67 	bl	80043d4 <__ssputs_r>
 8004506:	3001      	adds	r0, #1
 8004508:	f000 80a7 	beq.w	800465a <_svfiprintf_r+0x1c6>
 800450c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800450e:	445a      	add	r2, fp
 8004510:	9209      	str	r2, [sp, #36]	@ 0x24
 8004512:	f89a 3000 	ldrb.w	r3, [sl]
 8004516:	2b00      	cmp	r3, #0
 8004518:	f000 809f 	beq.w	800465a <_svfiprintf_r+0x1c6>
 800451c:	2300      	movs	r3, #0
 800451e:	f04f 32ff 	mov.w	r2, #4294967295
 8004522:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004526:	f10a 0a01 	add.w	sl, sl, #1
 800452a:	9304      	str	r3, [sp, #16]
 800452c:	9307      	str	r3, [sp, #28]
 800452e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004532:	931a      	str	r3, [sp, #104]	@ 0x68
 8004534:	4654      	mov	r4, sl
 8004536:	2205      	movs	r2, #5
 8004538:	f814 1b01 	ldrb.w	r1, [r4], #1
 800453c:	484e      	ldr	r0, [pc, #312]	@ (8004678 <_svfiprintf_r+0x1e4>)
 800453e:	f7fb fdff 	bl	8000140 <memchr>
 8004542:	9a04      	ldr	r2, [sp, #16]
 8004544:	b9d8      	cbnz	r0, 800457e <_svfiprintf_r+0xea>
 8004546:	06d0      	lsls	r0, r2, #27
 8004548:	bf44      	itt	mi
 800454a:	2320      	movmi	r3, #32
 800454c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004550:	0711      	lsls	r1, r2, #28
 8004552:	bf44      	itt	mi
 8004554:	232b      	movmi	r3, #43	@ 0x2b
 8004556:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800455a:	f89a 3000 	ldrb.w	r3, [sl]
 800455e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004560:	d015      	beq.n	800458e <_svfiprintf_r+0xfa>
 8004562:	9a07      	ldr	r2, [sp, #28]
 8004564:	4654      	mov	r4, sl
 8004566:	2000      	movs	r0, #0
 8004568:	f04f 0c0a 	mov.w	ip, #10
 800456c:	4621      	mov	r1, r4
 800456e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004572:	3b30      	subs	r3, #48	@ 0x30
 8004574:	2b09      	cmp	r3, #9
 8004576:	d94b      	bls.n	8004610 <_svfiprintf_r+0x17c>
 8004578:	b1b0      	cbz	r0, 80045a8 <_svfiprintf_r+0x114>
 800457a:	9207      	str	r2, [sp, #28]
 800457c:	e014      	b.n	80045a8 <_svfiprintf_r+0x114>
 800457e:	eba0 0308 	sub.w	r3, r0, r8
 8004582:	fa09 f303 	lsl.w	r3, r9, r3
 8004586:	4313      	orrs	r3, r2
 8004588:	9304      	str	r3, [sp, #16]
 800458a:	46a2      	mov	sl, r4
 800458c:	e7d2      	b.n	8004534 <_svfiprintf_r+0xa0>
 800458e:	9b03      	ldr	r3, [sp, #12]
 8004590:	1d19      	adds	r1, r3, #4
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	9103      	str	r1, [sp, #12]
 8004596:	2b00      	cmp	r3, #0
 8004598:	bfbb      	ittet	lt
 800459a:	425b      	neglt	r3, r3
 800459c:	f042 0202 	orrlt.w	r2, r2, #2
 80045a0:	9307      	strge	r3, [sp, #28]
 80045a2:	9307      	strlt	r3, [sp, #28]
 80045a4:	bfb8      	it	lt
 80045a6:	9204      	strlt	r2, [sp, #16]
 80045a8:	7823      	ldrb	r3, [r4, #0]
 80045aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80045ac:	d10a      	bne.n	80045c4 <_svfiprintf_r+0x130>
 80045ae:	7863      	ldrb	r3, [r4, #1]
 80045b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80045b2:	d132      	bne.n	800461a <_svfiprintf_r+0x186>
 80045b4:	9b03      	ldr	r3, [sp, #12]
 80045b6:	1d1a      	adds	r2, r3, #4
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	9203      	str	r2, [sp, #12]
 80045bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80045c0:	3402      	adds	r4, #2
 80045c2:	9305      	str	r3, [sp, #20]
 80045c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004688 <_svfiprintf_r+0x1f4>
 80045c8:	7821      	ldrb	r1, [r4, #0]
 80045ca:	2203      	movs	r2, #3
 80045cc:	4650      	mov	r0, sl
 80045ce:	f7fb fdb7 	bl	8000140 <memchr>
 80045d2:	b138      	cbz	r0, 80045e4 <_svfiprintf_r+0x150>
 80045d4:	9b04      	ldr	r3, [sp, #16]
 80045d6:	eba0 000a 	sub.w	r0, r0, sl
 80045da:	2240      	movs	r2, #64	@ 0x40
 80045dc:	4082      	lsls	r2, r0
 80045de:	4313      	orrs	r3, r2
 80045e0:	3401      	adds	r4, #1
 80045e2:	9304      	str	r3, [sp, #16]
 80045e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045e8:	4824      	ldr	r0, [pc, #144]	@ (800467c <_svfiprintf_r+0x1e8>)
 80045ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80045ee:	2206      	movs	r2, #6
 80045f0:	f7fb fda6 	bl	8000140 <memchr>
 80045f4:	2800      	cmp	r0, #0
 80045f6:	d036      	beq.n	8004666 <_svfiprintf_r+0x1d2>
 80045f8:	4b21      	ldr	r3, [pc, #132]	@ (8004680 <_svfiprintf_r+0x1ec>)
 80045fa:	bb1b      	cbnz	r3, 8004644 <_svfiprintf_r+0x1b0>
 80045fc:	9b03      	ldr	r3, [sp, #12]
 80045fe:	3307      	adds	r3, #7
 8004600:	f023 0307 	bic.w	r3, r3, #7
 8004604:	3308      	adds	r3, #8
 8004606:	9303      	str	r3, [sp, #12]
 8004608:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800460a:	4433      	add	r3, r6
 800460c:	9309      	str	r3, [sp, #36]	@ 0x24
 800460e:	e76a      	b.n	80044e6 <_svfiprintf_r+0x52>
 8004610:	fb0c 3202 	mla	r2, ip, r2, r3
 8004614:	460c      	mov	r4, r1
 8004616:	2001      	movs	r0, #1
 8004618:	e7a8      	b.n	800456c <_svfiprintf_r+0xd8>
 800461a:	2300      	movs	r3, #0
 800461c:	3401      	adds	r4, #1
 800461e:	9305      	str	r3, [sp, #20]
 8004620:	4619      	mov	r1, r3
 8004622:	f04f 0c0a 	mov.w	ip, #10
 8004626:	4620      	mov	r0, r4
 8004628:	f810 2b01 	ldrb.w	r2, [r0], #1
 800462c:	3a30      	subs	r2, #48	@ 0x30
 800462e:	2a09      	cmp	r2, #9
 8004630:	d903      	bls.n	800463a <_svfiprintf_r+0x1a6>
 8004632:	2b00      	cmp	r3, #0
 8004634:	d0c6      	beq.n	80045c4 <_svfiprintf_r+0x130>
 8004636:	9105      	str	r1, [sp, #20]
 8004638:	e7c4      	b.n	80045c4 <_svfiprintf_r+0x130>
 800463a:	fb0c 2101 	mla	r1, ip, r1, r2
 800463e:	4604      	mov	r4, r0
 8004640:	2301      	movs	r3, #1
 8004642:	e7f0      	b.n	8004626 <_svfiprintf_r+0x192>
 8004644:	ab03      	add	r3, sp, #12
 8004646:	9300      	str	r3, [sp, #0]
 8004648:	462a      	mov	r2, r5
 800464a:	4b0e      	ldr	r3, [pc, #56]	@ (8004684 <_svfiprintf_r+0x1f0>)
 800464c:	a904      	add	r1, sp, #16
 800464e:	4638      	mov	r0, r7
 8004650:	f3af 8000 	nop.w
 8004654:	1c42      	adds	r2, r0, #1
 8004656:	4606      	mov	r6, r0
 8004658:	d1d6      	bne.n	8004608 <_svfiprintf_r+0x174>
 800465a:	89ab      	ldrh	r3, [r5, #12]
 800465c:	065b      	lsls	r3, r3, #25
 800465e:	f53f af2d 	bmi.w	80044bc <_svfiprintf_r+0x28>
 8004662:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004664:	e72c      	b.n	80044c0 <_svfiprintf_r+0x2c>
 8004666:	ab03      	add	r3, sp, #12
 8004668:	9300      	str	r3, [sp, #0]
 800466a:	462a      	mov	r2, r5
 800466c:	4b05      	ldr	r3, [pc, #20]	@ (8004684 <_svfiprintf_r+0x1f0>)
 800466e:	a904      	add	r1, sp, #16
 8004670:	4638      	mov	r0, r7
 8004672:	f000 f879 	bl	8004768 <_printf_i>
 8004676:	e7ed      	b.n	8004654 <_svfiprintf_r+0x1c0>
 8004678:	08005749 	.word	0x08005749
 800467c:	08005753 	.word	0x08005753
 8004680:	00000000 	.word	0x00000000
 8004684:	080043d5 	.word	0x080043d5
 8004688:	0800574f 	.word	0x0800574f

0800468c <_printf_common>:
 800468c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004690:	4616      	mov	r6, r2
 8004692:	4698      	mov	r8, r3
 8004694:	688a      	ldr	r2, [r1, #8]
 8004696:	690b      	ldr	r3, [r1, #16]
 8004698:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800469c:	4293      	cmp	r3, r2
 800469e:	bfb8      	it	lt
 80046a0:	4613      	movlt	r3, r2
 80046a2:	6033      	str	r3, [r6, #0]
 80046a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80046a8:	4607      	mov	r7, r0
 80046aa:	460c      	mov	r4, r1
 80046ac:	b10a      	cbz	r2, 80046b2 <_printf_common+0x26>
 80046ae:	3301      	adds	r3, #1
 80046b0:	6033      	str	r3, [r6, #0]
 80046b2:	6823      	ldr	r3, [r4, #0]
 80046b4:	0699      	lsls	r1, r3, #26
 80046b6:	bf42      	ittt	mi
 80046b8:	6833      	ldrmi	r3, [r6, #0]
 80046ba:	3302      	addmi	r3, #2
 80046bc:	6033      	strmi	r3, [r6, #0]
 80046be:	6825      	ldr	r5, [r4, #0]
 80046c0:	f015 0506 	ands.w	r5, r5, #6
 80046c4:	d106      	bne.n	80046d4 <_printf_common+0x48>
 80046c6:	f104 0a19 	add.w	sl, r4, #25
 80046ca:	68e3      	ldr	r3, [r4, #12]
 80046cc:	6832      	ldr	r2, [r6, #0]
 80046ce:	1a9b      	subs	r3, r3, r2
 80046d0:	42ab      	cmp	r3, r5
 80046d2:	dc26      	bgt.n	8004722 <_printf_common+0x96>
 80046d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80046d8:	6822      	ldr	r2, [r4, #0]
 80046da:	3b00      	subs	r3, #0
 80046dc:	bf18      	it	ne
 80046de:	2301      	movne	r3, #1
 80046e0:	0692      	lsls	r2, r2, #26
 80046e2:	d42b      	bmi.n	800473c <_printf_common+0xb0>
 80046e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80046e8:	4641      	mov	r1, r8
 80046ea:	4638      	mov	r0, r7
 80046ec:	47c8      	blx	r9
 80046ee:	3001      	adds	r0, #1
 80046f0:	d01e      	beq.n	8004730 <_printf_common+0xa4>
 80046f2:	6823      	ldr	r3, [r4, #0]
 80046f4:	6922      	ldr	r2, [r4, #16]
 80046f6:	f003 0306 	and.w	r3, r3, #6
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	bf02      	ittt	eq
 80046fe:	68e5      	ldreq	r5, [r4, #12]
 8004700:	6833      	ldreq	r3, [r6, #0]
 8004702:	1aed      	subeq	r5, r5, r3
 8004704:	68a3      	ldr	r3, [r4, #8]
 8004706:	bf0c      	ite	eq
 8004708:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800470c:	2500      	movne	r5, #0
 800470e:	4293      	cmp	r3, r2
 8004710:	bfc4      	itt	gt
 8004712:	1a9b      	subgt	r3, r3, r2
 8004714:	18ed      	addgt	r5, r5, r3
 8004716:	2600      	movs	r6, #0
 8004718:	341a      	adds	r4, #26
 800471a:	42b5      	cmp	r5, r6
 800471c:	d11a      	bne.n	8004754 <_printf_common+0xc8>
 800471e:	2000      	movs	r0, #0
 8004720:	e008      	b.n	8004734 <_printf_common+0xa8>
 8004722:	2301      	movs	r3, #1
 8004724:	4652      	mov	r2, sl
 8004726:	4641      	mov	r1, r8
 8004728:	4638      	mov	r0, r7
 800472a:	47c8      	blx	r9
 800472c:	3001      	adds	r0, #1
 800472e:	d103      	bne.n	8004738 <_printf_common+0xac>
 8004730:	f04f 30ff 	mov.w	r0, #4294967295
 8004734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004738:	3501      	adds	r5, #1
 800473a:	e7c6      	b.n	80046ca <_printf_common+0x3e>
 800473c:	18e1      	adds	r1, r4, r3
 800473e:	1c5a      	adds	r2, r3, #1
 8004740:	2030      	movs	r0, #48	@ 0x30
 8004742:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004746:	4422      	add	r2, r4
 8004748:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800474c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004750:	3302      	adds	r3, #2
 8004752:	e7c7      	b.n	80046e4 <_printf_common+0x58>
 8004754:	2301      	movs	r3, #1
 8004756:	4622      	mov	r2, r4
 8004758:	4641      	mov	r1, r8
 800475a:	4638      	mov	r0, r7
 800475c:	47c8      	blx	r9
 800475e:	3001      	adds	r0, #1
 8004760:	d0e6      	beq.n	8004730 <_printf_common+0xa4>
 8004762:	3601      	adds	r6, #1
 8004764:	e7d9      	b.n	800471a <_printf_common+0x8e>
	...

08004768 <_printf_i>:
 8004768:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800476c:	7e0f      	ldrb	r7, [r1, #24]
 800476e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004770:	2f78      	cmp	r7, #120	@ 0x78
 8004772:	4691      	mov	r9, r2
 8004774:	4680      	mov	r8, r0
 8004776:	460c      	mov	r4, r1
 8004778:	469a      	mov	sl, r3
 800477a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800477e:	d807      	bhi.n	8004790 <_printf_i+0x28>
 8004780:	2f62      	cmp	r7, #98	@ 0x62
 8004782:	d80a      	bhi.n	800479a <_printf_i+0x32>
 8004784:	2f00      	cmp	r7, #0
 8004786:	f000 80d2 	beq.w	800492e <_printf_i+0x1c6>
 800478a:	2f58      	cmp	r7, #88	@ 0x58
 800478c:	f000 80b7 	beq.w	80048fe <_printf_i+0x196>
 8004790:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004794:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004798:	e03a      	b.n	8004810 <_printf_i+0xa8>
 800479a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800479e:	2b15      	cmp	r3, #21
 80047a0:	d8f6      	bhi.n	8004790 <_printf_i+0x28>
 80047a2:	a101      	add	r1, pc, #4	@ (adr r1, 80047a8 <_printf_i+0x40>)
 80047a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80047a8:	08004801 	.word	0x08004801
 80047ac:	08004815 	.word	0x08004815
 80047b0:	08004791 	.word	0x08004791
 80047b4:	08004791 	.word	0x08004791
 80047b8:	08004791 	.word	0x08004791
 80047bc:	08004791 	.word	0x08004791
 80047c0:	08004815 	.word	0x08004815
 80047c4:	08004791 	.word	0x08004791
 80047c8:	08004791 	.word	0x08004791
 80047cc:	08004791 	.word	0x08004791
 80047d0:	08004791 	.word	0x08004791
 80047d4:	08004915 	.word	0x08004915
 80047d8:	0800483f 	.word	0x0800483f
 80047dc:	080048cb 	.word	0x080048cb
 80047e0:	08004791 	.word	0x08004791
 80047e4:	08004791 	.word	0x08004791
 80047e8:	08004937 	.word	0x08004937
 80047ec:	08004791 	.word	0x08004791
 80047f0:	0800483f 	.word	0x0800483f
 80047f4:	08004791 	.word	0x08004791
 80047f8:	08004791 	.word	0x08004791
 80047fc:	080048d3 	.word	0x080048d3
 8004800:	6833      	ldr	r3, [r6, #0]
 8004802:	1d1a      	adds	r2, r3, #4
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	6032      	str	r2, [r6, #0]
 8004808:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800480c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004810:	2301      	movs	r3, #1
 8004812:	e09d      	b.n	8004950 <_printf_i+0x1e8>
 8004814:	6833      	ldr	r3, [r6, #0]
 8004816:	6820      	ldr	r0, [r4, #0]
 8004818:	1d19      	adds	r1, r3, #4
 800481a:	6031      	str	r1, [r6, #0]
 800481c:	0606      	lsls	r6, r0, #24
 800481e:	d501      	bpl.n	8004824 <_printf_i+0xbc>
 8004820:	681d      	ldr	r5, [r3, #0]
 8004822:	e003      	b.n	800482c <_printf_i+0xc4>
 8004824:	0645      	lsls	r5, r0, #25
 8004826:	d5fb      	bpl.n	8004820 <_printf_i+0xb8>
 8004828:	f9b3 5000 	ldrsh.w	r5, [r3]
 800482c:	2d00      	cmp	r5, #0
 800482e:	da03      	bge.n	8004838 <_printf_i+0xd0>
 8004830:	232d      	movs	r3, #45	@ 0x2d
 8004832:	426d      	negs	r5, r5
 8004834:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004838:	4859      	ldr	r0, [pc, #356]	@ (80049a0 <_printf_i+0x238>)
 800483a:	230a      	movs	r3, #10
 800483c:	e010      	b.n	8004860 <_printf_i+0xf8>
 800483e:	6821      	ldr	r1, [r4, #0]
 8004840:	6833      	ldr	r3, [r6, #0]
 8004842:	0608      	lsls	r0, r1, #24
 8004844:	f853 5b04 	ldr.w	r5, [r3], #4
 8004848:	d402      	bmi.n	8004850 <_printf_i+0xe8>
 800484a:	0649      	lsls	r1, r1, #25
 800484c:	bf48      	it	mi
 800484e:	b2ad      	uxthmi	r5, r5
 8004850:	2f6f      	cmp	r7, #111	@ 0x6f
 8004852:	4853      	ldr	r0, [pc, #332]	@ (80049a0 <_printf_i+0x238>)
 8004854:	6033      	str	r3, [r6, #0]
 8004856:	d159      	bne.n	800490c <_printf_i+0x1a4>
 8004858:	2308      	movs	r3, #8
 800485a:	2100      	movs	r1, #0
 800485c:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004860:	6866      	ldr	r6, [r4, #4]
 8004862:	60a6      	str	r6, [r4, #8]
 8004864:	2e00      	cmp	r6, #0
 8004866:	db05      	blt.n	8004874 <_printf_i+0x10c>
 8004868:	6821      	ldr	r1, [r4, #0]
 800486a:	432e      	orrs	r6, r5
 800486c:	f021 0104 	bic.w	r1, r1, #4
 8004870:	6021      	str	r1, [r4, #0]
 8004872:	d04d      	beq.n	8004910 <_printf_i+0x1a8>
 8004874:	4616      	mov	r6, r2
 8004876:	fbb5 f1f3 	udiv	r1, r5, r3
 800487a:	fb03 5711 	mls	r7, r3, r1, r5
 800487e:	5dc7      	ldrb	r7, [r0, r7]
 8004880:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004884:	462f      	mov	r7, r5
 8004886:	42bb      	cmp	r3, r7
 8004888:	460d      	mov	r5, r1
 800488a:	d9f4      	bls.n	8004876 <_printf_i+0x10e>
 800488c:	2b08      	cmp	r3, #8
 800488e:	d10b      	bne.n	80048a8 <_printf_i+0x140>
 8004890:	6823      	ldr	r3, [r4, #0]
 8004892:	07df      	lsls	r7, r3, #31
 8004894:	d508      	bpl.n	80048a8 <_printf_i+0x140>
 8004896:	6923      	ldr	r3, [r4, #16]
 8004898:	6861      	ldr	r1, [r4, #4]
 800489a:	4299      	cmp	r1, r3
 800489c:	bfde      	ittt	le
 800489e:	2330      	movle	r3, #48	@ 0x30
 80048a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80048a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80048a8:	1b92      	subs	r2, r2, r6
 80048aa:	6122      	str	r2, [r4, #16]
 80048ac:	f8cd a000 	str.w	sl, [sp]
 80048b0:	464b      	mov	r3, r9
 80048b2:	aa03      	add	r2, sp, #12
 80048b4:	4621      	mov	r1, r4
 80048b6:	4640      	mov	r0, r8
 80048b8:	f7ff fee8 	bl	800468c <_printf_common>
 80048bc:	3001      	adds	r0, #1
 80048be:	d14c      	bne.n	800495a <_printf_i+0x1f2>
 80048c0:	f04f 30ff 	mov.w	r0, #4294967295
 80048c4:	b004      	add	sp, #16
 80048c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048ca:	6823      	ldr	r3, [r4, #0]
 80048cc:	f043 0320 	orr.w	r3, r3, #32
 80048d0:	6023      	str	r3, [r4, #0]
 80048d2:	4834      	ldr	r0, [pc, #208]	@ (80049a4 <_printf_i+0x23c>)
 80048d4:	2778      	movs	r7, #120	@ 0x78
 80048d6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80048da:	6823      	ldr	r3, [r4, #0]
 80048dc:	6831      	ldr	r1, [r6, #0]
 80048de:	061f      	lsls	r7, r3, #24
 80048e0:	f851 5b04 	ldr.w	r5, [r1], #4
 80048e4:	d402      	bmi.n	80048ec <_printf_i+0x184>
 80048e6:	065f      	lsls	r7, r3, #25
 80048e8:	bf48      	it	mi
 80048ea:	b2ad      	uxthmi	r5, r5
 80048ec:	6031      	str	r1, [r6, #0]
 80048ee:	07d9      	lsls	r1, r3, #31
 80048f0:	bf44      	itt	mi
 80048f2:	f043 0320 	orrmi.w	r3, r3, #32
 80048f6:	6023      	strmi	r3, [r4, #0]
 80048f8:	b11d      	cbz	r5, 8004902 <_printf_i+0x19a>
 80048fa:	2310      	movs	r3, #16
 80048fc:	e7ad      	b.n	800485a <_printf_i+0xf2>
 80048fe:	4828      	ldr	r0, [pc, #160]	@ (80049a0 <_printf_i+0x238>)
 8004900:	e7e9      	b.n	80048d6 <_printf_i+0x16e>
 8004902:	6823      	ldr	r3, [r4, #0]
 8004904:	f023 0320 	bic.w	r3, r3, #32
 8004908:	6023      	str	r3, [r4, #0]
 800490a:	e7f6      	b.n	80048fa <_printf_i+0x192>
 800490c:	230a      	movs	r3, #10
 800490e:	e7a4      	b.n	800485a <_printf_i+0xf2>
 8004910:	4616      	mov	r6, r2
 8004912:	e7bb      	b.n	800488c <_printf_i+0x124>
 8004914:	6833      	ldr	r3, [r6, #0]
 8004916:	6825      	ldr	r5, [r4, #0]
 8004918:	6961      	ldr	r1, [r4, #20]
 800491a:	1d18      	adds	r0, r3, #4
 800491c:	6030      	str	r0, [r6, #0]
 800491e:	062e      	lsls	r6, r5, #24
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	d501      	bpl.n	8004928 <_printf_i+0x1c0>
 8004924:	6019      	str	r1, [r3, #0]
 8004926:	e002      	b.n	800492e <_printf_i+0x1c6>
 8004928:	0668      	lsls	r0, r5, #25
 800492a:	d5fb      	bpl.n	8004924 <_printf_i+0x1bc>
 800492c:	8019      	strh	r1, [r3, #0]
 800492e:	2300      	movs	r3, #0
 8004930:	6123      	str	r3, [r4, #16]
 8004932:	4616      	mov	r6, r2
 8004934:	e7ba      	b.n	80048ac <_printf_i+0x144>
 8004936:	6833      	ldr	r3, [r6, #0]
 8004938:	1d1a      	adds	r2, r3, #4
 800493a:	6032      	str	r2, [r6, #0]
 800493c:	681e      	ldr	r6, [r3, #0]
 800493e:	6862      	ldr	r2, [r4, #4]
 8004940:	2100      	movs	r1, #0
 8004942:	4630      	mov	r0, r6
 8004944:	f7fb fbfc 	bl	8000140 <memchr>
 8004948:	b108      	cbz	r0, 800494e <_printf_i+0x1e6>
 800494a:	1b80      	subs	r0, r0, r6
 800494c:	6060      	str	r0, [r4, #4]
 800494e:	6863      	ldr	r3, [r4, #4]
 8004950:	6123      	str	r3, [r4, #16]
 8004952:	2300      	movs	r3, #0
 8004954:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004958:	e7a8      	b.n	80048ac <_printf_i+0x144>
 800495a:	6923      	ldr	r3, [r4, #16]
 800495c:	4632      	mov	r2, r6
 800495e:	4649      	mov	r1, r9
 8004960:	4640      	mov	r0, r8
 8004962:	47d0      	blx	sl
 8004964:	3001      	adds	r0, #1
 8004966:	d0ab      	beq.n	80048c0 <_printf_i+0x158>
 8004968:	6823      	ldr	r3, [r4, #0]
 800496a:	079b      	lsls	r3, r3, #30
 800496c:	d413      	bmi.n	8004996 <_printf_i+0x22e>
 800496e:	68e0      	ldr	r0, [r4, #12]
 8004970:	9b03      	ldr	r3, [sp, #12]
 8004972:	4298      	cmp	r0, r3
 8004974:	bfb8      	it	lt
 8004976:	4618      	movlt	r0, r3
 8004978:	e7a4      	b.n	80048c4 <_printf_i+0x15c>
 800497a:	2301      	movs	r3, #1
 800497c:	4632      	mov	r2, r6
 800497e:	4649      	mov	r1, r9
 8004980:	4640      	mov	r0, r8
 8004982:	47d0      	blx	sl
 8004984:	3001      	adds	r0, #1
 8004986:	d09b      	beq.n	80048c0 <_printf_i+0x158>
 8004988:	3501      	adds	r5, #1
 800498a:	68e3      	ldr	r3, [r4, #12]
 800498c:	9903      	ldr	r1, [sp, #12]
 800498e:	1a5b      	subs	r3, r3, r1
 8004990:	42ab      	cmp	r3, r5
 8004992:	dcf2      	bgt.n	800497a <_printf_i+0x212>
 8004994:	e7eb      	b.n	800496e <_printf_i+0x206>
 8004996:	2500      	movs	r5, #0
 8004998:	f104 0619 	add.w	r6, r4, #25
 800499c:	e7f5      	b.n	800498a <_printf_i+0x222>
 800499e:	bf00      	nop
 80049a0:	0800575a 	.word	0x0800575a
 80049a4:	0800576b 	.word	0x0800576b

080049a8 <__sflush_r>:
 80049a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80049ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049b0:	0716      	lsls	r6, r2, #28
 80049b2:	4605      	mov	r5, r0
 80049b4:	460c      	mov	r4, r1
 80049b6:	d451      	bmi.n	8004a5c <__sflush_r+0xb4>
 80049b8:	684b      	ldr	r3, [r1, #4]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	dc02      	bgt.n	80049c4 <__sflush_r+0x1c>
 80049be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	dd49      	ble.n	8004a58 <__sflush_r+0xb0>
 80049c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80049c6:	2e00      	cmp	r6, #0
 80049c8:	d046      	beq.n	8004a58 <__sflush_r+0xb0>
 80049ca:	2300      	movs	r3, #0
 80049cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80049d0:	682f      	ldr	r7, [r5, #0]
 80049d2:	602b      	str	r3, [r5, #0]
 80049d4:	d031      	beq.n	8004a3a <__sflush_r+0x92>
 80049d6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80049d8:	89a3      	ldrh	r3, [r4, #12]
 80049da:	0759      	lsls	r1, r3, #29
 80049dc:	d505      	bpl.n	80049ea <__sflush_r+0x42>
 80049de:	6863      	ldr	r3, [r4, #4]
 80049e0:	1ad2      	subs	r2, r2, r3
 80049e2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80049e4:	b10b      	cbz	r3, 80049ea <__sflush_r+0x42>
 80049e6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80049e8:	1ad2      	subs	r2, r2, r3
 80049ea:	2300      	movs	r3, #0
 80049ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80049ee:	6a21      	ldr	r1, [r4, #32]
 80049f0:	4628      	mov	r0, r5
 80049f2:	47b0      	blx	r6
 80049f4:	1c42      	adds	r2, r0, #1
 80049f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049fa:	d106      	bne.n	8004a0a <__sflush_r+0x62>
 80049fc:	6829      	ldr	r1, [r5, #0]
 80049fe:	291d      	cmp	r1, #29
 8004a00:	d846      	bhi.n	8004a90 <__sflush_r+0xe8>
 8004a02:	4a29      	ldr	r2, [pc, #164]	@ (8004aa8 <__sflush_r+0x100>)
 8004a04:	40ca      	lsrs	r2, r1
 8004a06:	07d6      	lsls	r6, r2, #31
 8004a08:	d542      	bpl.n	8004a90 <__sflush_r+0xe8>
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	6062      	str	r2, [r4, #4]
 8004a0e:	04d9      	lsls	r1, r3, #19
 8004a10:	6922      	ldr	r2, [r4, #16]
 8004a12:	6022      	str	r2, [r4, #0]
 8004a14:	d504      	bpl.n	8004a20 <__sflush_r+0x78>
 8004a16:	1c42      	adds	r2, r0, #1
 8004a18:	d101      	bne.n	8004a1e <__sflush_r+0x76>
 8004a1a:	682b      	ldr	r3, [r5, #0]
 8004a1c:	b903      	cbnz	r3, 8004a20 <__sflush_r+0x78>
 8004a1e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004a20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a22:	602f      	str	r7, [r5, #0]
 8004a24:	b1c1      	cbz	r1, 8004a58 <__sflush_r+0xb0>
 8004a26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004a2a:	4299      	cmp	r1, r3
 8004a2c:	d002      	beq.n	8004a34 <__sflush_r+0x8c>
 8004a2e:	4628      	mov	r0, r5
 8004a30:	f7ff fbd0 	bl	80041d4 <_free_r>
 8004a34:	2300      	movs	r3, #0
 8004a36:	6363      	str	r3, [r4, #52]	@ 0x34
 8004a38:	e00e      	b.n	8004a58 <__sflush_r+0xb0>
 8004a3a:	6a21      	ldr	r1, [r4, #32]
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	4628      	mov	r0, r5
 8004a40:	47b0      	blx	r6
 8004a42:	4602      	mov	r2, r0
 8004a44:	1c50      	adds	r0, r2, #1
 8004a46:	d1c7      	bne.n	80049d8 <__sflush_r+0x30>
 8004a48:	682b      	ldr	r3, [r5, #0]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d0c4      	beq.n	80049d8 <__sflush_r+0x30>
 8004a4e:	2b1d      	cmp	r3, #29
 8004a50:	d001      	beq.n	8004a56 <__sflush_r+0xae>
 8004a52:	2b16      	cmp	r3, #22
 8004a54:	d11a      	bne.n	8004a8c <__sflush_r+0xe4>
 8004a56:	602f      	str	r7, [r5, #0]
 8004a58:	2000      	movs	r0, #0
 8004a5a:	e01e      	b.n	8004a9a <__sflush_r+0xf2>
 8004a5c:	690f      	ldr	r7, [r1, #16]
 8004a5e:	2f00      	cmp	r7, #0
 8004a60:	d0fa      	beq.n	8004a58 <__sflush_r+0xb0>
 8004a62:	0793      	lsls	r3, r2, #30
 8004a64:	680e      	ldr	r6, [r1, #0]
 8004a66:	bf08      	it	eq
 8004a68:	694b      	ldreq	r3, [r1, #20]
 8004a6a:	600f      	str	r7, [r1, #0]
 8004a6c:	bf18      	it	ne
 8004a6e:	2300      	movne	r3, #0
 8004a70:	eba6 0807 	sub.w	r8, r6, r7
 8004a74:	608b      	str	r3, [r1, #8]
 8004a76:	f1b8 0f00 	cmp.w	r8, #0
 8004a7a:	dded      	ble.n	8004a58 <__sflush_r+0xb0>
 8004a7c:	6a21      	ldr	r1, [r4, #32]
 8004a7e:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004a80:	4643      	mov	r3, r8
 8004a82:	463a      	mov	r2, r7
 8004a84:	4628      	mov	r0, r5
 8004a86:	47b0      	blx	r6
 8004a88:	2800      	cmp	r0, #0
 8004a8a:	dc08      	bgt.n	8004a9e <__sflush_r+0xf6>
 8004a8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a94:	81a3      	strh	r3, [r4, #12]
 8004a96:	f04f 30ff 	mov.w	r0, #4294967295
 8004a9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a9e:	4407      	add	r7, r0
 8004aa0:	eba8 0800 	sub.w	r8, r8, r0
 8004aa4:	e7e7      	b.n	8004a76 <__sflush_r+0xce>
 8004aa6:	bf00      	nop
 8004aa8:	20400001 	.word	0x20400001

08004aac <_fflush_r>:
 8004aac:	b538      	push	{r3, r4, r5, lr}
 8004aae:	690b      	ldr	r3, [r1, #16]
 8004ab0:	4605      	mov	r5, r0
 8004ab2:	460c      	mov	r4, r1
 8004ab4:	b913      	cbnz	r3, 8004abc <_fflush_r+0x10>
 8004ab6:	2500      	movs	r5, #0
 8004ab8:	4628      	mov	r0, r5
 8004aba:	bd38      	pop	{r3, r4, r5, pc}
 8004abc:	b118      	cbz	r0, 8004ac6 <_fflush_r+0x1a>
 8004abe:	6a03      	ldr	r3, [r0, #32]
 8004ac0:	b90b      	cbnz	r3, 8004ac6 <_fflush_r+0x1a>
 8004ac2:	f7ff fa3d 	bl	8003f40 <__sinit>
 8004ac6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d0f3      	beq.n	8004ab6 <_fflush_r+0xa>
 8004ace:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004ad0:	07d0      	lsls	r0, r2, #31
 8004ad2:	d404      	bmi.n	8004ade <_fflush_r+0x32>
 8004ad4:	0599      	lsls	r1, r3, #22
 8004ad6:	d402      	bmi.n	8004ade <_fflush_r+0x32>
 8004ad8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ada:	f7ff fb5a 	bl	8004192 <__retarget_lock_acquire_recursive>
 8004ade:	4628      	mov	r0, r5
 8004ae0:	4621      	mov	r1, r4
 8004ae2:	f7ff ff61 	bl	80049a8 <__sflush_r>
 8004ae6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ae8:	07da      	lsls	r2, r3, #31
 8004aea:	4605      	mov	r5, r0
 8004aec:	d4e4      	bmi.n	8004ab8 <_fflush_r+0xc>
 8004aee:	89a3      	ldrh	r3, [r4, #12]
 8004af0:	059b      	lsls	r3, r3, #22
 8004af2:	d4e1      	bmi.n	8004ab8 <_fflush_r+0xc>
 8004af4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004af6:	f7ff fb4d 	bl	8004194 <__retarget_lock_release_recursive>
 8004afa:	e7dd      	b.n	8004ab8 <_fflush_r+0xc>

08004afc <fiprintf>:
 8004afc:	b40e      	push	{r1, r2, r3}
 8004afe:	b503      	push	{r0, r1, lr}
 8004b00:	4601      	mov	r1, r0
 8004b02:	ab03      	add	r3, sp, #12
 8004b04:	4805      	ldr	r0, [pc, #20]	@ (8004b1c <fiprintf+0x20>)
 8004b06:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b0a:	6800      	ldr	r0, [r0, #0]
 8004b0c:	9301      	str	r3, [sp, #4]
 8004b0e:	f000 f89d 	bl	8004c4c <_vfiprintf_r>
 8004b12:	b002      	add	sp, #8
 8004b14:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b18:	b003      	add	sp, #12
 8004b1a:	4770      	bx	lr
 8004b1c:	20000020 	.word	0x20000020

08004b20 <memmove>:
 8004b20:	4288      	cmp	r0, r1
 8004b22:	b510      	push	{r4, lr}
 8004b24:	eb01 0402 	add.w	r4, r1, r2
 8004b28:	d902      	bls.n	8004b30 <memmove+0x10>
 8004b2a:	4284      	cmp	r4, r0
 8004b2c:	4623      	mov	r3, r4
 8004b2e:	d807      	bhi.n	8004b40 <memmove+0x20>
 8004b30:	1e43      	subs	r3, r0, #1
 8004b32:	42a1      	cmp	r1, r4
 8004b34:	d007      	beq.n	8004b46 <memmove+0x26>
 8004b36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b3e:	e7f8      	b.n	8004b32 <memmove+0x12>
 8004b40:	4402      	add	r2, r0
 8004b42:	4282      	cmp	r2, r0
 8004b44:	d100      	bne.n	8004b48 <memmove+0x28>
 8004b46:	bd10      	pop	{r4, pc}
 8004b48:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8004b4c:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8004b50:	e7f7      	b.n	8004b42 <memmove+0x22>
	...

08004b54 <_sbrk_r>:
 8004b54:	b538      	push	{r3, r4, r5, lr}
 8004b56:	4d06      	ldr	r5, [pc, #24]	@ (8004b70 <_sbrk_r+0x1c>)
 8004b58:	2300      	movs	r3, #0
 8004b5a:	4604      	mov	r4, r0
 8004b5c:	4608      	mov	r0, r1
 8004b5e:	602b      	str	r3, [r5, #0]
 8004b60:	f7fe ff94 	bl	8003a8c <_sbrk>
 8004b64:	1c43      	adds	r3, r0, #1
 8004b66:	d102      	bne.n	8004b6e <_sbrk_r+0x1a>
 8004b68:	682b      	ldr	r3, [r5, #0]
 8004b6a:	b103      	cbz	r3, 8004b6e <_sbrk_r+0x1a>
 8004b6c:	6023      	str	r3, [r4, #0]
 8004b6e:	bd38      	pop	{r3, r4, r5, pc}
 8004b70:	20000368 	.word	0x20000368

08004b74 <memcpy>:
 8004b74:	440a      	add	r2, r1
 8004b76:	4291      	cmp	r1, r2
 8004b78:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b7c:	d100      	bne.n	8004b80 <memcpy+0xc>
 8004b7e:	4770      	bx	lr
 8004b80:	b510      	push	{r4, lr}
 8004b82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b8a:	4291      	cmp	r1, r2
 8004b8c:	d1f9      	bne.n	8004b82 <memcpy+0xe>
 8004b8e:	bd10      	pop	{r4, pc}

08004b90 <abort>:
 8004b90:	b508      	push	{r3, lr}
 8004b92:	2006      	movs	r0, #6
 8004b94:	f000 fa2c 	bl	8004ff0 <raise>
 8004b98:	2001      	movs	r0, #1
 8004b9a:	f7fe ff47 	bl	8003a2c <_exit>

08004b9e <_realloc_r>:
 8004b9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ba2:	4607      	mov	r7, r0
 8004ba4:	4614      	mov	r4, r2
 8004ba6:	460d      	mov	r5, r1
 8004ba8:	b921      	cbnz	r1, 8004bb4 <_realloc_r+0x16>
 8004baa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004bae:	4611      	mov	r1, r2
 8004bb0:	f7ff bb84 	b.w	80042bc <_malloc_r>
 8004bb4:	b92a      	cbnz	r2, 8004bc2 <_realloc_r+0x24>
 8004bb6:	f7ff fb0d 	bl	80041d4 <_free_r>
 8004bba:	4625      	mov	r5, r4
 8004bbc:	4628      	mov	r0, r5
 8004bbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bc2:	f000 fa31 	bl	8005028 <_malloc_usable_size_r>
 8004bc6:	4284      	cmp	r4, r0
 8004bc8:	4606      	mov	r6, r0
 8004bca:	d802      	bhi.n	8004bd2 <_realloc_r+0x34>
 8004bcc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004bd0:	d8f4      	bhi.n	8004bbc <_realloc_r+0x1e>
 8004bd2:	4621      	mov	r1, r4
 8004bd4:	4638      	mov	r0, r7
 8004bd6:	f7ff fb71 	bl	80042bc <_malloc_r>
 8004bda:	4680      	mov	r8, r0
 8004bdc:	b908      	cbnz	r0, 8004be2 <_realloc_r+0x44>
 8004bde:	4645      	mov	r5, r8
 8004be0:	e7ec      	b.n	8004bbc <_realloc_r+0x1e>
 8004be2:	42b4      	cmp	r4, r6
 8004be4:	4622      	mov	r2, r4
 8004be6:	4629      	mov	r1, r5
 8004be8:	bf28      	it	cs
 8004bea:	4632      	movcs	r2, r6
 8004bec:	f7ff ffc2 	bl	8004b74 <memcpy>
 8004bf0:	4629      	mov	r1, r5
 8004bf2:	4638      	mov	r0, r7
 8004bf4:	f7ff faee 	bl	80041d4 <_free_r>
 8004bf8:	e7f1      	b.n	8004bde <_realloc_r+0x40>

08004bfa <__sfputc_r>:
 8004bfa:	6893      	ldr	r3, [r2, #8]
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	b410      	push	{r4}
 8004c02:	6093      	str	r3, [r2, #8]
 8004c04:	da08      	bge.n	8004c18 <__sfputc_r+0x1e>
 8004c06:	6994      	ldr	r4, [r2, #24]
 8004c08:	42a3      	cmp	r3, r4
 8004c0a:	db01      	blt.n	8004c10 <__sfputc_r+0x16>
 8004c0c:	290a      	cmp	r1, #10
 8004c0e:	d103      	bne.n	8004c18 <__sfputc_r+0x1e>
 8004c10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c14:	f000 b932 	b.w	8004e7c <__swbuf_r>
 8004c18:	6813      	ldr	r3, [r2, #0]
 8004c1a:	1c58      	adds	r0, r3, #1
 8004c1c:	6010      	str	r0, [r2, #0]
 8004c1e:	7019      	strb	r1, [r3, #0]
 8004c20:	4608      	mov	r0, r1
 8004c22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c26:	4770      	bx	lr

08004c28 <__sfputs_r>:
 8004c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c2a:	4606      	mov	r6, r0
 8004c2c:	460f      	mov	r7, r1
 8004c2e:	4614      	mov	r4, r2
 8004c30:	18d5      	adds	r5, r2, r3
 8004c32:	42ac      	cmp	r4, r5
 8004c34:	d101      	bne.n	8004c3a <__sfputs_r+0x12>
 8004c36:	2000      	movs	r0, #0
 8004c38:	e007      	b.n	8004c4a <__sfputs_r+0x22>
 8004c3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c3e:	463a      	mov	r2, r7
 8004c40:	4630      	mov	r0, r6
 8004c42:	f7ff ffda 	bl	8004bfa <__sfputc_r>
 8004c46:	1c43      	adds	r3, r0, #1
 8004c48:	d1f3      	bne.n	8004c32 <__sfputs_r+0xa>
 8004c4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004c4c <_vfiprintf_r>:
 8004c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c50:	460d      	mov	r5, r1
 8004c52:	b09d      	sub	sp, #116	@ 0x74
 8004c54:	4614      	mov	r4, r2
 8004c56:	4698      	mov	r8, r3
 8004c58:	4606      	mov	r6, r0
 8004c5a:	b118      	cbz	r0, 8004c64 <_vfiprintf_r+0x18>
 8004c5c:	6a03      	ldr	r3, [r0, #32]
 8004c5e:	b90b      	cbnz	r3, 8004c64 <_vfiprintf_r+0x18>
 8004c60:	f7ff f96e 	bl	8003f40 <__sinit>
 8004c64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c66:	07d9      	lsls	r1, r3, #31
 8004c68:	d405      	bmi.n	8004c76 <_vfiprintf_r+0x2a>
 8004c6a:	89ab      	ldrh	r3, [r5, #12]
 8004c6c:	059a      	lsls	r2, r3, #22
 8004c6e:	d402      	bmi.n	8004c76 <_vfiprintf_r+0x2a>
 8004c70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c72:	f7ff fa8e 	bl	8004192 <__retarget_lock_acquire_recursive>
 8004c76:	89ab      	ldrh	r3, [r5, #12]
 8004c78:	071b      	lsls	r3, r3, #28
 8004c7a:	d501      	bpl.n	8004c80 <_vfiprintf_r+0x34>
 8004c7c:	692b      	ldr	r3, [r5, #16]
 8004c7e:	b99b      	cbnz	r3, 8004ca8 <_vfiprintf_r+0x5c>
 8004c80:	4629      	mov	r1, r5
 8004c82:	4630      	mov	r0, r6
 8004c84:	f000 f938 	bl	8004ef8 <__swsetup_r>
 8004c88:	b170      	cbz	r0, 8004ca8 <_vfiprintf_r+0x5c>
 8004c8a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c8c:	07dc      	lsls	r4, r3, #31
 8004c8e:	d504      	bpl.n	8004c9a <_vfiprintf_r+0x4e>
 8004c90:	f04f 30ff 	mov.w	r0, #4294967295
 8004c94:	b01d      	add	sp, #116	@ 0x74
 8004c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c9a:	89ab      	ldrh	r3, [r5, #12]
 8004c9c:	0598      	lsls	r0, r3, #22
 8004c9e:	d4f7      	bmi.n	8004c90 <_vfiprintf_r+0x44>
 8004ca0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004ca2:	f7ff fa77 	bl	8004194 <__retarget_lock_release_recursive>
 8004ca6:	e7f3      	b.n	8004c90 <_vfiprintf_r+0x44>
 8004ca8:	2300      	movs	r3, #0
 8004caa:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cac:	2320      	movs	r3, #32
 8004cae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004cb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8004cb6:	2330      	movs	r3, #48	@ 0x30
 8004cb8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004e68 <_vfiprintf_r+0x21c>
 8004cbc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004cc0:	f04f 0901 	mov.w	r9, #1
 8004cc4:	4623      	mov	r3, r4
 8004cc6:	469a      	mov	sl, r3
 8004cc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ccc:	b10a      	cbz	r2, 8004cd2 <_vfiprintf_r+0x86>
 8004cce:	2a25      	cmp	r2, #37	@ 0x25
 8004cd0:	d1f9      	bne.n	8004cc6 <_vfiprintf_r+0x7a>
 8004cd2:	ebba 0b04 	subs.w	fp, sl, r4
 8004cd6:	d00b      	beq.n	8004cf0 <_vfiprintf_r+0xa4>
 8004cd8:	465b      	mov	r3, fp
 8004cda:	4622      	mov	r2, r4
 8004cdc:	4629      	mov	r1, r5
 8004cde:	4630      	mov	r0, r6
 8004ce0:	f7ff ffa2 	bl	8004c28 <__sfputs_r>
 8004ce4:	3001      	adds	r0, #1
 8004ce6:	f000 80a7 	beq.w	8004e38 <_vfiprintf_r+0x1ec>
 8004cea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004cec:	445a      	add	r2, fp
 8004cee:	9209      	str	r2, [sp, #36]	@ 0x24
 8004cf0:	f89a 3000 	ldrb.w	r3, [sl]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	f000 809f 	beq.w	8004e38 <_vfiprintf_r+0x1ec>
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8004d00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d04:	f10a 0a01 	add.w	sl, sl, #1
 8004d08:	9304      	str	r3, [sp, #16]
 8004d0a:	9307      	str	r3, [sp, #28]
 8004d0c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004d10:	931a      	str	r3, [sp, #104]	@ 0x68
 8004d12:	4654      	mov	r4, sl
 8004d14:	2205      	movs	r2, #5
 8004d16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d1a:	4853      	ldr	r0, [pc, #332]	@ (8004e68 <_vfiprintf_r+0x21c>)
 8004d1c:	f7fb fa10 	bl	8000140 <memchr>
 8004d20:	9a04      	ldr	r2, [sp, #16]
 8004d22:	b9d8      	cbnz	r0, 8004d5c <_vfiprintf_r+0x110>
 8004d24:	06d1      	lsls	r1, r2, #27
 8004d26:	bf44      	itt	mi
 8004d28:	2320      	movmi	r3, #32
 8004d2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d2e:	0713      	lsls	r3, r2, #28
 8004d30:	bf44      	itt	mi
 8004d32:	232b      	movmi	r3, #43	@ 0x2b
 8004d34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d38:	f89a 3000 	ldrb.w	r3, [sl]
 8004d3c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d3e:	d015      	beq.n	8004d6c <_vfiprintf_r+0x120>
 8004d40:	9a07      	ldr	r2, [sp, #28]
 8004d42:	4654      	mov	r4, sl
 8004d44:	2000      	movs	r0, #0
 8004d46:	f04f 0c0a 	mov.w	ip, #10
 8004d4a:	4621      	mov	r1, r4
 8004d4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d50:	3b30      	subs	r3, #48	@ 0x30
 8004d52:	2b09      	cmp	r3, #9
 8004d54:	d94b      	bls.n	8004dee <_vfiprintf_r+0x1a2>
 8004d56:	b1b0      	cbz	r0, 8004d86 <_vfiprintf_r+0x13a>
 8004d58:	9207      	str	r2, [sp, #28]
 8004d5a:	e014      	b.n	8004d86 <_vfiprintf_r+0x13a>
 8004d5c:	eba0 0308 	sub.w	r3, r0, r8
 8004d60:	fa09 f303 	lsl.w	r3, r9, r3
 8004d64:	4313      	orrs	r3, r2
 8004d66:	9304      	str	r3, [sp, #16]
 8004d68:	46a2      	mov	sl, r4
 8004d6a:	e7d2      	b.n	8004d12 <_vfiprintf_r+0xc6>
 8004d6c:	9b03      	ldr	r3, [sp, #12]
 8004d6e:	1d19      	adds	r1, r3, #4
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	9103      	str	r1, [sp, #12]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	bfbb      	ittet	lt
 8004d78:	425b      	neglt	r3, r3
 8004d7a:	f042 0202 	orrlt.w	r2, r2, #2
 8004d7e:	9307      	strge	r3, [sp, #28]
 8004d80:	9307      	strlt	r3, [sp, #28]
 8004d82:	bfb8      	it	lt
 8004d84:	9204      	strlt	r2, [sp, #16]
 8004d86:	7823      	ldrb	r3, [r4, #0]
 8004d88:	2b2e      	cmp	r3, #46	@ 0x2e
 8004d8a:	d10a      	bne.n	8004da2 <_vfiprintf_r+0x156>
 8004d8c:	7863      	ldrb	r3, [r4, #1]
 8004d8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d90:	d132      	bne.n	8004df8 <_vfiprintf_r+0x1ac>
 8004d92:	9b03      	ldr	r3, [sp, #12]
 8004d94:	1d1a      	adds	r2, r3, #4
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	9203      	str	r2, [sp, #12]
 8004d9a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004d9e:	3402      	adds	r4, #2
 8004da0:	9305      	str	r3, [sp, #20]
 8004da2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004e78 <_vfiprintf_r+0x22c>
 8004da6:	7821      	ldrb	r1, [r4, #0]
 8004da8:	2203      	movs	r2, #3
 8004daa:	4650      	mov	r0, sl
 8004dac:	f7fb f9c8 	bl	8000140 <memchr>
 8004db0:	b138      	cbz	r0, 8004dc2 <_vfiprintf_r+0x176>
 8004db2:	9b04      	ldr	r3, [sp, #16]
 8004db4:	eba0 000a 	sub.w	r0, r0, sl
 8004db8:	2240      	movs	r2, #64	@ 0x40
 8004dba:	4082      	lsls	r2, r0
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	3401      	adds	r4, #1
 8004dc0:	9304      	str	r3, [sp, #16]
 8004dc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dc6:	4829      	ldr	r0, [pc, #164]	@ (8004e6c <_vfiprintf_r+0x220>)
 8004dc8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004dcc:	2206      	movs	r2, #6
 8004dce:	f7fb f9b7 	bl	8000140 <memchr>
 8004dd2:	2800      	cmp	r0, #0
 8004dd4:	d03f      	beq.n	8004e56 <_vfiprintf_r+0x20a>
 8004dd6:	4b26      	ldr	r3, [pc, #152]	@ (8004e70 <_vfiprintf_r+0x224>)
 8004dd8:	bb1b      	cbnz	r3, 8004e22 <_vfiprintf_r+0x1d6>
 8004dda:	9b03      	ldr	r3, [sp, #12]
 8004ddc:	3307      	adds	r3, #7
 8004dde:	f023 0307 	bic.w	r3, r3, #7
 8004de2:	3308      	adds	r3, #8
 8004de4:	9303      	str	r3, [sp, #12]
 8004de6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004de8:	443b      	add	r3, r7
 8004dea:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dec:	e76a      	b.n	8004cc4 <_vfiprintf_r+0x78>
 8004dee:	fb0c 3202 	mla	r2, ip, r2, r3
 8004df2:	460c      	mov	r4, r1
 8004df4:	2001      	movs	r0, #1
 8004df6:	e7a8      	b.n	8004d4a <_vfiprintf_r+0xfe>
 8004df8:	2300      	movs	r3, #0
 8004dfa:	3401      	adds	r4, #1
 8004dfc:	9305      	str	r3, [sp, #20]
 8004dfe:	4619      	mov	r1, r3
 8004e00:	f04f 0c0a 	mov.w	ip, #10
 8004e04:	4620      	mov	r0, r4
 8004e06:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e0a:	3a30      	subs	r2, #48	@ 0x30
 8004e0c:	2a09      	cmp	r2, #9
 8004e0e:	d903      	bls.n	8004e18 <_vfiprintf_r+0x1cc>
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d0c6      	beq.n	8004da2 <_vfiprintf_r+0x156>
 8004e14:	9105      	str	r1, [sp, #20]
 8004e16:	e7c4      	b.n	8004da2 <_vfiprintf_r+0x156>
 8004e18:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e1c:	4604      	mov	r4, r0
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e7f0      	b.n	8004e04 <_vfiprintf_r+0x1b8>
 8004e22:	ab03      	add	r3, sp, #12
 8004e24:	9300      	str	r3, [sp, #0]
 8004e26:	462a      	mov	r2, r5
 8004e28:	4b12      	ldr	r3, [pc, #72]	@ (8004e74 <_vfiprintf_r+0x228>)
 8004e2a:	a904      	add	r1, sp, #16
 8004e2c:	4630      	mov	r0, r6
 8004e2e:	f3af 8000 	nop.w
 8004e32:	4607      	mov	r7, r0
 8004e34:	1c78      	adds	r0, r7, #1
 8004e36:	d1d6      	bne.n	8004de6 <_vfiprintf_r+0x19a>
 8004e38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e3a:	07d9      	lsls	r1, r3, #31
 8004e3c:	d405      	bmi.n	8004e4a <_vfiprintf_r+0x1fe>
 8004e3e:	89ab      	ldrh	r3, [r5, #12]
 8004e40:	059a      	lsls	r2, r3, #22
 8004e42:	d402      	bmi.n	8004e4a <_vfiprintf_r+0x1fe>
 8004e44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e46:	f7ff f9a5 	bl	8004194 <__retarget_lock_release_recursive>
 8004e4a:	89ab      	ldrh	r3, [r5, #12]
 8004e4c:	065b      	lsls	r3, r3, #25
 8004e4e:	f53f af1f 	bmi.w	8004c90 <_vfiprintf_r+0x44>
 8004e52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e54:	e71e      	b.n	8004c94 <_vfiprintf_r+0x48>
 8004e56:	ab03      	add	r3, sp, #12
 8004e58:	9300      	str	r3, [sp, #0]
 8004e5a:	462a      	mov	r2, r5
 8004e5c:	4b05      	ldr	r3, [pc, #20]	@ (8004e74 <_vfiprintf_r+0x228>)
 8004e5e:	a904      	add	r1, sp, #16
 8004e60:	4630      	mov	r0, r6
 8004e62:	f7ff fc81 	bl	8004768 <_printf_i>
 8004e66:	e7e4      	b.n	8004e32 <_vfiprintf_r+0x1e6>
 8004e68:	08005749 	.word	0x08005749
 8004e6c:	08005753 	.word	0x08005753
 8004e70:	00000000 	.word	0x00000000
 8004e74:	08004c29 	.word	0x08004c29
 8004e78:	0800574f 	.word	0x0800574f

08004e7c <__swbuf_r>:
 8004e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e7e:	460e      	mov	r6, r1
 8004e80:	4614      	mov	r4, r2
 8004e82:	4605      	mov	r5, r0
 8004e84:	b118      	cbz	r0, 8004e8e <__swbuf_r+0x12>
 8004e86:	6a03      	ldr	r3, [r0, #32]
 8004e88:	b90b      	cbnz	r3, 8004e8e <__swbuf_r+0x12>
 8004e8a:	f7ff f859 	bl	8003f40 <__sinit>
 8004e8e:	69a3      	ldr	r3, [r4, #24]
 8004e90:	60a3      	str	r3, [r4, #8]
 8004e92:	89a3      	ldrh	r3, [r4, #12]
 8004e94:	071a      	lsls	r2, r3, #28
 8004e96:	d501      	bpl.n	8004e9c <__swbuf_r+0x20>
 8004e98:	6923      	ldr	r3, [r4, #16]
 8004e9a:	b943      	cbnz	r3, 8004eae <__swbuf_r+0x32>
 8004e9c:	4621      	mov	r1, r4
 8004e9e:	4628      	mov	r0, r5
 8004ea0:	f000 f82a 	bl	8004ef8 <__swsetup_r>
 8004ea4:	b118      	cbz	r0, 8004eae <__swbuf_r+0x32>
 8004ea6:	f04f 37ff 	mov.w	r7, #4294967295
 8004eaa:	4638      	mov	r0, r7
 8004eac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004eae:	6823      	ldr	r3, [r4, #0]
 8004eb0:	6922      	ldr	r2, [r4, #16]
 8004eb2:	1a98      	subs	r0, r3, r2
 8004eb4:	6963      	ldr	r3, [r4, #20]
 8004eb6:	b2f6      	uxtb	r6, r6
 8004eb8:	4283      	cmp	r3, r0
 8004eba:	4637      	mov	r7, r6
 8004ebc:	dc05      	bgt.n	8004eca <__swbuf_r+0x4e>
 8004ebe:	4621      	mov	r1, r4
 8004ec0:	4628      	mov	r0, r5
 8004ec2:	f7ff fdf3 	bl	8004aac <_fflush_r>
 8004ec6:	2800      	cmp	r0, #0
 8004ec8:	d1ed      	bne.n	8004ea6 <__swbuf_r+0x2a>
 8004eca:	68a3      	ldr	r3, [r4, #8]
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	60a3      	str	r3, [r4, #8]
 8004ed0:	6823      	ldr	r3, [r4, #0]
 8004ed2:	1c5a      	adds	r2, r3, #1
 8004ed4:	6022      	str	r2, [r4, #0]
 8004ed6:	701e      	strb	r6, [r3, #0]
 8004ed8:	6962      	ldr	r2, [r4, #20]
 8004eda:	1c43      	adds	r3, r0, #1
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d004      	beq.n	8004eea <__swbuf_r+0x6e>
 8004ee0:	89a3      	ldrh	r3, [r4, #12]
 8004ee2:	07db      	lsls	r3, r3, #31
 8004ee4:	d5e1      	bpl.n	8004eaa <__swbuf_r+0x2e>
 8004ee6:	2e0a      	cmp	r6, #10
 8004ee8:	d1df      	bne.n	8004eaa <__swbuf_r+0x2e>
 8004eea:	4621      	mov	r1, r4
 8004eec:	4628      	mov	r0, r5
 8004eee:	f7ff fddd 	bl	8004aac <_fflush_r>
 8004ef2:	2800      	cmp	r0, #0
 8004ef4:	d0d9      	beq.n	8004eaa <__swbuf_r+0x2e>
 8004ef6:	e7d6      	b.n	8004ea6 <__swbuf_r+0x2a>

08004ef8 <__swsetup_r>:
 8004ef8:	b538      	push	{r3, r4, r5, lr}
 8004efa:	4b28      	ldr	r3, [pc, #160]	@ (8004f9c <__swsetup_r+0xa4>)
 8004efc:	4605      	mov	r5, r0
 8004efe:	6818      	ldr	r0, [r3, #0]
 8004f00:	460c      	mov	r4, r1
 8004f02:	b118      	cbz	r0, 8004f0c <__swsetup_r+0x14>
 8004f04:	6a03      	ldr	r3, [r0, #32]
 8004f06:	b90b      	cbnz	r3, 8004f0c <__swsetup_r+0x14>
 8004f08:	f7ff f81a 	bl	8003f40 <__sinit>
 8004f0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f10:	071a      	lsls	r2, r3, #28
 8004f12:	d421      	bmi.n	8004f58 <__swsetup_r+0x60>
 8004f14:	06d8      	lsls	r0, r3, #27
 8004f16:	d407      	bmi.n	8004f28 <__swsetup_r+0x30>
 8004f18:	2209      	movs	r2, #9
 8004f1a:	602a      	str	r2, [r5, #0]
 8004f1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f20:	81a3      	strh	r3, [r4, #12]
 8004f22:	f04f 30ff 	mov.w	r0, #4294967295
 8004f26:	e030      	b.n	8004f8a <__swsetup_r+0x92>
 8004f28:	0759      	lsls	r1, r3, #29
 8004f2a:	d512      	bpl.n	8004f52 <__swsetup_r+0x5a>
 8004f2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004f2e:	b141      	cbz	r1, 8004f42 <__swsetup_r+0x4a>
 8004f30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004f34:	4299      	cmp	r1, r3
 8004f36:	d002      	beq.n	8004f3e <__swsetup_r+0x46>
 8004f38:	4628      	mov	r0, r5
 8004f3a:	f7ff f94b 	bl	80041d4 <_free_r>
 8004f3e:	2300      	movs	r3, #0
 8004f40:	6363      	str	r3, [r4, #52]	@ 0x34
 8004f42:	2200      	movs	r2, #0
 8004f44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f48:	6062      	str	r2, [r4, #4]
 8004f4a:	6922      	ldr	r2, [r4, #16]
 8004f4c:	6022      	str	r2, [r4, #0]
 8004f4e:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004f52:	f043 0308 	orr.w	r3, r3, #8
 8004f56:	81a3      	strh	r3, [r4, #12]
 8004f58:	6922      	ldr	r2, [r4, #16]
 8004f5a:	b93a      	cbnz	r2, 8004f6c <__swsetup_r+0x74>
 8004f5c:	059a      	lsls	r2, r3, #22
 8004f5e:	d501      	bpl.n	8004f64 <__swsetup_r+0x6c>
 8004f60:	0618      	lsls	r0, r3, #24
 8004f62:	d503      	bpl.n	8004f6c <__swsetup_r+0x74>
 8004f64:	4621      	mov	r1, r4
 8004f66:	4628      	mov	r0, r5
 8004f68:	f000 f88a 	bl	8005080 <__smakebuf_r>
 8004f6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f70:	f013 0201 	ands.w	r2, r3, #1
 8004f74:	d00a      	beq.n	8004f8c <__swsetup_r+0x94>
 8004f76:	2200      	movs	r2, #0
 8004f78:	60a2      	str	r2, [r4, #8]
 8004f7a:	6962      	ldr	r2, [r4, #20]
 8004f7c:	4252      	negs	r2, r2
 8004f7e:	61a2      	str	r2, [r4, #24]
 8004f80:	6922      	ldr	r2, [r4, #16]
 8004f82:	b942      	cbnz	r2, 8004f96 <__swsetup_r+0x9e>
 8004f84:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004f88:	d1c8      	bne.n	8004f1c <__swsetup_r+0x24>
 8004f8a:	bd38      	pop	{r3, r4, r5, pc}
 8004f8c:	0799      	lsls	r1, r3, #30
 8004f8e:	bf58      	it	pl
 8004f90:	6962      	ldrpl	r2, [r4, #20]
 8004f92:	60a2      	str	r2, [r4, #8]
 8004f94:	e7f4      	b.n	8004f80 <__swsetup_r+0x88>
 8004f96:	2000      	movs	r0, #0
 8004f98:	e7f7      	b.n	8004f8a <__swsetup_r+0x92>
 8004f9a:	bf00      	nop
 8004f9c:	20000020 	.word	0x20000020

08004fa0 <_raise_r>:
 8004fa0:	291f      	cmp	r1, #31
 8004fa2:	b538      	push	{r3, r4, r5, lr}
 8004fa4:	4605      	mov	r5, r0
 8004fa6:	460c      	mov	r4, r1
 8004fa8:	d904      	bls.n	8004fb4 <_raise_r+0x14>
 8004faa:	2316      	movs	r3, #22
 8004fac:	6003      	str	r3, [r0, #0]
 8004fae:	f04f 30ff 	mov.w	r0, #4294967295
 8004fb2:	bd38      	pop	{r3, r4, r5, pc}
 8004fb4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004fb6:	b112      	cbz	r2, 8004fbe <_raise_r+0x1e>
 8004fb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004fbc:	b94b      	cbnz	r3, 8004fd2 <_raise_r+0x32>
 8004fbe:	4628      	mov	r0, r5
 8004fc0:	f000 f830 	bl	8005024 <_getpid_r>
 8004fc4:	4622      	mov	r2, r4
 8004fc6:	4601      	mov	r1, r0
 8004fc8:	4628      	mov	r0, r5
 8004fca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004fce:	f000 b817 	b.w	8005000 <_kill_r>
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d00a      	beq.n	8004fec <_raise_r+0x4c>
 8004fd6:	1c59      	adds	r1, r3, #1
 8004fd8:	d103      	bne.n	8004fe2 <_raise_r+0x42>
 8004fda:	2316      	movs	r3, #22
 8004fdc:	6003      	str	r3, [r0, #0]
 8004fde:	2001      	movs	r0, #1
 8004fe0:	e7e7      	b.n	8004fb2 <_raise_r+0x12>
 8004fe2:	2100      	movs	r1, #0
 8004fe4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004fe8:	4620      	mov	r0, r4
 8004fea:	4798      	blx	r3
 8004fec:	2000      	movs	r0, #0
 8004fee:	e7e0      	b.n	8004fb2 <_raise_r+0x12>

08004ff0 <raise>:
 8004ff0:	4b02      	ldr	r3, [pc, #8]	@ (8004ffc <raise+0xc>)
 8004ff2:	4601      	mov	r1, r0
 8004ff4:	6818      	ldr	r0, [r3, #0]
 8004ff6:	f7ff bfd3 	b.w	8004fa0 <_raise_r>
 8004ffa:	bf00      	nop
 8004ffc:	20000020 	.word	0x20000020

08005000 <_kill_r>:
 8005000:	b538      	push	{r3, r4, r5, lr}
 8005002:	4d07      	ldr	r5, [pc, #28]	@ (8005020 <_kill_r+0x20>)
 8005004:	2300      	movs	r3, #0
 8005006:	4604      	mov	r4, r0
 8005008:	4608      	mov	r0, r1
 800500a:	4611      	mov	r1, r2
 800500c:	602b      	str	r3, [r5, #0]
 800500e:	f7fe fd05 	bl	8003a1c <_kill>
 8005012:	1c43      	adds	r3, r0, #1
 8005014:	d102      	bne.n	800501c <_kill_r+0x1c>
 8005016:	682b      	ldr	r3, [r5, #0]
 8005018:	b103      	cbz	r3, 800501c <_kill_r+0x1c>
 800501a:	6023      	str	r3, [r4, #0]
 800501c:	bd38      	pop	{r3, r4, r5, pc}
 800501e:	bf00      	nop
 8005020:	20000368 	.word	0x20000368

08005024 <_getpid_r>:
 8005024:	f7fe bcf8 	b.w	8003a18 <_getpid>

08005028 <_malloc_usable_size_r>:
 8005028:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800502c:	1f18      	subs	r0, r3, #4
 800502e:	2b00      	cmp	r3, #0
 8005030:	bfbc      	itt	lt
 8005032:	580b      	ldrlt	r3, [r1, r0]
 8005034:	18c0      	addlt	r0, r0, r3
 8005036:	4770      	bx	lr

08005038 <__swhatbuf_r>:
 8005038:	b570      	push	{r4, r5, r6, lr}
 800503a:	460c      	mov	r4, r1
 800503c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005040:	2900      	cmp	r1, #0
 8005042:	b096      	sub	sp, #88	@ 0x58
 8005044:	4615      	mov	r5, r2
 8005046:	461e      	mov	r6, r3
 8005048:	da0a      	bge.n	8005060 <__swhatbuf_r+0x28>
 800504a:	89a1      	ldrh	r1, [r4, #12]
 800504c:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 8005050:	d113      	bne.n	800507a <__swhatbuf_r+0x42>
 8005052:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005056:	2000      	movs	r0, #0
 8005058:	6031      	str	r1, [r6, #0]
 800505a:	602a      	str	r2, [r5, #0]
 800505c:	b016      	add	sp, #88	@ 0x58
 800505e:	bd70      	pop	{r4, r5, r6, pc}
 8005060:	466a      	mov	r2, sp
 8005062:	f000 f847 	bl	80050f4 <_fstat_r>
 8005066:	2800      	cmp	r0, #0
 8005068:	dbef      	blt.n	800504a <__swhatbuf_r+0x12>
 800506a:	9901      	ldr	r1, [sp, #4]
 800506c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005070:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005074:	4259      	negs	r1, r3
 8005076:	4159      	adcs	r1, r3
 8005078:	e7eb      	b.n	8005052 <__swhatbuf_r+0x1a>
 800507a:	2100      	movs	r1, #0
 800507c:	2240      	movs	r2, #64	@ 0x40
 800507e:	e7ea      	b.n	8005056 <__swhatbuf_r+0x1e>

08005080 <__smakebuf_r>:
 8005080:	898b      	ldrh	r3, [r1, #12]
 8005082:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005084:	079e      	lsls	r6, r3, #30
 8005086:	4605      	mov	r5, r0
 8005088:	460c      	mov	r4, r1
 800508a:	d507      	bpl.n	800509c <__smakebuf_r+0x1c>
 800508c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005090:	6023      	str	r3, [r4, #0]
 8005092:	6123      	str	r3, [r4, #16]
 8005094:	2301      	movs	r3, #1
 8005096:	6163      	str	r3, [r4, #20]
 8005098:	b002      	add	sp, #8
 800509a:	bd70      	pop	{r4, r5, r6, pc}
 800509c:	ab01      	add	r3, sp, #4
 800509e:	466a      	mov	r2, sp
 80050a0:	f7ff ffca 	bl	8005038 <__swhatbuf_r>
 80050a4:	9e00      	ldr	r6, [sp, #0]
 80050a6:	4628      	mov	r0, r5
 80050a8:	4631      	mov	r1, r6
 80050aa:	f7ff f907 	bl	80042bc <_malloc_r>
 80050ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050b2:	b938      	cbnz	r0, 80050c4 <__smakebuf_r+0x44>
 80050b4:	059a      	lsls	r2, r3, #22
 80050b6:	d4ef      	bmi.n	8005098 <__smakebuf_r+0x18>
 80050b8:	f023 0303 	bic.w	r3, r3, #3
 80050bc:	f043 0302 	orr.w	r3, r3, #2
 80050c0:	81a3      	strh	r3, [r4, #12]
 80050c2:	e7e3      	b.n	800508c <__smakebuf_r+0xc>
 80050c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050c8:	81a3      	strh	r3, [r4, #12]
 80050ca:	9b01      	ldr	r3, [sp, #4]
 80050cc:	6020      	str	r0, [r4, #0]
 80050ce:	e9c4 0604 	strd	r0, r6, [r4, #16]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d0e0      	beq.n	8005098 <__smakebuf_r+0x18>
 80050d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050da:	4628      	mov	r0, r5
 80050dc:	f000 f81c 	bl	8005118 <_isatty_r>
 80050e0:	2800      	cmp	r0, #0
 80050e2:	d0d9      	beq.n	8005098 <__smakebuf_r+0x18>
 80050e4:	89a3      	ldrh	r3, [r4, #12]
 80050e6:	f023 0303 	bic.w	r3, r3, #3
 80050ea:	f043 0301 	orr.w	r3, r3, #1
 80050ee:	81a3      	strh	r3, [r4, #12]
 80050f0:	e7d2      	b.n	8005098 <__smakebuf_r+0x18>
	...

080050f4 <_fstat_r>:
 80050f4:	b538      	push	{r3, r4, r5, lr}
 80050f6:	4d07      	ldr	r5, [pc, #28]	@ (8005114 <_fstat_r+0x20>)
 80050f8:	2300      	movs	r3, #0
 80050fa:	4604      	mov	r4, r0
 80050fc:	4608      	mov	r0, r1
 80050fe:	4611      	mov	r1, r2
 8005100:	602b      	str	r3, [r5, #0]
 8005102:	f7fe fcba 	bl	8003a7a <_fstat>
 8005106:	1c43      	adds	r3, r0, #1
 8005108:	d102      	bne.n	8005110 <_fstat_r+0x1c>
 800510a:	682b      	ldr	r3, [r5, #0]
 800510c:	b103      	cbz	r3, 8005110 <_fstat_r+0x1c>
 800510e:	6023      	str	r3, [r4, #0]
 8005110:	bd38      	pop	{r3, r4, r5, pc}
 8005112:	bf00      	nop
 8005114:	20000368 	.word	0x20000368

08005118 <_isatty_r>:
 8005118:	b538      	push	{r3, r4, r5, lr}
 800511a:	4d06      	ldr	r5, [pc, #24]	@ (8005134 <_isatty_r+0x1c>)
 800511c:	2300      	movs	r3, #0
 800511e:	4604      	mov	r4, r0
 8005120:	4608      	mov	r0, r1
 8005122:	602b      	str	r3, [r5, #0]
 8005124:	f7fe fcae 	bl	8003a84 <_isatty>
 8005128:	1c43      	adds	r3, r0, #1
 800512a:	d102      	bne.n	8005132 <_isatty_r+0x1a>
 800512c:	682b      	ldr	r3, [r5, #0]
 800512e:	b103      	cbz	r3, 8005132 <_isatty_r+0x1a>
 8005130:	6023      	str	r3, [r4, #0]
 8005132:	bd38      	pop	{r3, r4, r5, pc}
 8005134:	20000368 	.word	0x20000368

08005138 <__udivmoddi4>:
 8005138:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800513c:	9d08      	ldr	r5, [sp, #32]
 800513e:	460f      	mov	r7, r1
 8005140:	4604      	mov	r4, r0
 8005142:	468c      	mov	ip, r1
 8005144:	2b00      	cmp	r3, #0
 8005146:	d148      	bne.n	80051da <__udivmoddi4+0xa2>
 8005148:	428a      	cmp	r2, r1
 800514a:	4616      	mov	r6, r2
 800514c:	d961      	bls.n	8005212 <__udivmoddi4+0xda>
 800514e:	fab2 f382 	clz	r3, r2
 8005152:	b14b      	cbz	r3, 8005168 <__udivmoddi4+0x30>
 8005154:	f1c3 0220 	rsb	r2, r3, #32
 8005158:	fa01 fc03 	lsl.w	ip, r1, r3
 800515c:	fa20 f202 	lsr.w	r2, r0, r2
 8005160:	409e      	lsls	r6, r3
 8005162:	ea42 0c0c 	orr.w	ip, r2, ip
 8005166:	409c      	lsls	r4, r3
 8005168:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800516c:	b2b7      	uxth	r7, r6
 800516e:	fbbc f1fe 	udiv	r1, ip, lr
 8005172:	0c22      	lsrs	r2, r4, #16
 8005174:	fb0e cc11 	mls	ip, lr, r1, ip
 8005178:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800517c:	fb01 f007 	mul.w	r0, r1, r7
 8005180:	4290      	cmp	r0, r2
 8005182:	d909      	bls.n	8005198 <__udivmoddi4+0x60>
 8005184:	18b2      	adds	r2, r6, r2
 8005186:	f101 3cff 	add.w	ip, r1, #4294967295
 800518a:	f080 80ee 	bcs.w	800536a <__udivmoddi4+0x232>
 800518e:	4290      	cmp	r0, r2
 8005190:	f240 80eb 	bls.w	800536a <__udivmoddi4+0x232>
 8005194:	3902      	subs	r1, #2
 8005196:	4432      	add	r2, r6
 8005198:	1a12      	subs	r2, r2, r0
 800519a:	b2a4      	uxth	r4, r4
 800519c:	fbb2 f0fe 	udiv	r0, r2, lr
 80051a0:	fb0e 2210 	mls	r2, lr, r0, r2
 80051a4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80051a8:	fb00 f707 	mul.w	r7, r0, r7
 80051ac:	42a7      	cmp	r7, r4
 80051ae:	d909      	bls.n	80051c4 <__udivmoddi4+0x8c>
 80051b0:	1934      	adds	r4, r6, r4
 80051b2:	f100 32ff 	add.w	r2, r0, #4294967295
 80051b6:	f080 80da 	bcs.w	800536e <__udivmoddi4+0x236>
 80051ba:	42a7      	cmp	r7, r4
 80051bc:	f240 80d7 	bls.w	800536e <__udivmoddi4+0x236>
 80051c0:	4434      	add	r4, r6
 80051c2:	3802      	subs	r0, #2
 80051c4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80051c8:	1be4      	subs	r4, r4, r7
 80051ca:	2100      	movs	r1, #0
 80051cc:	b11d      	cbz	r5, 80051d6 <__udivmoddi4+0x9e>
 80051ce:	40dc      	lsrs	r4, r3
 80051d0:	2300      	movs	r3, #0
 80051d2:	e9c5 4300 	strd	r4, r3, [r5]
 80051d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051da:	428b      	cmp	r3, r1
 80051dc:	d906      	bls.n	80051ec <__udivmoddi4+0xb4>
 80051de:	b10d      	cbz	r5, 80051e4 <__udivmoddi4+0xac>
 80051e0:	e9c5 0100 	strd	r0, r1, [r5]
 80051e4:	2100      	movs	r1, #0
 80051e6:	4608      	mov	r0, r1
 80051e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051ec:	fab3 f183 	clz	r1, r3
 80051f0:	2900      	cmp	r1, #0
 80051f2:	d148      	bne.n	8005286 <__udivmoddi4+0x14e>
 80051f4:	42bb      	cmp	r3, r7
 80051f6:	d302      	bcc.n	80051fe <__udivmoddi4+0xc6>
 80051f8:	4282      	cmp	r2, r0
 80051fa:	f200 8107 	bhi.w	800540c <__udivmoddi4+0x2d4>
 80051fe:	1a84      	subs	r4, r0, r2
 8005200:	eb67 0203 	sbc.w	r2, r7, r3
 8005204:	2001      	movs	r0, #1
 8005206:	4694      	mov	ip, r2
 8005208:	2d00      	cmp	r5, #0
 800520a:	d0e4      	beq.n	80051d6 <__udivmoddi4+0x9e>
 800520c:	e9c5 4c00 	strd	r4, ip, [r5]
 8005210:	e7e1      	b.n	80051d6 <__udivmoddi4+0x9e>
 8005212:	2a00      	cmp	r2, #0
 8005214:	f000 8092 	beq.w	800533c <__udivmoddi4+0x204>
 8005218:	fab2 f382 	clz	r3, r2
 800521c:	2b00      	cmp	r3, #0
 800521e:	f040 80a8 	bne.w	8005372 <__udivmoddi4+0x23a>
 8005222:	1a8a      	subs	r2, r1, r2
 8005224:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8005228:	fa1f fc86 	uxth.w	ip, r6
 800522c:	2101      	movs	r1, #1
 800522e:	0c20      	lsrs	r0, r4, #16
 8005230:	fbb2 f7fe 	udiv	r7, r2, lr
 8005234:	fb0e 2217 	mls	r2, lr, r7, r2
 8005238:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 800523c:	fb0c f007 	mul.w	r0, ip, r7
 8005240:	4290      	cmp	r0, r2
 8005242:	d907      	bls.n	8005254 <__udivmoddi4+0x11c>
 8005244:	18b2      	adds	r2, r6, r2
 8005246:	f107 38ff 	add.w	r8, r7, #4294967295
 800524a:	d202      	bcs.n	8005252 <__udivmoddi4+0x11a>
 800524c:	4290      	cmp	r0, r2
 800524e:	f200 80e2 	bhi.w	8005416 <__udivmoddi4+0x2de>
 8005252:	4647      	mov	r7, r8
 8005254:	1a12      	subs	r2, r2, r0
 8005256:	b2a4      	uxth	r4, r4
 8005258:	fbb2 f0fe 	udiv	r0, r2, lr
 800525c:	fb0e 2210 	mls	r2, lr, r0, r2
 8005260:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8005264:	fb0c fc00 	mul.w	ip, ip, r0
 8005268:	45a4      	cmp	ip, r4
 800526a:	d907      	bls.n	800527c <__udivmoddi4+0x144>
 800526c:	1934      	adds	r4, r6, r4
 800526e:	f100 32ff 	add.w	r2, r0, #4294967295
 8005272:	d202      	bcs.n	800527a <__udivmoddi4+0x142>
 8005274:	45a4      	cmp	ip, r4
 8005276:	f200 80cb 	bhi.w	8005410 <__udivmoddi4+0x2d8>
 800527a:	4610      	mov	r0, r2
 800527c:	eba4 040c 	sub.w	r4, r4, ip
 8005280:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8005284:	e7a2      	b.n	80051cc <__udivmoddi4+0x94>
 8005286:	f1c1 0620 	rsb	r6, r1, #32
 800528a:	408b      	lsls	r3, r1
 800528c:	fa22 fc06 	lsr.w	ip, r2, r6
 8005290:	ea4c 0c03 	orr.w	ip, ip, r3
 8005294:	fa07 f401 	lsl.w	r4, r7, r1
 8005298:	fa20 f306 	lsr.w	r3, r0, r6
 800529c:	40f7      	lsrs	r7, r6
 800529e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80052a2:	4323      	orrs	r3, r4
 80052a4:	fa00 f801 	lsl.w	r8, r0, r1
 80052a8:	fa1f fe8c 	uxth.w	lr, ip
 80052ac:	fbb7 f0f9 	udiv	r0, r7, r9
 80052b0:	0c1c      	lsrs	r4, r3, #16
 80052b2:	fb09 7710 	mls	r7, r9, r0, r7
 80052b6:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 80052ba:	fb00 f70e 	mul.w	r7, r0, lr
 80052be:	42a7      	cmp	r7, r4
 80052c0:	fa02 f201 	lsl.w	r2, r2, r1
 80052c4:	d90a      	bls.n	80052dc <__udivmoddi4+0x1a4>
 80052c6:	eb1c 0404 	adds.w	r4, ip, r4
 80052ca:	f100 3aff 	add.w	sl, r0, #4294967295
 80052ce:	f080 809b 	bcs.w	8005408 <__udivmoddi4+0x2d0>
 80052d2:	42a7      	cmp	r7, r4
 80052d4:	f240 8098 	bls.w	8005408 <__udivmoddi4+0x2d0>
 80052d8:	3802      	subs	r0, #2
 80052da:	4464      	add	r4, ip
 80052dc:	1be4      	subs	r4, r4, r7
 80052de:	b29f      	uxth	r7, r3
 80052e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80052e4:	fb09 4413 	mls	r4, r9, r3, r4
 80052e8:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 80052ec:	fb03 fe0e 	mul.w	lr, r3, lr
 80052f0:	45a6      	cmp	lr, r4
 80052f2:	d909      	bls.n	8005308 <__udivmoddi4+0x1d0>
 80052f4:	eb1c 0404 	adds.w	r4, ip, r4
 80052f8:	f103 37ff 	add.w	r7, r3, #4294967295
 80052fc:	f080 8082 	bcs.w	8005404 <__udivmoddi4+0x2cc>
 8005300:	45a6      	cmp	lr, r4
 8005302:	d97f      	bls.n	8005404 <__udivmoddi4+0x2cc>
 8005304:	3b02      	subs	r3, #2
 8005306:	4464      	add	r4, ip
 8005308:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800530c:	eba4 040e 	sub.w	r4, r4, lr
 8005310:	fba0 e702 	umull	lr, r7, r0, r2
 8005314:	42bc      	cmp	r4, r7
 8005316:	4673      	mov	r3, lr
 8005318:	46b9      	mov	r9, r7
 800531a:	d363      	bcc.n	80053e4 <__udivmoddi4+0x2ac>
 800531c:	d060      	beq.n	80053e0 <__udivmoddi4+0x2a8>
 800531e:	b15d      	cbz	r5, 8005338 <__udivmoddi4+0x200>
 8005320:	ebb8 0203 	subs.w	r2, r8, r3
 8005324:	eb64 0409 	sbc.w	r4, r4, r9
 8005328:	fa04 f606 	lsl.w	r6, r4, r6
 800532c:	fa22 f301 	lsr.w	r3, r2, r1
 8005330:	431e      	orrs	r6, r3
 8005332:	40cc      	lsrs	r4, r1
 8005334:	e9c5 6400 	strd	r6, r4, [r5]
 8005338:	2100      	movs	r1, #0
 800533a:	e74c      	b.n	80051d6 <__udivmoddi4+0x9e>
 800533c:	0862      	lsrs	r2, r4, #1
 800533e:	0848      	lsrs	r0, r1, #1
 8005340:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 8005344:	0c0b      	lsrs	r3, r1, #16
 8005346:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800534a:	b28a      	uxth	r2, r1
 800534c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005350:	fbb3 f1f6 	udiv	r1, r3, r6
 8005354:	07e4      	lsls	r4, r4, #31
 8005356:	46b4      	mov	ip, r6
 8005358:	4637      	mov	r7, r6
 800535a:	46b6      	mov	lr, r6
 800535c:	231f      	movs	r3, #31
 800535e:	fbb0 f0f6 	udiv	r0, r0, r6
 8005362:	1bd2      	subs	r2, r2, r7
 8005364:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005368:	e761      	b.n	800522e <__udivmoddi4+0xf6>
 800536a:	4661      	mov	r1, ip
 800536c:	e714      	b.n	8005198 <__udivmoddi4+0x60>
 800536e:	4610      	mov	r0, r2
 8005370:	e728      	b.n	80051c4 <__udivmoddi4+0x8c>
 8005372:	f1c3 0120 	rsb	r1, r3, #32
 8005376:	fa20 f201 	lsr.w	r2, r0, r1
 800537a:	409e      	lsls	r6, r3
 800537c:	fa27 f101 	lsr.w	r1, r7, r1
 8005380:	409f      	lsls	r7, r3
 8005382:	433a      	orrs	r2, r7
 8005384:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8005388:	fa1f fc86 	uxth.w	ip, r6
 800538c:	fbb1 f7fe 	udiv	r7, r1, lr
 8005390:	fb0e 1017 	mls	r0, lr, r7, r1
 8005394:	0c11      	lsrs	r1, r2, #16
 8005396:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800539a:	fb07 f80c 	mul.w	r8, r7, ip
 800539e:	4588      	cmp	r8, r1
 80053a0:	fa04 f403 	lsl.w	r4, r4, r3
 80053a4:	d93a      	bls.n	800541c <__udivmoddi4+0x2e4>
 80053a6:	1871      	adds	r1, r6, r1
 80053a8:	f107 30ff 	add.w	r0, r7, #4294967295
 80053ac:	d201      	bcs.n	80053b2 <__udivmoddi4+0x27a>
 80053ae:	4588      	cmp	r8, r1
 80053b0:	d81f      	bhi.n	80053f2 <__udivmoddi4+0x2ba>
 80053b2:	eba1 0108 	sub.w	r1, r1, r8
 80053b6:	fbb1 f8fe 	udiv	r8, r1, lr
 80053ba:	fb08 f70c 	mul.w	r7, r8, ip
 80053be:	fb0e 1118 	mls	r1, lr, r8, r1
 80053c2:	b292      	uxth	r2, r2
 80053c4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80053c8:	42ba      	cmp	r2, r7
 80053ca:	d22f      	bcs.n	800542c <__udivmoddi4+0x2f4>
 80053cc:	18b2      	adds	r2, r6, r2
 80053ce:	f108 31ff 	add.w	r1, r8, #4294967295
 80053d2:	d2c6      	bcs.n	8005362 <__udivmoddi4+0x22a>
 80053d4:	42ba      	cmp	r2, r7
 80053d6:	d2c4      	bcs.n	8005362 <__udivmoddi4+0x22a>
 80053d8:	f1a8 0102 	sub.w	r1, r8, #2
 80053dc:	4432      	add	r2, r6
 80053de:	e7c0      	b.n	8005362 <__udivmoddi4+0x22a>
 80053e0:	45f0      	cmp	r8, lr
 80053e2:	d29c      	bcs.n	800531e <__udivmoddi4+0x1e6>
 80053e4:	ebbe 0302 	subs.w	r3, lr, r2
 80053e8:	eb67 070c 	sbc.w	r7, r7, ip
 80053ec:	3801      	subs	r0, #1
 80053ee:	46b9      	mov	r9, r7
 80053f0:	e795      	b.n	800531e <__udivmoddi4+0x1e6>
 80053f2:	eba6 0808 	sub.w	r8, r6, r8
 80053f6:	4441      	add	r1, r8
 80053f8:	1eb8      	subs	r0, r7, #2
 80053fa:	fbb1 f8fe 	udiv	r8, r1, lr
 80053fe:	fb08 f70c 	mul.w	r7, r8, ip
 8005402:	e7dc      	b.n	80053be <__udivmoddi4+0x286>
 8005404:	463b      	mov	r3, r7
 8005406:	e77f      	b.n	8005308 <__udivmoddi4+0x1d0>
 8005408:	4650      	mov	r0, sl
 800540a:	e767      	b.n	80052dc <__udivmoddi4+0x1a4>
 800540c:	4608      	mov	r0, r1
 800540e:	e6fb      	b.n	8005208 <__udivmoddi4+0xd0>
 8005410:	4434      	add	r4, r6
 8005412:	3802      	subs	r0, #2
 8005414:	e732      	b.n	800527c <__udivmoddi4+0x144>
 8005416:	3f02      	subs	r7, #2
 8005418:	4432      	add	r2, r6
 800541a:	e71b      	b.n	8005254 <__udivmoddi4+0x11c>
 800541c:	eba1 0108 	sub.w	r1, r1, r8
 8005420:	4638      	mov	r0, r7
 8005422:	fbb1 f8fe 	udiv	r8, r1, lr
 8005426:	fb08 f70c 	mul.w	r7, r8, ip
 800542a:	e7c8      	b.n	80053be <__udivmoddi4+0x286>
 800542c:	4641      	mov	r1, r8
 800542e:	e798      	b.n	8005362 <__udivmoddi4+0x22a>

08005430 <_init>:
 8005430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005432:	bf00      	nop
 8005434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005436:	bc08      	pop	{r3}
 8005438:	469e      	mov	lr, r3
 800543a:	4770      	bx	lr

0800543c <_fini>:
 800543c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800543e:	bf00      	nop
 8005440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005442:	bc08      	pop	{r3}
 8005444:	469e      	mov	lr, r3
 8005446:	4770      	bx	lr
