

================================================================
== Synthesis Summary Report of 'Conv2D_HW'
================================================================
+ General Information: 
    * Date:           Thu Apr  3 20:02:16 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        Vitis_CacheFilterCoeffs
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-------------+-------------+-----+
    |                         Modules                        | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |          |             |             |     |
    |                         & Loops                        | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT     | URAM|
    +--------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-------------+-------------+-----+
    |+ Conv2D_HW                                             |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|  42 (19%)|  16783 (15%)|  19672 (36%)|    -|
    | o VITIS_LOOP_38_1                                      |     -|  7.30|        -|       -|         -|        -|     -|        no|     -|         -|            -|            -|    -|
    |  + Conv2D_HW_Pipeline_VITIS_LOOP_46_3                  |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|    5 (2%)|    1220 (1%)|    1221 (2%)|    -|
    |   o LOOP_loadCoeffs_VITIS_LOOP_45_2_VITIS_LOOP_46_3    |     -|  7.30|        -|       -|        16|        1|     -|       yes|     -|         -|            -|            -|    -|
    |  o LOOP_Conv                                           |     -|  7.30|        -|       -|         -|        -|     -|        no|     -|         -|            -|            -|    -|
    |   o VITIS_LOOP_60_4                                    |     -|  7.30|        -|       -|         -|        -|     -|        no|     -|         -|            -|            -|    -|
    |    + Conv2D_HW_Pipeline_VITIS_LOOP_67_7                |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|    8 (3%)|    2121 (1%)|    3175 (5%)|    -|
    |     o VITIS_LOOP_63_5_VITIS_LOOP_65_6_VITIS_LOOP_67_7  |     -|  7.30|        -|       -|        22|        1|     -|       yes|     -|         -|            -|            -|    -|
    +--------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r_1   | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | input_r_2   | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | output_r_1  | 0x1c   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2  | 0x20   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | coeffs_1    | 0x28   | 32    | W      | Data signal of coeffs            |                                                                      |
| s_axi_control | coeffs_2    | 0x2c   | 32    | W      | Data signal of coeffs            |                                                                      |
| s_axi_control | biases_1    | 0x34   | 32    | W      | Data signal of biases            |                                                                      |
| s_axi_control | biases_2    | 0x38   | 32    | W      | Data signal of biases            |                                                                      |
| s_axi_control | numChannels | 0x40   | 32    | W      | Data signal of numChannels       |                                                                      |
| s_axi_control | numFilters  | 0x48   | 32    | W      | Data signal of numFilters        |                                                                      |
| s_axi_control | inputWidth  | 0x50   | 32    | W      | Data signal of inputWidth        |                                                                      |
| s_axi_control | inputHeight | 0x58   | 32    | W      | Data signal of inputHeight       |                                                                      |
| s_axi_control | convWidth   | 0x60   | 32    | W      | Data signal of convWidth         |                                                                      |
| s_axi_control | convHeight  | 0x68   | 32    | W      | Data signal of convHeight        |                                                                      |
| s_axi_control | apply_relu  | 0x70   | 32    | W      | Data signal of apply_relu        |                                                                      |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+-------------+
| Argument    | Direction | Datatype    |
+-------------+-----------+-------------+
| input       | inout     | int*        |
| output      | inout     | int*        |
| coeffs      | inout     | int*        |
| biases      | inout     | int*        |
| numChannels | in        | ap_uint<32> |
| numFilters  | in        | ap_uint<32> |
| inputWidth  | in        | ap_uint<32> |
| inputHeight | in        | ap_uint<32> |
| convWidth   | in        | ap_uint<32> |
| convHeight  | in        | ap_uint<32> |
| apply_relu  | in        | ap_uint<1>  |
+-------------+-----------+-------------+

* SW-to-HW Mapping
+-------------+---------------+-----------+----------+---------------------------------------+
| Argument    | HW Interface  | HW Type   | HW Usage | HW Info                               |
+-------------+---------------+-----------+----------+---------------------------------------+
| input       | m_axi_gmem    | interface |          |                                       |
| input       | s_axi_control | interface | offset   |                                       |
| output      | m_axi_gmem    | interface |          |                                       |
| output      | s_axi_control | interface | offset   |                                       |
| coeffs      | m_axi_gmem    | interface |          |                                       |
| coeffs      | s_axi_control | register  | offset   | name=coeffs_1 offset=0x28 range=32    |
| coeffs      | s_axi_control | register  | offset   | name=coeffs_2 offset=0x2c range=32    |
| biases      | m_axi_gmem    | interface |          |                                       |
| biases      | s_axi_control | register  | offset   | name=biases_1 offset=0x34 range=32    |
| biases      | s_axi_control | register  | offset   | name=biases_2 offset=0x38 range=32    |
| numChannels | s_axi_control | register  |          | name=numChannels offset=0x40 range=32 |
| numFilters  | s_axi_control | register  |          | name=numFilters offset=0x48 range=32  |
| inputWidth  | s_axi_control | register  |          | name=inputWidth offset=0x50 range=32  |
| inputHeight | s_axi_control | register  |          | name=inputHeight offset=0x58 range=32 |
| convWidth   | s_axi_control | register  |          | name=convWidth offset=0x60 range=32   |
| convHeight  | s_axi_control | register  |          | name=convHeight offset=0x68 range=32  |
| apply_relu  | s_axi_control | register  |          | name=apply_relu offset=0x70 range=32  |
+-------------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+----------+-------+----------------------+
| HW Interface | Loop            | Direction | Length   | Width | Location             |
+--------------+-----------------+-----------+----------+-------+----------------------+
| m_axi_gmem   |                 | read      | variable | 32    | HLS/conv2d.cpp:45:24 |
| m_axi_gmem   | VITIS_LOOP_60_4 | write     | variable | 32    | HLS/conv2d.cpp:60:25 |
| m_axi_gmem   | VITIS_LOOP_67_7 | read      | variable | 32    | HLS/conv2d.cpp:67:31 |
+--------------+-----------------+-----------+----------+-------+----------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+----------------------+
| HW Interface | Variable | Loop            | Problem                                                                                               | Resolution | Location             |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+----------------------+
| m_axi_gmem   | coeffs   | LOOP_loadCoeffs | Stride is incompatible                                                                                | 214-230    | HLS/conv2d.cpp:44:3  |
| m_axi_gmem   | input    | VITIS_LOOP_65_6 | Stride is incompatible                                                                                | 214-230    | HLS/conv2d.cpp:65:29 |
| m_axi_gmem   | biases   | LOOP_Conv       | Stride is incompatible                                                                                | 214-230    | HLS/conv2d.cpp:58:6  |
| m_axi_gmem   | output   | LOOP_Conv       | Stride is incompatible                                                                                | 214-230    | HLS/conv2d.cpp:58:6  |
| m_axi_gmem   | output   | VITIS_LOOP_60_4 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | HLS/conv2d.cpp:60:25 |
| m_axi_gmem   | input    | VITIS_LOOP_67_7 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | HLS/conv2d.cpp:67:31 |
| m_axi_gmem   | coeffs   | VITIS_LOOP_46_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | HLS/conv2d.cpp:46:27 |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+----------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                  | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+---------------------------------------+-----+--------+--------------+-----+--------+---------+
| + Conv2D_HW                           | 42  |        |              |     |        |         |
|   sub_i_i311_fu_1907_p2               | -   |        | sub_i_i311   | add | fabric | 0       |
|   mul_32ns_32ns_62_2_1_U545           | 3   |        | mul_ln38     | mul | auto   | 1       |
|   add_ln38_fu_1927_p2                 | -   |        | add_ln38     | add | fabric | 0       |
|   add_ln38_1_fu_1952_p2               | -   |        | add_ln38_1   | add | fabric | 0       |
|   add_ln60_fu_1980_p2                 | -   |        | add_ln60     | add | fabric | 0       |
|   mul_32ns_32ns_62_2_1_U546           | 3   |        | mul_ln39     | mul | auto   | 1       |
|   mul_32ns_32ns_64_2_1_U543           | 3   |        | mul_ln17     | mul | auto   | 1       |
|   mul_32ns_64ns_96_5_1_U544           | 6   |        | mul_ln17_1   | mul | auto   | 4       |
|   add_ln1027_fu_2007_p2               | -   |        | add_ln1027   | add | fabric | 0       |
|   add_ln1027_4_fu_2012_p2             | -   |        | add_ln1027_4 | add | fabric | 0       |
|   add_ln840_fu_2022_p2                | -   |        | add_ln840    | add | fabric | 0       |
|   mul_62s_62s_62_5_1_U547             | 6   |        | mul_ln39_1   | mul | auto   | 4       |
|   empty_48_fu_2045_p2                 | -   |        | empty_48     | add | fabric | 0       |
|   mul_62s_33s_62_5_1_U548             | 5   |        | mul_ln58     | mul | auto   | 4       |
|   add_ln58_fu_2091_p2                 | -   |        | add_ln58     | add | fabric | 0       |
|   mul_32ns_35s_64_2_1_U549            | 3   |        | empty_49     | mul | auto   | 1       |
|   add_ln840_3_fu_2156_p2              | -   |        | add_ln840_3  | add | fabric | 0       |
|   acc_fu_2165_p2                      | -   |        | acc          | add | fabric | 0       |
|  + Conv2D_HW_Pipeline_VITIS_LOOP_46_3 | 5   |        |              |     |        |         |
|    add_ln1027_3_fu_4595_p2            | -   |        | add_ln1027_3 | add | fabric | 0       |
|    add_ln840_1_fu_4604_p2             | -   |        | add_ln840_1  | add | fabric | 0       |
|    mul_32ns_62s_62_5_1_U1             | 5   |        | mul_ln1027   | mul | auto   | 4       |
|    add_ln1027_fu_4777_p2              | -   |        | add_ln1027   | add | fabric | 0       |
|    add_ln1027_1_fu_4789_p2            | -   |        | add_ln1027_1 | add | fabric | 0       |
|    add_ln840_2_fu_4689_p2             | -   |        | add_ln840_2  | add | fabric | 0       |
|    add_ln840_fu_4761_p2               | -   |        | add_ln840    | add | fabric | 0       |
|    add_ln1027_2_fu_4627_p2            | -   |        | add_ln1027_2 | add | fabric | 0       |
|  + Conv2D_HW_Pipeline_VITIS_LOOP_67_7 | 8   |        |              |     |        |         |
|    tmp_fu_4189_p2                     | -   |        | tmp          | add | fabric | 0       |
|    empty_44_fu_4276_p2                | -   |        | empty_44     | add | fabric | 0       |
|    add_ln1027_fu_4120_p2              | -   |        | add_ln1027   | add | fabric | 0       |
|    add_ln840_fu_4126_p2               | -   |        | add_ln840    | add | fabric | 0       |
|    tmp_mid1_fu_4208_p2                | -   |        | tmp_mid1     | add | fabric | 0       |
|    add_ln840_1_fu_4223_p2             | -   |        | add_ln840_1  | add | fabric | 0       |
|    p_mid143_fu_4307_p2                | -   |        | p_mid143     | add | fabric | 0       |
|    mul_62s_32ns_62_5_1_U270           | 5   |        | mul_ln1027   | mul | auto   | 4       |
|    add_ln1027_1_fu_4339_p2            | -   |        | add_ln1027_1 | add | fabric | 0       |
|    add_ln1027_2_fu_4351_p2            | -   |        | add_ln1027_2 | add | fabric | 0       |
|    mul_32s_32s_52_2_1_U272            | 3   |        | res          | mul | auto   | 1       |
|    acc_1_fu_5183_p2                   | -   |        | acc_1        | add | fabric | 0       |
|    add_ln840_2_fu_4325_p2             | -   |        | add_ln840_2  | add | fabric | 0       |
|    add_ln1027_3_fu_4149_p2            | -   |        | add_ln1027_3 | add | fabric | 0       |
+---------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------+------+------+--------+-----------------+---------+------+---------+
| Name                        | BRAM | URAM | Pragma | Variable        | Storage | Impl | Latency |
+-----------------------------+------+------+--------+-----------------+---------+------+---------+
| + Conv2D_HW                 | 0    | 0    |        |                 |         |      |         |
|   coeff_cache_U             | -    | -    |        | coeff_cache     | ram_1p  | auto | 1       |
|   coeff_cache_1_U           | -    | -    |        | coeff_cache_1   | ram_1p  | auto | 1       |
|   coeff_cache_2_U           | -    | -    |        | coeff_cache_2   | ram_1p  | auto | 1       |
|   coeff_cache_3_U           | -    | -    |        | coeff_cache_3   | ram_1p  | auto | 1       |
|   coeff_cache_4_U           | -    | -    |        | coeff_cache_4   | ram_1p  | auto | 1       |
|   coeff_cache_5_U           | -    | -    |        | coeff_cache_5   | ram_1p  | auto | 1       |
|   coeff_cache_6_U           | -    | -    |        | coeff_cache_6   | ram_1p  | auto | 1       |
|   coeff_cache_7_U           | -    | -    |        | coeff_cache_7   | ram_1p  | auto | 1       |
|   coeff_cache_8_U           | -    | -    |        | coeff_cache_8   | ram_1p  | auto | 1       |
|   coeff_cache_9_U           | -    | -    |        | coeff_cache_9   | ram_1p  | auto | 1       |
|   coeff_cache_10_U          | -    | -    |        | coeff_cache_10  | ram_1p  | auto | 1       |
|   coeff_cache_11_U          | -    | -    |        | coeff_cache_11  | ram_1p  | auto | 1       |
|   coeff_cache_12_U          | -    | -    |        | coeff_cache_12  | ram_1p  | auto | 1       |
|   coeff_cache_13_U          | -    | -    |        | coeff_cache_13  | ram_1p  | auto | 1       |
|   coeff_cache_14_U          | -    | -    |        | coeff_cache_14  | ram_1p  | auto | 1       |
|   coeff_cache_15_U          | -    | -    |        | coeff_cache_15  | ram_1p  | auto | 1       |
|   coeff_cache_16_U          | -    | -    |        | coeff_cache_16  | ram_1p  | auto | 1       |
|   coeff_cache_17_U          | -    | -    |        | coeff_cache_17  | ram_1p  | auto | 1       |
|   coeff_cache_18_U          | -    | -    |        | coeff_cache_18  | ram_1p  | auto | 1       |
|   coeff_cache_19_U          | -    | -    |        | coeff_cache_19  | ram_1p  | auto | 1       |
|   coeff_cache_20_U          | -    | -    |        | coeff_cache_20  | ram_1p  | auto | 1       |
|   coeff_cache_21_U          | -    | -    |        | coeff_cache_21  | ram_1p  | auto | 1       |
|   coeff_cache_22_U          | -    | -    |        | coeff_cache_22  | ram_1p  | auto | 1       |
|   coeff_cache_23_U          | -    | -    |        | coeff_cache_23  | ram_1p  | auto | 1       |
|   coeff_cache_24_U          | -    | -    |        | coeff_cache_24  | ram_1p  | auto | 1       |
|   coeff_cache_25_U          | -    | -    |        | coeff_cache_25  | ram_1p  | auto | 1       |
|   coeff_cache_26_U          | -    | -    |        | coeff_cache_26  | ram_1p  | auto | 1       |
|   coeff_cache_27_U          | -    | -    |        | coeff_cache_27  | ram_1p  | auto | 1       |
|   coeff_cache_28_U          | -    | -    |        | coeff_cache_28  | ram_1p  | auto | 1       |
|   coeff_cache_29_U          | -    | -    |        | coeff_cache_29  | ram_1p  | auto | 1       |
|   coeff_cache_30_U          | -    | -    |        | coeff_cache_30  | ram_1p  | auto | 1       |
|   coeff_cache_31_U          | -    | -    |        | coeff_cache_31  | ram_1p  | auto | 1       |
|   coeff_cache_32_U          | -    | -    |        | coeff_cache_32  | ram_1p  | auto | 1       |
|   coeff_cache_33_U          | -    | -    |        | coeff_cache_33  | ram_1p  | auto | 1       |
|   coeff_cache_34_U          | -    | -    |        | coeff_cache_34  | ram_1p  | auto | 1       |
|   coeff_cache_35_U          | -    | -    |        | coeff_cache_35  | ram_1p  | auto | 1       |
|   coeff_cache_36_U          | -    | -    |        | coeff_cache_36  | ram_1p  | auto | 1       |
|   coeff_cache_37_U          | -    | -    |        | coeff_cache_37  | ram_1p  | auto | 1       |
|   coeff_cache_38_U          | -    | -    |        | coeff_cache_38  | ram_1p  | auto | 1       |
|   coeff_cache_39_U          | -    | -    |        | coeff_cache_39  | ram_1p  | auto | 1       |
|   coeff_cache_40_U          | -    | -    |        | coeff_cache_40  | ram_1p  | auto | 1       |
|   coeff_cache_41_U          | -    | -    |        | coeff_cache_41  | ram_1p  | auto | 1       |
|   coeff_cache_42_U          | -    | -    |        | coeff_cache_42  | ram_1p  | auto | 1       |
|   coeff_cache_43_U          | -    | -    |        | coeff_cache_43  | ram_1p  | auto | 1       |
|   coeff_cache_44_U          | -    | -    |        | coeff_cache_44  | ram_1p  | auto | 1       |
|   coeff_cache_45_U          | -    | -    |        | coeff_cache_45  | ram_1p  | auto | 1       |
|   coeff_cache_46_U          | -    | -    |        | coeff_cache_46  | ram_1p  | auto | 1       |
|   coeff_cache_47_U          | -    | -    |        | coeff_cache_47  | ram_1p  | auto | 1       |
|   coeff_cache_48_U          | -    | -    |        | coeff_cache_48  | ram_1p  | auto | 1       |
|   coeff_cache_49_U          | -    | -    |        | coeff_cache_49  | ram_1p  | auto | 1       |
|   coeff_cache_50_U          | -    | -    |        | coeff_cache_50  | ram_1p  | auto | 1       |
|   coeff_cache_51_U          | -    | -    |        | coeff_cache_51  | ram_1p  | auto | 1       |
|   coeff_cache_52_U          | -    | -    |        | coeff_cache_52  | ram_1p  | auto | 1       |
|   coeff_cache_53_U          | -    | -    |        | coeff_cache_53  | ram_1p  | auto | 1       |
|   coeff_cache_54_U          | -    | -    |        | coeff_cache_54  | ram_1p  | auto | 1       |
|   coeff_cache_55_U          | -    | -    |        | coeff_cache_55  | ram_1p  | auto | 1       |
|   coeff_cache_56_U          | -    | -    |        | coeff_cache_56  | ram_1p  | auto | 1       |
|   coeff_cache_57_U          | -    | -    |        | coeff_cache_57  | ram_1p  | auto | 1       |
|   coeff_cache_58_U          | -    | -    |        | coeff_cache_58  | ram_1p  | auto | 1       |
|   coeff_cache_59_U          | -    | -    |        | coeff_cache_59  | ram_1p  | auto | 1       |
|   coeff_cache_60_U          | -    | -    |        | coeff_cache_60  | ram_1p  | auto | 1       |
|   coeff_cache_61_U          | -    | -    |        | coeff_cache_61  | ram_1p  | auto | 1       |
|   coeff_cache_62_U          | -    | -    |        | coeff_cache_62  | ram_1p  | auto | 1       |
|   coeff_cache_63_U          | -    | -    |        | coeff_cache_63  | ram_1p  | auto | 1       |
|   coeff_cache_64_U          | -    | -    |        | coeff_cache_64  | ram_1p  | auto | 1       |
|   coeff_cache_65_U          | -    | -    |        | coeff_cache_65  | ram_1p  | auto | 1       |
|   coeff_cache_66_U          | -    | -    |        | coeff_cache_66  | ram_1p  | auto | 1       |
|   coeff_cache_67_U          | -    | -    |        | coeff_cache_67  | ram_1p  | auto | 1       |
|   coeff_cache_68_U          | -    | -    |        | coeff_cache_68  | ram_1p  | auto | 1       |
|   coeff_cache_69_U          | -    | -    |        | coeff_cache_69  | ram_1p  | auto | 1       |
|   coeff_cache_70_U          | -    | -    |        | coeff_cache_70  | ram_1p  | auto | 1       |
|   coeff_cache_71_U          | -    | -    |        | coeff_cache_71  | ram_1p  | auto | 1       |
|   coeff_cache_72_U          | -    | -    |        | coeff_cache_72  | ram_1p  | auto | 1       |
|   coeff_cache_73_U          | -    | -    |        | coeff_cache_73  | ram_1p  | auto | 1       |
|   coeff_cache_74_U          | -    | -    |        | coeff_cache_74  | ram_1p  | auto | 1       |
|   coeff_cache_75_U          | -    | -    |        | coeff_cache_75  | ram_1p  | auto | 1       |
|   coeff_cache_76_U          | -    | -    |        | coeff_cache_76  | ram_1p  | auto | 1       |
|   coeff_cache_77_U          | -    | -    |        | coeff_cache_77  | ram_1p  | auto | 1       |
|   coeff_cache_78_U          | -    | -    |        | coeff_cache_78  | ram_1p  | auto | 1       |
|   coeff_cache_79_U          | -    | -    |        | coeff_cache_79  | ram_1p  | auto | 1       |
|   coeff_cache_80_U          | -    | -    |        | coeff_cache_80  | ram_1p  | auto | 1       |
|   coeff_cache_81_U          | -    | -    |        | coeff_cache_81  | ram_1p  | auto | 1       |
|   coeff_cache_82_U          | -    | -    |        | coeff_cache_82  | ram_1p  | auto | 1       |
|   coeff_cache_83_U          | -    | -    |        | coeff_cache_83  | ram_1p  | auto | 1       |
|   coeff_cache_84_U          | -    | -    |        | coeff_cache_84  | ram_1p  | auto | 1       |
|   coeff_cache_85_U          | -    | -    |        | coeff_cache_85  | ram_1p  | auto | 1       |
|   coeff_cache_86_U          | -    | -    |        | coeff_cache_86  | ram_1p  | auto | 1       |
|   coeff_cache_87_U          | -    | -    |        | coeff_cache_87  | ram_1p  | auto | 1       |
|   coeff_cache_88_U          | -    | -    |        | coeff_cache_88  | ram_1p  | auto | 1       |
|   coeff_cache_89_U          | -    | -    |        | coeff_cache_89  | ram_1p  | auto | 1       |
|   coeff_cache_90_U          | -    | -    |        | coeff_cache_90  | ram_1p  | auto | 1       |
|   coeff_cache_91_U          | -    | -    |        | coeff_cache_91  | ram_1p  | auto | 1       |
|   coeff_cache_92_U          | -    | -    |        | coeff_cache_92  | ram_1p  | auto | 1       |
|   coeff_cache_93_U          | -    | -    |        | coeff_cache_93  | ram_1p  | auto | 1       |
|   coeff_cache_94_U          | -    | -    |        | coeff_cache_94  | ram_1p  | auto | 1       |
|   coeff_cache_95_U          | -    | -    |        | coeff_cache_95  | ram_1p  | auto | 1       |
|   coeff_cache_96_U          | -    | -    |        | coeff_cache_96  | ram_1p  | auto | 1       |
|   coeff_cache_97_U          | -    | -    |        | coeff_cache_97  | ram_1p  | auto | 1       |
|   coeff_cache_98_U          | -    | -    |        | coeff_cache_98  | ram_1p  | auto | 1       |
|   coeff_cache_99_U          | -    | -    |        | coeff_cache_99  | ram_1p  | auto | 1       |
|   coeff_cache_100_U         | -    | -    |        | coeff_cache_100 | ram_1p  | auto | 1       |
|   coeff_cache_101_U         | -    | -    |        | coeff_cache_101 | ram_1p  | auto | 1       |
|   coeff_cache_102_U         | -    | -    |        | coeff_cache_102 | ram_1p  | auto | 1       |
|   coeff_cache_103_U         | -    | -    |        | coeff_cache_103 | ram_1p  | auto | 1       |
|   coeff_cache_104_U         | -    | -    |        | coeff_cache_104 | ram_1p  | auto | 1       |
|   coeff_cache_105_U         | -    | -    |        | coeff_cache_105 | ram_1p  | auto | 1       |
|   coeff_cache_106_U         | -    | -    |        | coeff_cache_106 | ram_1p  | auto | 1       |
|   coeff_cache_107_U         | -    | -    |        | coeff_cache_107 | ram_1p  | auto | 1       |
|   coeff_cache_108_U         | -    | -    |        | coeff_cache_108 | ram_1p  | auto | 1       |
|   coeff_cache_109_U         | -    | -    |        | coeff_cache_109 | ram_1p  | auto | 1       |
|   coeff_cache_110_U         | -    | -    |        | coeff_cache_110 | ram_1p  | auto | 1       |
|   coeff_cache_111_U         | -    | -    |        | coeff_cache_111 | ram_1p  | auto | 1       |
|   coeff_cache_112_U         | -    | -    |        | coeff_cache_112 | ram_1p  | auto | 1       |
|   coeff_cache_113_U         | -    | -    |        | coeff_cache_113 | ram_1p  | auto | 1       |
|   coeff_cache_114_U         | -    | -    |        | coeff_cache_114 | ram_1p  | auto | 1       |
|   coeff_cache_115_U         | -    | -    |        | coeff_cache_115 | ram_1p  | auto | 1       |
|   coeff_cache_116_U         | -    | -    |        | coeff_cache_116 | ram_1p  | auto | 1       |
|   coeff_cache_117_U         | -    | -    |        | coeff_cache_117 | ram_1p  | auto | 1       |
|   coeff_cache_118_U         | -    | -    |        | coeff_cache_118 | ram_1p  | auto | 1       |
|   coeff_cache_119_U         | -    | -    |        | coeff_cache_119 | ram_1p  | auto | 1       |
|   coeff_cache_120_U         | -    | -    |        | coeff_cache_120 | ram_1p  | auto | 1       |
|   coeff_cache_121_U         | -    | -    |        | coeff_cache_121 | ram_1p  | auto | 1       |
|   coeff_cache_122_U         | -    | -    |        | coeff_cache_122 | ram_1p  | auto | 1       |
|   coeff_cache_123_U         | -    | -    |        | coeff_cache_123 | ram_1p  | auto | 1       |
|   coeff_cache_124_U         | -    | -    |        | coeff_cache_124 | ram_1p  | auto | 1       |
|   coeff_cache_125_U         | -    | -    |        | coeff_cache_125 | ram_1p  | auto | 1       |
|   coeff_cache_126_U         | -    | -    |        | coeff_cache_126 | ram_1p  | auto | 1       |
|   coeff_cache_127_U         | -    | -    |        | coeff_cache_127 | ram_1p  | auto | 1       |
|   coeff_cache_128_U         | -    | -    |        | coeff_cache_128 | ram_1p  | auto | 1       |
|   coeff_cache_129_U         | -    | -    |        | coeff_cache_129 | ram_1p  | auto | 1       |
|   coeff_cache_130_U         | -    | -    |        | coeff_cache_130 | ram_1p  | auto | 1       |
|   coeff_cache_131_U         | -    | -    |        | coeff_cache_131 | ram_1p  | auto | 1       |
|   coeff_cache_132_U         | -    | -    |        | coeff_cache_132 | ram_1p  | auto | 1       |
|   coeff_cache_133_U         | -    | -    |        | coeff_cache_133 | ram_1p  | auto | 1       |
|   coeff_cache_134_U         | -    | -    |        | coeff_cache_134 | ram_1p  | auto | 1       |
|   coeff_cache_135_U         | -    | -    |        | coeff_cache_135 | ram_1p  | auto | 1       |
|   coeff_cache_136_U         | -    | -    |        | coeff_cache_136 | ram_1p  | auto | 1       |
|   coeff_cache_137_U         | -    | -    |        | coeff_cache_137 | ram_1p  | auto | 1       |
|   coeff_cache_138_U         | -    | -    |        | coeff_cache_138 | ram_1p  | auto | 1       |
|   coeff_cache_139_U         | -    | -    |        | coeff_cache_139 | ram_1p  | auto | 1       |
|   coeff_cache_140_U         | -    | -    |        | coeff_cache_140 | ram_1p  | auto | 1       |
|   coeff_cache_141_U         | -    | -    |        | coeff_cache_141 | ram_1p  | auto | 1       |
|   coeff_cache_142_U         | -    | -    |        | coeff_cache_142 | ram_1p  | auto | 1       |
|   coeff_cache_143_U         | -    | -    |        | coeff_cache_143 | ram_1p  | auto | 1       |
|   coeff_cache_144_U         | -    | -    |        | coeff_cache_144 | ram_1p  | auto | 1       |
|   coeff_cache_145_U         | -    | -    |        | coeff_cache_145 | ram_1p  | auto | 1       |
|   coeff_cache_146_U         | -    | -    |        | coeff_cache_146 | ram_1p  | auto | 1       |
|   coeff_cache_147_U         | -    | -    |        | coeff_cache_147 | ram_1p  | auto | 1       |
|   coeff_cache_148_U         | -    | -    |        | coeff_cache_148 | ram_1p  | auto | 1       |
|   coeff_cache_149_U         | -    | -    |        | coeff_cache_149 | ram_1p  | auto | 1       |
|   coeff_cache_150_U         | -    | -    |        | coeff_cache_150 | ram_1p  | auto | 1       |
|   coeff_cache_151_U         | -    | -    |        | coeff_cache_151 | ram_1p  | auto | 1       |
|   coeff_cache_152_U         | -    | -    |        | coeff_cache_152 | ram_1p  | auto | 1       |
|   coeff_cache_153_U         | -    | -    |        | coeff_cache_153 | ram_1p  | auto | 1       |
|   coeff_cache_154_U         | -    | -    |        | coeff_cache_154 | ram_1p  | auto | 1       |
|   coeff_cache_155_U         | -    | -    |        | coeff_cache_155 | ram_1p  | auto | 1       |
|   coeff_cache_156_U         | -    | -    |        | coeff_cache_156 | ram_1p  | auto | 1       |
|   coeff_cache_157_U         | -    | -    |        | coeff_cache_157 | ram_1p  | auto | 1       |
|   coeff_cache_158_U         | -    | -    |        | coeff_cache_158 | ram_1p  | auto | 1       |
|   coeff_cache_159_U         | -    | -    |        | coeff_cache_159 | ram_1p  | auto | 1       |
|   coeff_cache_160_U         | -    | -    |        | coeff_cache_160 | ram_1p  | auto | 1       |
|   coeff_cache_161_U         | -    | -    |        | coeff_cache_161 | ram_1p  | auto | 1       |
|   coeff_cache_162_U         | -    | -    |        | coeff_cache_162 | ram_1p  | auto | 1       |
|   coeff_cache_163_U         | -    | -    |        | coeff_cache_163 | ram_1p  | auto | 1       |
|   coeff_cache_164_U         | -    | -    |        | coeff_cache_164 | ram_1p  | auto | 1       |
|   coeff_cache_165_U         | -    | -    |        | coeff_cache_165 | ram_1p  | auto | 1       |
|   coeff_cache_166_U         | -    | -    |        | coeff_cache_166 | ram_1p  | auto | 1       |
|   coeff_cache_167_U         | -    | -    |        | coeff_cache_167 | ram_1p  | auto | 1       |
|   coeff_cache_168_U         | -    | -    |        | coeff_cache_168 | ram_1p  | auto | 1       |
|   coeff_cache_169_U         | -    | -    |        | coeff_cache_169 | ram_1p  | auto | 1       |
|   coeff_cache_170_U         | -    | -    |        | coeff_cache_170 | ram_1p  | auto | 1       |
|   coeff_cache_171_U         | -    | -    |        | coeff_cache_171 | ram_1p  | auto | 1       |
|   coeff_cache_172_U         | -    | -    |        | coeff_cache_172 | ram_1p  | auto | 1       |
|   coeff_cache_173_U         | -    | -    |        | coeff_cache_173 | ram_1p  | auto | 1       |
|   coeff_cache_174_U         | -    | -    |        | coeff_cache_174 | ram_1p  | auto | 1       |
|   coeff_cache_175_U         | -    | -    |        | coeff_cache_175 | ram_1p  | auto | 1       |
|   coeff_cache_176_U         | -    | -    |        | coeff_cache_176 | ram_1p  | auto | 1       |
|   coeff_cache_177_U         | -    | -    |        | coeff_cache_177 | ram_1p  | auto | 1       |
|   coeff_cache_178_U         | -    | -    |        | coeff_cache_178 | ram_1p  | auto | 1       |
|   coeff_cache_179_U         | -    | -    |        | coeff_cache_179 | ram_1p  | auto | 1       |
|   coeff_cache_180_U         | -    | -    |        | coeff_cache_180 | ram_1p  | auto | 1       |
|   coeff_cache_181_U         | -    | -    |        | coeff_cache_181 | ram_1p  | auto | 1       |
|   coeff_cache_182_U         | -    | -    |        | coeff_cache_182 | ram_1p  | auto | 1       |
|   coeff_cache_183_U         | -    | -    |        | coeff_cache_183 | ram_1p  | auto | 1       |
|   coeff_cache_184_U         | -    | -    |        | coeff_cache_184 | ram_1p  | auto | 1       |
|   coeff_cache_185_U         | -    | -    |        | coeff_cache_185 | ram_1p  | auto | 1       |
|   coeff_cache_186_U         | -    | -    |        | coeff_cache_186 | ram_1p  | auto | 1       |
|   coeff_cache_187_U         | -    | -    |        | coeff_cache_187 | ram_1p  | auto | 1       |
|   coeff_cache_188_U         | -    | -    |        | coeff_cache_188 | ram_1p  | auto | 1       |
|   coeff_cache_189_U         | -    | -    |        | coeff_cache_189 | ram_1p  | auto | 1       |
|   coeff_cache_190_U         | -    | -    |        | coeff_cache_190 | ram_1p  | auto | 1       |
|   coeff_cache_191_U         | -    | -    |        | coeff_cache_191 | ram_1p  | auto | 1       |
|   coeff_cache_192_U         | -    | -    |        | coeff_cache_192 | ram_1p  | auto | 1       |
|   coeff_cache_193_U         | -    | -    |        | coeff_cache_193 | ram_1p  | auto | 1       |
|   coeff_cache_194_U         | -    | -    |        | coeff_cache_194 | ram_1p  | auto | 1       |
|   coeff_cache_195_U         | -    | -    |        | coeff_cache_195 | ram_1p  | auto | 1       |
|   coeff_cache_196_U         | -    | -    |        | coeff_cache_196 | ram_1p  | auto | 1       |
|   coeff_cache_197_U         | -    | -    |        | coeff_cache_197 | ram_1p  | auto | 1       |
|   coeff_cache_198_U         | -    | -    |        | coeff_cache_198 | ram_1p  | auto | 1       |
|   coeff_cache_199_U         | -    | -    |        | coeff_cache_199 | ram_1p  | auto | 1       |
|   coeff_cache_200_U         | -    | -    |        | coeff_cache_200 | ram_1p  | auto | 1       |
|   coeff_cache_201_U         | -    | -    |        | coeff_cache_201 | ram_1p  | auto | 1       |
|   coeff_cache_202_U         | -    | -    |        | coeff_cache_202 | ram_1p  | auto | 1       |
|   coeff_cache_203_U         | -    | -    |        | coeff_cache_203 | ram_1p  | auto | 1       |
|   coeff_cache_204_U         | -    | -    |        | coeff_cache_204 | ram_1p  | auto | 1       |
|   coeff_cache_205_U         | -    | -    |        | coeff_cache_205 | ram_1p  | auto | 1       |
|   coeff_cache_206_U         | -    | -    |        | coeff_cache_206 | ram_1p  | auto | 1       |
|   coeff_cache_207_U         | -    | -    |        | coeff_cache_207 | ram_1p  | auto | 1       |
|   coeff_cache_208_U         | -    | -    |        | coeff_cache_208 | ram_1p  | auto | 1       |
|   coeff_cache_209_U         | -    | -    |        | coeff_cache_209 | ram_1p  | auto | 1       |
|   coeff_cache_210_U         | -    | -    |        | coeff_cache_210 | ram_1p  | auto | 1       |
|   coeff_cache_211_U         | -    | -    |        | coeff_cache_211 | ram_1p  | auto | 1       |
|   coeff_cache_212_U         | -    | -    |        | coeff_cache_212 | ram_1p  | auto | 1       |
|   coeff_cache_213_U         | -    | -    |        | coeff_cache_213 | ram_1p  | auto | 1       |
|   coeff_cache_214_U         | -    | -    |        | coeff_cache_214 | ram_1p  | auto | 1       |
|   coeff_cache_215_U         | -    | -    |        | coeff_cache_215 | ram_1p  | auto | 1       |
|   coeff_cache_216_U         | -    | -    |        | coeff_cache_216 | ram_1p  | auto | 1       |
|   coeff_cache_217_U         | -    | -    |        | coeff_cache_217 | ram_1p  | auto | 1       |
|   coeff_cache_218_U         | -    | -    |        | coeff_cache_218 | ram_1p  | auto | 1       |
|   coeff_cache_219_U         | -    | -    |        | coeff_cache_219 | ram_1p  | auto | 1       |
|   coeff_cache_220_U         | -    | -    |        | coeff_cache_220 | ram_1p  | auto | 1       |
|   coeff_cache_221_U         | -    | -    |        | coeff_cache_221 | ram_1p  | auto | 1       |
|   coeff_cache_222_U         | -    | -    |        | coeff_cache_222 | ram_1p  | auto | 1       |
|   coeff_cache_223_U         | -    | -    |        | coeff_cache_223 | ram_1p  | auto | 1       |
|   coeff_cache_224_U         | -    | -    |        | coeff_cache_224 | ram_1p  | auto | 1       |
|   coeff_cache_225_U         | -    | -    |        | coeff_cache_225 | ram_1p  | auto | 1       |
|   coeff_cache_226_U         | -    | -    |        | coeff_cache_226 | ram_1p  | auto | 1       |
|   coeff_cache_227_U         | -    | -    |        | coeff_cache_227 | ram_1p  | auto | 1       |
|   coeff_cache_228_U         | -    | -    |        | coeff_cache_228 | ram_1p  | auto | 1       |
|   coeff_cache_229_U         | -    | -    |        | coeff_cache_229 | ram_1p  | auto | 1       |
|   coeff_cache_230_U         | -    | -    |        | coeff_cache_230 | ram_1p  | auto | 1       |
|   coeff_cache_231_U         | -    | -    |        | coeff_cache_231 | ram_1p  | auto | 1       |
|   coeff_cache_232_U         | -    | -    |        | coeff_cache_232 | ram_1p  | auto | 1       |
|   coeff_cache_233_U         | -    | -    |        | coeff_cache_233 | ram_1p  | auto | 1       |
|   coeff_cache_234_U         | -    | -    |        | coeff_cache_234 | ram_1p  | auto | 1       |
|   coeff_cache_235_U         | -    | -    |        | coeff_cache_235 | ram_1p  | auto | 1       |
|   coeff_cache_236_U         | -    | -    |        | coeff_cache_236 | ram_1p  | auto | 1       |
|   coeff_cache_237_U         | -    | -    |        | coeff_cache_237 | ram_1p  | auto | 1       |
|   coeff_cache_238_U         | -    | -    |        | coeff_cache_238 | ram_1p  | auto | 1       |
|   coeff_cache_239_U         | -    | -    |        | coeff_cache_239 | ram_1p  | auto | 1       |
|   coeff_cache_240_U         | -    | -    |        | coeff_cache_240 | ram_1p  | auto | 1       |
|   coeff_cache_241_U         | -    | -    |        | coeff_cache_241 | ram_1p  | auto | 1       |
|   mul_32ns_32ns_62_2_1_U545 | -    | -    |        | coeff_cache_242 | ram_1p  | auto | 1       |
|   coeff_cache_243_U         | -    | -    |        | coeff_cache_243 | ram_1p  | auto | 1       |
|   coeff_cache_244_U         | -    | -    |        | coeff_cache_244 | ram_1p  | auto | 1       |
|   coeff_cache_245_U         | -    | -    |        | coeff_cache_245 | ram_1p  | auto | 1       |
|   coeff_cache_246_U         | -    | -    |        | coeff_cache_246 | ram_1p  | auto | 1       |
|   coeff_cache_247_U         | -    | -    |        | coeff_cache_247 | ram_1p  | auto | 1       |
|   coeff_cache_248_U         | -    | -    |        | coeff_cache_248 | ram_1p  | auto | 1       |
|   coeff_cache_249_U         | -    | -    |        | coeff_cache_249 | ram_1p  | auto | 1       |
|   coeff_cache_250_U         | -    | -    |        | coeff_cache_250 | ram_1p  | auto | 1       |
|   coeff_cache_251_U         | -    | -    |        | coeff_cache_251 | ram_1p  | auto | 1       |
|   coeff_cache_252_U         | -    | -    |        | coeff_cache_252 | ram_1p  | auto | 1       |
|   coeff_cache_253_U         | -    | -    |        | coeff_cache_253 | ram_1p  | auto | 1       |
|   coeff_cache_254_U         | -    | -    |        | coeff_cache_254 | ram_1p  | auto | 1       |
|   coeff_cache_255_U         | -    | -    |        | coeff_cache_255 | ram_1p  | auto | 1       |
+-----------------------------+------+------+--------+-----------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------+---------------------------------------------+
| Type            | Options                                   | Location                                    |
+-----------------+-------------------------------------------+---------------------------------------------+
| interface       | s_axilite port=return                     | HLS/conv2d.cpp:23 in conv2d_hw, return      |
| interface       | s_axilite port=numChannels                | HLS/conv2d.cpp:24 in conv2d_hw, numChannels |
| interface       | s_axilite port=numFilters                 | HLS/conv2d.cpp:25 in conv2d_hw, numFilters  |
| interface       | s_axilite port=inputWidth                 | HLS/conv2d.cpp:26 in conv2d_hw, inputWidth  |
| interface       | s_axilite port=inputHeight                | HLS/conv2d.cpp:27 in conv2d_hw, inputHeight |
| interface       | s_axilite port=convWidth                  | HLS/conv2d.cpp:28 in conv2d_hw, convWidth   |
| interface       | s_axilite port=convHeight                 | HLS/conv2d.cpp:29 in conv2d_hw, convHeight  |
| interface       | m_axi depth=1024 port=input offset=slave  | HLS/conv2d.cpp:30 in conv2d_hw, input       |
| interface       | m_axi depth=1024 port=output offset=slave | HLS/conv2d.cpp:31 in conv2d_hw, output      |
| interface       | m_axi depth=1024 port=coeffs offset=slave | HLS/conv2d.cpp:32 in conv2d_hw, coeffs      |
| interface       | m_axi depth=1024 port=biases offset=slave | HLS/conv2d.cpp:33 in conv2d_hw, biases      |
| interface       | s_axilite port=apply_relu                 | HLS/conv2d.cpp:35 in conv2d_hw, apply_relu  |
| array_partition | variable=coeff_cache complete dim=1       | HLS/conv2d.cpp:40 in conv2d_hw, coeff_cache |
+-----------------+-------------------------------------------+---------------------------------------------+


