/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire [4:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [20:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [23:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [19:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [8:0] celloutsig_0_34z;
  wire [13:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [9:0] celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [10:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_23z = !(celloutsig_0_13z[13] ? celloutsig_0_10z[0] : celloutsig_0_14z[0]);
  assign celloutsig_0_48z = ~((celloutsig_0_28z | celloutsig_0_36z) & (in_data[19] | celloutsig_0_10z[1]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[1] | celloutsig_1_1z[4]) & (celloutsig_1_1z[0] | celloutsig_1_0z[5]));
  assign celloutsig_0_2z = ~((in_data[86] | celloutsig_0_0z[4]) & (in_data[72] | in_data[38]));
  assign celloutsig_0_50z = celloutsig_0_7z | ~(celloutsig_0_30z[2]);
  assign celloutsig_1_8z = celloutsig_1_2z | ~(in_data[188]);
  assign celloutsig_1_18z = celloutsig_1_12z[1] | ~(celloutsig_1_13z);
  assign celloutsig_0_12z = celloutsig_0_3z[0] | ~(celloutsig_0_3z[2]);
  assign celloutsig_0_19z = celloutsig_0_10z[1] | ~(celloutsig_0_13z[17]);
  assign celloutsig_0_34z = in_data[58:50] + { celloutsig_0_23z, celloutsig_0_8z };
  assign celloutsig_0_51z = { celloutsig_0_14z[8:1], celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_50z } + { celloutsig_0_31z[3:2], celloutsig_0_41z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_1_3z = { in_data[144:138], celloutsig_1_1z } + { in_data[190:173], celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_8z[5:4], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z } + { celloutsig_0_8z[1], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_16z = { celloutsig_0_5z[1:0], celloutsig_0_7z, celloutsig_0_12z } + { in_data[95:93], celloutsig_0_12z };
  assign celloutsig_0_30z = celloutsig_0_29z[4:1] + celloutsig_0_20z[16:13];
  reg [9:0] _17_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _17_ <= 10'h000;
    else _17_ <= { celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_4z };
  assign { _01_[9], _00_, _01_[7:0] } = _17_;
  reg [8:0] _18_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _18_ <= 9'h000;
    else _18_ <= { celloutsig_0_9z[8], celloutsig_0_8z };
  assign celloutsig_0_24z[8:0] = _18_;
  assign celloutsig_0_35z = { celloutsig_0_20z[14:13], celloutsig_0_9z } / { 1'h1, celloutsig_0_14z[1], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_28z };
  assign celloutsig_0_27z = { celloutsig_0_13z[4:3], celloutsig_0_6z, celloutsig_0_8z } / { 1'h1, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_29z = { in_data[71:65], celloutsig_0_23z } / { 1'h1, celloutsig_0_8z[5:0], celloutsig_0_22z };
  assign celloutsig_0_7z = { celloutsig_0_5z[0], celloutsig_0_0z, celloutsig_0_5z } && { celloutsig_0_3z[1:0], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_22z = in_data[75:73] && celloutsig_0_24z[8:6];
  assign celloutsig_0_53z = { celloutsig_0_20z[21:14], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_45z, celloutsig_0_6z, celloutsig_0_34z[8], celloutsig_0_51z } || { celloutsig_0_20z[21:19], celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_48z, celloutsig_0_45z, celloutsig_0_51z, celloutsig_0_28z };
  assign celloutsig_1_4z = celloutsig_1_0z[8:2] || in_data[154:148];
  assign celloutsig_1_7z = { celloutsig_1_3z[18], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z } || { in_data[148:133], celloutsig_1_2z };
  assign celloutsig_0_25z = celloutsig_0_24z[7:5] || celloutsig_0_9z[3:1];
  assign celloutsig_0_36z = { celloutsig_0_27z[9:3], celloutsig_0_12z } < { celloutsig_0_20z[6:1], celloutsig_0_18z, celloutsig_0_21z };
  assign celloutsig_0_37z = { celloutsig_0_30z[0], celloutsig_0_10z, celloutsig_0_15z } < { in_data[36], celloutsig_0_22z, celloutsig_0_5z };
  assign celloutsig_0_6z = { in_data[16:3], celloutsig_0_3z } < in_data[82:65];
  assign celloutsig_1_5z = celloutsig_1_1z[7:4] < celloutsig_1_1z[7:4];
  assign celloutsig_0_45z = { celloutsig_0_0z[0], celloutsig_0_38z, celloutsig_0_6z } * celloutsig_0_30z[3:1];
  assign celloutsig_1_0z = in_data[174:162] * in_data[136:124];
  assign celloutsig_1_1z = in_data[191:180] * celloutsig_1_0z[12:1];
  assign celloutsig_1_11z = celloutsig_1_3z[9:6] * { celloutsig_1_3z[14:12], celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_3z[2:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z } * { in_data[82:76], celloutsig_0_7z };
  assign celloutsig_0_41z = { celloutsig_0_13z[11:3], celloutsig_0_30z } != { celloutsig_0_10z[2], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_40z, celloutsig_0_4z, celloutsig_0_26z };
  assign celloutsig_1_13z = { celloutsig_1_3z[13:9], celloutsig_1_12z, celloutsig_1_5z } != { in_data[111:110], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_0z = - in_data[67:63];
  assign celloutsig_0_13z = - { celloutsig_0_5z[2:1], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_14z = - { celloutsig_0_24z[7:1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_54z = { celloutsig_0_51z[9:0], celloutsig_0_51z, celloutsig_0_53z } !== { celloutsig_0_26z[4:1], celloutsig_0_28z, celloutsig_0_45z, celloutsig_0_10z, celloutsig_0_27z };
  assign celloutsig_1_6z = celloutsig_1_3z[18:1] !== { in_data[164:150], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_28z = { celloutsig_0_24z[8:1], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_15z } !== { celloutsig_0_0z, celloutsig_0_27z };
  assign celloutsig_0_3z = { in_data[37:36], celloutsig_0_1z, celloutsig_0_2z } | in_data[47:44];
  assign celloutsig_0_33z = | { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_60z = | { celloutsig_0_13z[13:2], celloutsig_0_37z, celloutsig_0_25z };
  assign celloutsig_0_62z = | celloutsig_0_14z[2:0];
  assign celloutsig_0_40z = celloutsig_0_33z & celloutsig_0_24z[1];
  assign celloutsig_1_10z = celloutsig_1_2z & celloutsig_1_7z;
  assign celloutsig_0_18z = celloutsig_0_10z[0] & celloutsig_0_3z[3];
  assign celloutsig_0_21z = celloutsig_0_19z & celloutsig_0_17z[5];
  assign celloutsig_0_67z = ~^ { celloutsig_0_39z[6:0], celloutsig_0_62z, celloutsig_0_54z, celloutsig_0_33z, celloutsig_0_60z };
  assign celloutsig_0_4z = ^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_66z = ^ { celloutsig_0_31z[4:1], celloutsig_0_48z };
  assign celloutsig_0_10z = celloutsig_0_0z[4:2] >> { celloutsig_0_9z[11:10], celloutsig_0_7z };
  assign celloutsig_0_20z = { in_data[16:12], celloutsig_0_16z, celloutsig_0_24z[8:0], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z } >> { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_0_26z = { celloutsig_0_17z[4:1], celloutsig_0_7z, celloutsig_0_19z } >> { celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_1_19z = { celloutsig_1_3z[10:1], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_6z } << { celloutsig_1_0z[12:8], celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_10z, celloutsig_1_18z, celloutsig_1_11z };
  assign celloutsig_0_17z = celloutsig_0_14z[5:0] << { celloutsig_0_8z[5:2], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_39z = { celloutsig_0_26z[2:1], celloutsig_0_17z, celloutsig_0_38z, celloutsig_0_21z } >>> { celloutsig_0_35z[12:8], celloutsig_0_30z, celloutsig_0_12z };
  assign celloutsig_0_5z = { celloutsig_0_3z[3:2], celloutsig_0_2z } >>> { celloutsig_0_3z[3:2], celloutsig_0_1z };
  assign celloutsig_0_31z = celloutsig_0_27z[10:5] >>> { celloutsig_0_29z[7:3], celloutsig_0_25z };
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_10z } - { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_38z = ~((celloutsig_0_19z & in_data[20]) | _01_[7]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[0] & in_data[57]) | celloutsig_0_0z[1]);
  assign celloutsig_0_15z = ~((celloutsig_0_2z & celloutsig_0_0z[2]) | celloutsig_0_12z);
  assign _01_[8] = _00_;
  assign { out_data[128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
