

================================================================
== Vivado HLS Report for 'aes_sequence_to_matr'
================================================================
* Date:           Mon Dec 13 15:29:30 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  169|  169|  169|  169|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  168|  168|        42|          -|          -|     4|    no    |
        | + Loop 1.1  |   40|   40|        10|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    109|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     92|    -|
|Register         |        -|      -|     115|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     115|    201|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln180_4_fu_173_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln180_fu_147_p2    |     +    |      0|  0|  15|           6|           6|
    |i_fu_109_p2            |     +    |      0|  0|  12|           3|           1|
    |j_fu_137_p2            |     +    |      0|  0|  12|           3|           1|
    |ret_V_2_fu_164_p2      |     +    |      0|  0|  13|           4|           4|
    |icmp_ln228_fu_103_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln230_fu_131_p2   |   icmp   |      0|  0|   9|           3|           4|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 109|          54|          52|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  56|         13|    1|         13|
    |i_op_assign_1_reg_77  |   9|          2|    3|          6|
    |i_op_assign_reg_88    |   9|          2|    3|          6|
    |sequence_V_blk_n_AR   |   9|          2|    1|          2|
    |sequence_V_blk_n_R    |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  92|         21|    9|         29|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln180_reg_223             |   6|   0|    6|          0|
    |ap_CS_fsm                     |  12|   0|   12|          0|
    |i_op_assign_1_reg_77          |   3|   0|    3|          0|
    |i_op_assign_reg_88            |   3|   0|    3|          0|
    |i_reg_200                     |   3|   0|    3|          0|
    |j_reg_218                     |   3|   0|    3|          0|
    |sequence_V_addr_read_reg_234  |  16|   0|   16|          0|
    |sequence_V_addr_reg_228       |  32|   0|   32|          0|
    |sequence_V_offset_ca_reg_192  |  31|   0|   32|          1|
    |zext_ln230_1_reg_205          |   3|   0|    6|          3|
    |zext_ln230_reg_210            |   3|   0|    4|          1|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 115|   0|  120|          5|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | aes_sequence_to_matr | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | aes_sequence_to_matr | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | aes_sequence_to_matr | return value |
|ap_done                    | out |    1| ap_ctrl_hs | aes_sequence_to_matr | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | aes_sequence_to_matr | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | aes_sequence_to_matr | return value |
|m_axi_sequence_V_AWVALID   | out |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_AWREADY   |  in |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_AWADDR    | out |   32|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_AWID      | out |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_AWLEN     | out |   32|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_AWSIZE    | out |    3|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_AWBURST   | out |    2|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_AWLOCK    | out |    2|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_AWCACHE   | out |    4|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_AWPROT    | out |    3|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_AWQOS     | out |    4|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_AWREGION  | out |    4|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_AWUSER    | out |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_WVALID    | out |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_WREADY    |  in |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_WDATA     | out |   16|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_WSTRB     | out |    2|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_WLAST     | out |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_WID       | out |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_WUSER     | out |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_ARVALID   | out |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_ARREADY   |  in |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_ARADDR    | out |   32|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_ARID      | out |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_ARLEN     | out |   32|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_ARSIZE    | out |    3|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_ARBURST   | out |    2|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_ARLOCK    | out |    2|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_ARCACHE   | out |    4|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_ARPROT    | out |    3|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_ARQOS     | out |    4|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_ARREGION  | out |    4|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_ARUSER    | out |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_RVALID    |  in |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_RREADY    | out |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_RDATA     |  in |   16|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_RLAST     |  in |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_RID       |  in |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_RUSER     |  in |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_RRESP     |  in |    2|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_BVALID    |  in |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_BREADY    | out |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_BRESP     |  in |    2|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_BID       |  in |    1|    m_axi   |      sequence_V      |    pointer   |
|m_axi_sequence_V_BUSER     |  in |    1|    m_axi   |      sequence_V      |    pointer   |
|sequence_V_offset          |  in |   31|   ap_none  |   sequence_V_offset  |    scalar    |
|matrix_out_V_address0      | out |    4|  ap_memory |     matrix_out_V     |     array    |
|matrix_out_V_ce0           | out |    1|  ap_memory |     matrix_out_V     |     array    |
|matrix_out_V_we0           | out |    1|  ap_memory |     matrix_out_V     |     array    |
|matrix_out_V_d0            | out |   16|  ap_memory |     matrix_out_V     |     array    |
+---------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sequence_V_offset_re = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %sequence_V_offset)"   --->   Operation 13 'read' 'sequence_V_offset_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sequence_V_offset_ca = zext i31 %sequence_V_offset_re to i32"   --->   Operation 14 'zext' 'sequence_V_offset_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %sequence_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:228]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.13ns)   --->   "%icmp_ln228 = icmp eq i3 %i_op_assign_1, -4" [AES-XTS/main.cpp:228]   --->   Operation 18 'icmp' 'icmp_ln228' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.65ns)   --->   "%i = add i3 %i_op_assign_1, 1" [AES-XTS/main.cpp:228]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln228, label %2, label %.preheader.preheader" [AES-XTS/main.cpp:228]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_op_assign_1, i2 0)" [AES-XTS/main.cpp:232]   --->   Operation 22 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln230_1 = zext i5 %tmp to i6" [AES-XTS/main.cpp:230]   --->   Operation 23 'zext' 'zext_ln230_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i3 %i_op_assign_1 to i4" [AES-XTS/main.cpp:230]   --->   Operation 24 'zext' 'zext_ln230' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader" [AES-XTS/main.cpp:230]   --->   Operation 25 'br' <Predicate = (!icmp_ln228)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:237]   --->   Operation 26 'ret' <Predicate = (icmp_ln228)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.25>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i_op_assign = phi i3 [ %j, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 27 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.13ns)   --->   "%icmp_ln230 = icmp eq i3 %i_op_assign, -4" [AES-XTS/main.cpp:230]   --->   Operation 28 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 29 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.65ns)   --->   "%j = add i3 %i_op_assign, 1" [AES-XTS/main.cpp:230]   --->   Operation 30 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln230, label %.loopexit.loopexit, label %1" [AES-XTS/main.cpp:230]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %i_op_assign to i6" [AES-XTS/main.cpp:232]   --->   Operation 32 'zext' 'zext_ln180' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln180 = add i6 %zext_ln180, %zext_ln230_1" [AES-XTS/main.cpp:232]   --->   Operation 33 'add' 'add_ln180' <Predicate = (!icmp_ln230)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i3 %i_op_assign to i2" [AES-XTS/main.cpp:232]   --->   Operation 34 'trunc' 'trunc_ln1352' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%ret_V = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln1352, i2 0)" [AES-XTS/main.cpp:232]   --->   Operation 35 'bitconcatenate' 'ret_V' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.73ns)   --->   "%ret_V_2 = add i4 %ret_V, %zext_ln230" [AES-XTS/main.cpp:232]   --->   Operation 36 'add' 'ret_V_2' <Predicate = (!icmp_ln230)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln180_10 = zext i4 %ret_V_2 to i32" [AES-XTS/main.cpp:232]   --->   Operation 37 'zext' 'zext_ln180_10' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.52ns)   --->   "%add_ln180_4 = add i32 %zext_ln180_10, %sequence_V_offset_ca" [AES-XTS/main.cpp:232]   --->   Operation 38 'add' 'add_ln180_4' <Predicate = (!icmp_ln230)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln180_11 = zext i32 %add_ln180_4 to i64" [AES-XTS/main.cpp:232]   --->   Operation 39 'zext' 'zext_ln180_11' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sequence_V_addr = getelementptr i16* %sequence_V, i64 %zext_ln180_11" [AES-XTS/main.cpp:232]   --->   Operation 40 'getelementptr' 'sequence_V_addr' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (icmp_ln230)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 42 [7/7] (8.75ns)   --->   "%sequence_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %sequence_V_addr, i32 1)" [AES-XTS/main.cpp:232]   --->   Operation 42 'readreq' 'sequence_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 43 [6/7] (8.75ns)   --->   "%sequence_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %sequence_V_addr, i32 1)" [AES-XTS/main.cpp:232]   --->   Operation 43 'readreq' 'sequence_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 44 [5/7] (8.75ns)   --->   "%sequence_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %sequence_V_addr, i32 1)" [AES-XTS/main.cpp:232]   --->   Operation 44 'readreq' 'sequence_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 45 [4/7] (8.75ns)   --->   "%sequence_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %sequence_V_addr, i32 1)" [AES-XTS/main.cpp:232]   --->   Operation 45 'readreq' 'sequence_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 46 [3/7] (8.75ns)   --->   "%sequence_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %sequence_V_addr, i32 1)" [AES-XTS/main.cpp:232]   --->   Operation 46 'readreq' 'sequence_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 47 [2/7] (8.75ns)   --->   "%sequence_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %sequence_V_addr, i32 1)" [AES-XTS/main.cpp:232]   --->   Operation 47 'readreq' 'sequence_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 48 [1/7] (8.75ns)   --->   "%sequence_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %sequence_V_addr, i32 1)" [AES-XTS/main.cpp:232]   --->   Operation 48 'readreq' 'sequence_V_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 49 [1/1] (8.75ns)   --->   "%sequence_V_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %sequence_V_addr)" [AES-XTS/main.cpp:232]   --->   Operation 49 'read' 'sequence_V_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln180_9 = zext i6 %add_ln180 to i64" [AES-XTS/main.cpp:232]   --->   Operation 50 'zext' 'zext_ln180_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%matrix_out_V_addr = getelementptr [16 x i16]* %matrix_out_V, i64 0, i64 %zext_ln180_9" [AES-XTS/main.cpp:232]   --->   Operation 51 'getelementptr' 'matrix_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (2.32ns)   --->   "store i16 %sequence_V_addr_read, i16* %matrix_out_V_addr, align 2" [AES-XTS/main.cpp:232]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader" [AES-XTS/main.cpp:230]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sequence_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sequence_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matrix_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sequence_V_offset_re (read             ) [ 0000000000000]
sequence_V_offset_ca (zext             ) [ 0011111111111]
specinterface_ln0    (specinterface    ) [ 0000000000000]
br_ln228             (br               ) [ 0111111111111]
i_op_assign_1        (phi              ) [ 0010000000000]
icmp_ln228           (icmp             ) [ 0011111111111]
empty                (speclooptripcount) [ 0000000000000]
i                    (add              ) [ 0111111111111]
br_ln228             (br               ) [ 0000000000000]
tmp                  (bitconcatenate   ) [ 0000000000000]
zext_ln230_1         (zext             ) [ 0001111111111]
zext_ln230           (zext             ) [ 0001111111111]
br_ln230             (br               ) [ 0011111111111]
ret_ln237            (ret              ) [ 0000000000000]
i_op_assign          (phi              ) [ 0001000000000]
icmp_ln230           (icmp             ) [ 0011111111111]
empty_18             (speclooptripcount) [ 0000000000000]
j                    (add              ) [ 0011111111111]
br_ln230             (br               ) [ 0000000000000]
zext_ln180           (zext             ) [ 0000000000000]
add_ln180            (add              ) [ 0000111111111]
trunc_ln1352         (trunc            ) [ 0000000000000]
ret_V                (bitconcatenate   ) [ 0000000000000]
ret_V_2              (add              ) [ 0000000000000]
zext_ln180_10        (zext             ) [ 0000000000000]
add_ln180_4          (add              ) [ 0000000000000]
zext_ln180_11        (zext             ) [ 0000000000000]
sequence_V_addr      (getelementptr    ) [ 0000111111110]
br_ln0               (br               ) [ 0111111111111]
sequence_V_load_req  (readreq          ) [ 0000000000000]
sequence_V_addr_read (read             ) [ 0000000000001]
zext_ln180_9         (zext             ) [ 0000000000000]
matrix_out_V_addr    (getelementptr    ) [ 0000000000000]
store_ln232          (store            ) [ 0000000000000]
br_ln230             (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sequence_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sequence_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sequence_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sequence_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrix_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="sequence_V_offset_re_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="31" slack="0"/>
<pin id="48" dir="0" index="1" bw="31" slack="0"/>
<pin id="49" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sequence_V_offset_re/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_readreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="1"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="sequence_V_load_req/4 "/>
</bind>
</comp>

<comp id="59" class="1004" name="sequence_V_addr_read_read_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="16" slack="0"/>
<pin id="61" dir="0" index="1" bw="16" slack="8"/>
<pin id="62" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sequence_V_addr_read/11 "/>
</bind>
</comp>

<comp id="64" class="1004" name="matrix_out_V_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="6" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrix_out_V_addr/12 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln232_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="0" index="1" bw="16" slack="1"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/12 "/>
</bind>
</comp>

<comp id="77" class="1005" name="i_op_assign_1_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="3" slack="1"/>
<pin id="79" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_op_assign_1_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="3" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_op_assign_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="1"/>
<pin id="90" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_op_assign_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="1" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="sequence_V_offset_ca_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="31" slack="0"/>
<pin id="101" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sequence_V_offset_ca/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln228_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="3" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln228/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="3" slack="0"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln230_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln230_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln230_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="3" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln230/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="j_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln180_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln180_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="5" slack="1"/>
<pin id="150" dir="1" index="2" bw="6" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln1352_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="ret_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="2" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="ret_V_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="1"/>
<pin id="167" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln180_10_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_10/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln180_4_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="31" slack="2"/>
<pin id="176" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_4/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln180_11_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_11/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sequence_V_addr_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sequence_V_addr/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln180_9_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="9"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_9/12 "/>
</bind>
</comp>

<comp id="192" class="1005" name="sequence_V_offset_ca_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2"/>
<pin id="194" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sequence_V_offset_ca "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="205" class="1005" name="zext_ln230_1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="1"/>
<pin id="207" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln230_1 "/>
</bind>
</comp>

<comp id="210" class="1005" name="zext_ln230_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln230 "/>
</bind>
</comp>

<comp id="218" class="1005" name="j_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="223" class="1005" name="add_ln180_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="9"/>
<pin id="225" dir="1" index="1" bw="6" slack="9"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="228" class="1005" name="sequence_V_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="1"/>
<pin id="230" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sequence_V_addr "/>
</bind>
</comp>

<comp id="234" class="1005" name="sequence_V_addr_read_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="1"/>
<pin id="236" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sequence_V_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="38" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="40" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="63"><net_src comp="42" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="44" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="46" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="81" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="81" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="81" pin="4"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="126"><net_src comp="115" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="81" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="92" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="92" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="92" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="92" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="164" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="195"><net_src comp="99" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="203"><net_src comp="109" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="208"><net_src comp="123" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="213"><net_src comp="127" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="221"><net_src comp="137" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="226"><net_src comp="147" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="231"><net_src comp="182" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="237"><net_src comp="59" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="71" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sequence_V | {}
	Port: matrix_out_V | {12 }
 - Input state : 
	Port: aes_sequence_to_matr : sequence_V | {4 5 6 7 8 9 10 11 }
	Port: aes_sequence_to_matr : sequence_V_offset | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln228 : 1
		i : 1
		br_ln228 : 2
		tmp : 1
		zext_ln230_1 : 2
		zext_ln230 : 1
	State 3
		icmp_ln230 : 1
		j : 1
		br_ln230 : 2
		zext_ln180 : 1
		add_ln180 : 2
		trunc_ln1352 : 1
		ret_V : 2
		ret_V_2 : 3
		zext_ln180_10 : 4
		add_ln180_4 : 5
		zext_ln180_11 : 6
		sequence_V_addr : 7
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		matrix_out_V_addr : 1
		store_ln232 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |             i_fu_109            |    0    |    12   |
|          |             j_fu_137            |    0    |    12   |
|    add   |         add_ln180_fu_147        |    0    |    15   |
|          |          ret_V_2_fu_164         |    0    |    13   |
|          |        add_ln180_4_fu_173       |    0    |    38   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln228_fu_103        |    0    |    9    |
|          |        icmp_ln230_fu_131        |    0    |    9    |
|----------|---------------------------------|---------|---------|
|   read   | sequence_V_offset_re_read_fu_46 |    0    |    0    |
|          | sequence_V_addr_read_read_fu_59 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_52        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |    sequence_V_offset_ca_fu_99   |    0    |    0    |
|          |       zext_ln230_1_fu_123       |    0    |    0    |
|          |        zext_ln230_fu_127        |    0    |    0    |
|   zext   |        zext_ln180_fu_143        |    0    |    0    |
|          |       zext_ln180_10_fu_169      |    0    |    0    |
|          |       zext_ln180_11_fu_178      |    0    |    0    |
|          |       zext_ln180_9_fu_188       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|            tmp_fu_115           |    0    |    0    |
|          |           ret_V_fu_156          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |       trunc_ln1352_fu_152       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   108   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln180_reg_223     |    6   |
|    i_op_assign_1_reg_77    |    3   |
|     i_op_assign_reg_88     |    3   |
|          i_reg_200         |    3   |
|          j_reg_218         |    3   |
|sequence_V_addr_read_reg_234|   16   |
|   sequence_V_addr_reg_228  |   16   |
|sequence_V_offset_ca_reg_192|   32   |
|    zext_ln230_1_reg_205    |    6   |
|     zext_ln230_reg_210     |    4   |
+----------------------------+--------+
|            Total           |   92   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   108  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   92   |    -   |
+-----------+--------+--------+
|   Total   |   92   |   108  |
+-----------+--------+--------+
