Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Apr 27 17:19:56 2016
| Host         : MattLokes running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mipsfpga_display_timing_summary_routed.rpt -rpx mipsfpga_display_timing_summary_routed.rpx
| Design       : mipsfpga_display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 73 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.234        0.000                      0                  681        0.043        0.000                      0                  669        8.750        0.000                       0                   248  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
pix_clk       {0.000 19.861}     39.722          25.175          
s00_axi_aclk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pix_clk            31.943        0.000                      0                  330        0.043        0.000                      0                  330       19.361        0.000                       0                   141  
s00_axi_aclk       13.552        0.000                      0                  331        0.077        0.000                      0                  331        8.750        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
s00_axi_aclk  pix_clk             3.234        0.000                      0                    7                                                                        
pix_clk       s00_axi_aclk        3.499        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pix_clk            pix_clk                 37.360        0.000                      0                    4        0.381        0.000                      0                    4  
**async_default**  s00_axi_aclk       s00_axi_aclk            17.824        0.000                      0                    4        0.400        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.943ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 1.444ns (20.049%)  route 5.758ns (79.951%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 44.097 - 39.722 ) 
    Source Clock Delay      (SCD):    4.800ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.723     4.800    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X5Y92          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.419     5.219 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.042     6.261    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.327     6.588 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.433     7.021    mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.439     7.786    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.124     7.910 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.749     9.659    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X10Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.783 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_19/O
                         net (fo=4, routed)           1.061    10.844    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y92          LUT2 (Prop_lut2_I1_O)        0.124    10.968 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=1, routed)           1.033    12.002    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_14
    RAMB18_X0Y43         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.542    44.097    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y43         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.243    44.340    
                         clock uncertainty           -0.035    44.305    
    RAMB18_X0Y43         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    43.945    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.945    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                 31.943    

Slack (MET) :             32.201ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 1.444ns (20.785%)  route 5.503ns (79.215%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 44.100 - 39.722 ) 
    Source Clock Delay      (SCD):    4.800ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.723     4.800    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X5Y92          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.419     5.219 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.042     6.261    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.327     6.588 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.433     7.021    mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.439     7.786    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.124     7.910 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.893     9.803    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt
    SLICE_X10Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.927 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_27/O
                         net (fo=2, routed)           0.634    10.561    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_18
    SLICE_X9Y92          LUT2 (Prop_lut2_I1_O)        0.124    10.685 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_28/O
                         net (fo=1, routed)           1.062    11.747    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_19
    RAMB36_X0Y20         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.545    44.100    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.243    44.343    
                         clock uncertainty           -0.035    44.308    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    43.948    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         43.948    
                         arrival time                         -11.747    
  -------------------------------------------------------------------
                         slack                                 32.201    

Slack (MET) :             32.253ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 1.444ns (20.658%)  route 5.546ns (79.342%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 44.116 - 39.722 ) 
    Source Clock Delay      (SCD):    4.800ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.723     4.800    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X5Y92          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.419     5.219 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.042     6.261    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.327     6.588 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.433     7.021    mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.439     7.786    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.124     7.910 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.893     9.803    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt
    SLICE_X10Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.927 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_27/O
                         net (fo=2, routed)           0.890    10.817    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y92          LUT2 (Prop_lut2_I1_O)        0.124    10.941 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.849    11.790    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_20
    RAMB36_X0Y19         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.561    44.116    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.322    44.438    
                         clock uncertainty           -0.035    44.402    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    44.042    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.042    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                 32.253    

Slack (MET) :             32.429ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 1.444ns (21.225%)  route 5.359ns (78.775%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 44.105 - 39.722 ) 
    Source Clock Delay      (SCD):    4.800ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.723     4.800    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X5Y92          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.419     5.219 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.042     6.261    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.327     6.588 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.433     7.021    mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.439     7.786    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.124     7.910 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.749     9.659    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X10Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.783 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_19/O
                         net (fo=4, routed)           1.174    10.957    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt
    SLICE_X9Y82          LUT2 (Prop_lut2_I1_O)        0.124    11.081 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_22/O
                         net (fo=1, routed)           0.522    11.603    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_13
    RAMB18_X0Y33         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.550    44.105    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y33         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.322    44.427    
                         clock uncertainty           -0.035    44.391    
    RAMB18_X0Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360    44.031    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.031    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                 32.429    

Slack (MET) :             32.471ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 1.473ns (22.455%)  route 5.087ns (77.545%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.111 - 39.722 ) 
    Source Clock Delay      (SCD):    4.800ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.723     4.800    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X5Y92          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.419     5.219 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.042     6.261    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.327     6.588 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.433     7.021    mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.439     7.786    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.124     7.910 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.740     9.650    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X10Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.774 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_30/O
                         net (fo=2, routed)           0.750    10.524    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_21
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.153    10.677 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.682    11.359    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_22
    RAMB36_X0Y17         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.556    44.111    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.322    44.433    
                         clock uncertainty           -0.035    44.397    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.567    43.830    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         43.830    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 32.471    

Slack (MET) :             32.538ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 1.444ns (21.554%)  route 5.255ns (78.446%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 44.110 - 39.722 ) 
    Source Clock Delay      (SCD):    4.800ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.723     4.800    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X5Y92          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.419     5.219 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.042     6.261    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.327     6.588 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.433     7.021    mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.439     7.786    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.124     7.910 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.903     9.813    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X10Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.937 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_24/O
                         net (fo=2, routed)           0.501    10.438    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_15
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124    10.562 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.937    11.499    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_16
    RAMB36_X0Y13         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.555    44.110    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.322    44.432    
                         clock uncertainty           -0.035    44.396    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    44.036    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.036    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 32.538    

Slack (MET) :             32.720ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 1.444ns (22.175%)  route 5.068ns (77.825%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 44.105 - 39.722 ) 
    Source Clock Delay      (SCD):    4.800ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.723     4.800    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X5Y92          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.419     5.219 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.042     6.261    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.327     6.588 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.433     7.021    mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.439     7.786    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.124     7.910 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.749     9.659    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X10Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.783 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_19/O
                         net (fo=4, routed)           0.855    10.638    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y82          LUT2 (Prop_lut2_I1_O)        0.124    10.762 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.550    11.311    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_12
    RAMB18_X0Y32         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.550    44.105    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y32         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.322    44.427    
                         clock uncertainty           -0.035    44.391    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360    44.031    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.031    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                 32.720    

Slack (MET) :             32.745ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 1.444ns (22.259%)  route 5.043ns (77.741%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 44.105 - 39.722 ) 
    Source Clock Delay      (SCD):    4.800ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.723     4.800    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X5Y92          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.419     5.219 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.042     6.261    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.327     6.588 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.433     7.021    mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.439     7.786    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.124     7.910 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.903     9.813    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X10Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.937 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_24/O
                         net (fo=2, routed)           0.498    10.435    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.124    10.559 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_26/O
                         net (fo=1, routed)           0.728    11.287    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_17
    RAMB36_X0Y14         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.550    44.105    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.322    44.427    
                         clock uncertainty           -0.035    44.391    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    44.031    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.031    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                 32.745    

Slack (MET) :             32.750ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 1.444ns (22.247%)  route 5.047ns (77.753%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 44.114 - 39.722 ) 
    Source Clock Delay      (SCD):    4.800ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.723     4.800    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X5Y92          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.419     5.219 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.042     6.261    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.327     6.588 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.433     7.021    mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.439     7.786    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.124     7.910 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.749     9.659    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X10Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.783 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_19/O
                         net (fo=4, routed)           1.042    10.825    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_10
    SLICE_X8Y92          LUT2 (Prop_lut2_I1_O)        0.124    10.949 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_20/O
                         net (fo=1, routed)           0.341    11.290    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_11
    RAMB36_X0Y18         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.559    44.114    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.322    44.436    
                         clock uncertainty           -0.035    44.400    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    44.040    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.040    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                 32.750    

Slack (MET) :             33.132ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.444ns (23.696%)  route 4.650ns (76.304%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 44.099 - 39.722 ) 
    Source Clock Delay      (SCD):    4.800ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.723     4.800    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X5Y92          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.419     5.219 r  mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg[3]/Q
                         net (fo=5, routed)           1.042     6.261    mf_disp_axi_top_inst/disp/intf/frame_y_ptr_reg_n_0_[3]
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.327     6.588 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.433     7.021    mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.326     7.347 r  mf_disp_axi_top_inst/disp/intf/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=14, routed)          0.439     7.786    mf_disp_axi_top_inst/disp/intf/filler
    SLICE_X3Y93          LUT5 (Prop_lut5_I3_O)        0.124     7.910 f  mf_disp_axi_top_inst/disp/intf/pal_ram_i_3/O
                         net (fo=7, routed)           1.740     9.650    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X10Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.774 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_30/O
                         net (fo=2, routed)           0.308    10.082    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X9Y85          LUT2 (Prop_lut2_I1_O)        0.124    10.206 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_32/O
                         net (fo=1, routed)           0.687    10.893    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_23
    RAMB36_X0Y15         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.544    44.099    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.322    44.421    
                         clock uncertainty           -0.035    44.385    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    44.025    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.025    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                 33.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.325%)  route 0.395ns (73.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.574     1.433    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X9Y91          FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[8]/Q
                         net (fo=10, routed)          0.395     1.969    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y20         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.883     1.989    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.246     1.743    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.926    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.569%)  route 0.183ns (56.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.574     1.433    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X9Y91          FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[8]/Q
                         net (fo=10, routed)          0.183     1.757    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y18         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.887     1.993    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.492    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.675    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.164ns (27.749%)  route 0.427ns (72.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.573     1.432    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X8Y89          FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     1.596 r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[5]/Q
                         net (fo=10, routed)          0.427     2.023    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X0Y43         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.881     1.987    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y43         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.246     1.741    
    RAMB18_X0Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.924    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.639%)  route 0.180ns (52.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.573     1.432    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X8Y89          FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     1.596 r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[4]/Q
                         net (fo=10, routed)          0.180     1.776    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y17         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.883     1.989    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.488    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.671    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.600     1.459    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y84          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDPE (Prop_fdpe_C_Q)         0.141     1.600 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.656    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X1Y84          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.871     1.977    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y84          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.517     1.459    
    SLICE_X1Y84          FDPE (Hold_fdpe_C_D)         0.075     1.534    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.164ns (26.611%)  route 0.452ns (73.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.573     1.432    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X8Y89          FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     1.596 r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[6]/Q
                         net (fo=10, routed)          0.452     2.048    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y20         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.883     1.989    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.246     1.743    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.926    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.600     1.459    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y87          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     1.600 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     1.658    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X4Y87          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.870     1.976    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X4Y87          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.516     1.459    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.071     1.530    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.601     1.460    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     1.601 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.058     1.659    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X4Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.872     1.978    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X4Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.517     1.460    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.071     1.531    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.600     1.459    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y87          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     1.600 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.065     1.666    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X4Y87          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.870     1.976    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X4Y87          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.516     1.459    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.075     1.534    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.601     1.460    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     1.601 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.065     1.667    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X4Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.872     1.978    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X4Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.517     1.460    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.075     1.535    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { pix_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y32  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X0Y14  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X0Y19  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X0Y17  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X0Y15  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X0Y18  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y33  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y42  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X0Y13  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X0Y20  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y89   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y89   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y89   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y89   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y90   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y90   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y90   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y90   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X8Y91   mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X8Y91   mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X6Y87   mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_a_0_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y89   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y89   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y89   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y89   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y90   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y90   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y90   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X5Y90   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X8Y90   mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  s00_axi_aclk
  To Clock:  s00_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack       13.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.552ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.952ns (16.170%)  route 4.935ns (83.830%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 24.376 - 20.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.711     4.781    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.237 f  mf_disp_axi_top_inst/axi_awaddr_reg[13]/Q
                         net (fo=18, routed)          2.195     7.432    mf_disp_axi_top_inst/disp/fb/Q[11]
    SLICE_X9Y91          LUT5 (Prop_lut5_I1_O)        0.124     7.556 r  mf_disp_axi_top_inst/disp/fb/ram_i_3/O
                         net (fo=1, routed)           0.401     7.957    mf_disp_axi_top_inst/disp/fb/ram_i_3_n_0
    SLICE_X9Y90          LUT5 (Prop_lut5_I2_O)        0.124     8.081 r  mf_disp_axi_top_inst/disp/fb/ram_i_1/O
                         net (fo=33, routed)          1.048     9.130    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena
    SLICE_X8Y78          LUT4 (Prop_lut4_I1_O)        0.124     9.254 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.561     9.814    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[14]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.124     9.938 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.730    10.668    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y13         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.550    24.376    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.322    24.698    
                         clock uncertainty           -0.035    24.663    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    24.220    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.220    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                 13.552    

Slack (MET) :             13.739ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 0.952ns (16.719%)  route 4.742ns (83.281%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 24.370 - 20.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.711     4.781    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.237 f  mf_disp_axi_top_inst/axi_awaddr_reg[13]/Q
                         net (fo=18, routed)          2.195     7.432    mf_disp_axi_top_inst/disp/fb/Q[11]
    SLICE_X9Y91          LUT5 (Prop_lut5_I1_O)        0.124     7.556 r  mf_disp_axi_top_inst/disp/fb/ram_i_3/O
                         net (fo=1, routed)           0.401     7.957    mf_disp_axi_top_inst/disp/fb/ram_i_3_n_0
    SLICE_X9Y90          LUT5 (Prop_lut5_I2_O)        0.124     8.081 r  mf_disp_axi_top_inst/disp/fb/ram_i_1/O
                         net (fo=33, routed)          1.045     9.127    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena
    SLICE_X8Y78          LUT4 (Prop_lut4_I2_O)        0.124     9.251 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.447     9.698    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[14]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.124     9.822 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.654    10.475    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y14         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.544    24.370    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.322    24.692    
                         clock uncertainty           -0.035    24.657    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    24.214    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.214    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                 13.739    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.952ns (17.522%)  route 4.481ns (82.478%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.712     4.782    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.238 r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/Q
                         net (fo=17, routed)          2.980     8.218    mf_disp_axi_top_inst/disp/intf_syncs/Q[14]
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.342 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_9/O
                         net (fo=2, routed)           0.441     8.783    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[0]_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124     8.907 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_7/O
                         net (fo=3, routed)           0.419     9.326    mf_disp_axi_top_inst/disp/intf_syncs/cmd_wr_vld
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.450 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.308     9.758    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     9.882 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.333    10.215    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.601    24.428    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
                         clock pessimism              0.338    24.766    
                         clock uncertainty           -0.035    24.731    
    SLICE_X2Y87          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    24.198    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         24.198    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.952ns (17.522%)  route 4.481ns (82.478%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.712     4.782    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.238 r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/Q
                         net (fo=17, routed)          2.980     8.218    mf_disp_axi_top_inst/disp/intf_syncs/Q[14]
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.342 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_9/O
                         net (fo=2, routed)           0.441     8.783    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[0]_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124     8.907 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_7/O
                         net (fo=3, routed)           0.419     9.326    mf_disp_axi_top_inst/disp/intf_syncs/cmd_wr_vld
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.450 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.308     9.758    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     9.882 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.333    10.215    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.601    24.428    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism              0.338    24.766    
                         clock uncertainty           -0.035    24.731    
    SLICE_X2Y87          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    24.198    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.198    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.952ns (17.522%)  route 4.481ns (82.478%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.712     4.782    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.238 r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/Q
                         net (fo=17, routed)          2.980     8.218    mf_disp_axi_top_inst/disp/intf_syncs/Q[14]
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.342 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_9/O
                         net (fo=2, routed)           0.441     8.783    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[0]_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124     8.907 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_7/O
                         net (fo=3, routed)           0.419     9.326    mf_disp_axi_top_inst/disp/intf_syncs/cmd_wr_vld
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.450 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.308     9.758    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     9.882 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.333    10.215    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.601    24.428    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
                         clock pessimism              0.338    24.766    
                         clock uncertainty           -0.035    24.731    
    SLICE_X2Y87          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    24.198    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         24.198    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.952ns (17.522%)  route 4.481ns (82.478%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.712     4.782    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.238 r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/Q
                         net (fo=17, routed)          2.980     8.218    mf_disp_axi_top_inst/disp/intf_syncs/Q[14]
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.342 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_9/O
                         net (fo=2, routed)           0.441     8.783    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[0]_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124     8.907 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_7/O
                         net (fo=3, routed)           0.419     9.326    mf_disp_axi_top_inst/disp/intf_syncs/cmd_wr_vld
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.450 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.308     9.758    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     9.882 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.333    10.215    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.601    24.428    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
                         clock pessimism              0.338    24.766    
                         clock uncertainty           -0.035    24.731    
    SLICE_X2Y87          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    24.198    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         24.198    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.952ns (17.522%)  route 4.481ns (82.478%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.712     4.782    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.238 r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/Q
                         net (fo=17, routed)          2.980     8.218    mf_disp_axi_top_inst/disp/intf_syncs/Q[14]
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.342 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_9/O
                         net (fo=2, routed)           0.441     8.783    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[0]_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124     8.907 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_7/O
                         net (fo=3, routed)           0.419     9.326    mf_disp_axi_top_inst/disp/intf_syncs/cmd_wr_vld
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.450 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.308     9.758    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     9.882 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.333    10.215    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.601    24.428    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
                         clock pessimism              0.338    24.766    
                         clock uncertainty           -0.035    24.731    
    SLICE_X2Y87          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    24.198    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         24.198    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.952ns (17.522%)  route 4.481ns (82.478%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.712     4.782    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.238 r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/Q
                         net (fo=17, routed)          2.980     8.218    mf_disp_axi_top_inst/disp/intf_syncs/Q[14]
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.342 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_9/O
                         net (fo=2, routed)           0.441     8.783    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[0]_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124     8.907 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_7/O
                         net (fo=3, routed)           0.419     9.326    mf_disp_axi_top_inst/disp/intf_syncs/cmd_wr_vld
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.450 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.308     9.758    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     9.882 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.333    10.215    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.601    24.428    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/CLK
                         clock pessimism              0.338    24.766    
                         clock uncertainty           -0.035    24.731    
    SLICE_X2Y87          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    24.198    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         24.198    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.952ns (17.522%)  route 4.481ns (82.478%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.712     4.782    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.238 r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/Q
                         net (fo=17, routed)          2.980     8.218    mf_disp_axi_top_inst/disp/intf_syncs/Q[14]
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.342 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_9/O
                         net (fo=2, routed)           0.441     8.783    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[0]_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124     8.907 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_7/O
                         net (fo=3, routed)           0.419     9.326    mf_disp_axi_top_inst/disp/intf_syncs/cmd_wr_vld
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.450 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.308     9.758    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     9.882 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.333    10.215    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X2Y87          RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.601    24.428    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/CLK
                         clock pessimism              0.338    24.766    
                         clock uncertainty           -0.035    24.731    
    SLICE_X2Y87          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    24.198    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         24.198    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.952ns (17.522%)  route 4.481ns (82.478%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.712     4.782    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.238 r  mf_disp_axi_top_inst/axi_awaddr_reg[14]/Q
                         net (fo=17, routed)          2.980     8.218    mf_disp_axi_top_inst/disp/intf_syncs/Q[14]
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.342 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_9/O
                         net (fo=2, routed)           0.441     8.783    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[0]_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124     8.907 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_7/O
                         net (fo=3, routed)           0.419     9.326    mf_disp_axi_top_inst/disp/intf_syncs/cmd_wr_vld
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.450 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.308     9.758    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     9.882 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.333    10.215    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X2Y87          RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.601    24.428    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/CLK
                         clock pessimism              0.338    24.766    
                         clock uncertainty           -0.035    24.731    
    SLICE_X2Y87          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    24.198    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         24.198    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                 13.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.217%)  route 0.259ns (64.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.596 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.259     1.855    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD1
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.873     1.972    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
                         clock pessimism             -0.503     1.469    
    SLICE_X2Y87          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.778    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.217%)  route 0.259ns (64.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.596 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.259     1.855    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD1
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.873     1.972    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism             -0.503     1.469    
    SLICE_X2Y87          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.778    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.217%)  route 0.259ns (64.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.596 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.259     1.855    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD1
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.873     1.972    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
                         clock pessimism             -0.503     1.469    
    SLICE_X2Y87          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.778    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.217%)  route 0.259ns (64.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.596 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.259     1.855    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD1
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.873     1.972    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
                         clock pessimism             -0.503     1.469    
    SLICE_X2Y87          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.778    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.217%)  route 0.259ns (64.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.596 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.259     1.855    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD1
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.873     1.972    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
                         clock pessimism             -0.503     1.469    
    SLICE_X2Y87          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.778    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.217%)  route 0.259ns (64.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.596 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.259     1.855    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD1
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.873     1.972    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/CLK
                         clock pessimism             -0.503     1.469    
    SLICE_X2Y87          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.778    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.217%)  route 0.259ns (64.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.596 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.259     1.855    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD1
    SLICE_X2Y87          RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.873     1.972    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/CLK
                         clock pessimism             -0.503     1.469    
    SLICE_X2Y87          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.778    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.217%)  route 0.259ns (64.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.596 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.259     1.855    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD1
    SLICE_X2Y87          RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.873     1.972    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y87          RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/CLK
                         clock pessimism             -0.503     1.469    
    SLICE_X2Y87          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.778    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.601     1.454    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X3Y87          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.141     1.595 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.651    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X3Y87          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.873     1.972    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X3Y87          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.518     1.454    
    SLICE_X3Y87          FDCE (Hold_fdce_C_D)         0.075     1.529    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y89          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDPE (Prop_fdpe_C_Q)         0.141     1.596 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.652    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X1Y89          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.875     1.974    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y89          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.519     1.455    
    SLICE_X1Y89          FDPE (Hold_fdpe_C_D)         0.075     1.530    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s00_axi_aclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { s00_axi_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y32  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y14  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y17  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y15  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y18  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y33  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y42  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y13  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y87   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  s00_axi_aclk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.234ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/dm_sync_sp/reg_a_0_reg/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_0_reg/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.719ns  (logic 0.518ns (30.127%)  route 1.201ns (69.873%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90                                       0.000     0.000 r  mf_disp_axi_top_inst/disp/dm_sync_sp/reg_a_0_reg/C
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mf_disp_axi_top_inst/disp/dm_sync_sp/reg_a_0_reg/Q
                         net (fo=1, routed)           1.201     1.719    mf_disp_axi_top_inst/disp/dm_sync_sp/reg_a_0_reg_n_0
    SLICE_X6Y94          FDRE                                         r  mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X6Y94          FDRE (Setup_fdre_C_D)       -0.047     4.953    mf_disp_axi_top_inst/disp/dm_sync_sp/reg_b_0_reg
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/tm_sync_sp/reg_a_0_reg/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/tm_sync_sp/reg_b_0_reg/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.486ns  (logic 0.456ns (30.689%)  route 1.030ns (69.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91                                       0.000     0.000 r  mf_disp_axi_top_inst/disp/tm_sync_sp/reg_a_0_reg/C
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mf_disp_axi_top_inst/disp/tm_sync_sp/reg_a_0_reg/Q
                         net (fo=1, routed)           1.030     1.486    mf_disp_axi_top_inst/disp/tm_sync_sp/reg_a_0_reg_n_0
    SLICE_X5Y93          FDRE                                         r  mf_disp_axi_top_inst/disp/tm_sync_sp/reg_b_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X5Y93          FDRE (Setup_fdre_C_D)       -0.067     4.933    mf_disp_axi_top_inst/disp/tm_sync_sp/reg_b_0_reg
  -------------------------------------------------------------------
                         required time                          4.933    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/en_sync_sp/reg_a_0_reg/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/en_sync_sp/reg_b_0_reg/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.661%)  route 0.665ns (61.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91                                       0.000     0.000 r  mf_disp_axi_top_inst/disp/en_sync_sp/reg_a_0_reg/C
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  mf_disp_axi_top_inst/disp/en_sync_sp/reg_a_0_reg/Q
                         net (fo=1, routed)           0.665     1.084    mf_disp_axi_top_inst/disp/en_sync_sp/reg_a_0_reg_n_0
    SLICE_X2Y92          FDRE                                         r  mf_disp_axi_top_inst/disp/en_sync_sp/reg_b_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)       -0.231     4.769    mf_disp_axi_top_inst/disp/en_sync_sp/reg_b_0_reg
  -------------------------------------------------------------------
                         required time                          4.769    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             18.451ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.454ns  (logic 0.456ns (31.366%)  route 0.998ns (68.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87                                       0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.998     1.454    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X4Y87          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)       -0.095    19.905    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                 18.451    

Slack (MET) :             18.675ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.057ns  (logic 0.419ns (39.634%)  route 0.638ns (60.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87                                       0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.638     1.057    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X4Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)       -0.268    19.732    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 18.675    

Slack (MET) :             18.713ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.113%)  route 0.600ns (58.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87                                       0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.600     1.019    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X4Y87          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)       -0.268    19.732    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                 18.713    

Slack (MET) :             19.007ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.645%)  route 0.444ns (49.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87                                       0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.444     0.900    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X4Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)       -0.093    19.907    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 19.007    





---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  s00_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        3.499ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_a_0_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_b_0_reg/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.454ns  (logic 0.518ns (35.624%)  route 0.936ns (64.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87                                       0.000     0.000 r  mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_a_0_reg/C
    SLICE_X6Y87          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_a_0_reg/Q
                         net (fo=1, routed)           0.936     1.454    mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_a_0
    SLICE_X6Y86          FDRE                                         r  mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_b_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X6Y86          FDRE (Setup_fdre_C_D)       -0.047     4.953    mf_disp_axi_top_inst/disp/fb/fs_sync_ps/reg_b_0_reg
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             37.929ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (MaxDelay Path 39.722ns)
  Data Path Delay:        1.525ns  (logic 0.419ns (27.472%)  route 1.106ns (72.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.722ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86                                       0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.106     1.525    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X3Y87          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.722    39.722    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)       -0.268    39.454    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.454    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                 37.929    

Slack (MET) :             38.206ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (MaxDelay Path 39.722ns)
  Data Path Delay:        1.421ns  (logic 0.518ns (36.460%)  route 0.903ns (63.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.722ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86                                       0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.903     1.421    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X0Y88          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.722    39.722    
    SLICE_X0Y88          FDCE (Setup_fdce_C_D)       -0.095    39.627    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.627    
                         arrival time                          -1.421    
  -------------------------------------------------------------------
                         slack                                 38.206    

Slack (MET) :             38.406ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (MaxDelay Path 39.722ns)
  Data Path Delay:        1.221ns  (logic 0.456ns (37.333%)  route 0.765ns (62.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.722ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87                                       0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.765     1.221    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X3Y87          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.722    39.722    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)       -0.095    39.627    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.627    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                 38.406    

Slack (MET) :             38.591ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (MaxDelay Path 39.722ns)
  Data Path Delay:        1.036ns  (logic 0.456ns (44.034%)  route 0.580ns (55.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.722ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86                                       0.000     0.000 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.580     1.036    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X0Y87          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.722    39.722    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)       -0.095    39.627    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.627    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 38.591    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack       37.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.360ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.580ns (30.120%)  route 1.346ns (69.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 44.154 - 39.722 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.720     4.797    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y85          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDPE (Prop_fdpe_C_Q)         0.456     5.253 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     5.773    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.124     5.897 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.826     6.722    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y87          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.599    44.154    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y87          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.322    44.477    
                         clock uncertainty           -0.035    44.441    
    SLICE_X7Y87          FDPE (Recov_fdpe_C_PRE)     -0.359    44.082    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         44.082    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                 37.360    

Slack (MET) :             37.360ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.580ns (30.120%)  route 1.346ns (69.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 44.154 - 39.722 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.720     4.797    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y85          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDPE (Prop_fdpe_C_Q)         0.456     5.253 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     5.773    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.124     5.897 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.826     6.722    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y87          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.599    44.154    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y87          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.322    44.477    
                         clock uncertainty           -0.035    44.441    
    SLICE_X7Y87          FDPE (Recov_fdpe_C_PRE)     -0.359    44.082    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         44.082    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                 37.360    

Slack (MET) :             37.360ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.580ns (30.120%)  route 1.346ns (69.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 44.154 - 39.722 ) 
    Source Clock Delay      (SCD):    4.797ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.720     4.797    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y85          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDPE (Prop_fdpe_C_Q)         0.456     5.253 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     5.773    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.124     5.897 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.826     6.722    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y87          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.599    44.154    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y87          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.322    44.477    
                         clock uncertainty           -0.035    44.441    
    SLICE_X7Y87          FDPE (Recov_fdpe_C_PRE)     -0.359    44.082    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         44.082    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                 37.360    

Slack (MET) :             38.367ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 44.155 - 39.722 ) 
    Source Clock Delay      (SCD):    4.795ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.718     4.795    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y84          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDPE (Prop_fdpe_C_Q)         0.419     5.214 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.343     5.557    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X1Y85          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.600    44.155    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y85          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.338    44.494    
                         clock uncertainty           -0.035    44.458    
    SLICE_X1Y85          FDPE (Recov_fdpe_C_PRE)     -0.534    43.924    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         43.924    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                 38.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.600     1.459    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y84          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDPE (Prop_fdpe_C_Q)         0.128     1.587 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.706    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X1Y85          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.872     1.978    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y85          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.503     1.474    
    SLICE_X1Y85          FDPE (Remov_fdpe_C_PRE)     -0.149     1.325    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.429%)  route 0.545ns (74.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.600     1.459    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y85          FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.137     1.737    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.045     1.782 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.409     2.191    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y87          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.870     1.976    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y87          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.480     1.495    
    SLICE_X7Y87          FDPE (Remov_fdpe_C_PRE)     -0.095     1.400    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.429%)  route 0.545ns (74.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.600     1.459    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y85          FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.137     1.737    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.045     1.782 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.409     2.191    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y87          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.870     1.976    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y87          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.480     1.495    
    SLICE_X7Y87          FDPE (Remov_fdpe_C_PRE)     -0.095     1.400    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.429%)  route 0.545ns (74.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.600     1.459    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y85          FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.137     1.737    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.045     1.782 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.409     2.191    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y87          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.870     1.976    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y87          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.480     1.495    
    SLICE_X7Y87          FDPE (Remov_fdpe_C_PRE)     -0.095     1.400    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.790    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s00_axi_aclk
  To Clock:  s00_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack       17.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.824ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.580ns (33.048%)  route 1.175ns (66.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    4.793ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.723     4.793    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y89          FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.249 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.493     5.742    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.124     5.866 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.682     6.548    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X1Y87          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.601    24.428    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y87          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.338    24.766    
                         clock uncertainty           -0.035    24.731    
    SLICE_X1Y87          FDPE (Recov_fdpe_C_PRE)     -0.359    24.372    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.372    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                 17.824    

Slack (MET) :             17.970ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.580ns (35.982%)  route 1.032ns (64.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    4.793ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.723     4.793    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y89          FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.249 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.493     5.742    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.124     5.866 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.539     6.405    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X2Y89          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.603    24.430    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y89          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.341    24.771    
                         clock uncertainty           -0.035    24.736    
    SLICE_X2Y89          FDPE (Recov_fdpe_C_PRE)     -0.361    24.375    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.375    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                 17.970    

Slack (MET) :             18.172ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.419ns (33.989%)  route 0.814ns (66.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 24.429 - 20.000 ) 
    Source Clock Delay      (SCD):    4.793ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.723     4.793    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y89          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDPE (Prop_fdpe_C_Q)         0.419     5.212 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.814     6.026    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X1Y88          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.602    24.429    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X1Y88          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.338    24.767    
                         clock uncertainty           -0.035    24.732    
    SLICE_X1Y88          FDPE (Recov_fdpe_C_PRE)     -0.534    24.198    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         24.198    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                 18.172    

Slack (MET) :             18.493ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.028%)  route 0.491ns (53.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    4.793ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.723     4.793    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y90          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDPE (Prop_fdpe_C_Q)         0.419     5.212 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.491     5.703    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y90          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.603    24.430    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y90          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.338    24.768    
                         clock uncertainty           -0.035    24.733    
    SLICE_X2Y90          FDPE (Recov_fdpe_C_PRE)     -0.536    24.197    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         24.197    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                 18.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.603     1.456    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y90          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDPE (Prop_fdpe_C_Q)         0.128     1.584 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.163     1.747    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y90          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.876     1.975    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y90          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.503     1.472    
    SLICE_X2Y90          FDPE (Remov_fdpe_C_PRE)     -0.125     1.347    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.209ns (39.690%)  route 0.318ns (60.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.603     1.456    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y90          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDPE (Prop_fdpe_C_Q)         0.164     1.620 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.134     1.753    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.045     1.798 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.184     1.982    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X2Y89          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.875     1.974    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y89          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.503     1.471    
    SLICE_X2Y89          FDPE (Remov_fdpe_C_PRE)     -0.071     1.400    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.128ns (25.109%)  route 0.382ns (74.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y89          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDPE (Prop_fdpe_C_Q)         0.128     1.583 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.382     1.964    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X1Y88          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.875     1.974    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X1Y88          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.503     1.471    
    SLICE_X1Y88          FDPE (Remov_fdpe_C_PRE)     -0.149     1.322    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.573%)  route 0.385ns (67.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y89          FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.156     1.752    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.045     1.797 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.229     2.026    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X1Y87          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.873     1.972    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y87          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.503     1.469    
    SLICE_X1Y87          FDPE (Remov_fdpe_C_PRE)     -0.095     1.374    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.652    





