{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 22:34:20 2021 " "Info: Processing started: Thu Nov 25 22:34:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test2021 -c test2021 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test2021 -c test2021" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test2021 EP3C16Q240C8 " "Info: Selected device EP3C16Q240C8 for design \"test2021\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 47 " "Critical Warning: No exact pin location assignment(s) for 47 pins of 47 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_OUTPUT\[7\] " "Info: Pin BUS_OUTPUT\[7\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_OUTPUT[7] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -248 1288 1509 -232 "BUS_OUTPUT\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_OUTPUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_OUTPUT\[6\] " "Info: Pin BUS_OUTPUT\[6\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_OUTPUT[6] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -248 1288 1509 -232 "BUS_OUTPUT\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_OUTPUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_OUTPUT\[5\] " "Info: Pin BUS_OUTPUT\[5\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_OUTPUT[5] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -248 1288 1509 -232 "BUS_OUTPUT\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_OUTPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_OUTPUT\[4\] " "Info: Pin BUS_OUTPUT\[4\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_OUTPUT[4] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -248 1288 1509 -232 "BUS_OUTPUT\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_OUTPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_OUTPUT\[3\] " "Info: Pin BUS_OUTPUT\[3\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_OUTPUT[3] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -248 1288 1509 -232 "BUS_OUTPUT\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_OUTPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_OUTPUT\[2\] " "Info: Pin BUS_OUTPUT\[2\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_OUTPUT[2] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -248 1288 1509 -232 "BUS_OUTPUT\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_OUTPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_OUTPUT\[1\] " "Info: Pin BUS_OUTPUT\[1\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_OUTPUT[1] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -248 1288 1509 -232 "BUS_OUTPUT\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_OUTPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_OUTPUT\[0\] " "Info: Pin BUS_OUTPUT\[0\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_OUTPUT[0] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -248 1288 1509 -232 "BUS_OUTPUT\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_OUTPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JNZ_output\[7\] " "Info: Pin JNZ_output\[7\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { JNZ_output[7] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -544 640 840 -528 "JNZ_output\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { JNZ_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JNZ_output\[6\] " "Info: Pin JNZ_output\[6\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { JNZ_output[6] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -544 640 840 -528 "JNZ_output\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { JNZ_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JNZ_output\[5\] " "Info: Pin JNZ_output\[5\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { JNZ_output[5] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -544 640 840 -528 "JNZ_output\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { JNZ_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JNZ_output\[4\] " "Info: Pin JNZ_output\[4\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { JNZ_output[4] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -544 640 840 -528 "JNZ_output\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { JNZ_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JNZ_output\[3\] " "Info: Pin JNZ_output\[3\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { JNZ_output[3] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -544 640 840 -528 "JNZ_output\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { JNZ_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JNZ_output\[2\] " "Info: Pin JNZ_output\[2\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { JNZ_output[2] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -544 640 840 -528 "JNZ_output\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { JNZ_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JNZ_output\[1\] " "Info: Pin JNZ_output\[1\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { JNZ_output[1] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -544 640 840 -528 "JNZ_output\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { JNZ_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JNZ_output\[0\] " "Info: Pin JNZ_output\[0\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { JNZ_output[0] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -544 640 840 -528 "JNZ_output\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { JNZ_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[0\] " "Info: Pin sel\[0\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { sel[0] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -160 640 808 -144 "sel\[1..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[1\] " "Info: Pin sel\[1\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { sel[1] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -160 640 808 -144 "sel\[1..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_bus " "Info: Pin register_bus not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { register_bus } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -8 968 1136 8 "register_bus" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_bus } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Z_bus " "Info: Pin ALU_Z_bus not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { ALU_Z_bus } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { 136 40 208 152 "ALU_Z_bus" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_Z_bus } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shiyan03_outout " "Info: Pin shiyan03_outout not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { shiyan03_outout } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -336 640 832 -320 "shiyan03_outout" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { shiyan03_outout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shiyan03_bus " "Info: Pin shiyan03_bus not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { shiyan03_bus } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -280 960 1144 -264 "shiyan03_bus" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { shiyan03_bus } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Bus " "Info: Pin PC_Bus not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { PC_Bus } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -144 40 208 -128 "PC_Bus" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_Bus } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[1\] " "Info: Pin OP\[1\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { OP[1] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { 48 32 200 64 "OP\[1..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[0\] " "Info: Pin OP\[0\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { OP[0] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { 48 32 200 64 "OP\[1..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Z_latch " "Info: Pin ALU_Z_latch not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { ALU_Z_latch } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { 104 40 208 120 "ALU_Z_latch" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_Z_latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CP " "Info: Pin CP not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { CP } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -128 40 208 -112 "CP" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Info: Pin RST not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { RST } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -176 640 808 -160 "RST" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_enable " "Info: Pin register_enable not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { register_enable } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -128 440 632 -112 "register_enable" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { A[1] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -224 632 800 -208 "A\[1..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { A[0] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -224 632 800 -208 "A\[1..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shiyan03_wren " "Info: Pin shiyan03_wren not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { shiyan03_wren } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -352 480 664 -336 "shiyan03_wren" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { shiyan03_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_input\[7\] " "Info: Pin BUS_input\[7\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_input[7] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -336 16 208 -320 "BUS_input\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shiyan03_input " "Info: Pin shiyan03_input not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { shiyan03_input } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -400 456 640 -384 "shiyan03_input" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { shiyan03_input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_bus " "Info: Pin input_bus not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { input_bus } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -304 0 168 -288 "input_bus" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_bus } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_input\[6\] " "Info: Pin BUS_input\[6\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_input[6] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -336 16 208 -320 "BUS_input\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shiyan03_gate " "Info: Pin shiyan03_gate not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { shiyan03_gate } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -384 432 616 -368 "shiyan03_gate" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { shiyan03_gate } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_input\[5\] " "Info: Pin BUS_input\[5\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_input[5] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -336 16 208 -320 "BUS_input\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_input\[4\] " "Info: Pin BUS_input\[4\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_input[4] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -336 16 208 -320 "BUS_input\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_input\[3\] " "Info: Pin BUS_input\[3\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_input[3] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -336 16 208 -320 "BUS_input\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_input\[2\] " "Info: Pin BUS_input\[2\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_input[2] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -336 16 208 -320 "BUS_input\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_input\[1\] " "Info: Pin BUS_input\[1\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_input[1] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -336 16 208 -320 "BUS_input\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS_input\[0\] " "Info: Pin BUS_input\[0\] not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { BUS_input[0] } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -336 16 208 -320 "BUS_input\[7..0\]" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR " "Info: Pin CLR not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { CLR } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -248 56 224 -232 "CLR" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZF_input " "Info: Pin ZF_input not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { ZF_input } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -272 8 176 -256 "ZF_input" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZF_input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Load " "Info: Pin Load not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { Load } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -232 56 224 -216 "Load" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { Load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_A_latch " "Info: Pin ALU_A_latch not assigned to an exact location on the device" {  } { { "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/91sp2_quartus_free/quartus/bin/pin_planner.ppl" { ALU_A_latch } } } { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -72 48 216 -56 "ALU_A_latch" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_A_latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[0\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[0\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[1\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[1\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[2\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[2\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[3\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[3\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[4\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[4\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[5\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[5\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[6\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[6\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|inst2\|lpm_latch_component\|latches\[7\]\|combout " "Warning: Node \"inst1\|inst2\|lpm_latch_component\|latches\[7\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[0\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[0\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[1\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[1\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[2\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[2\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[3\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[3\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[4\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[4\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[5\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[5\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[6\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[6\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst3\|lpm_latch_component\|latches\[7\]\|combout " "Warning: Node \"inst3\|lpm_latch_component\|latches\[7\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[7\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[7\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[6\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[6\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[5\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[5\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[4\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[4\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[3\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[3\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[2\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[2\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[1\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[1\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10\|lpm_latch_component\|latches\[0\]\|combout " "Warning: Node \"inst10\|lpm_latch_component\|latches\[0\]\|combout\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "e:/91sp2_quartus_free/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test2021.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'test2021.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -rise_to \[get_clocks \{CP\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{shiyan03_gate\}\] -fall_to \[get_clocks \{CP\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -rise_to \[get_clocks \{ALU_A_latch\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CP\}\] -fall_to \[get_clocks \{ALU_A_latch\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -rise_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ALU_A_latch\}\] -fall_to \[get_clocks \{ALU_Z_latch\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node CP~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -128 40 208 -112 "CP" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 593 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_A_latch~input (placed in PIN 32 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node ALU_A_latch~input (placed in PIN 32 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -72 48 216 -56 "ALU_A_latch" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_A_latch~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 613 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_Z_latch~input (placed in PIN 33 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node ALU_Z_latch~input (placed in PIN 33 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { 104 40 208 120 "ALU_Z_latch" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_Z_latch~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 592 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "shiyan03_gate~input (placed in PIN 34 (CLK3, DIFFCLK_1n)) " "Info: Automatically promoted node shiyan03_gate~input (placed in PIN 34 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -384 432 616 -368 "shiyan03_gate" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { shiyan03_gate~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 603 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN 90 (CLK14, DIFFCLK_6n)) " "Info: Automatically promoted node RST~input (placed in PIN 90 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "shiyan04.bdf" "" { Schematic "E:/91sp2_quartus_free/quartus/test2020/shiyan04.bdf" { { -176 640 808 -160 "RST" "" } } } } { "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/91sp2_quartus_free/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/91sp2_quartus_free/quartus/test2020/" 0 { } { { 0 { 0 ""} 0 594 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 26 16 0 " "Info: Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 26 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 10 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 15 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 21 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 19 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 16 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 22 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Info: Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 22:34:25 2021 " "Info: Processing ended: Thu Nov 25 22:34:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
