Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Xilinx/Computer Architecture Lab/Project/ALU/ALU.vhd" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "E:/Xilinx/Computer Architecture Lab/Project/ALU/ALU.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <O_ALU_ZERO>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <temp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator equal for signal <O_ALU_ZERO$cmp_eq0003> created at line 57.
    Found 32-bit addsub for signal <temp$share0000> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ALU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Latches                                              : 2
 1-bit latch                                           : 1
 32-bit latch                                          : 1
# Comparators                                          : 1
 32-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Latches                                              : 2
 1-bit latch                                           : 1
 32-bit latch                                          : 1
# Comparators                                          : 1
 32-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 102

Cell Usage :
# BELS                             : 230
#      GND                         : 1
#      LUT3                        : 64
#      LUT4                        : 85
#      MUXCY                       : 47
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 33
#      LD                          : 33
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 101
#      IBUF                        : 68
#      OBUF                        : 33
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       82  out of   4656     1%  
 Number of Slice Flip Flops:             33  out of   9312     0%  
 Number of 4 input LUTs:                149  out of   9312     1%  
 Number of IOs:                         102
 Number of bonded IOBs:                 102  out of    232    43%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
I_ALU_T                            | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.878ns (Maximum Frequency: 532.496MHz)
   Minimum input arrival time before clock: 10.855ns
   Maximum output required time after clock: 4.137ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'I_ALU_T'
  Clock period: 1.878ns (frequency: 532.496MHz)
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Delay:               1.878ns (Levels of Logic = 1)
  Source:            temp_0 (LATCH)
  Destination:       temp_0 (LATCH)
  Source Clock:      I_ALU_T falling
  Destination Clock: I_ALU_T falling

  Data Path: temp_0 to temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.588   0.410  temp_0 (temp_0)
     LUT3:I2->O            1   0.612   0.000  temp_mux0003<0>10 (temp_mux0003<0>)
     LD:D                      0.268          temp_0
    ----------------------------------------
    Total                      1.878ns (1.468ns logic, 0.410ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_ALU_T'
  Total number of paths / destination ports: 4280 / 33
-------------------------------------------------------------------------
Offset:              10.855ns (Levels of Logic = 38)
  Source:            I_ALU_CTR<0> (PAD)
  Destination:       temp_31 (LATCH)
  Destination Clock: I_ALU_T falling

  Data Path: I_ALU_CTR<0> to temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.106   1.226  I_ALU_CTR_0_IBUF (I_ALU_CTR_0_IBUF)
     LUT4:I0->O           33   0.612   1.103  temp_mux00042 (temp_mux0004)
     LUT3:I2->O            1   0.612   0.000  Maddsub_temp_share0000_lut<0> (Maddsub_temp_share0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Maddsub_temp_share0000_cy<0> (Maddsub_temp_share0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<1> (Maddsub_temp_share0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<2> (Maddsub_temp_share0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<3> (Maddsub_temp_share0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<4> (Maddsub_temp_share0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<5> (Maddsub_temp_share0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<6> (Maddsub_temp_share0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<7> (Maddsub_temp_share0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<8> (Maddsub_temp_share0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<9> (Maddsub_temp_share0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<10> (Maddsub_temp_share0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<11> (Maddsub_temp_share0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<12> (Maddsub_temp_share0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<13> (Maddsub_temp_share0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<14> (Maddsub_temp_share0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<15> (Maddsub_temp_share0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<16> (Maddsub_temp_share0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<17> (Maddsub_temp_share0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<18> (Maddsub_temp_share0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<19> (Maddsub_temp_share0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<20> (Maddsub_temp_share0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<21> (Maddsub_temp_share0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<22> (Maddsub_temp_share0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<23> (Maddsub_temp_share0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<24> (Maddsub_temp_share0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<25> (Maddsub_temp_share0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<26> (Maddsub_temp_share0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<27> (Maddsub_temp_share0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<28> (Maddsub_temp_share0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_temp_share0000_cy<29> (Maddsub_temp_share0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Maddsub_temp_share0000_cy<30> (Maddsub_temp_share0000_cy<30>)
     XORCY:CI->O           1   0.699   0.509  Maddsub_temp_share0000_xor<31> (temp_share0000<31>)
     LUT4:I0->O            1   0.612   0.509  temp_mux0003<31>6_SW0_SW0 (N164)
     LUT4:I0->O            1   0.612   0.426  temp_mux0003<31>6_SW0 (N100)
     LUT3:I1->O            1   0.612   0.000  temp_mux0003<31>10 (temp_mux0003<31>)
     LD:D                      0.268          temp_31
    ----------------------------------------
    Total                     10.855ns (7.082ns logic, 3.773ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_ALU_T'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              4.137ns (Levels of Logic = 1)
  Source:            O_ALU_ZERO (LATCH)
  Destination:       O_ALU_ZERO (PAD)
  Source Clock:      I_ALU_T falling

  Data Path: O_ALU_ZERO to O_ALU_ZERO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.588   0.380  O_ALU_ZERO (O_ALU_ZERO_OBUF)
     OBUF:I->O                 3.169          O_ALU_ZERO_OBUF (O_ALU_ZERO)
    ----------------------------------------
    Total                      4.137ns (3.757ns logic, 0.380ns route)
                                       (90.8% logic, 9.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.13 secs
 
--> 

Total memory usage is 4513596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

