/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* A0 */
#define A0__0__INTTYPE CYREG_PICU0_INTTYPE0
#define A0__0__MASK 0x01u
#define A0__0__PC CYREG_PRT0_PC0
#define A0__0__PORT 0u
#define A0__0__SHIFT 0u
#define A0__AG CYREG_PRT0_AG
#define A0__AMUX CYREG_PRT0_AMUX
#define A0__BIE CYREG_PRT0_BIE
#define A0__BIT_MASK CYREG_PRT0_BIT_MASK
#define A0__BYP CYREG_PRT0_BYP
#define A0__CTL CYREG_PRT0_CTL
#define A0__DM0 CYREG_PRT0_DM0
#define A0__DM1 CYREG_PRT0_DM1
#define A0__DM2 CYREG_PRT0_DM2
#define A0__DR CYREG_PRT0_DR
#define A0__INP_DIS CYREG_PRT0_INP_DIS
#define A0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define A0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define A0__LCD_EN CYREG_PRT0_LCD_EN
#define A0__MASK 0x01u
#define A0__PORT 0u
#define A0__PRT CYREG_PRT0_PRT
#define A0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define A0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define A0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define A0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define A0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define A0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define A0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define A0__PS CYREG_PRT0_PS
#define A0__SHIFT 0u
#define A0__SLW CYREG_PRT0_SLW

/* A1 */
#define A1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define A1__0__MASK 0x02u
#define A1__0__PC CYREG_PRT0_PC1
#define A1__0__PORT 0u
#define A1__0__SHIFT 1u
#define A1__AG CYREG_PRT0_AG
#define A1__AMUX CYREG_PRT0_AMUX
#define A1__BIE CYREG_PRT0_BIE
#define A1__BIT_MASK CYREG_PRT0_BIT_MASK
#define A1__BYP CYREG_PRT0_BYP
#define A1__CTL CYREG_PRT0_CTL
#define A1__DM0 CYREG_PRT0_DM0
#define A1__DM1 CYREG_PRT0_DM1
#define A1__DM2 CYREG_PRT0_DM2
#define A1__DR CYREG_PRT0_DR
#define A1__INP_DIS CYREG_PRT0_INP_DIS
#define A1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define A1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define A1__LCD_EN CYREG_PRT0_LCD_EN
#define A1__MASK 0x02u
#define A1__PORT 0u
#define A1__PRT CYREG_PRT0_PRT
#define A1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define A1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define A1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define A1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define A1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define A1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define A1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define A1__PS CYREG_PRT0_PS
#define A1__SHIFT 1u
#define A1__SLW CYREG_PRT0_SLW

/* A2 */
#define A2__0__INTTYPE CYREG_PICU0_INTTYPE2
#define A2__0__MASK 0x04u
#define A2__0__PC CYREG_PRT0_PC2
#define A2__0__PORT 0u
#define A2__0__SHIFT 2u
#define A2__AG CYREG_PRT0_AG
#define A2__AMUX CYREG_PRT0_AMUX
#define A2__BIE CYREG_PRT0_BIE
#define A2__BIT_MASK CYREG_PRT0_BIT_MASK
#define A2__BYP CYREG_PRT0_BYP
#define A2__CTL CYREG_PRT0_CTL
#define A2__DM0 CYREG_PRT0_DM0
#define A2__DM1 CYREG_PRT0_DM1
#define A2__DM2 CYREG_PRT0_DM2
#define A2__DR CYREG_PRT0_DR
#define A2__INP_DIS CYREG_PRT0_INP_DIS
#define A2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define A2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define A2__LCD_EN CYREG_PRT0_LCD_EN
#define A2__MASK 0x04u
#define A2__PORT 0u
#define A2__PRT CYREG_PRT0_PRT
#define A2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define A2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define A2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define A2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define A2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define A2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define A2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define A2__PS CYREG_PRT0_PS
#define A2__SHIFT 2u
#define A2__SLW CYREG_PRT0_SLW

/* A3 */
#define A3__0__INTTYPE CYREG_PICU0_INTTYPE3
#define A3__0__MASK 0x08u
#define A3__0__PC CYREG_PRT0_PC3
#define A3__0__PORT 0u
#define A3__0__SHIFT 3u
#define A3__AG CYREG_PRT0_AG
#define A3__AMUX CYREG_PRT0_AMUX
#define A3__BIE CYREG_PRT0_BIE
#define A3__BIT_MASK CYREG_PRT0_BIT_MASK
#define A3__BYP CYREG_PRT0_BYP
#define A3__CTL CYREG_PRT0_CTL
#define A3__DM0 CYREG_PRT0_DM0
#define A3__DM1 CYREG_PRT0_DM1
#define A3__DM2 CYREG_PRT0_DM2
#define A3__DR CYREG_PRT0_DR
#define A3__INP_DIS CYREG_PRT0_INP_DIS
#define A3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define A3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define A3__LCD_EN CYREG_PRT0_LCD_EN
#define A3__MASK 0x08u
#define A3__PORT 0u
#define A3__PRT CYREG_PRT0_PRT
#define A3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define A3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define A3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define A3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define A3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define A3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define A3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define A3__PS CYREG_PRT0_PS
#define A3__SHIFT 3u
#define A3__SLW CYREG_PRT0_SLW

/* Rx */
#define Rx__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx__0__MASK 0x40u
#define Rx__0__PC CYREG_PRT12_PC6
#define Rx__0__PORT 12u
#define Rx__0__SHIFT 6u
#define Rx__AG CYREG_PRT12_AG
#define Rx__BIE CYREG_PRT12_BIE
#define Rx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx__BYP CYREG_PRT12_BYP
#define Rx__DM0 CYREG_PRT12_DM0
#define Rx__DM1 CYREG_PRT12_DM1
#define Rx__DM2 CYREG_PRT12_DM2
#define Rx__DR CYREG_PRT12_DR
#define Rx__INP_DIS CYREG_PRT12_INP_DIS
#define Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx__MASK 0x40u
#define Rx__PORT 12u
#define Rx__PRT CYREG_PRT12_PRT
#define Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx__PS CYREG_PRT12_PS
#define Rx__SHIFT 6u
#define Rx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx__SLW CYREG_PRT12_SLW
#define Rx_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Rx_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Rx_Int__INTC_MASK 0x01u
#define Rx_Int__INTC_NUMBER 0u
#define Rx_Int__INTC_PRIOR_NUM 7u
#define Rx_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Rx_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Rx_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Rx_Timer_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Rx_Timer_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Rx_Timer_Int__INTC_MASK 0x02u
#define Rx_Timer_Int__INTC_NUMBER 1u
#define Rx_Timer_Int__INTC_PRIOR_NUM 7u
#define Rx_Timer_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Rx_Timer_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Rx_Timer_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Rx_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Rx_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Rx_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Rx_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define Rx_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Rx_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Rx_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Rx_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Rx_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Rx_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define Rx_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Rx_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Rx_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Rx_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define Rx_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define Rx_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB10_ST
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Rx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B0_UDB10_A0
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B0_UDB10_A1
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B0_UDB10_D0
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B0_UDB10_D1
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B0_UDB10_F0
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B0_UDB10_F1
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Rx_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B0_UDB11_A0
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B0_UDB11_A1
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B0_UDB11_D0
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B0_UDB11_D1
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B0_UDB11_F0
#define Rx_Timer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B0_UDB11_F1
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B0_UDB12_A0
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B0_UDB12_A1
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B0_UDB12_D0
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B0_UDB12_D1
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B0_UDB12_F0
#define Rx_Timer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B0_UDB12_F1
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B0_UDB13_A0
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B0_UDB13_A1
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B0_UDB13_D0
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B0_UDB13_D1
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B0_UDB13_F0
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B0_UDB13_F1
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Rx_Timer_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* Tx */
#define Tx__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx__0__MASK 0x80u
#define Tx__0__PC CYREG_PRT12_PC7
#define Tx__0__PORT 12u
#define Tx__0__SHIFT 7u
#define Tx__AG CYREG_PRT12_AG
#define Tx__BIE CYREG_PRT12_BIE
#define Tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx__BYP CYREG_PRT12_BYP
#define Tx__DM0 CYREG_PRT12_DM0
#define Tx__DM1 CYREG_PRT12_DM1
#define Tx__DM2 CYREG_PRT12_DM2
#define Tx__DR CYREG_PRT12_DR
#define Tx__INP_DIS CYREG_PRT12_INP_DIS
#define Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx__MASK 0x80u
#define Tx__PORT 12u
#define Tx__PRT CYREG_PRT12_PRT
#define Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx__PS CYREG_PRT12_PS
#define Tx__SHIFT 7u
#define Tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx__SLW CYREG_PRT12_SLW

/* ADC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* DIP */
#define DIP__0__INTTYPE CYREG_PICU3_INTTYPE4
#define DIP__0__MASK 0x10u
#define DIP__0__PC CYREG_PRT3_PC4
#define DIP__0__PORT 3u
#define DIP__0__SHIFT 4u
#define DIP__1__INTTYPE CYREG_PICU3_INTTYPE5
#define DIP__1__MASK 0x20u
#define DIP__1__PC CYREG_PRT3_PC5
#define DIP__1__PORT 3u
#define DIP__1__SHIFT 5u
#define DIP__2__INTTYPE CYREG_PICU3_INTTYPE6
#define DIP__2__MASK 0x40u
#define DIP__2__PC CYREG_PRT3_PC6
#define DIP__2__PORT 3u
#define DIP__2__SHIFT 6u
#define DIP__3__INTTYPE CYREG_PICU3_INTTYPE7
#define DIP__3__MASK 0x80u
#define DIP__3__PC CYREG_PRT3_PC7
#define DIP__3__PORT 3u
#define DIP__3__SHIFT 7u
#define DIP__AG CYREG_PRT3_AG
#define DIP__AMUX CYREG_PRT3_AMUX
#define DIP__BIE CYREG_PRT3_BIE
#define DIP__BIT_MASK CYREG_PRT3_BIT_MASK
#define DIP__BYP CYREG_PRT3_BYP
#define DIP__CTL CYREG_PRT3_CTL
#define DIP__DM0 CYREG_PRT3_DM0
#define DIP__DM1 CYREG_PRT3_DM1
#define DIP__DM2 CYREG_PRT3_DM2
#define DIP__DR CYREG_PRT3_DR
#define DIP__INP_DIS CYREG_PRT3_INP_DIS
#define DIP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define DIP__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DIP__LCD_EN CYREG_PRT3_LCD_EN
#define DIP__MASK 0xF0u
#define DIP__PORT 3u
#define DIP__PRT CYREG_PRT3_PRT
#define DIP__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DIP__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DIP__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DIP__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DIP__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DIP__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DIP__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DIP__PS CYREG_PRT3_PS
#define DIP__SHIFT 4u
#define DIP__SLW CYREG_PRT3_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT2_SLW

/* DINP */
#define DINP__0__INTTYPE CYREG_PICU0_INTTYPE4
#define DINP__0__MASK 0x10u
#define DINP__0__PC CYREG_PRT0_PC4
#define DINP__0__PORT 0u
#define DINP__0__SHIFT 4u
#define DINP__1__INTTYPE CYREG_PICU0_INTTYPE5
#define DINP__1__MASK 0x20u
#define DINP__1__PC CYREG_PRT0_PC5
#define DINP__1__PORT 0u
#define DINP__1__SHIFT 5u
#define DINP__2__INTTYPE CYREG_PICU0_INTTYPE6
#define DINP__2__MASK 0x40u
#define DINP__2__PC CYREG_PRT0_PC6
#define DINP__2__PORT 0u
#define DINP__2__SHIFT 6u
#define DINP__3__INTTYPE CYREG_PICU0_INTTYPE7
#define DINP__3__MASK 0x80u
#define DINP__3__PC CYREG_PRT0_PC7
#define DINP__3__PORT 0u
#define DINP__3__SHIFT 7u
#define DINP__AG CYREG_PRT0_AG
#define DINP__AMUX CYREG_PRT0_AMUX
#define DINP__BIE CYREG_PRT0_BIE
#define DINP__BIT_MASK CYREG_PRT0_BIT_MASK
#define DINP__BYP CYREG_PRT0_BYP
#define DINP__CTL CYREG_PRT0_CTL
#define DINP__DM0 CYREG_PRT0_DM0
#define DINP__DM1 CYREG_PRT0_DM1
#define DINP__DM2 CYREG_PRT0_DM2
#define DINP__DR CYREG_PRT0_DR
#define DINP__INP_DIS CYREG_PRT0_INP_DIS
#define DINP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define DINP__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DINP__LCD_EN CYREG_PRT0_LCD_EN
#define DINP__MASK 0xF0u
#define DINP__PORT 0u
#define DINP__PRT CYREG_PRT0_PRT
#define DINP__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DINP__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DINP__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DINP__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DINP__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DINP__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DINP__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DINP__PS CYREG_PRT0_PS
#define DINP__SHIFT 4u
#define DINP__SLW CYREG_PRT0_SLW

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU2_INTTYPE5
#define MISO__0__MASK 0x20u
#define MISO__0__PC CYREG_PRT2_PC5
#define MISO__0__PORT 2u
#define MISO__0__SHIFT 5u
#define MISO__AG CYREG_PRT2_AG
#define MISO__AMUX CYREG_PRT2_AMUX
#define MISO__BIE CYREG_PRT2_BIE
#define MISO__BIT_MASK CYREG_PRT2_BIT_MASK
#define MISO__BYP CYREG_PRT2_BYP
#define MISO__CTL CYREG_PRT2_CTL
#define MISO__DM0 CYREG_PRT2_DM0
#define MISO__DM1 CYREG_PRT2_DM1
#define MISO__DM2 CYREG_PRT2_DM2
#define MISO__DR CYREG_PRT2_DR
#define MISO__INP_DIS CYREG_PRT2_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MISO__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT2_LCD_EN
#define MISO__MASK 0x20u
#define MISO__PORT 2u
#define MISO__PRT CYREG_PRT2_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MISO__PS CYREG_PRT2_PS
#define MISO__SHIFT 5u
#define MISO__SLW CYREG_PRT2_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU2_INTTYPE6
#define MOSI__0__MASK 0x40u
#define MOSI__0__PC CYREG_PRT2_PC6
#define MOSI__0__PORT 2u
#define MOSI__0__SHIFT 6u
#define MOSI__AG CYREG_PRT2_AG
#define MOSI__AMUX CYREG_PRT2_AMUX
#define MOSI__BIE CYREG_PRT2_BIE
#define MOSI__BIT_MASK CYREG_PRT2_BIT_MASK
#define MOSI__BYP CYREG_PRT2_BYP
#define MOSI__CTL CYREG_PRT2_CTL
#define MOSI__DM0 CYREG_PRT2_DM0
#define MOSI__DM1 CYREG_PRT2_DM1
#define MOSI__DM2 CYREG_PRT2_DM2
#define MOSI__DR CYREG_PRT2_DR
#define MOSI__INP_DIS CYREG_PRT2_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MOSI__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT2_LCD_EN
#define MOSI__MASK 0x40u
#define MOSI__PORT 2u
#define MOSI__PRT CYREG_PRT2_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MOSI__PS CYREG_PRT2_PS
#define MOSI__SHIFT 6u
#define MOSI__SLW CYREG_PRT2_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU2_INTTYPE7
#define SCLK__0__MASK 0x80u
#define SCLK__0__PC CYREG_PRT2_PC7
#define SCLK__0__PORT 2u
#define SCLK__0__SHIFT 7u
#define SCLK__AG CYREG_PRT2_AG
#define SCLK__AMUX CYREG_PRT2_AMUX
#define SCLK__BIE CYREG_PRT2_BIE
#define SCLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCLK__BYP CYREG_PRT2_BYP
#define SCLK__CTL CYREG_PRT2_CTL
#define SCLK__DM0 CYREG_PRT2_DM0
#define SCLK__DM1 CYREG_PRT2_DM1
#define SCLK__DM2 CYREG_PRT2_DM2
#define SCLK__DR CYREG_PRT2_DR
#define SCLK__INP_DIS CYREG_PRT2_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT2_LCD_EN
#define SCLK__MASK 0x80u
#define SCLK__PORT 2u
#define SCLK__PRT CYREG_PRT2_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCLK__PS CYREG_PRT2_PS
#define SCLK__SHIFT 7u
#define SCLK__SLW CYREG_PRT2_SLW

/* SPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB12_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB12_ST
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB15_A0
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB15_A1
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB15_D0
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB15_D1
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB15_F0
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB15_F1
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB15_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB15_ST
#define SPIM_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPIM_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPIM_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPIM_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_IntClock__INDEX 0x01u
#define SPIM_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_IntClock__PM_ACT_MSK 0x02u
#define SPIM_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_IntClock__PM_STBY_MSK 0x02u

/* RS485 */
#define RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define RS485_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define RS485_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define RS485_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define RS485_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define RS485_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define RS485_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define RS485_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define RS485_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define RS485_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define RS485_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define RS485_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define RS485_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define RS485_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define RS485_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define RS485_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define RS485_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define RS485_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define RS485_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define RS485_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define RS485_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define RS485_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define RS485_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define RS485_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define RS485_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define RS485_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define RS485_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define RS485_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define RS485_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define RS485_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define RS485_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define RS485_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define RS485_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define RS485_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define RS485_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define RS485_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define RS485_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define RS485_BUART_sRX_RxSts__3__MASK 0x08u
#define RS485_BUART_sRX_RxSts__3__POS 3
#define RS485_BUART_sRX_RxSts__4__MASK 0x10u
#define RS485_BUART_sRX_RxSts__4__POS 4
#define RS485_BUART_sRX_RxSts__5__MASK 0x20u
#define RS485_BUART_sRX_RxSts__5__POS 5
#define RS485_BUART_sRX_RxSts__MASK 0x38u
#define RS485_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define RS485_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define RS485_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define RS485_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define RS485_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define RS485_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define RS485_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define RS485_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define RS485_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define RS485_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define RS485_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define RS485_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define RS485_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define RS485_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define RS485_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define RS485_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define RS485_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define RS485_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define RS485_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define RS485_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define RS485_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define RS485_BUART_sTX_TxSts__0__MASK 0x01u
#define RS485_BUART_sTX_TxSts__0__POS 0
#define RS485_BUART_sTX_TxSts__1__MASK 0x02u
#define RS485_BUART_sTX_TxSts__1__POS 1
#define RS485_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define RS485_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define RS485_BUART_sTX_TxSts__2__MASK 0x04u
#define RS485_BUART_sTX_TxSts__2__POS 2
#define RS485_BUART_sTX_TxSts__3__MASK 0x08u
#define RS485_BUART_sTX_TxSts__3__POS 3
#define RS485_BUART_sTX_TxSts__MASK 0x0Fu
#define RS485_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB08_MSK
#define RS485_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define RS485_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB08_ST
#define RS485_En__0__INTTYPE CYREG_PICU12_INTTYPE5
#define RS485_En__0__MASK 0x20u
#define RS485_En__0__PC CYREG_PRT12_PC5
#define RS485_En__0__PORT 12u
#define RS485_En__0__SHIFT 5u
#define RS485_En__AG CYREG_PRT12_AG
#define RS485_En__BIE CYREG_PRT12_BIE
#define RS485_En__BIT_MASK CYREG_PRT12_BIT_MASK
#define RS485_En__BYP CYREG_PRT12_BYP
#define RS485_En__DM0 CYREG_PRT12_DM0
#define RS485_En__DM1 CYREG_PRT12_DM1
#define RS485_En__DM2 CYREG_PRT12_DM2
#define RS485_En__DR CYREG_PRT12_DR
#define RS485_En__INP_DIS CYREG_PRT12_INP_DIS
#define RS485_En__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RS485_En__MASK 0x20u
#define RS485_En__PORT 12u
#define RS485_En__PRT CYREG_PRT12_PRT
#define RS485_En__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RS485_En__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RS485_En__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RS485_En__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RS485_En__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RS485_En__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RS485_En__PS CYREG_PRT12_PS
#define RS485_En__SHIFT 5u
#define RS485_En__SIO_CFG CYREG_PRT12_SIO_CFG
#define RS485_En__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RS485_En__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RS485_En__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RS485_En__SLW CYREG_PRT12_SLW
#define RS485_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define RS485_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define RS485_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define RS485_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define RS485_IntClock__INDEX 0x02u
#define RS485_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define RS485_IntClock__PM_ACT_MSK 0x04u
#define RS485_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define RS485_IntClock__PM_STBY_MSK 0x04u

/* Timer */
#define Timer_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Timer_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Timer_Int__INTC_MASK 0x04u
#define Timer_Int__INTC_NUMBER 2u
#define Timer_Int__INTC_PRIOR_NUM 7u
#define Timer_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define Timer_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Timer_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_TimerHW__PM_ACT_MSK 0x01u
#define Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_TimerHW__PM_STBY_MSK 0x01u
#define Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* Wemos */
#define Wemos_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Wemos_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Wemos_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Wemos_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Wemos_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Wemos_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Wemos_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Wemos_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Wemos_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Wemos_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Wemos_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define Wemos_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Wemos_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define Wemos_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Wemos_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Wemos_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Wemos_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define Wemos_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Wemos_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Wemos_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB06_MSK
#define Wemos_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Wemos_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Wemos_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Wemos_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define Wemos_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define Wemos_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB06_ST
#define Wemos_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Wemos_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Wemos_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Wemos_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Wemos_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Wemos_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Wemos_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Wemos_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Wemos_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define Wemos_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define Wemos_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Wemos_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define Wemos_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define Wemos_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Wemos_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Wemos_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define Wemos_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define Wemos_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Wemos_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define Wemos_BUART_sRX_RxSts__3__MASK 0x08u
#define Wemos_BUART_sRX_RxSts__3__POS 3
#define Wemos_BUART_sRX_RxSts__4__MASK 0x10u
#define Wemos_BUART_sRX_RxSts__4__POS 4
#define Wemos_BUART_sRX_RxSts__5__MASK 0x20u
#define Wemos_BUART_sRX_RxSts__5__POS 5
#define Wemos_BUART_sRX_RxSts__MASK 0x38u
#define Wemos_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB06_MSK
#define Wemos_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Wemos_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB06_ST
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB09_A0
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB09_A1
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB09_D0
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB09_D1
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB09_F0
#define Wemos_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB09_F1
#define Wemos_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Wemos_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Wemos_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Wemos_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Wemos_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Wemos_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Wemos_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Wemos_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Wemos_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define Wemos_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define Wemos_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Wemos_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define Wemos_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define Wemos_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Wemos_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Wemos_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define Wemos_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define Wemos_BUART_sTX_TxSts__0__MASK 0x01u
#define Wemos_BUART_sTX_TxSts__0__POS 0
#define Wemos_BUART_sTX_TxSts__1__MASK 0x02u
#define Wemos_BUART_sTX_TxSts__1__POS 1
#define Wemos_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Wemos_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define Wemos_BUART_sTX_TxSts__2__MASK 0x04u
#define Wemos_BUART_sTX_TxSts__2__POS 2
#define Wemos_BUART_sTX_TxSts__3__MASK 0x08u
#define Wemos_BUART_sTX_TxSts__3__POS 3
#define Wemos_BUART_sTX_TxSts__MASK 0x0Fu
#define Wemos_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB11_MSK
#define Wemos_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Wemos_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB11_ST
#define Wemos_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Wemos_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Wemos_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Wemos_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Wemos_IntClock__INDEX 0x03u
#define Wemos_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Wemos_IntClock__PM_ACT_MSK 0x08u
#define Wemos_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Wemos_IntClock__PM_STBY_MSK 0x08u
#define Wemos_Rx__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Wemos_Rx__0__MASK 0x08u
#define Wemos_Rx__0__PC CYREG_PRT12_PC3
#define Wemos_Rx__0__PORT 12u
#define Wemos_Rx__0__SHIFT 3u
#define Wemos_Rx__AG CYREG_PRT12_AG
#define Wemos_Rx__BIE CYREG_PRT12_BIE
#define Wemos_Rx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Wemos_Rx__BYP CYREG_PRT12_BYP
#define Wemos_Rx__DM0 CYREG_PRT12_DM0
#define Wemos_Rx__DM1 CYREG_PRT12_DM1
#define Wemos_Rx__DM2 CYREG_PRT12_DM2
#define Wemos_Rx__DR CYREG_PRT12_DR
#define Wemos_Rx__INP_DIS CYREG_PRT12_INP_DIS
#define Wemos_Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Wemos_Rx__MASK 0x08u
#define Wemos_Rx__PORT 12u
#define Wemos_Rx__PRT CYREG_PRT12_PRT
#define Wemos_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Wemos_Rx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Wemos_Rx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Wemos_Rx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Wemos_Rx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Wemos_Rx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Wemos_Rx__PS CYREG_PRT12_PS
#define Wemos_Rx__SHIFT 3u
#define Wemos_Rx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Wemos_Rx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Wemos_Rx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Wemos_Rx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Wemos_Rx__SLW CYREG_PRT12_SLW
#define Wemos_Rx_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Wemos_Rx_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Wemos_Rx_Int__INTC_MASK 0x08u
#define Wemos_Rx_Int__INTC_NUMBER 3u
#define Wemos_Rx_Int__INTC_PRIOR_NUM 7u
#define Wemos_Rx_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define Wemos_Rx_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Wemos_Rx_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Wemos_Tx__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Wemos_Tx__0__MASK 0x10u
#define Wemos_Tx__0__PC CYREG_PRT12_PC4
#define Wemos_Tx__0__PORT 12u
#define Wemos_Tx__0__SHIFT 4u
#define Wemos_Tx__AG CYREG_PRT12_AG
#define Wemos_Tx__BIE CYREG_PRT12_BIE
#define Wemos_Tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Wemos_Tx__BYP CYREG_PRT12_BYP
#define Wemos_Tx__DM0 CYREG_PRT12_DM0
#define Wemos_Tx__DM1 CYREG_PRT12_DM1
#define Wemos_Tx__DM2 CYREG_PRT12_DM2
#define Wemos_Tx__DR CYREG_PRT12_DR
#define Wemos_Tx__INP_DIS CYREG_PRT12_INP_DIS
#define Wemos_Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Wemos_Tx__MASK 0x10u
#define Wemos_Tx__PORT 12u
#define Wemos_Tx__PRT CYREG_PRT12_PRT
#define Wemos_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Wemos_Tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Wemos_Tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Wemos_Tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Wemos_Tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Wemos_Tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Wemos_Tx__PS CYREG_PRT12_PS
#define Wemos_Tx__SHIFT 4u
#define Wemos_Tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Wemos_Tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Wemos_Tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Wemos_Tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Wemos_Tx__SLW CYREG_PRT12_SLW

/* Wire1 */
#define Wire1__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Wire1__0__MASK 0x04u
#define Wire1__0__PC CYREG_PRT12_PC2
#define Wire1__0__PORT 12u
#define Wire1__0__SHIFT 2u
#define Wire1__AG CYREG_PRT12_AG
#define Wire1__BIE CYREG_PRT12_BIE
#define Wire1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Wire1__BYP CYREG_PRT12_BYP
#define Wire1__DM0 CYREG_PRT12_DM0
#define Wire1__DM1 CYREG_PRT12_DM1
#define Wire1__DM2 CYREG_PRT12_DM2
#define Wire1__DR CYREG_PRT12_DR
#define Wire1__INP_DIS CYREG_PRT12_INP_DIS
#define Wire1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Wire1__MASK 0x04u
#define Wire1__PORT 12u
#define Wire1__PRT CYREG_PRT12_PRT
#define Wire1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Wire1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Wire1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Wire1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Wire1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Wire1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Wire1__PS CYREG_PRT12_PS
#define Wire1__SHIFT 2u
#define Wire1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Wire1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Wire1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Wire1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Wire1__SLW CYREG_PRT12_SLW

/* relay */
#define relay__0__INTTYPE CYREG_PICU3_INTTYPE3
#define relay__0__MASK 0x08u
#define relay__0__PC CYREG_PRT3_PC3
#define relay__0__PORT 3u
#define relay__0__SHIFT 3u
#define relay__AG CYREG_PRT3_AG
#define relay__AMUX CYREG_PRT3_AMUX
#define relay__BIE CYREG_PRT3_BIE
#define relay__BIT_MASK CYREG_PRT3_BIT_MASK
#define relay__BYP CYREG_PRT3_BYP
#define relay__CTL CYREG_PRT3_CTL
#define relay__DM0 CYREG_PRT3_DM0
#define relay__DM1 CYREG_PRT3_DM1
#define relay__DM2 CYREG_PRT3_DM2
#define relay__DR CYREG_PRT3_DR
#define relay__INP_DIS CYREG_PRT3_INP_DIS
#define relay__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define relay__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define relay__LCD_EN CYREG_PRT3_LCD_EN
#define relay__MASK 0x08u
#define relay__PORT 3u
#define relay__PRT CYREG_PRT3_PRT
#define relay__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define relay__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define relay__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define relay__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define relay__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define relay__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define relay__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define relay__PS CYREG_PRT3_PS
#define relay__SHIFT 3u
#define relay__SLW CYREG_PRT3_SLW

/* MAX31865_CS */
#define MAX31865_CS__0__INTTYPE CYREG_PICU1_INTTYPE0
#define MAX31865_CS__0__MASK 0x01u
#define MAX31865_CS__0__PC CYREG_PRT1_PC0
#define MAX31865_CS__0__PORT 1u
#define MAX31865_CS__0__SHIFT 0u
#define MAX31865_CS__1__INTTYPE CYREG_PICU1_INTTYPE1
#define MAX31865_CS__1__MASK 0x02u
#define MAX31865_CS__1__PC CYREG_PRT1_PC1
#define MAX31865_CS__1__PORT 1u
#define MAX31865_CS__1__SHIFT 1u
#define MAX31865_CS__2__INTTYPE CYREG_PICU1_INTTYPE2
#define MAX31865_CS__2__MASK 0x04u
#define MAX31865_CS__2__PC CYREG_PRT1_PC2
#define MAX31865_CS__2__PORT 1u
#define MAX31865_CS__2__SHIFT 2u
#define MAX31865_CS__3__INTTYPE CYREG_PICU1_INTTYPE3
#define MAX31865_CS__3__MASK 0x08u
#define MAX31865_CS__3__PC CYREG_PRT1_PC3
#define MAX31865_CS__3__PORT 1u
#define MAX31865_CS__3__SHIFT 3u
#define MAX31865_CS__4__INTTYPE CYREG_PICU1_INTTYPE4
#define MAX31865_CS__4__MASK 0x10u
#define MAX31865_CS__4__PC CYREG_PRT1_PC4
#define MAX31865_CS__4__PORT 1u
#define MAX31865_CS__4__SHIFT 4u
#define MAX31865_CS__5__INTTYPE CYREG_PICU1_INTTYPE5
#define MAX31865_CS__5__MASK 0x20u
#define MAX31865_CS__5__PC CYREG_PRT1_PC5
#define MAX31865_CS__5__PORT 1u
#define MAX31865_CS__5__SHIFT 5u
#define MAX31865_CS__6__INTTYPE CYREG_PICU1_INTTYPE6
#define MAX31865_CS__6__MASK 0x40u
#define MAX31865_CS__6__PC CYREG_PRT1_PC6
#define MAX31865_CS__6__PORT 1u
#define MAX31865_CS__6__SHIFT 6u
#define MAX31865_CS__7__INTTYPE CYREG_PICU1_INTTYPE7
#define MAX31865_CS__7__MASK 0x80u
#define MAX31865_CS__7__PC CYREG_PRT1_PC7
#define MAX31865_CS__7__PORT 1u
#define MAX31865_CS__7__SHIFT 7u
#define MAX31865_CS__AG CYREG_PRT1_AG
#define MAX31865_CS__AMUX CYREG_PRT1_AMUX
#define MAX31865_CS__BIE CYREG_PRT1_BIE
#define MAX31865_CS__BIT_MASK CYREG_PRT1_BIT_MASK
#define MAX31865_CS__BYP CYREG_PRT1_BYP
#define MAX31865_CS__CTL CYREG_PRT1_CTL
#define MAX31865_CS__DM0 CYREG_PRT1_DM0
#define MAX31865_CS__DM1 CYREG_PRT1_DM1
#define MAX31865_CS__DM2 CYREG_PRT1_DM2
#define MAX31865_CS__DR CYREG_PRT1_DR
#define MAX31865_CS__INP_DIS CYREG_PRT1_INP_DIS
#define MAX31865_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MAX31865_CS__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MAX31865_CS__LCD_EN CYREG_PRT1_LCD_EN
#define MAX31865_CS__MASK 0xFFu
#define MAX31865_CS__PORT 1u
#define MAX31865_CS__PRT CYREG_PRT1_PRT
#define MAX31865_CS__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MAX31865_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MAX31865_CS__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MAX31865_CS__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MAX31865_CS__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MAX31865_CS__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MAX31865_CS__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MAX31865_CS__PS CYREG_PRT1_PS
#define MAX31865_CS__SHIFT 0u
#define MAX31865_CS__SLW CYREG_PRT1_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "AHU_1"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Bu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
