

================================================================
== Vivado HLS Report for 'local_req_handler'
================================================================
* Date:           Mon Mar  1 13:04:16 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     2.421|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     452|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     396|    -|
|Register         |        -|      -|     422|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     422|     848|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1905_fu_486_p2              |     +    |      0|  0|  11|           3|           3|
    |add_ln700_7_fu_596_p2             |     +    |      0|  0|  55|          48|          11|
    |add_ln700_8_fu_528_p2             |     +    |      0|  0|  55|          48|          11|
    |add_ln700_9_fu_535_p2             |     +    |      0|  0|  55|          48|          11|
    |add_ln700_fu_589_p2               |     +    |      0|  0|  55|          48|          11|
    |add_ln701_5_fu_542_p2             |     +    |      0|  0|  39|          32|          12|
    |add_ln701_fu_603_p2               |     +    |      0|  0|  39|          32|          12|
    |ap_condition_154                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_171                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_230                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_262                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_289                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_316                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_321                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_361                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op11_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op85_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op87_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op90_write_state2    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op86          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op93          |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_150_p3           |    and   |      0|  0|   2|           1|           0|
    |grp_fu_387_p2                     |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln1905_1_fu_502_p2           |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln1905_fu_480_p2             |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln1911_fu_563_p2             |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln1931_fu_508_p2             |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln895_2_fu_522_p2            |   icmp   |      0|  0|  20|          32|          11|
    |icmp_ln895_fu_569_p2              |   icmp   |      0|  0|  20|          32|          11|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_condition_236                  |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op93_write_state2    |    or    |      0|  0|   2|           1|           1|
    |select_ln1938_fu_549_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln1969_fu_610_p3           |  select  |      0|  0|   4|           1|           4|
    |writeOpcode_1_fu_514_p3           |  select  |      0|  0|   5|           1|           5|
    |writeOpcode_fu_575_p3             |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 452|         362|         141|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                          |   9|          2|    1|          2|
    |ap_phi_mux_meta_length_V_new_0_s_phi_fu_232_p4   |  15|          3|   32|         96|
    |ap_phi_mux_meta_length_V_new_3_s_phi_fu_272_p4   |   9|          2|   32|         64|
    |ap_phi_mux_meta_length_V_new_4_s_phi_fu_332_p8   |  21|          4|   32|        128|
    |ap_phi_mux_meta_local_vaddr_V_f_1_phi_fu_282_p8  |  21|          4|    1|          4|
    |ap_phi_mux_meta_local_vaddr_V_f_phi_fu_241_p4    |  15|          3|    1|          3|
    |ap_phi_mux_meta_local_vaddr_V_n_1_phi_fu_252_p4  |   9|          2|   48|         96|
    |ap_phi_mux_meta_local_vaddr_V_n_2_phi_fu_300_p8  |  21|          4|   48|        192|
    |ap_phi_mux_meta_local_vaddr_V_n_phi_fu_214_p4    |  15|          3|   48|        144|
    |ap_phi_mux_meta_remote_vaddr_V_1_phi_fu_262_p4   |   9|          2|   48|         96|
    |ap_phi_mux_meta_remote_vaddr_V_2_phi_fu_316_p8   |  21|          4|   48|        192|
    |ap_phi_mux_meta_remote_vaddr_V_s_phi_fu_223_p4   |  15|          3|   48|        144|
    |ap_phi_reg_pp0_iter1_tmp_length_V_reg_355        |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_tmp_op_code_3_reg_345       |  15|          3|    5|         15|
    |ap_phi_reg_pp0_iter1_tmp_op_code_reg_367         |  15|          3|    5|         15|
    |s_axis_tx_meta_V_TDATA_blk_n                     |   9|          2|    1|          2|
    |tx_appMetaFifo_V_add_blk_n                       |   9|          2|    1|          2|
    |tx_appMetaFifo_V_add_din                         |  15|          3|   48|        144|
    |tx_appMetaFifo_V_isN_blk_n                       |   9|          2|    1|          2|
    |tx_appMetaFifo_V_len_blk_n                       |   9|          2|    1|          2|
    |tx_appMetaFifo_V_len_din                         |  15|          3|   32|         96|
    |tx_appMetaFifo_V_op_s_blk_n                      |   9|          2|    1|          2|
    |tx_appMetaFifo_V_op_s_din                        |  27|          5|    5|         25|
    |tx_appMetaFifo_V_psn_blk_n                       |   9|          2|    1|          2|
    |tx_appMetaFifo_V_qpn_blk_n                       |   9|          2|    1|          2|
    |tx_appMetaFifo_V_qpn_din                         |  15|          3|   24|         72|
    |tx_appMetaFifo_V_val_blk_n                       |   9|          2|    1|          2|
    |tx_localMemCmdFifo_V_blk_n                       |   9|          2|    1|          2|
    |tx_readReqAddr_push_1_1_blk_n                    |   9|          2|    1|          2|
    |tx_readReqAddr_push_s_2_blk_n                    |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 396|         81|  549|       1646|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_length_V_reg_355   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_op_code_3_reg_345  |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter1_tmp_op_code_reg_367    |   5|   0|    5|          0|
    |icmp_ln1905_1_reg_714                       |   1|   0|    1|          0|
    |icmp_ln1905_reg_710                         |   1|   0|    1|          0|
    |icmp_ln1911_reg_731                         |   1|   0|    1|          0|
    |laddr_V_reg_693                             |  48|   0|   48|          0|
    |lrh_state                                   |   1|   0|    1|          0|
    |lrh_state_load_reg_670                      |   1|   0|    1|          0|
    |meta_length_V                               |  32|   0|   32|          0|
    |meta_local_vaddr_V                          |  48|   0|   48|          0|
    |meta_op_code                                |   3|   0|    3|          0|
    |meta_qpn_V                                  |  24|   0|   24|          0|
    |meta_remote_vaddr_V                         |  48|   0|   48|          0|
    |raddr_V_reg_674                             |  48|   0|   48|          0|
    |reg_392                                     |  16|   0|   16|          0|
    |tmp_addr_V_2_reg_699                        |  48|   0|   48|          0|
    |tmp_length_V_4_reg_704                      |  32|   0|   32|          0|
    |tmp_qpn_V_16_reg_688                        |  24|   0|   24|          0|
    |tmp_reg_684                                 |   1|   0|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 422|   0|  422|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |    local_req_handler    | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |    local_req_handler    | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |    local_req_handler    | return value |
|ap_done                         | out |    1| ap_ctrl_hs |    local_req_handler    | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |    local_req_handler    | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |    local_req_handler    | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |    local_req_handler    | return value |
|s_axis_tx_meta_V_TVALID         |  in |    1|    axis    |     s_axis_tx_meta_V    |    pointer   |
|s_axis_tx_meta_V_TDATA          |  in |  160|    axis    |     s_axis_tx_meta_V    |    pointer   |
|s_axis_tx_meta_V_TREADY         | out |    1|    axis    |     s_axis_tx_meta_V    |    pointer   |
|tx_localMemCmdFifo_V_din        | out |  113|   ap_fifo  |   tx_localMemCmdFifo_V  |    pointer   |
|tx_localMemCmdFifo_V_full_n     |  in |    1|   ap_fifo  |   tx_localMemCmdFifo_V  |    pointer   |
|tx_localMemCmdFifo_V_write      | out |    1|   ap_fifo  |   tx_localMemCmdFifo_V  |    pointer   |
|tx_appMetaFifo_V_op_s_din       | out |    5|   ap_fifo  |  tx_appMetaFifo_V_op_s  |    pointer   |
|tx_appMetaFifo_V_op_s_full_n    |  in |    1|   ap_fifo  |  tx_appMetaFifo_V_op_s  |    pointer   |
|tx_appMetaFifo_V_op_s_write     | out |    1|   ap_fifo  |  tx_appMetaFifo_V_op_s  |    pointer   |
|tx_appMetaFifo_V_qpn_din        | out |   24|   ap_fifo  |   tx_appMetaFifo_V_qpn  |    pointer   |
|tx_appMetaFifo_V_qpn_full_n     |  in |    1|   ap_fifo  |   tx_appMetaFifo_V_qpn  |    pointer   |
|tx_appMetaFifo_V_qpn_write      | out |    1|   ap_fifo  |   tx_appMetaFifo_V_qpn  |    pointer   |
|tx_appMetaFifo_V_add_din        | out |   48|   ap_fifo  |   tx_appMetaFifo_V_add  |    pointer   |
|tx_appMetaFifo_V_add_full_n     |  in |    1|   ap_fifo  |   tx_appMetaFifo_V_add  |    pointer   |
|tx_appMetaFifo_V_add_write      | out |    1|   ap_fifo  |   tx_appMetaFifo_V_add  |    pointer   |
|tx_appMetaFifo_V_len_din        | out |   32|   ap_fifo  |   tx_appMetaFifo_V_len  |    pointer   |
|tx_appMetaFifo_V_len_full_n     |  in |    1|   ap_fifo  |   tx_appMetaFifo_V_len  |    pointer   |
|tx_appMetaFifo_V_len_write      | out |    1|   ap_fifo  |   tx_appMetaFifo_V_len  |    pointer   |
|tx_appMetaFifo_V_psn_din        | out |   24|   ap_fifo  |   tx_appMetaFifo_V_psn  |    pointer   |
|tx_appMetaFifo_V_psn_full_n     |  in |    1|   ap_fifo  |   tx_appMetaFifo_V_psn  |    pointer   |
|tx_appMetaFifo_V_psn_write      | out |    1|   ap_fifo  |   tx_appMetaFifo_V_psn  |    pointer   |
|tx_appMetaFifo_V_val_din        | out |    1|   ap_fifo  |   tx_appMetaFifo_V_val  |    pointer   |
|tx_appMetaFifo_V_val_full_n     |  in |    1|   ap_fifo  |   tx_appMetaFifo_V_val  |    pointer   |
|tx_appMetaFifo_V_val_write      | out |    1|   ap_fifo  |   tx_appMetaFifo_V_val  |    pointer   |
|tx_appMetaFifo_V_isN_din        | out |    1|   ap_fifo  |   tx_appMetaFifo_V_isN  |    pointer   |
|tx_appMetaFifo_V_isN_full_n     |  in |    1|   ap_fifo  |   tx_appMetaFifo_V_isN  |    pointer   |
|tx_appMetaFifo_V_isN_write      | out |    1|   ap_fifo  |   tx_appMetaFifo_V_isN  |    pointer   |
|tx_readReqAddr_push_1_1_din     | out |   16|   ap_fifo  | tx_readReqAddr_push_1_1 |    pointer   |
|tx_readReqAddr_push_1_1_full_n  |  in |    1|   ap_fifo  | tx_readReqAddr_push_1_1 |    pointer   |
|tx_readReqAddr_push_1_1_write   | out |    1|   ap_fifo  | tx_readReqAddr_push_1_1 |    pointer   |
|tx_readReqAddr_push_s_2_din     | out |   64|   ap_fifo  | tx_readReqAddr_push_s_2 |    pointer   |
|tx_readReqAddr_push_s_2_full_n  |  in |    1|   ap_fifo  | tx_readReqAddr_push_s_2 |    pointer   |
|tx_readReqAddr_push_s_2_write   | out |    1|   ap_fifo  | tx_readReqAddr_push_s_2 |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%lrh_state_load = load i1* @lrh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1880]   --->   Operation 3 'load' 'lrh_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%meta_op_code_load = load i3* @meta_op_code, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1969]   --->   Operation 4 'load' 'meta_op_code_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%meta_local_vaddr_V_l = load i48* @meta_local_vaddr_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1960]   --->   Operation 5 'load' 'meta_local_vaddr_V_l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%raddr_V = load i48* @meta_remote_vaddr_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1961]   --->   Operation 6 'load' 'raddr_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%length_V_1 = load i32* @meta_length_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1962]   --->   Operation 7 'load' 'length_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %lrh_state_load, label %7, label %0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1880]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i160P(i160* %s_axis_tx_meta_V, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1901]   --->   Operation 9 'nbreadreq' 'tmp' <Predicate = (!lrh_state_load)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.67ns)   --->   "br i1 %tmp, label %1, label %._crit_edge1.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1901]   --->   Operation 10 'br' <Predicate = (!lrh_state_load)> <Delay = 0.67>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s_axis_tx_meta_V_rea = call i160 @_ssdm_op_Read.axis.volatile.i160P(i160* %s_axis_tx_meta_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 11 'read' 's_axis_tx_meta_V_rea' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i160 %s_axis_tx_meta_V_rea to i3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 12 'trunc' 'trunc_ln177' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "store i3 %trunc_ln177, i3* @meta_op_code, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 13 'store' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_qpn_V_16 = call i24 @_ssdm_op_PartSelect.i24.i160.i32.i32(i160 %s_axis_tx_meta_V_rea, i32 3, i32 26)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 14 'partselect' 'tmp_qpn_V_16' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "store i24 %tmp_qpn_V_16, i24* @meta_qpn_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 15 'store' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%laddr_V = call i48 @_ssdm_op_PartSelect.i48.i160.i32.i32(i160 %s_axis_tx_meta_V_rea, i32 27, i32 74)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 16 'partselect' 'laddr_V' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_addr_V_2 = call i48 @_ssdm_op_PartSelect.i48.i160.i32.i32(i160 %s_axis_tx_meta_V_rea, i32 75, i32 122)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 17 'partselect' 'tmp_addr_V_2' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_length_V_4 = call i32 @_ssdm_op_PartSelect.i32.i160.i32.i32(i160 %s_axis_tx_meta_V_rea, i32 123, i32 154)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 18 'partselect' 'tmp_length_V_4' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.58ns)   --->   "%icmp_ln1905 = icmp eq i3 %trunc_ln177, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1905]   --->   Operation 19 'icmp' 'icmp_ln1905' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1905, label %.critedge.i, label %2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1905]   --->   Operation 20 'br' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.67ns)   --->   "%add_ln1905 = add i3 %trunc_ln177, -3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1905]   --->   Operation 21 'add' 'add_ln1905' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_69 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %add_ln1905, i32 1, i32 2)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1905]   --->   Operation 22 'partselect' 'tmp_69' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.44ns)   --->   "%icmp_ln1905_1 = icmp eq i2 %tmp_69, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1905]   --->   Operation 23 'icmp' 'icmp_ln1905_1' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1905_1, label %._crit_edge3.i, label %5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1905]   --->   Operation 24 'br' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.58ns)   --->   "%icmp_ln1931 = icmp eq i3 %trunc_ln177, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1931]   --->   Operation 25 'icmp' 'icmp_ln1931' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.41ns)   --->   "%writeOpcode_1 = select i1 %icmp_ln1931, i5 -8, i5 10" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1931]   --->   Operation 26 'select' 'writeOpcode_1' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.99ns)   --->   "%icmp_ln895_2 = icmp ugt i32 %tmp_length_V_4, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1933]   --->   Operation 27 'icmp' 'icmp_ln895_2' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.65ns)   --->   "br i1 %icmp_ln895_2, label %6, label %._crit_edge7.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1933]   --->   Operation 28 'br' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.65>
ST_1 : Operation 29 [1/1] (1.09ns)   --->   "%add_ln700_8 = add i48 %laddr_V, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1935]   --->   Operation 29 'add' 'add_ln700_8' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1 & icmp_ln895_2)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.09ns)   --->   "%add_ln700_9 = add i48 %tmp_addr_V_2, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1936]   --->   Operation 30 'add' 'add_ln700_9' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1 & icmp_ln895_2)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.01ns)   --->   "%add_ln701_5 = add i32 %tmp_length_V_4, -1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1937]   --->   Operation 31 'add' 'add_ln701_5' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1 & icmp_ln895_2)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.39ns)   --->   "%select_ln1938 = select i1 %icmp_ln1931, i5 -7, i5 6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1938]   --->   Operation 32 'select' 'select_ln1938' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1 & icmp_ln895_2)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.65ns)   --->   "store i1 true, i1* @lrh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1939]   --->   Operation 33 'store' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1 & icmp_ln895_2)> <Delay = 0.65>
ST_1 : Operation 34 [1/1] (0.65ns)   --->   "br label %._crit_edge7.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1940]   --->   Operation 34 'br' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1 & icmp_ln895_2)> <Delay = 0.65>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%meta_local_vaddr_V_n = phi i48 [ %add_ln700_8, %6 ], [ %laddr_V, %5 ]"   --->   Operation 35 'phi' 'meta_local_vaddr_V_n' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%meta_remote_vaddr_V_s = phi i48 [ %add_ln700_9, %6 ], [ %tmp_addr_V_2, %5 ]"   --->   Operation 36 'phi' 'meta_remote_vaddr_V_s' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%meta_length_V_new_0_s = phi i32 [ %add_ln701_5, %6 ], [ %tmp_length_V_4, %5 ]"   --->   Operation 37 'phi' 'meta_length_V_new_0_s' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_qpn_V_17 = call i16 @_ssdm_op_PartSelect.i16.i160.i32.i32(i160 %s_axis_tx_meta_V_rea, i32 3, i32 18)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1949]   --->   Operation 38 'partselect' 'tmp_qpn_V_17' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "br label %._crit_edge1.i"   --->   Operation 39 'br' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.67>
ST_1 : Operation 40 [1/1] (0.58ns)   --->   "%icmp_ln1911 = icmp eq i3 %trunc_ln177, -4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1911]   --->   Operation 40 'icmp' 'icmp_ln1911' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & icmp_ln1905_1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1911, label %3, label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1911]   --->   Operation 41 'br' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & icmp_ln1905_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_key_V = call i16 @_ssdm_op_PartSelect.i16.i160.i32.i32(i160 %s_axis_tx_meta_V_rea, i32 3, i32 18)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1921]   --->   Operation 42 'partselect' 'tmp_key_V' <Predicate = (!lrh_state_load & tmp & icmp_ln1905_1) | (!lrh_state_load & tmp & icmp_ln1905)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.67ns)   --->   "br label %._crit_edge1.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1925]   --->   Operation 43 'br' <Predicate = (!lrh_state_load & tmp & icmp_ln1905_1) | (!lrh_state_load & tmp & icmp_ln1905)> <Delay = 0.67>
ST_1 : Operation 44 [1/1] (0.99ns)   --->   "%icmp_ln895 = icmp ugt i32 %length_V_1, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1963]   --->   Operation 44 'icmp' 'icmp_ln895' <Predicate = (lrh_state_load)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %8, label %9" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1963]   --->   Operation 45 'br' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln1973 = icmp eq i3 %meta_op_code_load, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1973]   --->   Operation 46 'icmp' 'icmp_ln1973' <Predicate = (lrh_state_load & !icmp_ln895)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.41ns)   --->   "%writeOpcode = select i1 %icmp_ln1973, i5 -5, i5 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1973]   --->   Operation 47 'select' 'writeOpcode' <Predicate = (lrh_state_load & !icmp_ln895)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.65ns)   --->   "store i1 false, i1* @lrh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1974]   --->   Operation 48 'store' <Predicate = (lrh_state_load & !icmp_ln895)> <Delay = 0.65>
ST_1 : Operation 49 [1/1] (0.65ns)   --->   "br label %10"   --->   Operation 49 'br' <Predicate = (lrh_state_load & !icmp_ln895)> <Delay = 0.65>
ST_1 : Operation 50 [1/1] (1.09ns)   --->   "%add_ln700 = add i48 %meta_local_vaddr_V_l, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1966]   --->   Operation 50 'add' 'add_ln700' <Predicate = (lrh_state_load & icmp_ln895)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.09ns)   --->   "%add_ln700_7 = add i48 %raddr_V, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1967]   --->   Operation 51 'add' 'add_ln700_7' <Predicate = (lrh_state_load & icmp_ln895)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.01ns)   --->   "%add_ln701 = add i32 %length_V_1, -1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1968]   --->   Operation 52 'add' 'add_ln701' <Predicate = (lrh_state_load & icmp_ln895)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.58ns)   --->   "%icmp_ln1969 = icmp eq i3 %meta_op_code_load, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1969]   --->   Operation 53 'icmp' 'icmp_ln1969' <Predicate = (lrh_state_load & icmp_ln895)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.39ns)   --->   "%select_ln1969 = select i1 %icmp_ln1969, i5 -6, i5 7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1969]   --->   Operation 54 'select' 'select_ln1969' <Predicate = (lrh_state_load & icmp_ln895)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.65ns)   --->   "br label %10" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1970]   --->   Operation 55 'br' <Predicate = (lrh_state_load & icmp_ln895)> <Delay = 0.65>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%meta_local_vaddr_V_f = phi i1 [ true, %8 ], [ false, %9 ]"   --->   Operation 56 'phi' 'meta_local_vaddr_V_f' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%meta_local_vaddr_V_n_1 = phi i48 [ %add_ln700, %8 ], [ undef, %9 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1966]   --->   Operation 57 'phi' 'meta_local_vaddr_V_n_1' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%meta_remote_vaddr_V_1 = phi i48 [ %add_ln700_7, %8 ], [ undef, %9 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1967]   --->   Operation 58 'phi' 'meta_remote_vaddr_V_1' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%meta_length_V_new_3_s = phi i32 [ %add_ln701, %8 ], [ undef, %9 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1968]   --->   Operation 59 'phi' 'meta_length_V_new_3_s' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.67ns)   --->   "br label %._crit_edge1.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1981]   --->   Operation 60 'br' <Predicate = (lrh_state_load)> <Delay = 0.67>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%meta_local_vaddr_V_f_1 = phi i1 [ %meta_local_vaddr_V_f, %10 ], [ false, %0 ], [ true, %._crit_edge7.i ], [ true, %4 ]"   --->   Operation 61 'phi' 'meta_local_vaddr_V_f_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%meta_local_vaddr_V_n_2 = phi i48 [ %meta_local_vaddr_V_n_1, %10 ], [ undef, %0 ], [ %meta_local_vaddr_V_n, %._crit_edge7.i ], [ %laddr_V, %4 ]"   --->   Operation 62 'phi' 'meta_local_vaddr_V_n_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%meta_remote_vaddr_V_2 = phi i48 [ %meta_remote_vaddr_V_1, %10 ], [ undef, %0 ], [ %meta_remote_vaddr_V_s, %._crit_edge7.i ], [ %tmp_addr_V_2, %4 ]"   --->   Operation 63 'phi' 'meta_remote_vaddr_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%meta_length_V_new_4_s = phi i32 [ %meta_length_V_new_3_s, %10 ], [ undef, %0 ], [ %meta_length_V_new_0_s, %._crit_edge7.i ], [ %tmp_length_V_4, %4 ]"   --->   Operation 64 'phi' 'meta_length_V_new_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %meta_local_vaddr_V_f_1, label %mergeST30.i, label %local_req_handler.exit"   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "store i32 %meta_length_V_new_4_s, i32* @meta_length_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 66 'store' <Predicate = (meta_local_vaddr_V_f_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "store i48 %meta_remote_vaddr_V_2, i48* @meta_remote_vaddr_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 67 'store' <Predicate = (meta_local_vaddr_V_f_1)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "store i48 %meta_local_vaddr_V_n_2, i48* @meta_local_vaddr_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 68 'store' <Predicate = (meta_local_vaddr_V_f_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* @tx_appMetaFifo_V_add, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_appMetaFifo_V_isN, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @tx_appMetaFifo_V_len, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* @tx_appMetaFifo_V_op_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* @tx_appMetaFifo_V_psn, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* @tx_appMetaFifo_V_qpn, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_appMetaFifo_V_val, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i113* @tx_localMemCmdFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @tx_readReqAddr_push_1_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_readReqAddr_push_s_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i160* %s_axis_tx_meta_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1865]   --->   Operation 80 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_op_code_3 = phi i5 [ %select_ln1938, %6 ], [ %writeOpcode_1, %5 ]"   --->   Operation 81 'phi' 'tmp_op_code_3' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_addr_V_3 = zext i48 %laddr_V to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1949]   --->   Operation 82 'zext' 'tmp_addr_V_3' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_i = call i112 @_ssdm_op_BitConcatenate.i112.i32.i64.i16(i32 %tmp_length_V_4, i64 %tmp_addr_V_3, i16 %tmp_qpn_V_17)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1949]   --->   Operation 83 'bitconcatenate' 'tmp_i' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1 = call i113 @_ssdm_op_PartSet.i113.i113.i112.i32.i32(i113 undef, i112 %tmp_i, i32 0, i32 111)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1949]   --->   Operation 84 'partset' 'tmp_1' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i113P(i113* @tx_localMemCmdFifo_V, i113 %tmp_1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1949]   --->   Operation 85 'write' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 86 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P.i24P.i48P.i32P.i24P.i1P.i1P(i5* @tx_appMetaFifo_V_op_s, i24* @tx_appMetaFifo_V_qpn, i48* @tx_appMetaFifo_V_add, i32* @tx_appMetaFifo_V_len, i24* @tx_appMetaFifo_V_psn, i1* @tx_appMetaFifo_V_val, i1* @tx_appMetaFifo_V_isN, i5 %tmp_op_code_3, i24 %tmp_qpn_V_16, i48 %tmp_addr_V_2, i32 %tmp_length_V_4, i24 0, i1 false, i1 false)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1952]   --->   Operation 86 'write' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 87 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P.i24P.i48P.i32P.i24P.i1P.i1P(i5* @tx_appMetaFifo_V_op_s, i24* @tx_appMetaFifo_V_qpn, i48* @tx_appMetaFifo_V_add, i32* @tx_appMetaFifo_V_len, i24* @tx_appMetaFifo_V_psn, i1* @tx_appMetaFifo_V_val, i1* @tx_appMetaFifo_V_isN, i5 -3, i24 %tmp_qpn_V_16, i48 %tmp_addr_V_2, i32 %tmp_length_V_4, i24 0, i1 false, i1 false)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1913]   --->   Operation 87 'write' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & icmp_ln1905_1 & icmp_ln1911)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1914]   --->   Operation 88 'br' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & icmp_ln1905_1 & icmp_ln1911)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 89 'br' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & icmp_ln1905_1)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P.i24P.i48P.i32P.i24P.i1P.i1P(i5* @tx_appMetaFifo_V_op_s, i24* @tx_appMetaFifo_V_qpn, i48* @tx_appMetaFifo_V_add, i32* @tx_appMetaFifo_V_len, i24* @tx_appMetaFifo_V_psn, i1* @tx_appMetaFifo_V_val, i1* @tx_appMetaFifo_V_isN, i5 12, i24 %tmp_qpn_V_16, i48 %tmp_addr_V_2, i32 %tmp_length_V_4, i24 0, i1 false, i1 false)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1909]   --->   Operation 90 'write' <Predicate = (!lrh_state_load & tmp & icmp_ln1905)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "br label %4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1910]   --->   Operation 91 'br' <Predicate = (!lrh_state_load & tmp & icmp_ln1905)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_value_V = zext i48 %laddr_V to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1921]   --->   Operation 92 'zext' 'tmp_value_V' <Predicate = (!lrh_state_load & tmp & icmp_ln1905_1) | (!lrh_state_load & tmp & icmp_ln1905)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i64P(i16* @tx_readReqAddr_push_1_1, i64* @tx_readReqAddr_push_s_2, i16 %tmp_key_V, i64 %tmp_value_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1921]   --->   Operation 93 'write' <Predicate = (!lrh_state_load & tmp & icmp_ln1905_1) | (!lrh_state_load & tmp & icmp_ln1905)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_length_V = phi i32 [ 1024, %8 ], [ %length_V_1, %9 ]"   --->   Operation 94 'phi' 'tmp_length_V' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_op_code = phi i5 [ %select_ln1969, %8 ], [ %writeOpcode, %9 ]"   --->   Operation 95 'phi' 'tmp_op_code' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_qpn_V = load i24* @meta_qpn_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1977]   --->   Operation 96 'load' 'tmp_qpn_V' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P.i24P.i48P.i32P.i24P.i1P.i1P(i5* @tx_appMetaFifo_V_op_s, i24* @tx_appMetaFifo_V_qpn, i48* @tx_appMetaFifo_V_add, i32* @tx_appMetaFifo_V_len, i24* @tx_appMetaFifo_V_psn, i1* @tx_appMetaFifo_V_val, i1* @tx_appMetaFifo_V_isN, i5 %tmp_op_code, i24 %tmp_qpn_V, i48 %raddr_V, i32 %tmp_length_V, i24 0, i1 false, i1 false)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1977]   --->   Operation 97 'write' <Predicate = (lrh_state_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br label %local_req_handler.exit"   --->   Operation 98 'br' <Predicate = (meta_local_vaddr_V_f_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_tx_meta_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lrh_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_op_code]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_local_vaddr_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_remote_vaddr_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_length_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ meta_qpn_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tx_appMetaFifo_V_op_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_appMetaFifo_V_qpn]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_appMetaFifo_V_add]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_appMetaFifo_V_len]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_appMetaFifo_V_psn]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_appMetaFifo_V_val]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_appMetaFifo_V_isN]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_readReqAddr_push_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_readReqAddr_push_s_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_localMemCmdFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lrh_state_load         (load          ) [ 011]
meta_op_code_load      (load          ) [ 000]
meta_local_vaddr_V_l   (load          ) [ 000]
raddr_V                (load          ) [ 011]
length_V_1             (load          ) [ 011]
br_ln1880              (br            ) [ 000]
tmp                    (nbreadreq     ) [ 011]
br_ln1901              (br            ) [ 000]
s_axis_tx_meta_V_rea   (read          ) [ 000]
trunc_ln177            (trunc         ) [ 000]
store_ln177            (store         ) [ 000]
tmp_qpn_V_16           (partselect    ) [ 011]
store_ln177            (store         ) [ 000]
laddr_V                (partselect    ) [ 011]
tmp_addr_V_2           (partselect    ) [ 011]
tmp_length_V_4         (partselect    ) [ 011]
icmp_ln1905            (icmp          ) [ 011]
br_ln1905              (br            ) [ 000]
add_ln1905             (add           ) [ 000]
tmp_69                 (partselect    ) [ 000]
icmp_ln1905_1          (icmp          ) [ 011]
br_ln1905              (br            ) [ 000]
icmp_ln1931            (icmp          ) [ 000]
writeOpcode_1          (select        ) [ 011]
icmp_ln895_2           (icmp          ) [ 010]
br_ln1933              (br            ) [ 011]
add_ln700_8            (add           ) [ 000]
add_ln700_9            (add           ) [ 000]
add_ln701_5            (add           ) [ 000]
select_ln1938          (select        ) [ 011]
store_ln1939           (store         ) [ 000]
br_ln1940              (br            ) [ 011]
meta_local_vaddr_V_n   (phi           ) [ 000]
meta_remote_vaddr_V_s  (phi           ) [ 000]
meta_length_V_new_0_s  (phi           ) [ 000]
tmp_qpn_V_17           (partselect    ) [ 011]
br_ln0                 (br            ) [ 000]
icmp_ln1911            (icmp          ) [ 011]
br_ln1911              (br            ) [ 000]
tmp_key_V              (partselect    ) [ 011]
br_ln1925              (br            ) [ 000]
icmp_ln895             (icmp          ) [ 010]
br_ln1963              (br            ) [ 000]
icmp_ln1973            (icmp          ) [ 000]
writeOpcode            (select        ) [ 011]
store_ln1974           (store         ) [ 000]
br_ln0                 (br            ) [ 011]
add_ln700              (add           ) [ 000]
add_ln700_7            (add           ) [ 000]
add_ln701              (add           ) [ 000]
icmp_ln1969            (icmp          ) [ 000]
select_ln1969          (select        ) [ 011]
br_ln1970              (br            ) [ 011]
meta_local_vaddr_V_f   (phi           ) [ 000]
meta_local_vaddr_V_n_1 (phi           ) [ 000]
meta_remote_vaddr_V_1  (phi           ) [ 000]
meta_length_V_new_3_s  (phi           ) [ 000]
br_ln1981              (br            ) [ 000]
meta_local_vaddr_V_f_1 (phi           ) [ 011]
meta_local_vaddr_V_n_2 (phi           ) [ 000]
meta_remote_vaddr_V_2  (phi           ) [ 000]
meta_length_V_new_4_s  (phi           ) [ 000]
br_ln0                 (br            ) [ 000]
store_ln177            (store         ) [ 000]
store_ln177            (store         ) [ 000]
store_ln177            (store         ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specpipeline_ln1865    (specpipeline  ) [ 000]
tmp_op_code_3          (phi           ) [ 011]
tmp_addr_V_3           (zext          ) [ 000]
tmp_i                  (bitconcatenate) [ 000]
tmp_1                  (partset       ) [ 000]
write_ln1949           (write         ) [ 000]
write_ln1952           (write         ) [ 000]
write_ln1913           (write         ) [ 000]
br_ln1914              (br            ) [ 000]
br_ln0                 (br            ) [ 000]
write_ln1909           (write         ) [ 000]
br_ln1910              (br            ) [ 000]
tmp_value_V            (zext          ) [ 000]
write_ln1921           (write         ) [ 000]
tmp_length_V           (phi           ) [ 011]
tmp_op_code            (phi           ) [ 011]
tmp_qpn_V              (load          ) [ 000]
write_ln1977           (write         ) [ 000]
br_ln0                 (br            ) [ 000]
ret_ln0                (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_tx_meta_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_meta_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lrh_state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lrh_state"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="meta_op_code">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_op_code"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="meta_local_vaddr_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_local_vaddr_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="meta_remote_vaddr_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_remote_vaddr_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="meta_length_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_length_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="meta_qpn_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_qpn_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_appMetaFifo_V_op_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_appMetaFifo_V_op_s"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tx_appMetaFifo_V_qpn">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_appMetaFifo_V_qpn"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tx_appMetaFifo_V_add">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_appMetaFifo_V_add"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tx_appMetaFifo_V_len">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_appMetaFifo_V_len"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tx_appMetaFifo_V_psn">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_appMetaFifo_V_psn"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tx_appMetaFifo_V_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_appMetaFifo_V_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tx_appMetaFifo_V_isN">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_appMetaFifo_V_isN"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tx_readReqAddr_push_1_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_readReqAddr_push_1_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="tx_readReqAddr_push_s_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_readReqAddr_push_s_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="tx_localMemCmdFifo_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_localMemCmdFifo_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i160P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i160P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i112.i32.i64.i16"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i113.i113.i112.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i113P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i5P.i24P.i48P.i32P.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i64P"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_nbreadreq_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="160" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="s_axis_tx_meta_V_rea_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="160" slack="0"/>
<pin id="160" dir="0" index="1" bw="160" slack="0"/>
<pin id="161" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_tx_meta_V_rea/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln1949_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="113" slack="0"/>
<pin id="167" dir="0" index="2" bw="113" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1949/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="5" slack="0"/>
<pin id="174" dir="0" index="2" bw="24" slack="0"/>
<pin id="175" dir="0" index="3" bw="48" slack="0"/>
<pin id="176" dir="0" index="4" bw="32" slack="0"/>
<pin id="177" dir="0" index="5" bw="24" slack="0"/>
<pin id="178" dir="0" index="6" bw="1" slack="0"/>
<pin id="179" dir="0" index="7" bw="1" slack="0"/>
<pin id="180" dir="0" index="8" bw="5" slack="0"/>
<pin id="181" dir="0" index="9" bw="24" slack="0"/>
<pin id="182" dir="0" index="10" bw="48" slack="1"/>
<pin id="183" dir="0" index="11" bw="32" slack="0"/>
<pin id="184" dir="0" index="12" bw="1" slack="0"/>
<pin id="185" dir="0" index="13" bw="1" slack="0"/>
<pin id="186" dir="0" index="14" bw="1" slack="0"/>
<pin id="187" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1952/2 write_ln1913/2 write_ln1909/2 write_ln1977/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="write_ln1921_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="0"/>
<pin id="204" dir="0" index="2" bw="64" slack="0"/>
<pin id="205" dir="0" index="3" bw="16" slack="1"/>
<pin id="206" dir="0" index="4" bw="48" slack="0"/>
<pin id="207" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1921/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="meta_local_vaddr_V_n_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="213" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="meta_local_vaddr_V_n (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="meta_local_vaddr_V_n_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="48" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="48" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="meta_local_vaddr_V_n/1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="meta_remote_vaddr_V_s_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="222" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="meta_remote_vaddr_V_s (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="meta_remote_vaddr_V_s_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="48" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="48" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="meta_remote_vaddr_V_s/1 "/>
</bind>
</comp>

<comp id="229" class="1005" name="meta_length_V_new_0_s_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="231" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="meta_length_V_new_0_s (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="meta_length_V_new_0_s_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="meta_length_V_new_0_s/1 "/>
</bind>
</comp>

<comp id="238" class="1005" name="meta_local_vaddr_V_f_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="meta_local_vaddr_V_f (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="meta_local_vaddr_V_f_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="meta_local_vaddr_V_f/1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="meta_local_vaddr_V_n_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="251" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="meta_local_vaddr_V_n_1 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="meta_local_vaddr_V_n_1_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="48" slack="0"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="meta_local_vaddr_V_n_1/1 "/>
</bind>
</comp>

<comp id="259" class="1005" name="meta_remote_vaddr_V_1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="261" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="meta_remote_vaddr_V_1 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="meta_remote_vaddr_V_1_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="48" slack="0"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="meta_remote_vaddr_V_1/1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="meta_length_V_new_3_s_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="271" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="meta_length_V_new_3_s (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="meta_length_V_new_3_s_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="meta_length_V_new_3_s/1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="meta_local_vaddr_V_f_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="meta_local_vaddr_V_f_1 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="meta_local_vaddr_V_f_1_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="4" bw="1" slack="0"/>
<pin id="288" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="6" bw="1" slack="0"/>
<pin id="290" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="meta_local_vaddr_V_f_1/1 "/>
</bind>
</comp>

<comp id="297" class="1005" name="meta_local_vaddr_V_n_2_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="299" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="meta_local_vaddr_V_n_2 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="meta_local_vaddr_V_n_2_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="48" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="4" bw="48" slack="0"/>
<pin id="306" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="6" bw="48" slack="0"/>
<pin id="308" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="8" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="meta_local_vaddr_V_n_2/1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="meta_remote_vaddr_V_2_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="315" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="meta_remote_vaddr_V_2 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="meta_remote_vaddr_V_2_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="48" slack="0"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="4" bw="48" slack="0"/>
<pin id="322" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="48" slack="0"/>
<pin id="324" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="8" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="meta_remote_vaddr_V_2/1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="meta_length_V_new_4_s_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="331" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="meta_length_V_new_4_s (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="meta_length_V_new_4_s_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="4" bw="32" slack="0"/>
<pin id="338" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="6" bw="32" slack="0"/>
<pin id="340" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="meta_length_V_new_4_s/1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="tmp_op_code_3_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="347" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_op_code_3 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_op_code_3_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="5" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_op_code_3/2 "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_length_V_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_length_V (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_length_V_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="32" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_length_V/2 "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_op_code_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="369" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_op_code (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_op_code_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="5" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_op_code/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="160" slack="0"/>
<pin id="380" dir="0" index="2" bw="3" slack="0"/>
<pin id="381" dir="0" index="3" bw="6" slack="0"/>
<pin id="382" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_qpn_V_17/1 tmp_key_V/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1973/1 icmp_ln1969/1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="1"/>
<pin id="394" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_qpn_V_17 tmp_key_V "/>
</bind>
</comp>

<comp id="397" class="1004" name="lrh_state_load_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lrh_state_load/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="meta_op_code_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="0"/>
<pin id="403" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_op_code_load/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="meta_local_vaddr_V_l_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="48" slack="0"/>
<pin id="408" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_local_vaddr_V_l/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="raddr_V_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="48" slack="0"/>
<pin id="412" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="raddr_V/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="length_V_1_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="length_V_1/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln177_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="160" slack="0"/>
<pin id="420" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln177/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln177_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_qpn_V_16_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="24" slack="0"/>
<pin id="430" dir="0" index="1" bw="160" slack="0"/>
<pin id="431" dir="0" index="2" bw="3" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_qpn_V_16/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln177_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="24" slack="0"/>
<pin id="440" dir="0" index="1" bw="24" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="laddr_V_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="48" slack="0"/>
<pin id="446" dir="0" index="1" bw="160" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="0" index="3" bw="8" slack="0"/>
<pin id="449" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="laddr_V/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_addr_V_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="48" slack="0"/>
<pin id="458" dir="0" index="1" bw="160" slack="0"/>
<pin id="459" dir="0" index="2" bw="8" slack="0"/>
<pin id="460" dir="0" index="3" bw="8" slack="0"/>
<pin id="461" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_addr_V_2/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_length_V_4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="160" slack="0"/>
<pin id="471" dir="0" index="2" bw="8" slack="0"/>
<pin id="472" dir="0" index="3" bw="9" slack="0"/>
<pin id="473" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_length_V_4/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln1905_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="0"/>
<pin id="482" dir="0" index="1" bw="3" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1905/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln1905_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="0" index="1" bw="3" slack="0"/>
<pin id="489" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1905/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_69_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="0" index="1" bw="3" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="0" index="3" bw="3" slack="0"/>
<pin id="497" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_69/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln1905_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="0" index="1" bw="2" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1905_1/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln1931_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="0"/>
<pin id="510" dir="0" index="1" bw="3" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1931/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="writeOpcode_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="5" slack="0"/>
<pin id="517" dir="0" index="2" bw="5" slack="0"/>
<pin id="518" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="writeOpcode_1/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="icmp_ln895_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_2/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln700_8_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="48" slack="0"/>
<pin id="530" dir="0" index="1" bw="12" slack="0"/>
<pin id="531" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_8/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln700_9_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="48" slack="0"/>
<pin id="537" dir="0" index="1" bw="12" slack="0"/>
<pin id="538" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_9/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln701_5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="11" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701_5/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln1938_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="5" slack="0"/>
<pin id="552" dir="0" index="2" bw="5" slack="0"/>
<pin id="553" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1938/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln1939_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1939/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln1911_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="0"/>
<pin id="565" dir="0" index="1" bw="3" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1911/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln895_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="writeOpcode_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="5" slack="0"/>
<pin id="578" dir="0" index="2" bw="5" slack="0"/>
<pin id="579" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="writeOpcode/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln1974_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1974/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln700_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="48" slack="0"/>
<pin id="591" dir="0" index="1" bw="12" slack="0"/>
<pin id="592" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln700_7_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="48" slack="0"/>
<pin id="598" dir="0" index="1" bw="12" slack="0"/>
<pin id="599" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_7/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln701_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="0" index="1" bw="11" slack="0"/>
<pin id="606" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="select_ln1969_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="5" slack="0"/>
<pin id="613" dir="0" index="2" bw="5" slack="0"/>
<pin id="614" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1969/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln177_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="store_ln177_store_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="48" slack="0"/>
<pin id="626" dir="0" index="1" bw="48" slack="0"/>
<pin id="627" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln177_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="48" slack="0"/>
<pin id="632" dir="0" index="1" bw="48" slack="0"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_addr_V_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="48" slack="1"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_addr_V_3/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_i_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="112" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="1"/>
<pin id="642" dir="0" index="2" bw="48" slack="0"/>
<pin id="643" dir="0" index="3" bw="16" slack="1"/>
<pin id="644" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="113" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="0" index="2" bw="112" slack="0"/>
<pin id="652" dir="0" index="3" bw="1" slack="0"/>
<pin id="653" dir="0" index="4" bw="8" slack="0"/>
<pin id="654" dir="1" index="5" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_value_V_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="48" slack="1"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_value_V/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_qpn_V_load_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="24" slack="0"/>
<pin id="667" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_qpn_V/2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="lrh_state_load_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="1"/>
<pin id="672" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="lrh_state_load "/>
</bind>
</comp>

<comp id="674" class="1005" name="raddr_V_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="48" slack="1"/>
<pin id="676" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="raddr_V "/>
</bind>
</comp>

<comp id="679" class="1005" name="length_V_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_V_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="tmp_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="1"/>
<pin id="686" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_qpn_V_16_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="24" slack="1"/>
<pin id="690" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_qpn_V_16 "/>
</bind>
</comp>

<comp id="693" class="1005" name="laddr_V_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="48" slack="1"/>
<pin id="695" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="laddr_V "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_addr_V_2_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="48" slack="1"/>
<pin id="701" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_V_2 "/>
</bind>
</comp>

<comp id="704" class="1005" name="tmp_length_V_4_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_length_V_4 "/>
</bind>
</comp>

<comp id="710" class="1005" name="icmp_ln1905_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1905 "/>
</bind>
</comp>

<comp id="714" class="1005" name="icmp_ln1905_1_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1905_1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="writeOpcode_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="1"/>
<pin id="720" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="writeOpcode_1 "/>
</bind>
</comp>

<comp id="726" class="1005" name="select_ln1938_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="1"/>
<pin id="728" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1938 "/>
</bind>
</comp>

<comp id="731" class="1005" name="icmp_ln1911_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1911 "/>
</bind>
</comp>

<comp id="738" class="1005" name="writeOpcode_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="1"/>
<pin id="740" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="writeOpcode "/>
</bind>
</comp>

<comp id="743" class="1005" name="select_ln1969_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="5" slack="1"/>
<pin id="745" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1969 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="138" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="188"><net_src comp="140" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="171" pin=4"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="171" pin=5"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="171" pin=6"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="171" pin=7"/></net>

<net id="196"><net_src comp="142" pin="0"/><net_sink comp="171" pin=12"/></net>

<net id="197"><net_src comp="100" pin="0"/><net_sink comp="171" pin=13"/></net>

<net id="198"><net_src comp="100" pin="0"/><net_sink comp="171" pin=14"/></net>

<net id="199"><net_src comp="144" pin="0"/><net_sink comp="171" pin=8"/></net>

<net id="200"><net_src comp="146" pin="0"/><net_sink comp="171" pin=8"/></net>

<net id="208"><net_src comp="148" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="247"><net_src comp="88" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="100" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="258"><net_src comp="106" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="268"><net_src comp="106" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="278"><net_src comp="108" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="292"><net_src comp="241" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="100" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="88" pin="0"/><net_sink comp="282" pin=4"/></net>

<net id="295"><net_src comp="88" pin="0"/><net_sink comp="282" pin=6"/></net>

<net id="296"><net_src comp="282" pin="8"/><net_sink comp="279" pin=0"/></net>

<net id="310"><net_src comp="252" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="106" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="214" pin="4"/><net_sink comp="300" pin=4"/></net>

<net id="326"><net_src comp="262" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="106" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="223" pin="4"/><net_sink comp="316" pin=4"/></net>

<net id="342"><net_src comp="272" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="108" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="232" pin="4"/><net_sink comp="332" pin=4"/></net>

<net id="354"><net_src comp="348" pin="4"/><net_sink comp="171" pin=8"/></net>

<net id="358"><net_src comp="78" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="359" pin="4"/><net_sink comp="171" pin=11"/></net>

<net id="376"><net_src comp="370" pin="4"/><net_sink comp="171" pin=8"/></net>

<net id="383"><net_src comp="90" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="158" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="42" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="92" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="391"><net_src comp="72" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="377" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="400"><net_src comp="2" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="4" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="409"><net_src comp="6" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="8" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="10" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="158" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="4" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="40" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="158" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="42" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="44" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="442"><net_src comp="428" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="12" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="158" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="48" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="50" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="454"><net_src comp="444" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="455"><net_src comp="444" pin="4"/><net_sink comp="300" pin=6"/></net>

<net id="462"><net_src comp="46" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="158" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="52" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="54" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="466"><net_src comp="456" pin="4"/><net_sink comp="223" pin=2"/></net>

<net id="467"><net_src comp="456" pin="4"/><net_sink comp="316" pin=6"/></net>

<net id="474"><net_src comp="56" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="158" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="58" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="60" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="478"><net_src comp="468" pin="4"/><net_sink comp="232" pin=2"/></net>

<net id="479"><net_src comp="468" pin="4"/><net_sink comp="332" pin=6"/></net>

<net id="484"><net_src comp="418" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="62" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="418" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="64" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="66" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="36" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="68" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="506"><net_src comp="492" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="70" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="418" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="72" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="74" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="76" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="468" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="78" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="444" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="80" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="534"><net_src comp="528" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="539"><net_src comp="456" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="80" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="535" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="546"><net_src comp="468" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="82" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="542" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="554"><net_src comp="508" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="84" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="86" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="561"><net_src comp="88" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="2" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="418" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="94" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="414" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="78" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="387" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="96" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="98" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="587"><net_src comp="100" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="2" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="406" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="80" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="595"><net_src comp="589" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="600"><net_src comp="410" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="80" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="602"><net_src comp="596" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="607"><net_src comp="414" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="82" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="609"><net_src comp="603" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="615"><net_src comp="387" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="102" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="104" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="622"><net_src comp="332" pin="8"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="10" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="316" pin="8"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="8" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="300" pin="8"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="6" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="645"><net_src comp="130" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="636" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="647"><net_src comp="392" pin="1"/><net_sink comp="639" pin=3"/></net>

<net id="655"><net_src comp="132" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="134" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="639" pin="4"/><net_sink comp="648" pin=2"/></net>

<net id="658"><net_src comp="114" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="659"><net_src comp="136" pin="0"/><net_sink comp="648" pin=4"/></net>

<net id="660"><net_src comp="648" pin="5"/><net_sink comp="164" pin=2"/></net>

<net id="664"><net_src comp="661" pin="1"/><net_sink comp="201" pin=4"/></net>

<net id="668"><net_src comp="12" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="171" pin=9"/></net>

<net id="673"><net_src comp="397" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="410" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="171" pin=10"/></net>

<net id="682"><net_src comp="414" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="687"><net_src comp="150" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="428" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="171" pin=9"/></net>

<net id="696"><net_src comp="444" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="702"><net_src comp="456" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="171" pin=10"/></net>

<net id="707"><net_src comp="468" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="171" pin=11"/></net>

<net id="713"><net_src comp="480" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="502" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="514" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="729"><net_src comp="549" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="734"><net_src comp="563" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="741"><net_src comp="575" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="746"><net_src comp="610" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="370" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_tx_meta_V | {}
	Port: lrh_state | {1 }
	Port: meta_op_code | {1 }
	Port: meta_local_vaddr_V | {1 }
	Port: meta_remote_vaddr_V | {1 }
	Port: meta_length_V | {1 }
	Port: meta_qpn_V | {1 }
	Port: tx_appMetaFifo_V_op_s | {2 }
	Port: tx_appMetaFifo_V_qpn | {2 }
	Port: tx_appMetaFifo_V_add | {2 }
	Port: tx_appMetaFifo_V_len | {2 }
	Port: tx_appMetaFifo_V_psn | {2 }
	Port: tx_appMetaFifo_V_val | {2 }
	Port: tx_appMetaFifo_V_isN | {2 }
	Port: tx_readReqAddr_push_1_1 | {2 }
	Port: tx_readReqAddr_push_s_2 | {2 }
	Port: tx_localMemCmdFifo_V | {2 }
 - Input state : 
	Port: local_req_handler : s_axis_tx_meta_V | {1 }
	Port: local_req_handler : lrh_state | {1 }
	Port: local_req_handler : meta_op_code | {1 }
	Port: local_req_handler : meta_local_vaddr_V | {1 }
	Port: local_req_handler : meta_remote_vaddr_V | {1 }
	Port: local_req_handler : meta_length_V | {1 }
	Port: local_req_handler : meta_qpn_V | {2 }
	Port: local_req_handler : tx_appMetaFifo_V_op_s | {}
	Port: local_req_handler : tx_appMetaFifo_V_qpn | {}
	Port: local_req_handler : tx_appMetaFifo_V_add | {}
	Port: local_req_handler : tx_appMetaFifo_V_len | {}
	Port: local_req_handler : tx_appMetaFifo_V_psn | {}
	Port: local_req_handler : tx_appMetaFifo_V_val | {}
	Port: local_req_handler : tx_appMetaFifo_V_isN | {}
	Port: local_req_handler : tx_readReqAddr_push_1_1 | {}
	Port: local_req_handler : tx_readReqAddr_push_s_2 | {}
	Port: local_req_handler : tx_localMemCmdFifo_V | {}
  - Chain level:
	State 1
		br_ln1880 : 1
		store_ln177 : 1
		store_ln177 : 1
		icmp_ln1905 : 1
		br_ln1905 : 2
		add_ln1905 : 1
		tmp_69 : 2
		icmp_ln1905_1 : 3
		br_ln1905 : 4
		icmp_ln1931 : 1
		writeOpcode_1 : 2
		icmp_ln895_2 : 1
		br_ln1933 : 2
		add_ln700_8 : 1
		add_ln700_9 : 1
		add_ln701_5 : 1
		select_ln1938 : 2
		meta_local_vaddr_V_n : 3
		meta_remote_vaddr_V_s : 3
		meta_length_V_new_0_s : 3
		icmp_ln1911 : 1
		br_ln1911 : 2
		icmp_ln895 : 1
		br_ln1963 : 2
		icmp_ln1973 : 1
		writeOpcode : 2
		add_ln700 : 1
		add_ln700_7 : 1
		add_ln701 : 1
		icmp_ln1969 : 1
		select_ln1969 : 2
		meta_local_vaddr_V_f : 1
		meta_local_vaddr_V_n_1 : 2
		meta_remote_vaddr_V_1 : 2
		meta_length_V_new_3_s : 2
		meta_local_vaddr_V_f_1 : 2
		meta_local_vaddr_V_n_2 : 4
		meta_remote_vaddr_V_2 : 4
		meta_length_V_new_4_s : 4
		br_ln0 : 3
		store_ln177 : 5
		store_ln177 : 5
		store_ln177 : 5
	State 2
		tmp_i : 1
		tmp_1 : 2
		write_ln1949 : 3
		write_ln1952 : 1
		write_ln1921 : 1
		write_ln1977 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         add_ln1905_fu_486        |    0    |    11   |
|          |        add_ln700_8_fu_528        |    0    |    55   |
|          |        add_ln700_9_fu_535        |    0    |    55   |
|    add   |        add_ln701_5_fu_542        |    0    |    39   |
|          |         add_ln700_fu_589         |    0    |    55   |
|          |        add_ln700_7_fu_596        |    0    |    55   |
|          |         add_ln701_fu_603         |    0    |    39   |
|----------|----------------------------------|---------|---------|
|          |            grp_fu_387            |    0    |    9    |
|          |        icmp_ln1905_fu_480        |    0    |    9    |
|          |       icmp_ln1905_1_fu_502       |    0    |    8    |
|   icmp   |        icmp_ln1931_fu_508        |    0    |    9    |
|          |        icmp_ln895_2_fu_522       |    0    |    20   |
|          |        icmp_ln1911_fu_563        |    0    |    9    |
|          |         icmp_ln895_fu_569        |    0    |    20   |
|----------|----------------------------------|---------|---------|
|          |       writeOpcode_1_fu_514       |    0    |    5    |
|  select  |       select_ln1938_fu_549       |    0    |    5    |
|          |        writeOpcode_fu_575        |    0    |    5    |
|          |       select_ln1969_fu_610       |    0    |    5    |
|----------|----------------------------------|---------|---------|
| nbreadreq|       tmp_nbreadreq_fu_150       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   read   | s_axis_tx_meta_V_rea_read_fu_158 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |     write_ln1949_write_fu_164    |    0    |    0    |
|   write  |         grp_write_fu_171         |    0    |    0    |
|          |     write_ln1921_write_fu_201    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            grp_fu_377            |    0    |    0    |
|          |        tmp_qpn_V_16_fu_428       |    0    |    0    |
|partselect|          laddr_V_fu_444          |    0    |    0    |
|          |        tmp_addr_V_2_fu_456       |    0    |    0    |
|          |       tmp_length_V_4_fu_468      |    0    |    0    |
|          |           tmp_69_fu_492          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |        trunc_ln177_fu_418        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |        tmp_addr_V_3_fu_636       |    0    |    0    |
|          |        tmp_value_V_fu_661        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           tmp_i_fu_639           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|  partset |           tmp_1_fu_648           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   413   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     icmp_ln1905_1_reg_714    |    1   |
|      icmp_ln1905_reg_710     |    1   |
|      icmp_ln1911_reg_731     |    1   |
|        laddr_V_reg_693       |   48   |
|      length_V_1_reg_679      |   32   |
|    lrh_state_load_reg_670    |    1   |
| meta_length_V_new_0_s_reg_229|   32   |
| meta_length_V_new_3_s_reg_269|   32   |
| meta_length_V_new_4_s_reg_329|   32   |
|meta_local_vaddr_V_f_1_reg_279|    1   |
| meta_local_vaddr_V_f_reg_238 |    1   |
|meta_local_vaddr_V_n_1_reg_249|   48   |
|meta_local_vaddr_V_n_2_reg_297|   48   |
| meta_local_vaddr_V_n_reg_211 |   48   |
| meta_remote_vaddr_V_1_reg_259|   48   |
| meta_remote_vaddr_V_2_reg_313|   48   |
| meta_remote_vaddr_V_s_reg_220|   48   |
|        raddr_V_reg_674       |   48   |
|            reg_392           |   16   |
|     select_ln1938_reg_726    |    5   |
|     select_ln1969_reg_743    |    5   |
|     tmp_addr_V_2_reg_699     |   48   |
|    tmp_length_V_4_reg_704    |   32   |
|     tmp_length_V_reg_355     |   32   |
|     tmp_op_code_3_reg_345    |    5   |
|      tmp_op_code_reg_367     |    5   |
|     tmp_qpn_V_16_reg_688     |   24   |
|          tmp_reg_684         |    1   |
|     writeOpcode_1_reg_718    |    5   |
|      writeOpcode_reg_738     |    5   |
+------------------------------+--------+
|             Total            |   701  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_171 |  p8  |   4  |   5  |   20   ||    15   |
| grp_write_fu_171 |  p9  |   2  |  24  |   48   ||    9    |
| grp_write_fu_171 |  p10 |   2  |  48  |   96   ||    9    |
| grp_write_fu_171 |  p11 |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   228  ||  2.6615 ||    42   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   413  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   42   |
|  Register |    -   |   701  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   701  |   455  |
+-----------+--------+--------+--------+
