 <html> 
  <head>
    <script type="text/javascript" src="file:///home/diego/EDA/Synopsys/lib/report/reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///home/diego/EDA/Synopsys/lib/report/reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="rev_1-menu" class="treeview" style="padding-left:0;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">proj_1 (rev_1)</b> 
         <ul rel="open" style="font-size:small;">
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#compilerReport38" target="srrFrame" title="Start of Compile">Compiler Report</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#mapperReport39" target="srrFrame" title="Synopsys Altera Technology Pre-mapping">Pre-mapping Report</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#mapperReport40" target="srrFrame" title="Clock Summary">Clock Summary</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#mapperReport41" target="srrFrame" title="Synopsys Altera Technology">Mapper Report</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#clockReport42" target="srrFrame" title="START OF CLOCK OPTIMIZATION REPORT">Clock Conversion</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#timingReport43" target="srrFrame" title="START OF TIMING REPORT">Timing Report</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#performanceSummary44" target="srrFrame" title="Performance Summary">Performance Summary</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#clockRelationships45" target="srrFrame" title="Clock Relationships">Clock Relationships</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#interfaceInfo46" target="srrFrame" title="Interface Information">Interface Information</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#clockReport47" target="srrFrame" title="Detailed Report">Detailed Report for Clock: sm_motor|c_state_derived_clock[2]</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#startingSlack48" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#endingSlack49" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#worstPaths50" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#clockReport51" target="srrFrame" title="Detailed Report">Detailed Report for Clock: sm_motor|c_state_derived_clock[3]</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#startingSlack52" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#endingSlack53" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#worstPaths54" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#clockReport55" target="srrFrame" title="Detailed Report">Detailed Report for Clock: sm_motor|clk</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#startingSlack56" target="srrFrame" title="Starting Points">Starting Points with Worst Slack</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#endingSlack57" target="srrFrame" title="Ending Points">Ending Points with Worst Slack</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#worstPaths58" target="srrFrame" title="Worst Path Information">Worst Path Information</a></b> </li>
<li><b><a href="file:///home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm#areaReport59" target="srrFrame" title="START OF AREA REPORT">Resource Utilization</a></b> </li>
         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("rev_1-menu")</script>

  </body>
 </html>