// Seed: 3002742050
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input id_5,
    input logic id_6
);
  logic id_7;
  always @(posedge id_1 or id_0 or negedge id_7) id_3[1'd0] <= id_5;
  assign id_7 = id_6;
endmodule
module module_1;
  assign id_3 = 1;
endmodule
