# Lab Assignments - Assembly Language & Verilog

This repository contains all the lab assignments from the course, featuring implementations in both Assembly Language and Verilog. Each lab is provided in a separate Word document, with both an Assembly Language version and a Verilog version included in each document.

## Lab Assignments Overview

Each lab assignment focuses on a specific topic related to assembly language programming and hardware description using Verilog. The assignments are designed to reinforce key concepts in low-level programming and digital system design.
