m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/image/image_processing/Robert/verilog/prj/simulation/modelsim
T_opt
!s110 1699003828
VjZj6jbDBDb>eIj<=z76kh3
04 9 4 work testbench fast 0
=1-e454e8339443-6544bdb3-4c-2a1c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2019.2;69
vMatrix_Generate_3x3_8Bit
Z2 !s110 1699003825
!i10b 1
!s100 CN@ohY4:g6aCjP]zWHHTI1
!s11b 2Xb5oO;1C7HMHEWT:T[:c2
IRdHWYPEZ88zczjoC0VeW32
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1699003446
8E:/image/image_processing/Robert/verilog/rtl/Matrix_Generate_3x3_8Bit.v
FE:/image/image_processing/Robert/verilog/rtl/Matrix_Generate_3x3_8Bit.v
L0 1
Z4 OL;L;2019.2;69
r1
!s85 0
31
Z5 !s108 1699003825.000000
!s107 E:/image/image_processing/Robert/verilog/rtl/Matrix_Generate_3x3_8Bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/image/image_processing/Robert/verilog/rtl|E:/image/image_processing/Robert/verilog/rtl/Matrix_Generate_3x3_8Bit.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 -vlog01compat -work work +incdir+E:/image/image_processing/Robert/verilog/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@matrix_@generate_3x3_8@bit
vrobert
R2
!i10b 1
!s100 RlAQHRz7:hTzTUSiKfYh10
!s11b SfBiLK?ICE@GdMg]0=b6i1
IRT7M:H=84o7?4:7`IFcED0
R3
R0
w1699003773
8E:/image/image_processing/Robert/verilog/rtl/robert.v
FE:/image/image_processing/Robert/verilog/rtl/robert.v
L0 1
R4
r1
!s85 0
31
R5
!s107 E:/image/image_processing/Robert/verilog/rtl/robert.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/image/image_processing/Robert/verilog/rtl|E:/image/image_processing/Robert/verilog/rtl/robert.v|
!i113 0
R6
R7
R1
vsqrt
Z8 !s110 1699003824
!i10b 1
!s100 dC?D@FDeV7WFASnSU_n7F1
!s11b 0eSj5S_4V8o1]K_<h1UKO3
IJ8LX<P7AKoP]azM[MXS9]0
R3
R0
w1694350116
8E:/image/image_processing/Robert/verilog/rtl/sqrt.v
FE:/image/image_processing/Robert/verilog/rtl/sqrt.v
L0 1
R4
r1
!s85 0
31
Z9 !s108 1699003824.000000
!s107 E:/image/image_processing/Robert/verilog/rtl/sqrt.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/image/image_processing/Robert/verilog/rtl|E:/image/image_processing/Robert/verilog/rtl/sqrt.v|
!i113 0
R6
R7
R1
vsync_fifo
R8
!i10b 1
!s100 Nn?H=IbZdN7AeUb^87UJ`0
!s11b ?2U;:Q<`_QUf10854Z7kB2
IbeP6V6`[7Q=[h@]62WCDG2
R3
R0
w1699003122
8E:/image/image_processing/Robert/verilog/rtl/sync_fifo.v
FE:/image/image_processing/Robert/verilog/rtl/sync_fifo.v
L0 1
R4
r1
!s85 0
31
R9
!s107 E:/image/image_processing/Robert/verilog/rtl/sync_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/image/image_processing/Robert/verilog/rtl|E:/image/image_processing/Robert/verilog/rtl/sync_fifo.v|
!i113 0
R6
R7
R1
vtestbench
DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
!s110 1699003826
!i10b 1
!s100 IJ2<aD[mnc3zGhk`oLE@b3
!s11b >b:;Hf3NiSU8BHcBX3jEf1
IHIUTi6IJbb50k9h^V6cDY0
R3
S1
R0
w1699000987
8E:/image/image_processing/Robert/verilog/prj/../sim/testbench.sv
FE:/image/image_processing/Robert/verilog/prj/../sim/testbench.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 E:/image/image_processing/Robert/verilog/prj/../sim/testbench.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+E:/image/image_processing/Robert/verilog/prj/../sim|E:/image/image_processing/Robert/verilog/prj/../sim/testbench.sv|
!i113 0
o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -sv -work work +incdir+E:/image/image_processing/Robert/verilog/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
