//
// Generated by Microsoft (R) HLSL Shader Compiler 10.1
//
//
// Note: shader requires additional functionality:
//       Tiled resources
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// tex                               texture    byte         r/o             t0      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// POSITION                 0   x           0     NONE     int   x   
//
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// SV_Target                0   xyzw        0   TARGET   float   xyzw
//
ps_5_0
dcl_globalFlags refactoringAllowed | skipOptimization
dcl_resource_raw t0
dcl_input_ps constant v0.x
dcl_output o0.xyzw
dcl_temps 4
itof r0.xyzw, l(0, 0, 0, 0)
mov r1.x, v0.x
bufinfo_indexable(raw_buffer)(mixed,mixed,mixed,mixed) r1.y, t0.yxzw
mov r1.y, r1.y
utof r2.xyzw, r1.yyyy
add r0.xyzw, r0.xyzw, r2.xyzw
ld_raw_indexable(raw_buffer)(mixed,mixed,mixed,mixed) r1.y, r1.x, t0.xxxx
utof r2.xyzw, r1.yyyy
add r0.xyzw, r0.xyzw, r2.xyzw
ld_raw_s_indexable(raw_buffer)(mixed,mixed,mixed,mixed) r2.x, r3.x, r1.x, t0.xxxx
check_access_fully_mapped r1.y, r3.x
utof r2.xyzw, r2.xxxx
add r0.xyzw, r0.xyzw, r2.xyzw
and r2.xyzw, r1.yyyy, l(0x3f800000, 0x3f800000, 0x3f800000, 0x3f800000)
add r0.xyzw, r0.xyzw, r2.xyzw
ld_raw_indexable(raw_buffer)(mixed,mixed,mixed,mixed) r1.y, r1.x, t0.xxxx
utof r1.yz, r1.yyyy
add r1.yz, r0.xxyx, r1.yyzy
ld_raw_s_indexable(raw_buffer)(mixed,mixed,mixed,mixed) r2.x, r3.x, r1.x, t0.xxxx
check_access_fully_mapped r1.w, r3.x
utof r2.xy, r2.xxxx
add r0.xy, r1.yzyy, r2.xyxx
and r2.xyzw, r1.wwww, l(0x3f800000, 0x3f800000, 0x3f800000, 0x3f800000)
add r0.xyzw, r0.xyzw, r2.xyzw
ld_raw_indexable(raw_buffer)(mixed,mixed,mixed,mixed) r1.yzw, r1.x, t0.xxyz
utof r1.yzw, r1.yyzw
add r1.yzw, r0.xxyz, r1.yyzw
ld_raw_s_indexable(raw_buffer)(mixed,mixed,mixed,mixed) r2.xyz, r3.x, r1.x, t0.xyzx
check_access_fully_mapped r2.w, r3.x
utof r2.xyz, r2.xyzx
add r0.xyz, r1.yzwy, r2.xyzx
and r2.xyzw, r2.wwww, l(0x3f800000, 0x3f800000, 0x3f800000, 0x3f800000)
add r0.xyzw, r0.xyzw, r2.xyzw
ld_raw_indexable(raw_buffer)(mixed,mixed,mixed,mixed) r2.xyzw, r1.x, t0.xyzw
utof r2.xyzw, r2.xyzw
add r0.xyzw, r0.xyzw, r2.xyzw
ld_raw_s_indexable(raw_buffer)(mixed,mixed,mixed,mixed) r1.xyzw, r2.x, r1.x, t0.xyzw
check_access_fully_mapped r2.x, r2.x
utof r1.xyzw, r1.xyzw
add r0.xyzw, r0.xyzw, r1.xyzw
and r1.xyzw, r2.xxxx, l(0x3f800000, 0x3f800000, 0x3f800000, 0x3f800000)
add r0.xyzw, r0.xyzw, r1.xyzw
mov o0.xyzw, r0.xyzw
ret 
// Approximately 44 instruction slots used
