Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu May 30 11:10:11 2024
| Host         : fasic-beast2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file cms_pix_28_fw_top_bd_wrapper_control_sets_placed.rpt
| Design       : cms_pix_28_fw_top_bd_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    57 |
|    Minimum number of control sets                        |    57 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    57 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     1 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           22 |
| No           | No                    | Yes                    |              42 |           10 |
| No           | Yes                   | No                     |              49 |           21 |
| Yes          | No                    | No                     |             237 |           58 |
| Yes          | No                    | Yes                    |              60 |           10 |
| Yes          | Yes                   | No                     |             225 |           68 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                                                                                            Enable Signal                                                                                                                                            |                                                                                                                 Set/Reset Signal                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                1 |              1 |         1.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                1 |              1 |         1.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                2 |              4 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                2 |              4 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                2 |              6 |         3.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                1 |              6 |         6.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |              6 |         1.50 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |        10.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |        10.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |         3.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                4 |             11 |         2.75 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |         6.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             12 |         6.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                5 |             13 |         2.60 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                7 |             15 |         2.14 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                4 |             16 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |             16 |         5.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                 |                3 |             25 |         8.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               15 |             30 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                 |                3 |             34 |        11.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                 |                3 |             34 |        11.33 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               16 |             48 |         3.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               15 |             48 |         3.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |               22 |             62 |         2.82 |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


