# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Modular_Reduction_tb_time_synth.v" \
"../../../../../Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" \

# Do not sort compile order
nosort
