# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1715 \
    name layer10_out_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_0_0_V \
    op interface \
    ports { layer10_out_0_0_V_address0 { O 6 vector } layer10_out_0_0_V_ce0 { O 1 bit } layer10_out_0_0_V_q0 { I 14 vector } layer10_out_0_0_V_address1 { O 6 vector } layer10_out_0_0_V_ce1 { O 1 bit } layer10_out_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1716 \
    name node_attr_1D_s_mat_0_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_0_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_0_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_0_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_we0 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_d0 { O 14 vector } node_attr_1D_s_mat_0_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_0_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_we1 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1717 \
    name layer10_out_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_1_0_V \
    op interface \
    ports { layer10_out_1_0_V_address0 { O 6 vector } layer10_out_1_0_V_ce0 { O 1 bit } layer10_out_1_0_V_q0 { I 14 vector } layer10_out_1_0_V_address1 { O 6 vector } layer10_out_1_0_V_ce1 { O 1 bit } layer10_out_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1718 \
    name node_attr_1D_s_mat_1_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_1_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_1_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_1_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_we0 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_d0 { O 14 vector } node_attr_1D_s_mat_1_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_1_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_we1 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1719 \
    name layer10_out_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_2_0_V \
    op interface \
    ports { layer10_out_2_0_V_address0 { O 6 vector } layer10_out_2_0_V_ce0 { O 1 bit } layer10_out_2_0_V_q0 { I 14 vector } layer10_out_2_0_V_address1 { O 6 vector } layer10_out_2_0_V_ce1 { O 1 bit } layer10_out_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1720 \
    name node_attr_1D_s_mat_2_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_2_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_2_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_2_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_we0 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_d0 { O 14 vector } node_attr_1D_s_mat_2_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_2_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_we1 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1721 \
    name node_attr_1D_s_mat_3_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_3_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_3_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_3_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_we0 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_d0 { O 14 vector } node_attr_1D_s_mat_3_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_3_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_we1 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1722 \
    name node_attr_1D_s_mat_4_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_4_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_4_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_4_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_we0 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_d0 { O 14 vector } node_attr_1D_s_mat_4_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_4_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_we1 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1723 \
    name node_attr_1D_s_mat_5_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_5_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_5_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_5_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_we0 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_d0 { O 14 vector } node_attr_1D_s_mat_5_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_5_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_we1 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1724 \
    name layer10_out_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_3_0_V \
    op interface \
    ports { layer10_out_3_0_V_address0 { O 6 vector } layer10_out_3_0_V_ce0 { O 1 bit } layer10_out_3_0_V_q0 { I 14 vector } layer10_out_3_0_V_address1 { O 6 vector } layer10_out_3_0_V_ce1 { O 1 bit } layer10_out_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1725 \
    name node_attr_1D_s_mat_6_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_6_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_6_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_6_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_we0 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_d0 { O 14 vector } node_attr_1D_s_mat_6_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_6_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_we1 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1726 \
    name layer10_out_4_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_4_0_V \
    op interface \
    ports { layer10_out_4_0_V_address0 { O 6 vector } layer10_out_4_0_V_ce0 { O 1 bit } layer10_out_4_0_V_q0 { I 14 vector } layer10_out_4_0_V_address1 { O 6 vector } layer10_out_4_0_V_ce1 { O 1 bit } layer10_out_4_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_4_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1727 \
    name node_attr_1D_s_mat_7_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_7_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_7_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_7_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_we0 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_d0 { O 14 vector } node_attr_1D_s_mat_7_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_7_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_we1 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1728 \
    name layer10_out_5_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_5_0_V \
    op interface \
    ports { layer10_out_5_0_V_address0 { O 6 vector } layer10_out_5_0_V_ce0 { O 1 bit } layer10_out_5_0_V_q0 { I 14 vector } layer10_out_5_0_V_address1 { O 6 vector } layer10_out_5_0_V_ce1 { O 1 bit } layer10_out_5_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_5_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1729 \
    name node_attr_1D_s_mat_8_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_8_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_8_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_8_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_we0 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_d0 { O 14 vector } node_attr_1D_s_mat_8_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_8_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_we1 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1730 \
    name layer10_out_6_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_6_0_V \
    op interface \
    ports { layer10_out_6_0_V_address0 { O 6 vector } layer10_out_6_0_V_ce0 { O 1 bit } layer10_out_6_0_V_q0 { I 14 vector } layer10_out_6_0_V_address1 { O 6 vector } layer10_out_6_0_V_ce1 { O 1 bit } layer10_out_6_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_6_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1731 \
    name node_attr_1D_s_mat_9_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_9_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_9_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_9_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_we0 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_d0 { O 14 vector } node_attr_1D_s_mat_9_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_9_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_we1 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1732 \
    name layer10_out_7_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_7_0_V \
    op interface \
    ports { layer10_out_7_0_V_address0 { O 6 vector } layer10_out_7_0_V_ce0 { O 1 bit } layer10_out_7_0_V_q0 { I 14 vector } layer10_out_7_0_V_address1 { O 6 vector } layer10_out_7_0_V_ce1 { O 1 bit } layer10_out_7_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_7_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1733 \
    name node_attr_1D_s_mat_10_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_10_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_10_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_10_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_we0 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_d0 { O 14 vector } node_attr_1D_s_mat_10_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_10_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_we1 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1734 \
    name layer10_out_8_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_8_0_V \
    op interface \
    ports { layer10_out_8_0_V_address0 { O 6 vector } layer10_out_8_0_V_ce0 { O 1 bit } layer10_out_8_0_V_q0 { I 14 vector } layer10_out_8_0_V_address1 { O 6 vector } layer10_out_8_0_V_ce1 { O 1 bit } layer10_out_8_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_8_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1735 \
    name node_attr_1D_s_mat_11_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_11_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_11_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_11_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_we0 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_d0 { O 14 vector } node_attr_1D_s_mat_11_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_11_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_we1 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1736 \
    name layer10_out_9_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_9_0_V \
    op interface \
    ports { layer10_out_9_0_V_address0 { O 6 vector } layer10_out_9_0_V_ce0 { O 1 bit } layer10_out_9_0_V_q0 { I 14 vector } layer10_out_9_0_V_address1 { O 6 vector } layer10_out_9_0_V_ce1 { O 1 bit } layer10_out_9_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_9_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1737 \
    name node_attr_1D_s_mat_12_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_12_0_0_V \
    op interface \
    ports { node_attr_1D_s_mat_12_0_0_V_address0 { O 6 vector } node_attr_1D_s_mat_12_0_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_we0 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_d0 { O 14 vector } node_attr_1D_s_mat_12_0_0_V_address1 { O 6 vector } node_attr_1D_s_mat_12_0_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_we1 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1738 \
    name node_attr_1D_r_mat_0_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_0_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_0_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_0_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_we0 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_d0 { O 14 vector } node_attr_1D_r_mat_0_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_0_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_we1 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1739 \
    name node_attr_1D_r_mat_1_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_1_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_1_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_1_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_we0 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_d0 { O 14 vector } node_attr_1D_r_mat_1_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_1_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_we1 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1740 \
    name node_attr_1D_r_mat_2_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_2_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_2_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_2_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_we0 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_d0 { O 14 vector } node_attr_1D_r_mat_2_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_2_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_we1 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1741 \
    name node_attr_1D_r_mat_3_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_3_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_3_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_3_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_we0 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_d0 { O 14 vector } node_attr_1D_r_mat_3_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_3_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_we1 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1742 \
    name node_attr_1D_r_mat_4_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_4_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_4_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_4_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_we0 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_d0 { O 14 vector } node_attr_1D_r_mat_4_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_4_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_we1 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1743 \
    name node_attr_1D_r_mat_5_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_5_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_5_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_5_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_we0 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_d0 { O 14 vector } node_attr_1D_r_mat_5_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_5_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_we1 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1744 \
    name node_attr_1D_r_mat_6_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_6_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_6_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_6_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_we0 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_d0 { O 14 vector } node_attr_1D_r_mat_6_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_6_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_we1 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1745 \
    name node_attr_1D_r_mat_7_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_7_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_7_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_7_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_we0 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_d0 { O 14 vector } node_attr_1D_r_mat_7_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_7_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_we1 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1746 \
    name node_attr_1D_r_mat_8_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_8_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_8_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_8_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_we0 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_d0 { O 14 vector } node_attr_1D_r_mat_8_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_8_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_we1 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1747 \
    name node_attr_1D_r_mat_9_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_9_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_9_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_9_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_we0 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_d0 { O 14 vector } node_attr_1D_r_mat_9_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_9_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_we1 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1748 \
    name node_attr_1D_r_mat_10_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_10_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_10_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_10_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_we0 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_d0 { O 14 vector } node_attr_1D_r_mat_10_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_10_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_we1 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1749 \
    name node_attr_1D_r_mat_11_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_11_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_11_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_11_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_we0 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_d0 { O 14 vector } node_attr_1D_r_mat_11_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_11_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_we1 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1750 \
    name layer10_out_10_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_10_0_V \
    op interface \
    ports { layer10_out_10_0_V_address0 { O 6 vector } layer10_out_10_0_V_ce0 { O 1 bit } layer10_out_10_0_V_q0 { I 14 vector } layer10_out_10_0_V_address1 { O 6 vector } layer10_out_10_0_V_ce1 { O 1 bit } layer10_out_10_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_10_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1751 \
    name node_attr_1D_r_mat_12_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_12_0_0_V \
    op interface \
    ports { node_attr_1D_r_mat_12_0_0_V_address0 { O 6 vector } node_attr_1D_r_mat_12_0_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_we0 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_d0 { O 14 vector } node_attr_1D_r_mat_12_0_0_V_address1 { O 6 vector } node_attr_1D_r_mat_12_0_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_we1 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1752 \
    name layer10_out_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_0_1_V \
    op interface \
    ports { layer10_out_0_1_V_address0 { O 6 vector } layer10_out_0_1_V_ce0 { O 1 bit } layer10_out_0_1_V_q0 { I 14 vector } layer10_out_0_1_V_address1 { O 6 vector } layer10_out_0_1_V_ce1 { O 1 bit } layer10_out_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1753 \
    name node_attr_1D_s_mat_0_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_0_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_0_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_0_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_we0 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_d0 { O 14 vector } node_attr_1D_s_mat_0_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_0_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_we1 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1754 \
    name layer10_out_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_1_1_V \
    op interface \
    ports { layer10_out_1_1_V_address0 { O 6 vector } layer10_out_1_1_V_ce0 { O 1 bit } layer10_out_1_1_V_q0 { I 14 vector } layer10_out_1_1_V_address1 { O 6 vector } layer10_out_1_1_V_ce1 { O 1 bit } layer10_out_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1755 \
    name node_attr_1D_s_mat_1_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_1_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_1_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_1_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_we0 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_d0 { O 14 vector } node_attr_1D_s_mat_1_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_1_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_we1 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1756 \
    name layer10_out_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_2_1_V \
    op interface \
    ports { layer10_out_2_1_V_address0 { O 6 vector } layer10_out_2_1_V_ce0 { O 1 bit } layer10_out_2_1_V_q0 { I 14 vector } layer10_out_2_1_V_address1 { O 6 vector } layer10_out_2_1_V_ce1 { O 1 bit } layer10_out_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1757 \
    name node_attr_1D_s_mat_2_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_2_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_2_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_2_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_we0 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_d0 { O 14 vector } node_attr_1D_s_mat_2_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_2_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_we1 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1758 \
    name node_attr_1D_s_mat_3_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_3_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_3_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_3_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_we0 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_d0 { O 14 vector } node_attr_1D_s_mat_3_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_3_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_we1 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1759 \
    name node_attr_1D_s_mat_4_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_4_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_4_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_4_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_we0 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_d0 { O 14 vector } node_attr_1D_s_mat_4_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_4_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_we1 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1760 \
    name node_attr_1D_s_mat_5_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_5_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_5_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_5_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_we0 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_d0 { O 14 vector } node_attr_1D_s_mat_5_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_5_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_we1 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1761 \
    name layer10_out_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_3_1_V \
    op interface \
    ports { layer10_out_3_1_V_address0 { O 6 vector } layer10_out_3_1_V_ce0 { O 1 bit } layer10_out_3_1_V_q0 { I 14 vector } layer10_out_3_1_V_address1 { O 6 vector } layer10_out_3_1_V_ce1 { O 1 bit } layer10_out_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1762 \
    name node_attr_1D_s_mat_6_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_6_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_6_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_6_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_we0 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_d0 { O 14 vector } node_attr_1D_s_mat_6_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_6_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_we1 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1763 \
    name layer10_out_4_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_4_1_V \
    op interface \
    ports { layer10_out_4_1_V_address0 { O 6 vector } layer10_out_4_1_V_ce0 { O 1 bit } layer10_out_4_1_V_q0 { I 14 vector } layer10_out_4_1_V_address1 { O 6 vector } layer10_out_4_1_V_ce1 { O 1 bit } layer10_out_4_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_4_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1764 \
    name node_attr_1D_s_mat_7_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_7_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_7_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_7_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_we0 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_d0 { O 14 vector } node_attr_1D_s_mat_7_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_7_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_we1 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1765 \
    name layer10_out_5_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_5_1_V \
    op interface \
    ports { layer10_out_5_1_V_address0 { O 6 vector } layer10_out_5_1_V_ce0 { O 1 bit } layer10_out_5_1_V_q0 { I 14 vector } layer10_out_5_1_V_address1 { O 6 vector } layer10_out_5_1_V_ce1 { O 1 bit } layer10_out_5_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_5_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1766 \
    name node_attr_1D_s_mat_8_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_8_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_8_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_8_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_we0 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_d0 { O 14 vector } node_attr_1D_s_mat_8_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_8_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_we1 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1767 \
    name layer10_out_6_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_6_1_V \
    op interface \
    ports { layer10_out_6_1_V_address0 { O 6 vector } layer10_out_6_1_V_ce0 { O 1 bit } layer10_out_6_1_V_q0 { I 14 vector } layer10_out_6_1_V_address1 { O 6 vector } layer10_out_6_1_V_ce1 { O 1 bit } layer10_out_6_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_6_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1768 \
    name node_attr_1D_s_mat_9_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_9_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_9_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_9_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_we0 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_d0 { O 14 vector } node_attr_1D_s_mat_9_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_9_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_we1 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1769 \
    name layer10_out_7_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_7_1_V \
    op interface \
    ports { layer10_out_7_1_V_address0 { O 6 vector } layer10_out_7_1_V_ce0 { O 1 bit } layer10_out_7_1_V_q0 { I 14 vector } layer10_out_7_1_V_address1 { O 6 vector } layer10_out_7_1_V_ce1 { O 1 bit } layer10_out_7_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_7_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1770 \
    name node_attr_1D_s_mat_10_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_10_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_10_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_10_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_we0 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_d0 { O 14 vector } node_attr_1D_s_mat_10_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_10_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_we1 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1771 \
    name layer10_out_8_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_8_1_V \
    op interface \
    ports { layer10_out_8_1_V_address0 { O 6 vector } layer10_out_8_1_V_ce0 { O 1 bit } layer10_out_8_1_V_q0 { I 14 vector } layer10_out_8_1_V_address1 { O 6 vector } layer10_out_8_1_V_ce1 { O 1 bit } layer10_out_8_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_8_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1772 \
    name node_attr_1D_s_mat_11_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_11_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_11_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_11_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_we0 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_d0 { O 14 vector } node_attr_1D_s_mat_11_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_11_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_we1 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1773 \
    name layer10_out_9_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_9_1_V \
    op interface \
    ports { layer10_out_9_1_V_address0 { O 6 vector } layer10_out_9_1_V_ce0 { O 1 bit } layer10_out_9_1_V_q0 { I 14 vector } layer10_out_9_1_V_address1 { O 6 vector } layer10_out_9_1_V_ce1 { O 1 bit } layer10_out_9_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_9_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1774 \
    name node_attr_1D_s_mat_12_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_12_1_0_V \
    op interface \
    ports { node_attr_1D_s_mat_12_1_0_V_address0 { O 6 vector } node_attr_1D_s_mat_12_1_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_we0 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_d0 { O 14 vector } node_attr_1D_s_mat_12_1_0_V_address1 { O 6 vector } node_attr_1D_s_mat_12_1_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_we1 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1775 \
    name node_attr_1D_r_mat_0_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_0_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_0_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_0_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_we0 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_d0 { O 14 vector } node_attr_1D_r_mat_0_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_0_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_we1 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1776 \
    name node_attr_1D_r_mat_1_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_1_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_1_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_1_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_we0 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_d0 { O 14 vector } node_attr_1D_r_mat_1_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_1_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_we1 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1777 \
    name node_attr_1D_r_mat_2_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_2_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_2_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_2_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_we0 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_d0 { O 14 vector } node_attr_1D_r_mat_2_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_2_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_we1 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1778 \
    name node_attr_1D_r_mat_3_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_3_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_3_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_3_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_we0 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_d0 { O 14 vector } node_attr_1D_r_mat_3_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_3_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_we1 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1779 \
    name node_attr_1D_r_mat_4_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_4_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_4_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_4_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_we0 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_d0 { O 14 vector } node_attr_1D_r_mat_4_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_4_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_we1 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1780 \
    name node_attr_1D_r_mat_5_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_5_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_5_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_5_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_we0 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_d0 { O 14 vector } node_attr_1D_r_mat_5_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_5_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_we1 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1781 \
    name node_attr_1D_r_mat_6_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_6_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_6_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_6_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_we0 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_d0 { O 14 vector } node_attr_1D_r_mat_6_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_6_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_we1 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1782 \
    name node_attr_1D_r_mat_7_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_7_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_7_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_7_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_we0 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_d0 { O 14 vector } node_attr_1D_r_mat_7_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_7_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_we1 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1783 \
    name node_attr_1D_r_mat_8_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_8_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_8_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_8_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_we0 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_d0 { O 14 vector } node_attr_1D_r_mat_8_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_8_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_we1 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1784 \
    name node_attr_1D_r_mat_9_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_9_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_9_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_9_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_we0 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_d0 { O 14 vector } node_attr_1D_r_mat_9_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_9_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_we1 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1785 \
    name node_attr_1D_r_mat_10_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_10_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_10_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_10_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_we0 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_d0 { O 14 vector } node_attr_1D_r_mat_10_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_10_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_we1 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1786 \
    name node_attr_1D_r_mat_11_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_11_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_11_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_11_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_we0 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_d0 { O 14 vector } node_attr_1D_r_mat_11_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_11_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_we1 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1787 \
    name layer10_out_10_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_10_1_V \
    op interface \
    ports { layer10_out_10_1_V_address0 { O 6 vector } layer10_out_10_1_V_ce0 { O 1 bit } layer10_out_10_1_V_q0 { I 14 vector } layer10_out_10_1_V_address1 { O 6 vector } layer10_out_10_1_V_ce1 { O 1 bit } layer10_out_10_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_10_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1788 \
    name node_attr_1D_r_mat_12_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_12_1_0_V \
    op interface \
    ports { node_attr_1D_r_mat_12_1_0_V_address0 { O 6 vector } node_attr_1D_r_mat_12_1_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_we0 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_d0 { O 14 vector } node_attr_1D_r_mat_12_1_0_V_address1 { O 6 vector } node_attr_1D_r_mat_12_1_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_we1 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1789 \
    name layer10_out_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_0_2_V \
    op interface \
    ports { layer10_out_0_2_V_address0 { O 6 vector } layer10_out_0_2_V_ce0 { O 1 bit } layer10_out_0_2_V_q0 { I 14 vector } layer10_out_0_2_V_address1 { O 6 vector } layer10_out_0_2_V_ce1 { O 1 bit } layer10_out_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1790 \
    name node_attr_1D_s_mat_0_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_0_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_0_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_0_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_we0 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_d0 { O 14 vector } node_attr_1D_s_mat_0_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_0_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_we1 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1791 \
    name layer10_out_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_1_2_V \
    op interface \
    ports { layer10_out_1_2_V_address0 { O 6 vector } layer10_out_1_2_V_ce0 { O 1 bit } layer10_out_1_2_V_q0 { I 14 vector } layer10_out_1_2_V_address1 { O 6 vector } layer10_out_1_2_V_ce1 { O 1 bit } layer10_out_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1792 \
    name node_attr_1D_s_mat_1_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_1_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_1_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_1_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_we0 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_d0 { O 14 vector } node_attr_1D_s_mat_1_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_1_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_we1 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1793 \
    name layer10_out_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_2_2_V \
    op interface \
    ports { layer10_out_2_2_V_address0 { O 6 vector } layer10_out_2_2_V_ce0 { O 1 bit } layer10_out_2_2_V_q0 { I 14 vector } layer10_out_2_2_V_address1 { O 6 vector } layer10_out_2_2_V_ce1 { O 1 bit } layer10_out_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1794 \
    name node_attr_1D_s_mat_2_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_2_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_2_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_2_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_we0 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_d0 { O 14 vector } node_attr_1D_s_mat_2_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_2_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_we1 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1795 \
    name node_attr_1D_s_mat_3_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_3_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_3_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_3_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_we0 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_d0 { O 14 vector } node_attr_1D_s_mat_3_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_3_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_we1 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1796 \
    name node_attr_1D_s_mat_4_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_4_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_4_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_4_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_we0 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_d0 { O 14 vector } node_attr_1D_s_mat_4_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_4_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_we1 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1797 \
    name node_attr_1D_s_mat_5_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_5_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_5_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_5_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_we0 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_d0 { O 14 vector } node_attr_1D_s_mat_5_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_5_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_we1 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1798 \
    name layer10_out_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_3_2_V \
    op interface \
    ports { layer10_out_3_2_V_address0 { O 6 vector } layer10_out_3_2_V_ce0 { O 1 bit } layer10_out_3_2_V_q0 { I 14 vector } layer10_out_3_2_V_address1 { O 6 vector } layer10_out_3_2_V_ce1 { O 1 bit } layer10_out_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1799 \
    name node_attr_1D_s_mat_6_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_6_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_6_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_6_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_we0 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_d0 { O 14 vector } node_attr_1D_s_mat_6_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_6_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_we1 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1800 \
    name layer10_out_4_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_4_2_V \
    op interface \
    ports { layer10_out_4_2_V_address0 { O 6 vector } layer10_out_4_2_V_ce0 { O 1 bit } layer10_out_4_2_V_q0 { I 14 vector } layer10_out_4_2_V_address1 { O 6 vector } layer10_out_4_2_V_ce1 { O 1 bit } layer10_out_4_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_4_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1801 \
    name node_attr_1D_s_mat_7_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_7_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_7_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_7_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_we0 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_d0 { O 14 vector } node_attr_1D_s_mat_7_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_7_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_we1 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1802 \
    name layer10_out_5_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_5_2_V \
    op interface \
    ports { layer10_out_5_2_V_address0 { O 6 vector } layer10_out_5_2_V_ce0 { O 1 bit } layer10_out_5_2_V_q0 { I 14 vector } layer10_out_5_2_V_address1 { O 6 vector } layer10_out_5_2_V_ce1 { O 1 bit } layer10_out_5_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_5_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1803 \
    name node_attr_1D_s_mat_8_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_8_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_8_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_8_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_we0 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_d0 { O 14 vector } node_attr_1D_s_mat_8_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_8_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_we1 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1804 \
    name layer10_out_6_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_6_2_V \
    op interface \
    ports { layer10_out_6_2_V_address0 { O 6 vector } layer10_out_6_2_V_ce0 { O 1 bit } layer10_out_6_2_V_q0 { I 14 vector } layer10_out_6_2_V_address1 { O 6 vector } layer10_out_6_2_V_ce1 { O 1 bit } layer10_out_6_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_6_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1805 \
    name node_attr_1D_s_mat_9_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_9_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_9_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_9_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_we0 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_d0 { O 14 vector } node_attr_1D_s_mat_9_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_9_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_we1 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1806 \
    name layer10_out_7_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_7_2_V \
    op interface \
    ports { layer10_out_7_2_V_address0 { O 6 vector } layer10_out_7_2_V_ce0 { O 1 bit } layer10_out_7_2_V_q0 { I 14 vector } layer10_out_7_2_V_address1 { O 6 vector } layer10_out_7_2_V_ce1 { O 1 bit } layer10_out_7_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_7_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1807 \
    name node_attr_1D_s_mat_10_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_10_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_10_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_10_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_we0 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_d0 { O 14 vector } node_attr_1D_s_mat_10_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_10_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_we1 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1808 \
    name layer10_out_8_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_8_2_V \
    op interface \
    ports { layer10_out_8_2_V_address0 { O 6 vector } layer10_out_8_2_V_ce0 { O 1 bit } layer10_out_8_2_V_q0 { I 14 vector } layer10_out_8_2_V_address1 { O 6 vector } layer10_out_8_2_V_ce1 { O 1 bit } layer10_out_8_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_8_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1809 \
    name node_attr_1D_s_mat_11_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_11_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_11_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_11_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_we0 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_d0 { O 14 vector } node_attr_1D_s_mat_11_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_11_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_we1 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1810 \
    name layer10_out_9_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_9_2_V \
    op interface \
    ports { layer10_out_9_2_V_address0 { O 6 vector } layer10_out_9_2_V_ce0 { O 1 bit } layer10_out_9_2_V_q0 { I 14 vector } layer10_out_9_2_V_address1 { O 6 vector } layer10_out_9_2_V_ce1 { O 1 bit } layer10_out_9_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_9_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1811 \
    name node_attr_1D_s_mat_12_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_12_2_0_V \
    op interface \
    ports { node_attr_1D_s_mat_12_2_0_V_address0 { O 6 vector } node_attr_1D_s_mat_12_2_0_V_ce0 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_we0 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_d0 { O 14 vector } node_attr_1D_s_mat_12_2_0_V_address1 { O 6 vector } node_attr_1D_s_mat_12_2_0_V_ce1 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_we1 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1812 \
    name node_attr_1D_r_mat_0_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_0_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_0_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_0_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_we0 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_d0 { O 14 vector } node_attr_1D_r_mat_0_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_0_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_we1 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1813 \
    name node_attr_1D_r_mat_1_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_1_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_1_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_1_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_we0 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_d0 { O 14 vector } node_attr_1D_r_mat_1_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_1_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_we1 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1814 \
    name node_attr_1D_r_mat_2_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_2_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_2_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_2_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_we0 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_d0 { O 14 vector } node_attr_1D_r_mat_2_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_2_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_we1 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1815 \
    name node_attr_1D_r_mat_3_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_3_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_3_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_3_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_we0 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_d0 { O 14 vector } node_attr_1D_r_mat_3_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_3_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_we1 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1816 \
    name node_attr_1D_r_mat_4_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_4_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_4_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_4_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_we0 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_d0 { O 14 vector } node_attr_1D_r_mat_4_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_4_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_we1 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1817 \
    name node_attr_1D_r_mat_5_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_5_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_5_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_5_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_we0 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_d0 { O 14 vector } node_attr_1D_r_mat_5_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_5_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_we1 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1818 \
    name node_attr_1D_r_mat_6_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_6_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_6_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_6_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_we0 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_d0 { O 14 vector } node_attr_1D_r_mat_6_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_6_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_we1 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1819 \
    name node_attr_1D_r_mat_7_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_7_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_7_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_7_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_we0 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_d0 { O 14 vector } node_attr_1D_r_mat_7_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_7_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_we1 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1820 \
    name node_attr_1D_r_mat_8_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_8_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_8_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_8_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_we0 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_d0 { O 14 vector } node_attr_1D_r_mat_8_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_8_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_we1 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1821 \
    name node_attr_1D_r_mat_9_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_9_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_9_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_9_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_we0 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_d0 { O 14 vector } node_attr_1D_r_mat_9_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_9_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_we1 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1822 \
    name node_attr_1D_r_mat_10_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_10_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_10_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_10_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_we0 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_d0 { O 14 vector } node_attr_1D_r_mat_10_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_10_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_we1 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1823 \
    name node_attr_1D_r_mat_11_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_11_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_11_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_11_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_we0 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_d0 { O 14 vector } node_attr_1D_r_mat_11_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_11_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_we1 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1824 \
    name layer10_out_10_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename layer10_out_10_2_V \
    op interface \
    ports { layer10_out_10_2_V_address0 { O 6 vector } layer10_out_10_2_V_ce0 { O 1 bit } layer10_out_10_2_V_q0 { I 14 vector } layer10_out_10_2_V_address1 { O 6 vector } layer10_out_10_2_V_ce1 { O 1 bit } layer10_out_10_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer10_out_10_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1825 \
    name node_attr_1D_r_mat_12_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_12_2_0_V \
    op interface \
    ports { node_attr_1D_r_mat_12_2_0_V_address0 { O 6 vector } node_attr_1D_r_mat_12_2_0_V_ce0 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_we0 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_d0 { O 14 vector } node_attr_1D_r_mat_12_2_0_V_address1 { O 6 vector } node_attr_1D_r_mat_12_2_0_V_ce1 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_we1 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_2_0_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


