# 1
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package instr_register_pkg
# -- Compiling module instr_register
# -- Importing package instr_register_pkg
# -- Compiling package instr_register_test_sv_unit
# -- Importing package instr_register_pkg
# -- Compiling module instr_register_test
# -- Compiling interface tb_ifc
# -- Compiling module top
# 
# Top level modules:
# 	top
# vsim +notimingchecks +code=bcesft +nowarnTSCALE -coverage -sva -quiet -sv_seed 343223 -novopt top 
# Refreshing D:\Laborator TSC\lab2_02\sim\work.instr_register_pkg
# Refreshing D:\Laborator TSC\lab2_02\sim\work.top
# Refreshing D:\Laborator TSC\lab2_02\sim\work.tb_ifc
# Refreshing D:\Laborator TSC\lab2_02\sim\work.instr_register_test_sv_unit
# Refreshing D:\Laborator TSC\lab2_02\sim\work.instr_register_test
# Refreshing D:\Laborator TSC\lab2_02\sim\work.instr_register
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(24): Clocking block output #parent#.interfata_lab1.cb.opcode is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(15): Clocking block output #parent#.interfata_lab1.cb.operand_a is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(20): Clocking block output #parent#.interfata_lab1.cb.operand_b is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(24): Clocking block output #parent#.interfata_lab1.cb.opcode is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(15): Clocking block output #parent#.interfata_lab1.cb.operand_a is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(20): Clocking block output #parent#.interfata_lab1.cb.operand_b is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(110): Clocking block output interfata_lab1.cb.opcode is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(111): Clocking block output interfata_lab1.cb.operand_a is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(112): Clocking block output interfata_lab1.cb.operand_b is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(109): Clocking block output interfata_lab1.cb.write_pointer is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(117): Clocking block output interfata_lab1.cb.read_pointer is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# 
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# ***  FIRST HEADER *****************************************
# 
# Reseting the instruction register...
# 
# Writing values to register stack...
# Writing to register location 0: 
#   opcode = 4 (SUB)
#   operand_a = -2
#   operand_b = 14
# 
#  Print transaction, time: 20 ns 
# Writing to register location 1: 
#   opcode = 4 (SUB)
#   operand_a = 13
#   operand_b = 1
# 
#  Print transaction, time: 30 ns 
# Writing to register location 2: 
#   opcode = 7 (MOD)
#   operand_a = -6
#   operand_b = 2
# 
#  Print transaction, time: 40 ns 
# Writing to register location 3: 
#   opcode = 4 (SUB)
#   operand_a = -7
#   operand_b = 10
# 
#  Print transaction, time: 50 ns 
# Writing to register location 4: 
#   opcode = 5 (MULT)
#   operand_a = -9
#   operand_b = 7
# 
#  Print transaction, time: 60 ns 
# 
# Reading back the same register locations written...
# Read from register location 0: 
#   opcode = 4 (SUB)
#   operand_a = -2
#   operand_b = 14
#   result = -16
# 
# Read from register location 1: 
#   opcode = 4 (SUB)
#   operand_a = 13
#   operand_b = 1
#   result = 12
# 
# Read from register location 2: 
#   opcode = 7 (MOD)
#   operand_a = -6
#   operand_b = 2
#   result = 0
# 
# Read from register location 3: 
#   opcode = 4 (SUB)
#   operand_a = -7
#   operand_b = 10
#   result = -17
# 
# Read from register location 4: 
#   opcode = 5 (MULT)
#   operand_a = -9
#   operand_b = 7
#   result = -63
# 
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# ** Note: $finish    : ../lab01_testbench-interface/instr_register_test.sv(84)
#    Time: 120 ps  Iteration: 2  Instance: /top/test
# 1
# Break in Task run at ../lab01_testbench-interface/instr_register_test.sv line 84
# Simulation Breakpoint: 1
# Break in Task run at ../lab01_testbench-interface/instr_register_test.sv line 84
# MACRO ./run.do PAUSED at line 49
