Warning: Optran step size potentially too large.
Note: Starting spice3 gmin stepping
Note: spice3 gmin stepping completed
******
** ngspice-42 : Circuit level simulation program
** Compiled with Sparse Direct Linear Solver
** The U. C. Berkeley CAD Group
** Copyright 1985-1994, Regents of the University of California.
** Copyright 2001-2023, The ngspice team.
** Please get your ngspice manual from https://ngspice.sourceforge.io/docs.html
** Please file your bug-reports at http://ngspice.sourceforge.net/bugrep.html
** Creation Date: Sun Jan 14 17:52:39 UTC 2024
******

Note: No compatibility mode selected!


Circuit: cicsimgen tran


Note: No compatibility mode selected!

Reducing trtol to 1 for xspice 'A' devices
Doing analysis at TEMP = 40.000000 and TNOM = 27.000000


Instance: adut   Message: Failed to load simulation binary. Try setting LD_LIBRARY_PATH.

Instance: adut   Message: ../../verilog/temp_to_digital.so: cannot open shared object file: No such file or directory
 Reference value :  0.00000e+00
No. of Data Rows : 2020
binary raw file "tran_SchGtAssThVl.raw"
[?2004hngspice 26 -> exit
[?2004lngspice-42 done
