{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541991600794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541991600794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 01:00:00 2018 " "Processing started: Mon Nov 12 01:00:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541991600794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541991600794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off operational_unit -c operational_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off operational_unit -c operational_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541991600795 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541991601950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/packages/log_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/packages/log_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log_package " "Found design unit 1: log_package" {  } { { "../common/packages/log_package.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/packages/log_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602408 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 log_package-body " "Found design unit 2: log_package-body" {  } { { "../common/packages/log_package.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/packages/log_package.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/superb_pwm/superb_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/superb_pwm/superb_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 superb_pwm-behavioral " "Found design unit 1: superb_pwm-behavioral" {  } { { "../common/superb_pwm/superb_pwm.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/superb_pwm/superb_pwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602412 ""} { "Info" "ISGN_ENTITY_NAME" "1 superb_pwm " "Found entity 1: superb_pwm" {  } { { "../common/superb_pwm/superb_pwm.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/superb_pwm/superb_pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_trigger_counter-behavioral " "Found design unit 1: n_trigger_counter-behavioral" {  } { { "../common/n_trigger_counter/n_trigger_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602415 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_trigger_counter " "Found entity 1: n_trigger_counter" {  } { { "../common/n_trigger_counter/n_trigger_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_register/n_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_register/n_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_register-behavioral " "Found design unit 1: n_register-behavioral" {  } { { "../common/n_register/n_register.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_register/n_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602418 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_register " "Found entity 1: n_register" {  } { { "../common/n_register/n_register.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_register/n_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_mux/mux_n_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_mux/mux_n_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_n_1-behavioral " "Found design unit 1: mux_n_1-behavioral" {  } { { "../common/n_mux/mux_n_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_mux/mux_n_1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602420 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_n_1 " "Found entity 1: mux_n_1" {  } { { "../common/n_mux/mux_n_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_mux/mux_n_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_counter/n_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_counter/n_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_counter-behavioral " "Found design unit 1: n_counter-behavioral" {  } { { "../common/n_counter/n_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_counter/n_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602423 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_counter " "Found entity 1: n_counter" {  } { { "../common/n_counter/n_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_counter/n_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_adder_sub-behavioral " "Found design unit 1: n_adder_sub-behavioral" {  } { { "../common/n_adder_sub/n_adder_sub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602425 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_adder_sub " "Found entity 1: n_adder_sub" {  } { { "../common/n_adder_sub/n_adder_sub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/int2fp/int2fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/int2fp/int2fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int2fp-behavioral " "Found design unit 1: int2fp-behavioral" {  } { { "../common/int2fp/int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/int2fp.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602427 ""} { "Info" "ISGN_ENTITY_NAME" "1 int2fp " "Found entity 1: int2fp" {  } { { "../common/int2fp/int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/int2fp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/int2fp/alt_int2fp.vhd 24 12 " "Found 24 design units, including 12 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/int2fp/alt_int2fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_int2fp_altbarrel_shift_brf-RTL " "Found design unit 1: alt_int2fp_altbarrel_shift_brf-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_int2fp_altpriority_encoder_3e8-RTL " "Found design unit 2: alt_int2fp_altpriority_encoder_3e8-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 371 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_int2fp_altpriority_encoder_6e8-RTL " "Found design unit 3: alt_int2fp_altpriority_encoder_6e8-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 393 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_int2fp_altpriority_encoder_be8-RTL " "Found design unit 4: alt_int2fp_altpriority_encoder_be8-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 447 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alt_int2fp_altpriority_encoder_rf8-RTL " "Found design unit 5: alt_int2fp_altpriority_encoder_rf8-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 507 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alt_int2fp_altpriority_encoder_3v7-RTL " "Found design unit 6: alt_int2fp_altpriority_encoder_3v7-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 582 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_int2fp_altpriority_encoder_6v7-RTL " "Found design unit 7: alt_int2fp_altpriority_encoder_6v7-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 602 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_int2fp_altpriority_encoder_bv7-RTL " "Found design unit 8: alt_int2fp_altpriority_encoder_bv7-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 659 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alt_int2fp_altpriority_encoder_r08-RTL " "Found design unit 9: alt_int2fp_altpriority_encoder_r08-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 722 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alt_int2fp_altpriority_encoder_qb6-RTL " "Found design unit 10: alt_int2fp_altpriority_encoder_qb6-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alt_int2fp_altfp_convert_hvn-RTL " "Found design unit 11: alt_int2fp_altfp_convert_hvn-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 854 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 alt_int2fp-RTL " "Found design unit 12: alt_int2fp-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1450 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_int2fp_altbarrel_shift_brf " "Found entity 1: alt_int2fp_altbarrel_shift_brf" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_int2fp_altpriority_encoder_3e8 " "Found entity 2: alt_int2fp_altpriority_encoder_3e8" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_int2fp_altpriority_encoder_6e8 " "Found entity 3: alt_int2fp_altpriority_encoder_6e8" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_int2fp_altpriority_encoder_be8 " "Found entity 4: alt_int2fp_altpriority_encoder_be8" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_int2fp_altpriority_encoder_rf8 " "Found entity 5: alt_int2fp_altpriority_encoder_rf8" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_int2fp_altpriority_encoder_3v7 " "Found entity 6: alt_int2fp_altpriority_encoder_3v7" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_int2fp_altpriority_encoder_6v7 " "Found entity 7: alt_int2fp_altpriority_encoder_6v7" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_int2fp_altpriority_encoder_bv7 " "Found entity 8: alt_int2fp_altpriority_encoder_bv7" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_int2fp_altpriority_encoder_r08 " "Found entity 9: alt_int2fp_altpriority_encoder_r08" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 714 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_int2fp_altpriority_encoder_qb6 " "Found entity 10: alt_int2fp_altpriority_encoder_qb6" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_int2fp_altfp_convert_hvn " "Found entity 11: alt_int2fp_altfp_convert_hvn" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_int2fp " "Found entity 12: alt_int2fp" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fpsum/fpsum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fpsum/fpsum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpsum-behavioral " "Found design unit 1: fpsum-behavioral" {  } { { "../common/fpsum/fpsum.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/fpsum.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602486 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpsum " "Found entity 1: fpsum" {  } { { "../common/fpsum/fpsum.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/fpsum.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fpsum/alt_fpaddsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fpaddsub_altbarrel_shift_h0e-RTL " "Found design unit 1: alt_fpaddsub_altbarrel_shift_h0e-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fpaddsub_altbarrel_shift_6hb-RTL " "Found design unit 2: alt_fpaddsub_altbarrel_shift_6hb-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_fpaddsub_altpriority_encoder_3e8-RTL " "Found design unit 3: alt_fpaddsub_altpriority_encoder_3e8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_fpaddsub_altpriority_encoder_6e8-RTL " "Found design unit 4: alt_fpaddsub_altpriority_encoder_6e8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alt_fpaddsub_altpriority_encoder_be8-RTL " "Found design unit 5: alt_fpaddsub_altpriority_encoder_be8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alt_fpaddsub_altpriority_encoder_3v7-RTL " "Found design unit 6: alt_fpaddsub_altpriority_encoder_3v7-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_fpaddsub_altpriority_encoder_6v7-RTL " "Found design unit 7: alt_fpaddsub_altpriority_encoder_6v7-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_fpaddsub_altpriority_encoder_bv7-RTL " "Found design unit 8: alt_fpaddsub_altpriority_encoder_bv7-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alt_fpaddsub_altpriority_encoder_r08-RTL " "Found design unit 9: alt_fpaddsub_altpriority_encoder_r08-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alt_fpaddsub_altpriority_encoder_rf8-RTL " "Found design unit 10: alt_fpaddsub_altpriority_encoder_rf8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alt_fpaddsub_altpriority_encoder_qb6-RTL " "Found design unit 11: alt_fpaddsub_altpriority_encoder_qb6-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 alt_fpaddsub_altpriority_encoder_nh8-RTL " "Found design unit 12: alt_fpaddsub_altpriority_encoder_nh8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 alt_fpaddsub_altpriority_encoder_qh8-RTL " "Found design unit 13: alt_fpaddsub_altpriority_encoder_qh8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 alt_fpaddsub_altpriority_encoder_vh8-RTL " "Found design unit 14: alt_fpaddsub_altpriority_encoder_vh8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 alt_fpaddsub_altpriority_encoder_fj8-RTL " "Found design unit 15: alt_fpaddsub_altpriority_encoder_fj8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 alt_fpaddsub_altpriority_encoder_n28-RTL " "Found design unit 16: alt_fpaddsub_altpriority_encoder_n28-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 alt_fpaddsub_altpriority_encoder_q28-RTL " "Found design unit 17: alt_fpaddsub_altpriority_encoder_q28-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 alt_fpaddsub_altpriority_encoder_v28-RTL " "Found design unit 18: alt_fpaddsub_altpriority_encoder_v28-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 alt_fpaddsub_altpriority_encoder_f48-RTL " "Found design unit 19: alt_fpaddsub_altpriority_encoder_f48-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 alt_fpaddsub_altpriority_encoder_e48-RTL " "Found design unit 20: alt_fpaddsub_altpriority_encoder_e48-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 alt_fpaddsub_altfp_add_sub_n1o-RTL " "Found design unit 21: alt_fpaddsub_altfp_add_sub_n1o-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1552 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 alt_fpaddsub-RTL " "Found design unit 22: alt_fpaddsub-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4929 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fpaddsub_altbarrel_shift_h0e " "Found entity 1: alt_fpaddsub_altbarrel_shift_h0e" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fpaddsub_altbarrel_shift_6hb " "Found entity 2: alt_fpaddsub_altbarrel_shift_6hb" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_fpaddsub_altpriority_encoder_3e8 " "Found entity 3: alt_fpaddsub_altpriority_encoder_3e8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_fpaddsub_altpriority_encoder_6e8 " "Found entity 4: alt_fpaddsub_altpriority_encoder_6e8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_fpaddsub_altpriority_encoder_be8 " "Found entity 5: alt_fpaddsub_altpriority_encoder_be8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_fpaddsub_altpriority_encoder_3v7 " "Found entity 6: alt_fpaddsub_altpriority_encoder_3v7" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_fpaddsub_altpriority_encoder_6v7 " "Found entity 7: alt_fpaddsub_altpriority_encoder_6v7" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_fpaddsub_altpriority_encoder_bv7 " "Found entity 8: alt_fpaddsub_altpriority_encoder_bv7" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_fpaddsub_altpriority_encoder_r08 " "Found entity 9: alt_fpaddsub_altpriority_encoder_r08" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_fpaddsub_altpriority_encoder_rf8 " "Found entity 10: alt_fpaddsub_altpriority_encoder_rf8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_fpaddsub_altpriority_encoder_qb6 " "Found entity 11: alt_fpaddsub_altpriority_encoder_qb6" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_fpaddsub_altpriority_encoder_nh8 " "Found entity 12: alt_fpaddsub_altpriority_encoder_nh8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "13 alt_fpaddsub_altpriority_encoder_qh8 " "Found entity 13: alt_fpaddsub_altpriority_encoder_qh8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "14 alt_fpaddsub_altpriority_encoder_vh8 " "Found entity 14: alt_fpaddsub_altpriority_encoder_vh8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "15 alt_fpaddsub_altpriority_encoder_fj8 " "Found entity 15: alt_fpaddsub_altpriority_encoder_fj8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "16 alt_fpaddsub_altpriority_encoder_n28 " "Found entity 16: alt_fpaddsub_altpriority_encoder_n28" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "17 alt_fpaddsub_altpriority_encoder_q28 " "Found entity 17: alt_fpaddsub_altpriority_encoder_q28" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "18 alt_fpaddsub_altpriority_encoder_v28 " "Found entity 18: alt_fpaddsub_altpriority_encoder_v28" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "19 alt_fpaddsub_altpriority_encoder_f48 " "Found entity 19: alt_fpaddsub_altpriority_encoder_f48" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "20 alt_fpaddsub_altpriority_encoder_e48 " "Found entity 20: alt_fpaddsub_altpriority_encoder_e48" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "21 alt_fpaddsub_altfp_add_sub_n1o " "Found entity 21: alt_fpaddsub_altfp_add_sub_n1o" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""} { "Info" "ISGN_ENTITY_NAME" "22 alt_fpaddsub " "Found entity 22: alt_fpaddsub" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fpmult/fpmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fpmult/fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpmult-behavioral " "Found design unit 1: fpmult-behavioral" {  } { { "../common/fpmult/fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/fpmult.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602579 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpmult " "Found entity 1: fpmult" {  } { { "../common/fpmult/fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/fpmult.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fpmult/alt_fpmult.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fpmult/alt_fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fpmult_altfp_mult_0gr-RTL " "Found design unit 1: alt_fpmult_altfp_mult_0gr-RTL" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602631 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fpmult-RTL " "Found design unit 2: alt_fpmult-RTL" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1498 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602631 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fpmult_altfp_mult_0gr " "Found entity 1: alt_fpmult_altfp_mult_0gr" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602631 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fpmult " "Found entity 2: alt_fpmult" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fp2int/fp2int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fp2int/fp2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp2int-behavioral " "Found design unit 1: fp2int-behavioral" {  } { { "../common/fp2int/fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602634 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp2int " "Found entity 1: fp2int" {  } { { "../common/fp2int/fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fp2int/alt_fp2int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fp2int/alt_fp2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fp2int_altbarrel_shift_arf-RTL " "Found design unit 1: alt_fp2int_altbarrel_shift_arf-RTL" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602683 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fp2int_altfp_convert_04q-RTL " "Found design unit 2: alt_fp2int_altfp_convert_04q-RTL" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 359 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602683 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_fp2int-RTL " "Found design unit 3: alt_fp2int-RTL" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1743 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602683 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fp2int_altbarrel_shift_arf " "Found entity 1: alt_fp2int_altbarrel_shift_arf" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602683 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fp2int_altfp_convert_04q " "Found entity 2: alt_fp2int_altfp_convert_04q" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602683 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_fp2int " "Found entity 3: alt_fp2int" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operational_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operational_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operational_unit-behavioral " "Found design unit 1: operational_unit-behavioral" {  } { { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602687 ""} { "Info" "ISGN_ENTITY_NAME" "1 operational_unit " "Found entity 1: operational_unit" {  } { { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_operational_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_operational_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_operational_unit-behavioral " "Found design unit 1: tb_operational_unit-behavioral" {  } { { "tb_operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/tb_operational_unit.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602690 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_operational_unit " "Found entity 1: tb_operational_unit" {  } { { "tb_operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/tb_operational_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991602690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991602690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "operational_unit " "Elaborating entity \"operational_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541991603010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_counter n_counter:encoder_pps_counter " "Elaborating entity \"n_counter\" for hierarchy \"n_counter:encoder_pps_counter\"" {  } { { "operational_unit.vhd" "encoder_pps_counter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_register n_register:reg_current_pps " "Elaborating entity \"n_register\" for hierarchy \"n_register:reg_current_pps\"" {  } { { "operational_unit.vhd" "reg_current_pps" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2fp int2fp:encoder_pps_conversion " "Elaborating entity \"int2fp\" for hierarchy \"int2fp:encoder_pps_conversion\"" {  } { { "operational_unit.vhd" "encoder_pps_conversion" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst " "Elaborating entity \"alt_int2fp\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\"" {  } { { "../common/int2fp/int2fp.vhd" "alt_int2fp_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/int2fp.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altfp_convert_hvn int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component " "Elaborating entity \"alt_int2fp_altfp_convert_hvn\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "alt_int2fp_altfp_convert_hvn_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altbarrel_shift_brf int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altbarrel_shift_brf:altbarrel_shift5 " "Elaborating entity \"alt_int2fp_altbarrel_shift_brf\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altbarrel_shift_brf:altbarrel_shift5\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altbarrel_shift5" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_qb6 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"alt_int2fp_altpriority_encoder_qb6\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder2" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_rf8 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"alt_int2fp_altpriority_encoder_rf8\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder10" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_be8 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"alt_int2fp_altpriority_encoder_be8\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder11" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_6e8 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"alt_int2fp_altpriority_encoder_6e8\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder13" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_3e8 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13\|alt_int2fp_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"alt_int2fp_altpriority_encoder_3e8\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13\|alt_int2fp_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder15" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_r08 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"alt_int2fp_altpriority_encoder_r08\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder9" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_bv7 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"alt_int2fp_altpriority_encoder_bv7\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder17" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_6v7 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"alt_int2fp_altpriority_encoder_6v7\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder19" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_3v7 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19\|alt_int2fp_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"alt_int2fp_altpriority_encoder_3v7\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19\|alt_int2fp_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder21" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "add_sub1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1353 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991603239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603240 ""}  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1353 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991603240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kui " "Found entity 1: add_sub_kui" {  } { { "db/add_sub_kui.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_kui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991603296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991603296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kui int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\|add_sub_kui:auto_generated " "Elaborating entity \"add_sub_kui\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\|add_sub_kui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "add_sub3" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1364 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991603306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603307 ""}  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1364 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991603307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ui " "Found entity 1: add_sub_9ui" {  } { { "db/add_sub_9ui.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_9ui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991603364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991603364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ui int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\|add_sub_9ui:auto_generated " "Elaborating entity \"add_sub_9ui\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\|add_sub_9ui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "add_sub6" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1376 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991603372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603373 ""}  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1376 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991603373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_edj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_edj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_edj " "Found entity 1: add_sub_edj" {  } { { "db/add_sub_edj.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_edj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991603439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991603439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_edj int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\|add_sub_edj:auto_generated " "Elaborating entity \"add_sub_edj\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\|add_sub_edj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "add_sub7" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1389 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991603447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603448 ""}  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1389 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991603448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "add_sub8" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1402 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991603455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603455 ""}  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1402 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991603455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ti " "Found entity 1: add_sub_8ti" {  } { { "db/add_sub_8ti.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_8ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991603513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991603513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ti int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\|add_sub_8ti:auto_generated " "Elaborating entity \"add_sub_8ti\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\|add_sub_8ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "cmpr4" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1420 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991603543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603543 ""}  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1420 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991603543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vth " "Found entity 1: cmpr_vth" {  } { { "db/cmpr_vth.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cmpr_vth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991603601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991603601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vth int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\|cmpr_vth:auto_generated " "Elaborating entity \"cmpr_vth\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\|cmpr_vth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsum fpsum:pps_difference " "Elaborating entity \"fpsum\" for hierarchy \"fpsum:pps_difference\"" {  } { { "operational_unit.vhd" "pps_difference" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst " "Elaborating entity \"alt_fpaddsub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\"" {  } { { "../common/fpsum/fpsum.vhd" "alt_fpaddsub_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/fpsum.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altfp_add_sub_n1o fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component " "Elaborating entity \"alt_fpaddsub_altfp_add_sub_n1o\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "alt_fpaddsub_altfp_add_sub_n1o_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altbarrel_shift_h0e fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_h0e:lbarrel_shift " "Elaborating entity \"alt_fpaddsub_altbarrel_shift_h0e\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_h0e:lbarrel_shift\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "lbarrel_shift" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altbarrel_shift_6hb fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_6hb:rbarrel_shift " "Elaborating entity \"alt_fpaddsub_altbarrel_shift_6hb\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_6hb:rbarrel_shift\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "rbarrel_shift" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_qb6 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_qb6\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "leading_zeroes_cnt" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_r08 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_r08\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder7" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_be8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_be8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder10" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_6e8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_6e8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder11" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_3e8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\|alt_fpaddsub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_3e8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\|alt_fpaddsub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder13" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_bv7 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_bv7\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder9" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_6v7 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_6v7\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder15" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_3v7 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\|alt_fpaddsub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_3v7\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\|alt_fpaddsub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder17" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_rf8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_rf8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder8" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_e48 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_e48\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "trailing_zeros_cnt" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_fj8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_fj8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder21" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_vh8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_vh8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder23" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_qh8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_qh8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder25" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_nh8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\|alt_fpaddsub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_nh8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\|alt_fpaddsub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder27" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_f48 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_f48\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder22" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_v28 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_v28\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder30" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_q28 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_q28\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder32" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_n28 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\|alt_fpaddsub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_n28\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\|alt_fpaddsub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder34" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "add_sub1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4664 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991603875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603875 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4664 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991603875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_38g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_38g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_38g " "Found entity 1: add_sub_38g" {  } { { "db/add_sub_38g.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_38g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991603931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991603931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_38g fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated " "Elaborating entity \"add_sub_38g\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "add_sub2" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991603939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603939 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991603939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "add_sub3" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4686 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991603945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991603945 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4686 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991603945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_08g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_08g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_08g " "Found entity 1: add_sub_08g" {  } { { "db/add_sub_08g.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_08g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991604006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991604006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_08g fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated " "Elaborating entity \"add_sub_08g\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "add_sub4" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4697 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604013 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4697 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_27g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_27g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_27g " "Found entity 1: add_sub_27g" {  } { { "db/add_sub_27g.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_27g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991604069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991604069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_27g fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated " "Elaborating entity \"add_sub_27g\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "add_sub5" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4708 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604077 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4708 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bsi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bsi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bsi " "Found entity 1: add_sub_bsi" {  } { { "db/add_sub_bsi.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_bsi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991604138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991604138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bsi fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\|add_sub_bsi:auto_generated " "Elaborating entity \"add_sub_bsi\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\|add_sub_bsi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "add_sub6" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4724 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604145 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4724 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "man_2comp_res_lower" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4745 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604153 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4745 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qsk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qsk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qsk " "Found entity 1: add_sub_qsk" {  } { { "db/add_sub_qsk.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_qsk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991604210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991604210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qsk fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_qsk:auto_generated " "Elaborating entity \"add_sub_qsk\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_qsk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "man_2comp_res_upper0" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4763 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604218 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4763 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vdk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vdk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vdk " "Found entity 1: add_sub_vdk" {  } { { "db/add_sub_vdk.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_vdk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991604277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991604277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vdk fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_vdk:auto_generated " "Elaborating entity \"add_sub_vdk\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_vdk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "man_2comp_res_upper1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4780 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604286 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4780 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "man_add_sub_upper0" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4825 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604299 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4825 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "man_add_sub_upper1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4842 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604308 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4842 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "man_res_rounding_add_sub_lower" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4869 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604315 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4869 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ng " "Found entity 1: add_sub_8ng" {  } { { "db/add_sub_8ng.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_8ng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991604389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991604389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ng fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated " "Elaborating entity \"add_sub_8ng\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "man_res_rounding_add_sub_upper1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4881 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604396 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4881 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hvg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hvg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hvg " "Found entity 1: add_sub_hvg" {  } { { "db/add_sub_hvg.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_hvg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991604454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991604454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hvg fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated " "Elaborating entity \"add_sub_hvg\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "trailing_zeros_limit_comparator" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4893 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604461 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4893 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lmh " "Found entity 1: cmpr_lmh" {  } { { "db/cmpr_lmh.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cmpr_lmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991604517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991604517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lmh fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated " "Elaborating entity \"cmpr_lmh\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpmult fpmult:const_mult " "Elaborating entity \"fpmult\" for hierarchy \"fpmult:const_mult\"" {  } { { "operational_unit.vhd" "const_mult" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpmult fpmult:const_mult\|alt_fpmult:alt_fpmult_inst " "Elaborating entity \"alt_fpmult\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\"" {  } { { "../common/fpmult/fpmult.vhd" "alt_fpmult_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/fpmult.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpmult_altfp_mult_0gr fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component " "Elaborating entity \"alt_fpmult_altfp_mult_0gr\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "alt_fpmult_altfp_mult_0gr_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "exp_add_adder" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1353 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604538 ""}  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1353 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgi " "Found entity 1: add_sub_kgi" {  } { { "db/add_sub_kgi.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_kgi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991604595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991604595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kgi fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\|add_sub_kgi:auto_generated " "Elaborating entity \"add_sub_kgi\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\|add_sub_kgi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "exp_adj_adder" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1384 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604603 ""}  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1384 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_01h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_01h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_01h " "Found entity 1: add_sub_01h" {  } { { "db/add_sub_01h.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_01h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991604666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991604666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_01h fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\|add_sub_01h:auto_generated " "Elaborating entity \"add_sub_01h\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\|add_sub_01h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "exp_bias_subtr" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604673 ""}  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_egg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_egg " "Found entity 1: add_sub_egg" {  } { { "db/add_sub_egg.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_egg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991604731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991604731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_egg fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated " "Elaborating entity \"add_sub_egg\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "man_round_adder" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1410 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604738 ""}  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1410 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cmg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cmg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cmg " "Found entity 1: add_sub_cmg" {  } { { "db/add_sub_cmg.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_cmg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991604795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991604795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cmg fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\|add_sub_cmg:auto_generated " "Elaborating entity \"add_sub_cmg\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\|add_sub_cmg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "man_product2_mult" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1455 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991604825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604825 ""}  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1455 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991604825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2ft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2ft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2ft " "Found entity 1: mult_2ft" {  } { { "db/mult_2ft.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/mult_2ft.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991604884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991604884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2ft fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated " "Elaborating entity \"mult_2ft\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_trigger_counter n_trigger_counter:pps_trigger_counter " "Elaborating entity \"n_trigger_counter\" for hierarchy \"n_trigger_counter:pps_trigger_counter\"" {  } { { "operational_unit.vhd" "pps_trigger_counter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_register n_register:user_rpm_reg " "Elaborating entity \"n_register\" for hierarchy \"n_register:user_rpm_reg\"" {  } { { "operational_unit.vhd" "user_rpm_reg" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991604897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_trigger_counter n_trigger_counter:delay_counter " "Elaborating entity \"n_trigger_counter\" for hierarchy \"n_trigger_counter:delay_counter\"" {  } { { "operational_unit.vhd" "delay_counter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp2int fp2int:pid_converter " "Elaborating entity \"fp2int\" for hierarchy \"fp2int:pid_converter\"" {  } { { "operational_unit.vhd" "pid_converter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fp2int fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst " "Elaborating entity \"alt_fp2int\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\"" {  } { { "../common/fp2int/fp2int.vhd" "alt_fp2int_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fp2int_altfp_convert_04q fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component " "Elaborating entity \"alt_fp2int_altfp_convert_04q\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "alt_fp2int_altfp_convert_04q_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fp2int_altbarrel_shift_arf fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6 " "Elaborating entity \"alt_fp2int_altbarrel_shift_arf\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "altbarrel_shift6" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "add_sub4" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1611 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991606799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606799 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1611 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991606799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "add_sub5" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1623 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991606806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606807 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1623 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991606807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ti " "Found entity 1: add_sub_5ti" {  } { { "db/add_sub_5ti.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_5ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991606863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991606863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5ti fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\|add_sub_5ti:auto_generated " "Elaborating entity \"add_sub_5ti\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\|add_sub_5ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "add_sub7" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1635 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991606871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606872 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1635 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991606872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3cj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3cj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3cj " "Found entity 1: add_sub_3cj" {  } { { "db/add_sub_3cj.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_3cj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991606930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991606930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3cj fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\|add_sub_3cj:auto_generated " "Elaborating entity \"add_sub_3cj\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\|add_sub_3cj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "add_sub8" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1655 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991606937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606937 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1655 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991606937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vbj " "Found entity 1: add_sub_vbj" {  } { { "db/add_sub_vbj.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_vbj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991606996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991606996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vbj fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\|add_sub_vbj:auto_generated " "Elaborating entity \"add_sub_vbj\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\|add_sub_vbj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991606998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "add_sub9" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1668 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991607004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607004 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1668 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991607004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ti " "Found entity 1: add_sub_4ti" {  } { { "db/add_sub_4ti.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_4ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991607067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991607067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ti fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\|add_sub_4ti:auto_generated " "Elaborating entity \"add_sub_4ti\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\|add_sub_4ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "cmpr1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1679 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991607074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607074 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1679 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991607074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_28i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_28i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_28i " "Found entity 1: cmpr_28i" {  } { { "db/cmpr_28i.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cmpr_28i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991607131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991607131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_28i fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\|cmpr_28i:auto_generated " "Elaborating entity \"cmpr_28i\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\|cmpr_28i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "cmpr2" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1690 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991607138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607138 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1690 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991607138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_oth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_oth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_oth " "Found entity 1: cmpr_oth" {  } { { "db/cmpr_oth.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cmpr_oth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991607195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991607195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_oth fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\|cmpr_oth:auto_generated " "Elaborating entity \"cmpr_oth\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\|cmpr_oth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "max_shift_compare" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1710 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991607207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607207 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1710 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991607207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nth " "Found entity 1: cmpr_nth" {  } { { "db/cmpr_nth.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cmpr_nth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991607265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991607265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_nth fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\|cmpr_nth:auto_generated " "Elaborating entity \"cmpr_nth\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\|cmpr_nth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n_1 mux_n_1:boundaries_protection " "Elaborating entity \"mux_n_1\" for hierarchy \"mux_n_1:boundaries_protection\"" {  } { { "operational_unit.vhd" "boundaries_protection" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "superb_pwm superb_pwm:pwm_module " "Elaborating entity \"superb_pwm\" for hierarchy \"superb_pwm:pwm_module\"" {  } { { "operational_unit.vhd" "pwm_module" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991607274 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "632 " "Ignored 632 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "632 " "Ignored 632 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1541991609753 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1541991609753 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpsum:current_error_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpsum:current_error_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpsum:ki_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpsum:ki_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpsum:kd_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpsum:kd_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpsum:ki_kd_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpsum:ki_kd_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991613315 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991613315 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1541991613315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991613369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991613370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991613370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991613370 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991613370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_51n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_51n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_51n " "Found entity 1: shift_taps_51n" {  } { { "db/shift_taps_51n.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/shift_taps_51n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991613428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991613428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7461.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7461.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7461 " "Found entity 1: altsyncram_7461" {  } { { "db/altsyncram_7461.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/altsyncram_7461.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991613492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991613492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvd " "Found entity 1: add_sub_gvd" {  } { { "db/add_sub_gvd.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_gvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991613553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991613553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991613618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991613618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991613677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991613677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_74h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_74h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_74h " "Found entity 1: cntr_74h" {  } { { "db/cntr_74h.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cntr_74h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991613741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991613741 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_51n.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/shift_taps_51n.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1541991615020 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1541991615021 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1541991621332 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541991623345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991623345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8008 " "Implemented 8008 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "75 " "Implemented 75 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541991624025 ""} { "Info" "ICUT_CUT_TM_OPINS" "143 " "Implemented 143 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541991624025 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7690 " "Implemented 7690 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541991624025 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1541991624025 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1541991624025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541991624025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541991624093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 01:00:24 2018 " "Processing ended: Mon Nov 12 01:00:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541991624093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541991624093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541991624093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541991624093 ""}
