INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_compute_matrices_top glbl -prj compute_matrices.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s compute_matrices -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/WorkZone/ZedBoard/swater_4/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/WorkZone/ZedBoard/swater_4/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/WorkZone/ZedBoard/swater_4/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/WorkZone/ZedBoard/swater_4/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/WorkZone/ZedBoard/swater_4/solution1/sim/verilog/compute_matrices.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_compute_matrices_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/WorkZone/ZedBoard/swater_4/solution1/sim/verilog/compute_matrices.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_matrices
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/WorkZone/ZedBoard/swater_4/solution1/sim/verilog/compute_matrices_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_matrices_bkb_ram
INFO: [VRFC 10-311] analyzing module compute_matrices_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/WorkZone/ZedBoard/swater_4/solution1/sim/verilog/compute_matrices_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_matrices_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/WorkZone/ZedBoard/swater_4/solution1/sim/verilog/compute_matrices_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_matrices_cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/WorkZone/ZedBoard/swater_4/solution1/sim/verilog/compute_matrices_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem0_m_axi_throttl
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/WorkZone/ZedBoard/swater_4/solution1/sim/verilog/compute_matrices_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem1_m_axi_throttl
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module compute_matrices_gmem1_m_axi_write
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.compute_matrices_control_s_axi
Compiling module xil_defaultlib.compute_matrices_gmem0_m_axi_thr...
Compiling module xil_defaultlib.compute_matrices_gmem0_m_axi_reg...
Compiling module xil_defaultlib.compute_matrices_gmem0_m_axi_fif...
Compiling module xil_defaultlib.compute_matrices_gmem0_m_axi_buf...
Compiling module xil_defaultlib.compute_matrices_gmem0_m_axi_fif...
Compiling module xil_defaultlib.compute_matrices_gmem0_m_axi_fif...
Compiling module xil_defaultlib.compute_matrices_gmem0_m_axi_fif...
Compiling module xil_defaultlib.compute_matrices_gmem0_m_axi_wri...
Compiling module xil_defaultlib.compute_matrices_gmem0_m_axi_buf...
Compiling module xil_defaultlib.compute_matrices_gmem0_m_axi_reg...
Compiling module xil_defaultlib.compute_matrices_gmem0_m_axi_rea...
Compiling module xil_defaultlib.compute_matrices_gmem0_m_axi(NUM...
Compiling module xil_defaultlib.compute_matrices_gmem1_m_axi_thr...
Compiling module xil_defaultlib.compute_matrices_gmem1_m_axi_reg...
Compiling module xil_defaultlib.compute_matrices_gmem1_m_axi_fif...
Compiling module xil_defaultlib.compute_matrices_gmem1_m_axi_buf...
Compiling module xil_defaultlib.compute_matrices_gmem1_m_axi_fif...
Compiling module xil_defaultlib.compute_matrices_gmem1_m_axi_fif...
Compiling module xil_defaultlib.compute_matrices_gmem1_m_axi_fif...
Compiling module xil_defaultlib.compute_matrices_gmem1_m_axi_wri...
Compiling module xil_defaultlib.compute_matrices_gmem1_m_axi_buf...
Compiling module xil_defaultlib.compute_matrices_gmem1_m_axi_reg...
Compiling module xil_defaultlib.compute_matrices_gmem1_m_axi_rea...
Compiling module xil_defaultlib.compute_matrices_gmem1_m_axi(NUM...
Compiling module xil_defaultlib.compute_matrices_bkb_ram
Compiling module xil_defaultlib.compute_matrices_bkb(DataWidth=6...
Compiling module xil_defaultlib.compute_matrices_cud(ID=1,din64_...
Compiling module xil_defaultlib.compute_matrices
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.apatb_compute_matrices_top
Compiling module work.glbl
Built simulation snapshot compute_matrices
