





<!DOCTYPE html>
<html lang="en">

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.5.1 (ngdb v1.2.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » Interrupts</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-1902806.html">
    <link rel="next" href="rbint-1925711.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-1902806.html">Previous</a></li>


          

<li><a href="rbint-1712194.html">Up</a></li>


          

<li><a href="rbint-1925711.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <div id="body">

      
        <nav class="menu box">
          <ul>
              <li>Lists</li>
              <li>
                <ul>
                  <li><a href="index.html">Comments</a></li>
                  <li><a href="rbint-7995.html">Interrupts</a></li>
                  <li><a href="rbint-15401.html">Glossary</a></li>
                  <li><a href="rbint-64347.html">Memory</a></li>
                  <li><a href="rbint-180090.html">CMOS</a></li>
                  <li><a href="rbint-250757.html">86 Bugs</a></li>
                  
                </ul>
              </li>
          </ul>
        </nav>
      

      <div id="entry" class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br><span class="line"><span class="ngu">Int 1A Fn B10A  - Pci Bios V2.0c+ - Read Configuration Dword (intel Devices)  <span class="ngb">(Cont.)</span></span></span><br><span class="line"></span><br><span class="line"> 5 shutdown to port 92h (82439HX)</span><br><span class="line">   =1 send 01h to PORT 0092h on Shutdown special cycle on host bus</span><br><span class="line"> 4 dual-processor NA# enable (82439HX)</span><br><span class="line"> 3 PCI Concurrency Enable</span><br><span class="line">   =1 CPU can access DRAM/L2 during non-PIIX PCI master cycles</span><br><span class="line">   =0 CPU kept off PCI bus during all PCI bus-master cycles</span><br><span class="line"> 2 SERR# Output Type (82439HX only)</span><br><span class="line">   =1 SERR# is actively driven high when negated</span><br><span class="line">   =0 SERR# is PCI-compatible open-drain output</span><br><span class="line"> 1 reserved</span><br><span class="line"> 0 Global TXC Enable (82439HX only)</span><br><span class="line">   =1 enable new 82439HX features</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0892,#0888,#0896,#0895</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82437FX/82437MX PCI Control register:</span><br><span class="line">Bit(s) Description (Table 0895)</span><br><span class="line"> 7-5   CPU inactivity timer (in PCI Clocks less 1)</span><br><span class="line"> 4 reserved</span><br><span class="line"> 3 enable PCI Peer Concurrency</span><br><span class="line">   =1 CPU can access DRAM/L2 during non-PIIX PCI master cycles</span><br><span class="line">   =0 CPU kept off PCI bus during all PCI bus-master cycles</span><br><span class="line"> 2 disable PCI Bursting</span><br><span class="line"> 1 disable PCI Streaming</span><br><span class="line"> 0 disable Bus Concurrency</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0890,#0891,#0894</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82437/82439HX cache control register:</span><br><span class="line">Bit(s) Description (Table 0896)</span><br><span class="line"> 7-6   secondary cache size</span><br><span class="line">   00 none</span><br><span class="line">   01 256K</span><br><span class="line">   10 512K</span><br><span class="line">   11 reserved</span><br><span class="line"> 5-4   L2 RAM type</span><br><span class="line">   00 pipelined burst SRAM/DRAM</span><br><span class="line">   01 reserved</span><br><span class="line">   10 asynchronous SRAM (82437FX/MX/VX only)</span><br><span class="line">   11 two banks of pipelined burst cache</span><br><span class="line"> 3 NA disable</span><br><span class="line">   =1 never assert NA# pin</span><br><span class="line"> 2 reserved (82437FX/82437MX/82437VX)</span><br><span class="line"> 2 Extended Cacheability Enable (82439HX)</span><br><span class="line">   =1 cache up to 512M</span><br><span class="line">   =0 cache only first 64M</span><br><span class="line"> 1 Secondary Cache Force Miss or Invalidate</span><br><span class="line">   =1 force all memory accesses to bypass L2 cache</span><br><span class="line"> 0 First Level Cache Enable</span><br><span class="line">   =1 all memory accesses made non-cacheable by CPU L1 cache</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0892,#0888,#0894,#0897,#0898,#0890</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82437VX cache control extensions register:</span><br><span class="line">Bit(s) Description (Table 0897)</span><br><span class="line"> 7-6   reserved</span><br><span class="line"> 5 DRAM cache detected (read-only)</span><br><span class="line"> 4-0   DRAM cache refresh timer</span><br><span class="line">   number of HCLKs 82437VX remains idle during DRAM cache refresh</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0892,#0896</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82437VX SDRAM control register:</span><br><span class="line">Bit(s) Description (Table 0898)</span><br><span class="line"> 15-9  reserved</span><br><span class="line"> 8-6   Special SDRAM Mode Select</span><br><span class="line">   000 normal mode (default)</span><br><span class="line">   001 enable NOP command</span><br><span class="line">   010 enable All Banks Precharge command</span><br><span class="line">   011 enable Mode Register Command</span><br><span class="line">   100 enable CBR Cycle</span><br><span class="line">   101 reserved</span><br><span class="line">   11x reserved</span><br><span class="line"> 5 reserved</span><br><span class="line"> 4 CAS# latency</span><br><span class="line">   =1 latency is 2 for all SDRAM cycles</span><br><span class="line">   =0 latency is 3</span><br><span class="line"> 3 RAS# precharge and refresh timing</span><br><span class="line">   =0 slower</span><br><span class="line">   =1 faster</span><br><span class="line"> 2-0   reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0892,#0896</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82437VX/82439HX DRAM extended control register:</span><br><span class="line">Bit(s) Description (Table 0899)</span><br><span class="line"> 7 reserved</span><br><span class="line"> 6 (82437VX) refresh RAS# assertion length (0=4 clocks, 1=5 clocks)</span><br><span class="line"> 5 (82437VX) Fast EDO Path Select</span><br><span class="line"> 4 Speculative Leadoff Disable</span><br><span class="line"> 3 (82439HX) Turn-Around Insertion Enable</span><br><span class="line">   =1 insert one extra clock of turnaround time after asserting MWE#</span><br><span class="line"> 2-1   Memory Address Drive Strength</span><br><span class="line">   82437VX:        82439HX:</span><br><span class="line">       00 reserved         00 8mA</span><br><span class="line">       01 10mA (default)       01 8mA/12mA (MAA/MWE#)</span><br><span class="line">       10 16mA         10 12mA/8mA (MAA/MWE#)</span><br><span class="line">       11 reserved         11 12mA</span><br><span class="line"> 0 (82437VX) DRAM Symmetry Detect Mode</span><br><span class="line">   (used to force some memory address lines to fixed value for detecting</span><br><span class="line">     DRAM symmetry row-by-row)</span><br><span class="line"> 0 (82439HX) 64MBit Mode Enable</span><br><span class="line">   =1 enable support for 64M SIMMs</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0892,#0888,#0900</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82437/82439HX DRAM control register:</span><br><span class="line">Bit(s) Description (Table 0900)</span><br><span class="line"> 7-6   DRAM Hole Enable</span><br><span class="line">   00 none</span><br><span class="line">   01 512K-640K</span><br><span class="line">   10 15M-16M (82437FX/MX/VX only)</span><br><span class="line">   11 14M-16M (82437VX only)</span><br><span class="line"> 5 reserved</span><br><span class="line"> 4 (82437MX only) refresh type during Suspend</span><br><span class="line">   =1 self-refreshing DRAMs in system</span><br><span class="line">   =0 CAS-before-RAS refresh</span><br><span class="line"> 3 EDO Detect Mode enable</span><br><span class="line">   (used to detect whether memory is EDO bank-by-bank)</span><br><span class="line"> 2-0   DRAM refresh rate</span><br><span class="line">        FX/VX/HX   MX</span><br><span class="line">   000 disabled    15.6 us</span><br><span class="line">   001 50 MHz  31.2 us</span><br><span class="line">   010 60 MHz  62.4 us</span><br><span class="line">   011 66 MHz  125 us</span><br><span class="line">   100 reserved    250 us</span><br><span class="line">   1xx reserved    reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0892,#0888,#0899,#0890</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82437FX/82437MX/82437VX/82439HX DRAM timing register:</span><br><span class="line">Bit(s) Description (Table 0901)</span><br><span class="line"> 7 (82437FX) reserved</span><br><span class="line"> 7 (82437MX) MA[11:2] buffer strength</span><br><span class="line">   =0 8mA</span><br><span class="line">   =1 12mA</span><br><span class="line"> 7 (82437VX) MA-to-RAS# Delay</span><br><span class="line">   =1 one clock</span><br><span class="line">   =0 two clocks</span><br><span class="line"> 7 (82439HX) Turbo Read Leadoff</span><br><span class="line">   =1 bypass first register in DRAM data pipeline, saving one clock</span><br><span class="line">   (may only be set in a cacheless configuration)</span><br><span class="line"> 6-5   DRAM Read Burst Timing</span><br><span class="line">   00 x444 (EDO and Standard Page Mode)</span><br><span class="line">   01 x333 (EDO), x444 (SPM)</span><br><span class="line">   10 x222 (EDO), x333 (SPM)</span><br><span class="line">   11 x322 (EDO), x333 (SPM) (82437VX only)</span><br><span class="line">   11 reserved (other)</span><br><span class="line"> 4-3   DRAM Write Burst Timing</span><br><span class="line">   00 x444</span><br><span class="line">   01 x333</span><br><span class="line">   10 x222</span><br><span class="line">   11 reserved</span><br><span class="line"> 2 RAS-to-CAS Delay</span><br><span class="line">   =1 two clocks</span><br><span class="line">   =0 three clocks</span><br><span class="line"> 1-0   DRAM Leadoff Timing</span><br><span class="line">   82437VX Read Leadoff  Write Leadoff  RAS# Precharge</span><br><span class="line">       00      11  7       3</span><br><span class="line">       01      10  6       3</span><br><span class="line">       10      11  7       4</span><br><span class="line">       11      10  6       4</span><br><span class="line">   82437FX/MX Read Lead  Write Leadoff  RAS# Precharge</span><br><span class="line">       00      8   6       3</span><br><span class="line">       01      7   5       3</span><br><span class="line">       10      8   6       4</span><br><span class="line">       11      7   5       4</span><br><span class="line">   82437VX Read Leadoff  Write Leadoff  RAS# Precharge</span><br><span class="line">       00      7   6       3</span><br><span class="line">       01      6   5       3</span><br><span class="line">       10      7   6       4</span><br><span class="line">       11      6   5       4</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0892,#0900,#0890,#0891</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82434/82437/82439HX Programmable Attribute Map Register:</span><br><span class="line">Bit(s) Description (Table 0902)</span><br><span class="line"> 7 reserved</span><br><span class="line"> 6 cache enable (region 1)</span><br><span class="line"> 5 write enable (region 1)</span><br><span class="line"> 4 read enable (region 1)</span><br><span class="line"> 3 reserved</span><br><span class="line"> 2 cache enable (region 0)</span><br><span class="line"> 1 write enable (region 0)</span><br><span class="line"> 0 read enable (region 0)</span><br><span class="line"></span><br><span class="line"><span class="ngb">Notes:</span> each programmable attribute map register controls two memory</span><br><span class="line">     regions at the top of the first megabyte of memory</span><br><span class="line">   for the Intel 82441FX, bits 6 and 2 are reserved, as cacheability is</span><br><span class="line">     set using the Pentium Pro&#39;s MTRR registers (see MSR 000000FEh)</span><br><span class="line">   Intel 82434/82437FX/82437MX/82437VX/82439HX/82441FX PAM</span><br><span class="line">     registers/regions:</span><br><span class="line">       PAM0 low: reserved [*]</span><br><span class="line">       PAM0 hi:  segment F000-FFFF</span><br><span class="line">       PAM1 low: segment C000-C3FF</span><br><span class="line">       PAM1 hi:  segment C400-C7FF</span><br><span class="line">       PAM2 low: segment C800-CBFF</span><br><span class="line">       PAM2 hi:  segment CC00-CFFF</span><br><span class="line">       PAM3 low: segment D000-D3FF</span><br><span class="line">       PAM3 hi:  segment D400-D7FF</span><br><span class="line">       PAM4 low: segment D800-DBFF</span><br><span class="line">       PAM4 hi:  segment DC00-DFFF</span><br><span class="line">       PAM5 low: segment E000-E3FF</span><br><span class="line">       PAM5 hi:  segment E400-E7FF</span><br><span class="line">       PAM6 low: segment E800-EBFF</span><br><span class="line">       PAM6 hi:  segment EC00-EFFF</span><br><span class="line">   [*] on the 82434 (and possibly other Intel chipsets), the low nybble of</span><br><span class="line">     PAM0 controls segment 8000-9FFF</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0851,#0892,#0888,#0927,#0890,#0891</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82437VX DRAM Row Type register:</span><br><span class="line">Bit(s) Description (Table 0903)</span><br><span class="line"> 7,3   row 3 type</span><br><span class="line"> 6,2   row 2 type</span><br><span class="line"> 5,1   row 1 type</span><br><span class="line"> 4,0   row 0 type</span><br><span class="line">   00 SPM DRAM</span><br><span class="line">   01 EDO DRAM</span><br><span class="line">   10 SDRAM</span><br><span class="line">   11 reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0892,#0902</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82437FX/82437MX DRAM Row Type register:</span><br><span class="line">Bit(s) Description (Table 0904)</span><br><span class="line"> 7-4   reserved</span><br><span class="line"> 3-0   DRAM Row N is EDO instead of page-mode DRAM</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0890,#0891</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82437VX PCI TRDY timer:</span><br><span class="line">Bit(s) Description (Table 0905)</span><br><span class="line"> 7-3   reserved</span><br><span class="line"> 2-0   TRDY timeout value</span><br><span class="line">   000 2 PCICLKs</span><br><span class="line">   001 4 PCICLKs</span><br><span class="line">   010 6 PCICLKs</span><br><span class="line">   011 8 PCICLKs</span><br><span class="line">   1xx reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0892,#0906</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82437/82439HX System Management RAM control register:</span><br><span class="line">Bit(s) Description (Table 0906)</span><br><span class="line"> 7 reserved</span><br><span class="line"> 6 SMM Space Open</span><br><span class="line">   =1 make SMM DRAM visible even when not in SMM if bit 4 =0</span><br><span class="line"> 5 SMM Space Closed</span><br><span class="line">   =1 no data references permitted to SMM DRAM even in SMM</span><br><span class="line"> 4 SMM Space Locked</span><br><span class="line">   =1 force bits 4 and 6 to become read-only; and clear bit 6</span><br><span class="line"> 3 SMRAM Enable</span><br><span class="line">   =1 128K DRAM are accessible for use at A000 while in SMM</span><br><span class="line"> 2-0   SMM Space Base Segment</span><br><span class="line">   010 segment A000-BFFF</span><br><span class="line">   100 segment C000-CFFF (82437MX only)</span><br><span class="line">   other reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  bits 5 and 6 must never both be set at the same time</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0892,#0888,#0907,#0890,#0891</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82437VX Shared Memory Buffer control register:</span><br><span class="line">Bit(s) Description (Table 0907)</span><br><span class="line"> 7-2   reserved</span><br><span class="line"> 1 enable shared memory buffer</span><br><span class="line"> 0 redirect shared memory buffer access</span><br><span class="line">   =0 treat SMB area as a hole in system DRAM</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0892,#0906,#0908</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82437VX Graphics Controller Latency Timer:</span><br><span class="line">Bit(s) Description (Table 0908)</span><br><span class="line"> 7-6   reserved</span><br><span class="line"> 5-3   GC latency for PCI reads (in 4 HCLK multiples) (default=100)</span><br><span class="line"> 2-0   GC latency for CPU and PCI writes (in 4 HCLK multiples) (default=011)</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0892,#0907</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82439HX Error Command register:</span><br><span class="line">Bit(s) Description (Table 0909)</span><br><span class="line"> 7 SERR# duration</span><br><span class="line">   =0 one PCI clock</span><br><span class="line">   =1 until error flags are cleared</span><br><span class="line"> 6-3   reserved</span><br><span class="line"> 2 force bad parity on multiple-bit uncorrectable error</span><br><span class="line"> 1 assert SERR# on multiple-bit uncorrectable error</span><br><span class="line"> 0 assert SERR# on single-bit correctable error</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0888,#0910</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82439HX Error Status register:</span><br><span class="line">Bit(s) Description (Table 0910)</span><br><span class="line"> 7-5   DRAM row associated with multi-bit error</span><br><span class="line"> 4 multi-bit uncorrectable error occurred (write 1 bit to clear)</span><br><span class="line"> 3-1   DRAM row associated with single-bit correctable error</span><br><span class="line"> 0 single-bit correctable error occurred (write 1 bit to clear)</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0888,#0909</span><br><span class="line"></span><br><span class="line">Format of PCI Configuration for Intel 82371FB/82371SB Function 0 (ISA Bridge):</span><br><span class="line">Offset Size    Description (Table 0911)</span><br><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br><span class="line">       (vendor ID 8086h, device ID 122Eh/7000h)</span><br><span class="line">       (revision ID 00h = 82371SB step A-1)</span><br><span class="line">       (revision ID 01h = 82371SB step B-0)</span><br><span class="line"> 40h 12 BYTEs  reserved</span><br><span class="line"> 4Ch   BYTE    ISA I/O Controller Recovery Timer (see #0883)</span><br><span class="line"> 4Dh   BYTE    reserved</span><br><span class="line"> 4Eh   BYTE    X-Bus Chip Select Enable (see #0885)</span><br><span class="line"> 4Fh   BYTE    (82371SB) X-Bus Chip Select Enable High</span><br><span class="line">       bit 0: I/O APIC enabled</span><br><span class="line"> 4Fh   BYTE    (82371FB) reserved</span><br><span class="line"> 50h 16 BYTEs  reserved</span><br><span class="line"> 60h  4 BYTEs  PCI IRQ Route Control (see #0872)</span><br><span class="line"> 64h  5 BYTEs  reserved</span><br><span class="line"> 69h   BYTE    top of memory (see #0914)</span><br><span class="line"> 6Ah   WORD    miscellaneous status (see #0915)</span><br><span class="line"> 6Ch  4 BYTEs  reserved</span><br><span class="line"> 70h   BYTE    motherboard IRQ Route Control 0 (see #0916)</span><br><span class="line"> 71h   BYTE    (82371FB) motherboard IRQ Route Control 1 (see #0916)</span><br><span class="line"> 72h  4 BYTEs  reserved</span><br><span class="line"> 76h  2 BYTEs  motherboard DMA control (see #0917)</span><br><span class="line"> 78h   WORD    programmable chip select control (see #0918)</span><br><span class="line"> 7Ah  6 BYTEs  reserved</span><br><span class="line"> 80h   BYTE    (82371SB) APIC Base Address Relocation (see #0874)</span><br><span class="line"> 81h   BYTE    reserved</span><br><span class="line"> 82h   BYTE    (82371SB) Deterministic Latency Control (see #0919)</span><br><span class="line"> 83h 29 BYTEs  reserved</span><br><span class="line"> A0h   BYTE    SMI Control (see #0920)</span><br><span class="line"> A1h   BYTE    reserved</span><br><span class="line"> A2h   WORD    SMI Enable (see #0876)</span><br><span class="line"> A4h   DWORD   System Event Enable (SEE) (see #0877)</span><br><span class="line"> A8h   BYTE    Fast-Off Timer (in minutes, PCICLKs, or milliseconds)</span><br><span class="line">       value is count less one; timer must be stopped before</span><br><span class="line">         changing its value</span><br><span class="line"> A9h   BYTE    reserved</span><br><span class="line"> AAh   WORD    SMI Request (see #0878)</span><br><span class="line"> ACh   BYTE    Clock Scale STPCLK# Low Timer</span><br><span class="line">       STPCLK# stays low for 1+1056*(value+1) PCICLKs</span><br><span class="line"> ADh   BYTE    reserved</span><br><span class="line"> AEh   BYTE    Clock Scale STPCLK# High Timer</span><br><span class="line">       STPCLK# stays high for 1+1056*(value+1) PCICLKs</span><br><span class="line"> AFh 81 BYTEs  reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0912,#0913,#0860,#0879,#0892,#0888</span><br><span class="line"></span><br><span class="line">Format of PCI Configuration for Intel 82371FB/82371SB Function 1 (IDE):</span><br><span class="line">Offset Size    Description (Table 0912)</span><br><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br><span class="line">       (vender ID 8086h, device ID 1230h/7010h)</span><br><span class="line"> 20h   DWORD   Bus Master Interface Base Address</span><br><span class="line">       (see PORT xxxxh&#34;Intel 82371SB&#34;)</span><br><span class="line"> 40h   WORD    IDE timing modes, primary channel (see #0921)</span><br><span class="line"> 42h   WORD    IDE timing modes, secondary channel (see #0921)</span><br><span class="line"> 44h   BYTE    (82371SB) slave IDE timing register (see #0922)</span><br><span class="line"> 45h 187 BYTEs reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0911,#0913,PORT xxxxh&#34;Intel 82371SB&#34;</span><br><span class="line"></span><br><span class="line">Format of PCI Configuration data for Intel 82371SB Function 2 (USB):</span><br><span class="line">Offset Size    Description (Table 0913)</span><br><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br><span class="line">       (vendor ID 8086h, device ID 7020h)</span><br><span class="line"> 20h   DWORD   I/O space base address</span><br><span class="line">       (see PORT xxxxh&#34;Intel 82371SB&#34;)</span><br><span class="line"> 40h 32 BYTEs  reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">.NG limit reached, continued in next section...</span></span><br></pre>
  
  
  


      </div>

    </div>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-13 13:34:52</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.5.1 (ngdb v1.2.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

