Source Block: hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@258:282@HdlStmProcess
                irq <= 1'b0;
        else
                irq <= |up_irq_pending;
end

always @(posedge clk) begin
        if (rstn == 1'b0) begin
                up_wack_ff <= 1'b0;
                up_scratch <= 'h00;
                up_sw_reset <= 1'b1;
        end else begin
                up_wack_ff <= up_wreq_s;
                if (up_wreq_s) begin
                        case (up_waddr_s)
                        8'h02: up_scratch <= up_wdata_s;
                        8'h10: up_sw_reset <= up_wdata_s;
                        endcase
                end
        end
end

// the software reset should reset all the registers
always @(posedge clk) begin
  if (up_sw_resetn == 1'b0) begin
    up_irq_mask <= 'h00;

Diff Content:
- 263 always @(posedge clk) begin
- 264         if (rstn == 1'b0) begin
- 265                 up_wack_ff <= 1'b0;
- 266                 up_scratch <= 'h00;
- 267                 up_sw_reset <= 1'b1;
- 268         end else begin
- 269                 up_wack_ff <= up_wreq_s;
- 270                 if (up_wreq_s) begin
- 271                         case (up_waddr_s)
- 272                         8'h02: up_scratch <= up_wdata_s;
- 273                         8'h10: up_sw_reset <= up_wdata_s;
- 274                         endcase
- 275                 end
- 276         end
- 277 end

Clone Blocks:
