// Seed: 3624207274
module module_0 ();
  assign id_2 = "" != id_2;
  tri1 id_3, id_4, id_5;
  assign id_3 = id_5;
  tri0 id_6;
  bit  id_7;
  assign id_6 = id_2;
  wire id_8;
  initial id_7 <= -1'b0;
  wor  id_9 = {-1{id_2}};
  tri0 id_10;
  assign id_3 = 1;
  assign id_6 = id_3 && ~id_10;
  wire id_11, id_12, id_13, id_14 = id_6;
endmodule
module module_1 (
    input tri0 void id_0,
    output tri1 id_1,
    input tri0 id_2
);
  genvar id_4;
  module_0 modCall_1 ();
  assign id_1 = id_0 !== id_2;
  wire id_5;
  assign id_4 = id_4 * -1'h0;
endmodule
