# This file was auto-generated using the python script process_xdc.py
# The script has as input the original constraints. Pinout info is extracted from
# Trenz pinout sheet (obtained from https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Pinout) 
# into csv files with the C-PIN, C-NAME, FPGA Pin Name, and Module Net Name columns.
# Obs.: Column order is not important, but names need to be strictly followed.
#
# Constraints ported from TE0808_REV02.csv to TE0803_REV02.csv.
#
# Script author: Tomas P. Correa
# Date: check GIT repo


# Port Dig_23_Ch5 = B26_L5_N (J3:39)
set_property PACKAGE_PIN D14 [get_ports Dig_23_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_23_Ch5]

# Port Dig_22_Ch5 = B26_L7_N (J3:40)
set_property PACKAGE_PIN F13 [get_ports Dig_22_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_22_Ch5]

# Port Dig_21_Ch5 = B26_L5_P (J3:41)
set_property PACKAGE_PIN D15 [get_ports Dig_21_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_21_Ch5]

# Port Dig_20_Ch5 = B26_L7_P (J3:42)
set_property PACKAGE_PIN G13 [get_ports Dig_20_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_20_Ch5]

# Port Dig_19_Ch5 = B26_L10_N (J3:45)
set_property PACKAGE_PIN H13 [get_ports Dig_19_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_19_Ch5]

# Port Dig_18_Ch5 = B26_L1_N (J3:46)
set_property PACKAGE_PIN A15 [get_ports Dig_18_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_18_Ch5]

# Port Dig_17_Ch5 = B26_L10_P (J3:47)
set_property PACKAGE_PIN H14 [get_ports Dig_17_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_17_Ch5]

# Port Dig_16_Ch5 = B26_L1_P (J3:48)
set_property PACKAGE_PIN B15 [get_ports Dig_16_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_16_Ch5]

# Port Dig_15_Ch5 = B26_L12_N (J3:49)
set_property PACKAGE_PIN L13 [get_ports Dig_15_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_15_Ch5]

# Port Dig_14_Ch5 = B26_L11_N (J3:50)
set_property PACKAGE_PIN J14 [get_ports Dig_14_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_14_Ch5]

# Port Dig_13_Ch5 = B26_L12_P (J3:51)
set_property PACKAGE_PIN L14 [get_ports Dig_13_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_13_Ch5]

# Port Dig_12_Ch5 = B26_L11_P (J3:52)
set_property PACKAGE_PIN K14 [get_ports Dig_12_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_12_Ch5]

# Port Dig_11_Ch5 = B26_L8_N (J3:53)
set_property PACKAGE_PIN E15 [get_ports Dig_11_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_11_Ch5]

# Port Dig_10_Ch5 = B26_L6_N (J3:54)
set_property PACKAGE_PIN E13 [get_ports Dig_10_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_10_Ch5]

# Port Dig_09_Ch5 = B26_L8_P (J3:55)
set_property PACKAGE_PIN F15 [get_ports Dig_09_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_09_Ch5]

# Port Dig_08_Ch5 = B26_L6_P (J3:56)
set_property PACKAGE_PIN E14 [get_ports Dig_08_Ch5]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_08_Ch5]

