# Progetto Finale di Reti Logiche

This repository contains the documentation of the final project for the "Reti Logiche" course at Politecnico di Milano. The project involves designing and implementing logic networks using VHDL.
The source code can be found at [Histogram Equalization VHDL Project](https://github.com/RiccardoIzzo/histogram-equalization-VHDL).
