m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design
Ealu
Z0 w1513801432
Z1 DPx8 lib_core 17 riscv_core_config 0 22 UgQPEIPYkJc_G<z7ZJkWN2
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z7 d/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design
Z8 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd
Z9 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd
l0
L9
VYajDfY:m8Gj2;8<^Kb?iK2
!s100 TYS<N^L1dUOi8Y>J4a0ld0
Z10 OV;C;10.5b;63
33
Z11 !s110 1515796300
!i10b 1
Z12 !s108 1515796300.000000
Z13 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd|
Z14 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd|
!i113 1
Z15 o-quiet -2008 -work LIB_CORE
Z16 tExplicit 1 CvgOpt 0
Aalu_arch
R1
R2
R3
R4
R5
R6
DEx4 work 3 alu 0 22 YajDfY:m8Gj2;8<^Kb?iK2
l21
L17
Vbez]S@0fbleJfKej4`BeA1
!s100 jE5NDUXZkje27]Lc:3h383
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Ecache_controller
Z17 w1515793336
R1
R2
R3
R4
R5
R6
R7
Z18 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd
Z19 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd
l0
L9
VV2R`YQM9V5LVlG=Yj[?Of1
!s100 ?A0M7^R7@@egzQEcoO6C00
R10
33
R11
!i10b 1
R12
Z20 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd|
Z21 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd|
!i113 1
R15
R16
Acache_controller_arch
R1
R2
R3
R4
R5
R6
DEx4 work 16 cache_controller 0 22 V2R`YQM9V5LVlG=Yj[?Of1
l24
L23
VbIN`Nf:o`jHFocoV`FA<`0
!s100 KOVlB]z><2KFg9Qo]?MXe2
R10
33
R11
!i10b 1
R12
R20
R21
!i113 1
R15
R16
Ecounter_calculation
R17
R1
R2
R3
R4
R5
R6
R7
Z22 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd
Z23 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd
l0
L9
VNZTPiD9_^c5G4542Rd:NK2
!s100 A5K6g<43KG7IH^Rj0C1Kb0
R10
33
Z24 !s110 1515796299
!i10b 1
Z25 !s108 1515796299.000000
Z26 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd|
Z27 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd|
!i113 1
R15
R16
Acounter_calculation_arch
R1
R2
R3
R4
R5
R6
DEx4 work 19 counter_calculation 0 22 NZTPiD9_^c5G4542Rd:NK2
l24
L19
VO`QBZKCi0k_R:0h3dI^el0
!s100 [fSaKcUjDNk3kGhDR1RYZ0
R10
33
R24
!i10b 1
R25
R26
R27
!i113 1
R15
R16
Edecode
Z28 w1515793984
R1
R2
R3
R4
R5
R6
R7
Z29 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd
Z30 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd
l0
L9
VNRe5G?;0J7@V4V?<U]WDe3
!s100 9MoLFb@YXPY23K3DLn[n^3
R10
33
R24
!i10b 1
R25
Z31 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd|
Z32 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd|
!i113 1
R15
R16
Adecode_arch
R1
R2
R3
R4
R5
R6
DEx4 work 6 decode 0 22 NRe5G?;0J7@V4V?<U]WDe3
l48
L34
Vfl913Lo[HSj<J;nIhC7=K0
!s100 lLg`TcfHFbXahEig``@:h1
R10
33
R24
!i10b 1
R25
R31
R32
!i113 1
R15
R16
Eexecute
Z33 w1515853931
R1
R2
R3
R4
R5
R6
R7
Z34 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd
Z35 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd
l0
L9
VnkON[W1oBeZXPTlPi;]0M2
!s100 @g;ZIJ2Ao13_:^fig^N`S3
R10
33
Z36 !s110 1515854178
!i10b 1
Z37 !s108 1515854178.000000
Z38 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd|
Z39 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd|
!i113 1
R15
R16
Aexecute_arch
R1
R2
R3
R4
R5
R6
DEx4 work 7 execute 0 22 nkON[W1oBeZXPTlPi;]0M2
l53
L28
V6Ek`8G[XY7J8]FmbKMPdC0
!s100 Kb]Ed<aldjalNEPVG[CRj2
R10
33
R36
!i10b 1
R37
R38
R39
!i113 1
R15
R16
Efetch
Z40 w1515793696
R1
R2
R3
R4
R5
R6
R7
Z41 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd
Z42 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd
l0
L9
VB;_N=>]bZ0@0F5Yk`4j]22
!s100 lLeaE8F[iUC^>YL]DdZ_C2
R10
33
R24
!i10b 1
R25
Z43 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd|
Z44 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd|
!i113 1
R15
R16
Afetch_arch
R1
R2
R3
R4
R5
R6
DEx4 work 5 fetch 0 22 B;_N=>]bZ0@0F5Yk`4j]22
l27
L25
V7S]C]3F9oeSk]H8Vz3NC_3
!s100 7WB64CgOjBl_[>[g]djGL0
R10
33
R24
!i10b 1
R25
R43
R44
!i113 1
R15
R16
Ememory_access
Z45 w1515853767
R1
R2
R3
R4
R5
R6
R7
Z46 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd
Z47 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd
l0
L9
V5C>Od9TY^AhjU4W9C_@jT2
!s100 :9U0TI0jB[F@RKoni[4<h0
R10
33
R36
!i10b 1
Z48 !s108 1515854177.000000
Z49 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd|
Z50 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd|
!i113 1
R15
R16
Amemory_access_arch
R1
R2
R3
R4
R5
R6
DEx4 work 13 memory_access 0 22 5C>Od9TY^AhjU4W9C_@jT2
l32
L26
V<5gY:Kl3;3YdSUA2^?MeQ3
!s100 8ZegVI29G?1LWWA=Dg?FA2
R10
33
R36
!i10b 1
R48
R49
R50
!i113 1
R15
R16
Epipeline
Z51 w1515854173
R1
R2
R3
R4
R5
R6
R7
Z52 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd
Z53 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd
l0
L9
VA8b_=ckI;R=dXO^CCWJ000
!s100 ]RXSlP0A7Rf^6AJhN;Xa`3
R10
33
Z54 !s110 1515854177
!i10b 1
R48
Z55 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd|
Z56 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd|
!i113 1
R15
R16
Apipeline_arch
R1
R2
R3
R4
R5
R6
DEx4 work 8 pipeline 0 22 A8b_=ckI;R=dXO^CCWJ000
l205
L25
V<5zIPzmlAiM=J7?>nWM]g3
!s100 5?3ETIM<JB7362SB2OKIU1
R10
33
R54
!i10b 1
R48
R55
R56
!i113 1
R15
R16
Eregisterfile
R17
R1
R2
R3
R4
R5
R6
R7
Z57 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/registerfile.vhd
Z58 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/registerfile.vhd
l0
L9
VaGU`TfeLA1jcmKK2Re]IF2
!s100 lDO0<<z]dY8z_40[bQ4X>0
R10
33
R24
!i10b 1
R25
Z59 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/registerfile.vhd|
Z60 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/registerfile.vhd|
!i113 1
R15
R16
Aregisterfile_arch
R1
R2
R3
R4
R5
R6
DEx4 work 12 registerfile 0 22 aGU`TfeLA1jcmKK2Re]IF2
l25
L21
Vzmh[P:6obZZQkI[6XlJzP1
!s100 F>bFN;gA?Rjf:K5PzmOPX0
R10
33
R24
!i10b 1
R25
R59
R60
!i113 1
R15
R16
Priscv_core_config
R2
R3
R4
R5
R6
R0
R7
8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd
F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
VUgQPEIPYkJc_G<z7ZJkWN2
!s100 WYS78XbjoF89=JAl>ilYK3
R10
33
R24
!i10b 1
R25
!s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R15
R16
Ewriteback
Z61 w1515853351
R1
R2
R3
R4
R5
R6
R7
Z62 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd
Z63 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd
l0
L9
VhaP8EZ]dnOgeZ<Vm8ZRJ[3
!s100 l3djWz8Ce:9m3iH_ClG7Y1
R10
33
Z64 !s110 1515854152
!i10b 1
Z65 !s108 1515854152.000000
Z66 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd|
Z67 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd|
!i113 1
R15
R16
Awriteback_arch
R1
R2
R3
R4
R5
R6
DEx4 work 9 writeback 0 22 haP8EZ]dnOgeZ<Vm8ZRJ[3
l18
L17
Ved0S@e_5U9X9MDi[^HSFA2
!s100 2XS8i[LoAnkk6mla>J>>=0
R10
33
R64
!i10b 1
R65
R66
R67
!i113 1
R15
R16
