
---------- Begin Simulation Statistics ----------
host_inst_rate                                 205275                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323144                       # Number of bytes of host memory used
host_seconds                                    97.43                       # Real time elapsed on the host
host_tick_rate                              347713080                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.033878                       # Number of seconds simulated
sim_ticks                                 33877889500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5506930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35070.535762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30324.071382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5053146                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15914448000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.082402                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               453784                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            127089                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9906722500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326695                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62585.790832                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 61945.372116                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1256670                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13615413624                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.147568                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              217548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            78809                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8594238982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094110                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         138739                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 11166.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 46048.035730                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.689826                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16345                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        33500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    752655144                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6981148                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 43986.971609                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39749.914020                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6309816                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29529861624                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.096164                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                671332                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             205898                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18500961482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066670                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996669                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002831                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.589012                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.899096                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6981148                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 43986.971609                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39749.914020                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6309816                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29529861624                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.096164                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               671332                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            205898                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18500961482                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066670                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384514                       # number of replacements
system.cpu.dcache.sampled_refs                 385538                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.140115                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6434562                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501857160000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145157                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13297550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14379.436728                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11420.918810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13256078                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      596344000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003119                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41472                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1158                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    460411500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40313                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 328.820707                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13297550                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14379.436728                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11420.918810                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13256078                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       596344000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003119                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41472                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1158                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    460411500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003032                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40313                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435680                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.068373                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13297550                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14379.436728                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11420.918810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13256078                       # number of overall hits
system.cpu.icache.overall_miss_latency      596344000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003119                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41472                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1158                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    460411500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003032                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40313                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40083                       # number of replacements
system.cpu.icache.sampled_refs                  40314                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.068373                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13256078                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 41210.053126                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       320366953                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  7774                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    62881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     59288.428670                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 43632.316294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          278                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3711633500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.995579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      62603                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2731383000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.995531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 62600                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     362971                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       58919.907939                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43148.574091                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         239357                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7283325500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.340562                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       123614                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       183                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5325828500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.340055                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  123430                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82659                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59165.214919                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43471.527601                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4890537500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82659                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3593313000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82659                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145157                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145157                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.324677                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425852                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        59043.798364                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43311.355695                       # average overall mshr miss latency
system.l2.demand_hits                          239635                       # number of demand (read+write) hits
system.l2.demand_miss_latency             10994959000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.437281                       # miss rate for demand accesses
system.l2.demand_misses                        186217                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        186                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8057211500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.436842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   186030                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.347470                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.286664                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5692.950682                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4696.709825                       # Average occupied blocks per context
system.l2.overall_accesses                     425852                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       59043.798364                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  43227.066794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         239635                       # number of overall hits
system.l2.overall_miss_latency            10994959000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.437281                       # miss rate for overall accesses
system.l2.overall_misses                       186217                       # number of overall misses
system.l2.overall_mshr_hits                       186                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        8377578453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.455097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  193804                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.392719                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          3053                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         2961                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        11491                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             7812                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          718                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         139256                       # number of replacements
system.l2.sampled_refs                         149943                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10389.660507                       # Cycle average of tags in use
system.l2.total_refs                           348569                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            62657                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44672880                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2475987                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3303060                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       300172                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3303809                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3891611                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         171943                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       330533                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17152173                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.620387                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.520918                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12901909     75.22%     75.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2095928     12.22%     87.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       803591      4.69%     92.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       420698      2.45%     94.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       253787      1.48%     96.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       137114      0.80%     96.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       129490      0.75%     97.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        79123      0.46%     98.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       330533      1.93%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17152173                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       299979                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13255705                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.308289                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.308289                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4557172                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          198                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       404902                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28265846                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7293662                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5201873                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2003997                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          591                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        99465                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4747250                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4588045                       # DTB hits
system.switch_cpus_1.dtb.data_misses           159205                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3841717                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3687069                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           154648                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        905533                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            900976                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4557                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3891611                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3244946                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8792335                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        78486                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29786084                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        547627                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.168593                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3244946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2647930                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.290396                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19156170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.554908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.762946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13608845     71.04%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         482650      2.52%     73.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         294820      1.54%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         458102      2.39%     77.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1338662      6.99%     84.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         258794      1.35%     85.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         257313      1.34%     87.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         508880      2.66%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1948104     10.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19156170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3926728                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2084401                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1529076                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.670427                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4748238                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           905533                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12936555                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14809790                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.734328                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9499674                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.641591                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15032850                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       348169                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2757558                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5742858                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       419501                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1815290                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24653478                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3842705                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       416978                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15475404                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       123853                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5367                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2003997                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       160124                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       285862                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       109586                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          308                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        17692                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3383621                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1053956                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        17692                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        63410                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       284759                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.433221                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.433221                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10419424     65.56%     65.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46941      0.30%     65.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       228905      1.44%     67.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7185      0.05%     67.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       201783      1.27%     68.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19505      0.12%     68.74% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64623      0.41%     69.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3979853     25.04%     94.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       924164      5.82%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15892383                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       148882                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009368                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23049     15.48%     15.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           85      0.06%     15.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            3      0.00%     15.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           13      0.01%     15.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74596     50.10%     65.65% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     65.65% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        45214     30.37%     96.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5922      3.98%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19156170                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.829622                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.364327                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12025483     62.78%     62.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2933439     15.31%     78.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1729567      9.03%     87.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1144441      5.97%     93.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       788669      4.12%     97.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       327909      1.71%     98.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       181346      0.95%     99.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        18338      0.10%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6978      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19156170                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.688492                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23124402                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15892383                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12851699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        32212                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11246704                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3245010                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3244946                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2433624                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       838108                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5742858                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1815290                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23082898                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3794994                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       314312                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7603780                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       412505                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        17303                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35126459                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27305266                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20255694                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4988080                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2003997                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       765318                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12251087                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1899709                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 93001                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
