[   10.312497] RTW: curr_tx_bw : 20MHz
[   10.312502] RTW: curr_retry_ratio : 0
[   10.312507] RTW: ra_mask : 0x00000000000fffff
[   10.312507] 
[   10.315615] RTW: recv eapol packet 1/4
[   10.316773] RTW: send eapol packet 2/4
[   10.322577] RTW: recv eapol packet 3/4
[   10.322951] RTW: send eapol packet 4/4
[   10.324131] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.324427] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.109056] codec_codec_ctl: set repaly channel...
[   13.109093] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.109100] codec_codec_ctl: set sample rate...
[   13.109221] codec_codec_ctl: set device...
[   13.349193] codec_set_device: set device: speaker...
[   66.112249] TX ISP driver initializing with new subdevice management system...
[   66.112272] *** Frame generation work queue initialized ***
[   66.112277] *** CREATING VIC DEVICE STRUCTURE AND LINKING TO ISP CORE ***
[   66.112283] *** tx_isp_create_vic_device: Creating VIC device structure ***
[   66.112291] *** VIC DEVICE ALLOCATED: 80538000 (size=0x21c bytes) ***
[   66.112297] *** VIC DEVICE: Set NV12 format magic number 0x3231564e at offset 0xc ***
[   66.112303] *** CRITICAL: Mapping DUAL VIC register spaces for complete VIC control ***
[   66.112309] *** Primary VIC registers mapped: b33e0000 (0x133e0000) ***
[   66.112315] *** Secondary VIC registers mapped: b0023000 (0x10023000) ***
[   66.112321] *** CRITICAL: VIC buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   66.112326] *** Buffers will be allocated on-demand during QBUF operations ***
[   66.112332] *** VIC: Buffer lists initialized - allocation deferred to prevent memory pressure ***
[   66.112338] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   66.112343] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   66.112348] *** CRITICAL: VIC DEVICE LINKED TO ISP CORE ***
[   66.112354]   isp_dev->vic_dev = 80538000
[   66.112360]   vic_dev->sd.isp = 856a4000
[   66.112365]   vic_dev->sd.ops = c06a92a4
[   66.112370]   vic_dev->vic_regs = b33e0000
[   66.112376]   vic_dev->state = 1
[   66.112382]   vic_dev dimensions = 1920x1080
[   66.112387] *** tx_isp_create_vic_device: VIC device creation complete ***
[   66.112392] *** NO MORE 'NO VIC DEVICE' ERROR SHOULD OCCUR ***
[   66.112398] *** VIN DEVICE CREATION DEFERRED TO tx_isp_core_probe (after memory mappings) ***
[   66.112403] *** This fixes the 'ISP core registers not available' error ***
[   66.113765] tx_isp_platform_probe called
[   66.127156] TX ISP driver initialized successfully
[   66.127168] Device nodes created:
[   66.127172]   /dev/tx-isp (major=10, minor=dynamic)
[   66.127178]   /proc/jz/isp/isp-w02
[   66.127182] I2C infrastructure prepared for dynamic sensor registration
[   66.127188] I2C devices will be created when sensors register via IOCTL
[   66.127193] *** INITIALIZING SUBDEVICE MANAGEMENT SYSTEM ***
[   66.127198] *** REGISTERING SUBDEVICES AT OFFSET 0x38 FOR tx_isp_video_link_stream ***
[   66.127204] *** REGISTERED VIC SUBDEV AT INDEX 0 WITH VIDEO OPS ***
[   66.127214] VIC subdev: 80538000, ops: c06a92a4, video: c06a92ec, s_stream: c06772c0
[   66.127219] *** REGISTERED CORE SUBDEV AT INDEX 4 ***
[   66.127227] *** CORE DEV ALLOCATED AND LINKED DURING PROBE: 80538400 ***
[   66.127232] *** REGISTERING PLATFORM DEVICES FOR DUAL IRQ SETUP (37 + 38) ***
[   66.129716] *** CSI platform device registered for IRQ 38 (isp-w02) ***
[   66.132272] *** VIC platform device registered for IRQ 37 (isp-m0) ***
[   66.134874] *** VIN platform device registered for IRQ 37 (isp-m0) ***
[   66.142008] *** FS platform device registered for IRQ 38 (isp-w02) ***
[   66.144786] *** Core platform device registered for IRQ 37 (isp-m0) ***
[   66.144798] *** ALL PLATFORM DEVICES REGISTERED - SHOULD SEE IRQ 37 + 38 IN /proc/interrupts ***
[   66.144804] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   66.144855] *** tx_isp_vic_probe: Starting VIC device probe ***
[   66.144864] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   66.144873] *** tx_isp_subdev_init: pdev=c06a87a8, sd=80538800, ops=c06a92a4 ***
[   66.144879] *** tx_isp_subdev_init: ourISPdev=856a4000 ***
[   66.144886] *** tx_isp_subdev_init: ops=c06a92a4, ops->core=c06a92b8 ***
[   66.144892] *** tx_isp_subdev_init: ops->core->init=c0660740 ***
[   66.144899] *** tx_isp_subdev_init: Set sd->dev=c06a87b8, sd->pdev=c06a87a8 ***
[   66.144906] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   66.144912] tx_isp_module_init: Module initialized for isp-w02
[   66.144918] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.144926] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06a87a8, sd=80538800, ourISPdev=856a4000 ***
[   66.144933] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=856a4000 ***
[   66.144939] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   66.144944] *** DEBUG: About to check device name matches ***
[   66.144950] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   66.144956] *** DEBUG: Retrieved vic_dev from subdev data: 80538800 ***
[   66.144962] *** DEBUG: About to set ourISPdev->vic_dev = 80538800 ***
[   66.144968] *** DEBUG: ourISPdev before linking: 856a4000 ***
[   66.144974] *** DEBUG: ourISPdev->vic_dev set to: 80538800 ***
[   66.144979] *** VIC AUTO-LINK: Registering VIC IRQ immediately after device linking ***
[   66.144986] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-w02 ***
[   66.144993] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-w02) ***
[   66.145003] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0668534, thread=c0669004, flags=0x80, name=isp-w02, dev_id=856a4000) ***
[   66.145012] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0668534, thread=c0669004 ***
[   66.147269] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   66.147280] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   66.147287] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-w02 ***
[   66.147293] *** VIC AUTO-LINK: VIC IRQ registered successfully ***
[   66.147299] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   66.147305] *** VIC AUTO-LINK: Registers not mapped - cannot register interrupt ***
[   66.147312] *** tx_isp_vic_probe: VIC device initialized successfully ***
[   66.147319] VIC device: vic_dev=80538800, size=676
[   66.147324]   sd: 80538800
[   66.147330]   state: 1
[   66.152501] tx_isp_csi_probe
[   66.154252] VIN: vin_probe: starting VIN probe = 0x0
[   66.154265] VIN: vin_probe: registers mapped = 0x13300000
[   66.154271] VIN: vin_probe: IRQ obtained = 0x25
[   66.154280] VIN: vin_probe: failed to get clock = 0xffffffea
[   66.154286] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   66.154295] *** tx_isp_subdev_init: pdev=c06a8588, sd=856b3c00, ops=c06aa254 ***
[   66.154301] *** tx_isp_subdev_init: ourISPdev=856a4000 ***
[   66.154308] *** tx_isp_subdev_init: ops=c06aa254, ops->core=c06aa274 ***
[   66.154314] *** tx_isp_subdev_init: ops->core->init=c068300c ***
[   66.154321] *** tx_isp_subdev_init: Set sd->dev=c06a8598, sd->pdev=c06a8588 ***
[   66.154327] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06aa254 ***
[   66.154334] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06a932c ***
[   66.154340] tx_isp_module_init: Module initialized for isp-w01
[   66.154346] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.154354] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06a8588, sd=856b3c00, ourISPdev=856a4000 ***
[   66.154362] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=856a4000 ***
[   66.154368] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   66.154372] *** DEBUG: About to check device name matches ***
[   66.154378] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   66.154384] *** LINKED VIN device: 856b3c00 ***
[   66.154392] *** VIN SUBDEV OPS CONFIGURED: core=c06aa274, video=c06aa268, s_stream=c06833f4 ***
[   66.154398] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   66.154404] VIN: vin_probe: VIN probe completed successfully = 0x0
[   66.157744] *** tx_isp_fs_probe: Memory-safe implementation ***
[   66.157758] *** tx_isp_subdev_init: CALLED for device 'tx-isp-fs' ***
[   66.157766] *** tx_isp_subdev_init: pdev=c06a8410, sd=856b3e00, ops=c06a93d4 ***
[   66.157773] *** tx_isp_subdev_init: ourISPdev=856a4000 ***
[   66.157780] *** tx_isp_subdev_init: ops=c06a93d4, ops->core=c06a93f4 ***
[   66.157786] *** tx_isp_subdev_init: ops->core->init=c06787cc ***
[   66.157792] *** tx_isp_subdev_init: Set sd->dev=c06a8420, sd->pdev=c06a8410 ***
[   66.157799] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06a93d4 ***
[   66.157806] *** tx_isp_subdev_init: ops->sensor=c06a93e8, csi_subdev_ops=c06a932c ***
[   66.157812] tx_isp_module_init: Module initialized for tx-isp-fs
[   66.157818] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.157826] *** tx_isp_request_irq: platform_get_irq returned 38 for device tx-isp-fs ***
[   66.157833] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: tx-isp-fs) ***
[   66.157843] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0668534, thread=c0669004, flags=0x80, name=tx-isp-fs, dev_id=856a4000) ***
[   66.157852] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0668534, thread=c0669004 ***
[   66.162322] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   66.162333] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   66.162340] *** tx_isp_request_irq: IRQ 38 registered successfully for tx-isp-fs ***
[   66.162348] tx_isp_subdev_init: platform_get_resource returned c06a854c for device tx-isp-fs
[   66.162356] tx_isp_subdev_init: Memory resource found: start=0x13310000, end=0x1331ffff, size=0x00010000
[   66.162369] tx_isp_fs_probe: channel_count=0
[   66.162376] *** tx_isp_fs_probe: FS device created successfully (size=436, channels=0) ***
[   66.162382] *** FS PROBE COMPLETE - /proc/jz/isp/isp-fs SHOULD NOW BE AVAILABLE ***
[   66.162715] *** tx_isp_core_probe: SAFE implementation using proper struct member access ***
[   66.162738] *** tx_isp_core_probe: SAFE platform device setup ***
[   66.162746] *** tx_isp_core_probe: Platform devices configured - count=5 ***
[   66.162752] *** tx_isp_core_probe: Created safe platform data structure ***
[   66.162758] *** tx_isp_core_probe: Initializing core subdev with operations ***
[   66.162763] *** tx_isp_core_probe: Global ISP device set early for linking ***
[   66.162770] *** tx_isp_core_probe: Core subdev initialized with ops=c06a90b8 ***
[   66.162778] ***   - Core ops: start=c06715a0, stop=c066fcf8, set_format=c0671140 ***
[   66.162788] *** tx_isp_link_core_device: Linking core device 80538c00 to ISP device 846c0000 ***
[   66.162793] *** tx_isp_link_core_device: Core device linked successfully ***
[   66.162798] *** Core subdev not found in subdev array - this may cause issues ***
[   66.162805] *** REGISTERED CORE SUBDEV AT INDEX 4 (sd=846c0000) ***
[   66.162811] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   66.162818] *** tx_isp_subdev_init: pdev=c06a8300, sd=846c0000, ops=c06a90b8 ***
[   66.162824] *** tx_isp_subdev_init: ourISPdev=846c0000 ***
[   66.162831] *** tx_isp_subdev_init: ops=c06a90b8, ops->core=c06a90cc ***
[   66.162837] *** tx_isp_subdev_init: ops->core->init=c065e998 ***
[   66.162844] *** tx_isp_subdev_init: Set sd->dev=c06a8310, sd->pdev=c06a8300 ***
[   66.162850] *** tx_isp_subdev_init: Core ISP subdev registered at slot 0 ***
[   66.162856] tx_isp_module_init: Module initialized for isp-m0
[   66.162862] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.162870] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   66.162877] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   66.162887] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0668534, thread=c0669004, flags=0x80, name=isp-m0, dev_id=846c0000) ***
[   66.162895] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0668534, thread=c0669004 ***
[   66.173396] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   66.173406] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   66.173414] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   66.173422] tx_isp_subdev_init: platform_get_resource returned c06a83d8 for device isp-m0
[   66.173430] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   66.173437] tx_isp_subdev_init: Skipping request_mem_region/ioremap for isp-m0; using shared core_regs when available
[   66.173444] *** tx_isp_core_probe: Subdev init SUCCESS ***
[   66.173450] *** tx_isp_core_probe: Channel count = 6 ***
[   66.173464] *** tx_isp_core_probe: Creating VIC device ***
[   66.173469] *** tx_isp_create_vic_device: Creating VIC device structure ***
[   66.173476] *** VIC DEVICE ALLOCATED: 80539000 (size=0x21c bytes) ***
[   66.173482] *** VIC DEVICE: Set NV12 format magic number 0x3231564e at offset 0xc ***
[   66.173488] *** CRITICAL: Mapping DUAL VIC register spaces for complete VIC control ***
[   66.173494] *** Primary VIC registers mapped: b33e0000 (0x133e0000) ***
[   66.173500] *** Secondary VIC registers mapped: b0023000 (0x10023000) ***
[   66.173506] *** CRITICAL: VIC buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   66.173511] *** Buffers will be allocated on-demand during QBUF operations ***
[   66.173516] *** VIC: Buffer lists initialized - allocation deferred to prevent memory pressure ***
[   66.173522] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   66.173528] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   66.173534] *** CRITICAL: VIC DEVICE LINKED TO ISP CORE ***
[   66.173539]   isp_dev->vic_dev = 80539000
[   66.173544]   vic_dev->sd.isp = 846c0000
[   66.173550]   vic_dev->sd.ops = c06a92a4
[   66.173556]   vic_dev->vic_regs = b33e0000
[   66.173561]   vic_dev->state = 1
[   66.173566]   vic_dev dimensions = 1920x1080
[   66.173572] *** tx_isp_create_vic_device: VIC device creation complete ***
[   66.173577] *** NO MORE 'NO VIC DEVICE' ERROR SHOULD OCCUR ***
[   66.173582] *** tx_isp_core_probe: VIC device created successfully ***
[   66.173587] *** tx_isp_core_probe: Calling sensor_early_init ***
[   66.173593] sensor_early_init: Preparing sensor infrastructure
[   66.173598] *** tx_isp_core_probe: Basic initialization complete ***
[   66.173604] ***   - Core device size: 13464 bytes ***
[   66.173609] ***   - Channel count: 6 ***
[   66.173615] ***   - Global ISP device set: 846c0000 ***
[   66.173620] *** tx_isp_core_probe: Setting up ISP memory mappings FIRST ***
[   66.173625] Initializing ISP memory mappings
[   66.173630] ISP core registers mapped at 0x13300000
[   66.173635] VIC registers mapped at 0x10023000
[   66.173640] CSI registers mapped at 0x10022000
[   66.173644] PHY registers mapped at 0x10021000
[   66.173650] All ISP memory mappings initialized successfully
[   66.173655] *** tx_isp_core_probe: ISP memory mappings initialized successfully ***
[   66.173660] *** tx_isp_core_probe: Global ISP device updated with register base ***
[   66.173666] *** tx_isp_core_probe: Calling isp_core_tuning_init AFTER memory mappings ***
[   66.173672] isp_core_tuning_init: Initializing tuning data structure
[   66.173684] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[   66.173690] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   66.173696] *** SAFE: mode_flag properly initialized using struct member access ***
[   66.173701] *** tx_isp_core_probe: Creating VIN device (after memory mappings) ***
[   66.173707] *** tx_isp_create_vin_device: Creating VIN device structure ***
[   66.173714] *** VIN USING ISP CORE REGISTERS: b3300000 (no separate mapping needed) ***
[   66.173721] *** VIN subdev operations set: c06aa254 ***
[   66.173726] *** VIN DEVICE CREATED AND CONNECTED TO ISP DEVICE ***
[   66.173734] VIN device: 856b3800, base: b3300000, irq: 37, state: 1
[   66.173740] *** CRITICAL: isp_dev->vin_dev = 856b3800 (should not be null!) ***
[   66.173745] *** tx_isp_core_probe: VIN device created successfully ***
[   66.173750] *** tx_isp_core_probe: About to create frame sync workqueue ***
[   66.173844] *** tx_isp_core_probe: Frame sync workqueue created successfully at 85c0a500 ***
[   66.173853] *** tx_isp_core_probe: Frame sync work initialized at c06aae0c ***
[   66.173858] *** tx_isp_core_probe: Frame sync work queue initialized with dedicated workqueue ***
[   66.173864] *** tx_isp_core_probe: Skipping direct frame sync test during probe ***
[   66.173870] *** tx_isp_core_probe: Calling tx_isp_create_graph_and_nodes ***
[   66.173876] tx_isp_create_graph_and_nodes: Redirecting to new subdevice management system
[   66.173881] *** tx_isp_create_subdev_graph: Creating ISP processing graph ***
[   66.173887] tx_isp_create_subdev_graph: No subdevices registered, creating basic setup
[   66.173892] tx_isp_create_basic_pipeline: Creating basic CSI->VIC pipeline
[   66.173898] Initializing CSI device
[   66.173904] CSI device initialized
[   66.173909] Initializing VIC device
[   66.173914] VIC device initialized
[   66.173919] Setting up ISP processing pipeline: CSI -> VIC -> Output
[   66.173924] CSI device ready for configuration
[   66.173929] VIC device ready for configuration
[   66.173934] Setting up media entity links
[   66.173938] Initializing subdevice pads
[   66.173943] CSI pad 0: OUTPUT -> VIC pad 0
[   66.173948] VIC pad 0: INPUT <- CSI pad 0
[   66.173952] VIC pad 1: OUTPUT -> Capture interface
[   66.173957] Subdevice pads initialized
[   66.173962] Creating subdevice links
[   66.173969] Registering link: csi_output[0] -> vic_input[0] (flags=0x1)
[   66.173974] Link enabled and configured
[   66.173979] Created CSI->VIC link successfully
[   66.173984] Subdevice links created
[   66.173988] Media entity links setup completed
[   66.173993] Configuring default link routing
[   66.173998] Default routing: Sensor -> CSI -> VIC -> Capture
[   66.174003] Configuring format propagation
[   66.174008] Format propagation configured
[   66.174013] Default link routing configured
[   66.174018] ISP pipeline setup completed
[   66.174024] tx_isp_create_basic_pipeline: Basic pipeline created successfully
[   66.174029] *** tx_isp_core_probe: tx_isp_create_graph_and_nodes SUCCESS ***
[   66.174034] *** tx_isp_core_probe: Creating frame channel devices ***
[   66.174040] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   66.174466] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   66.176994] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   66.179556] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   66.184565] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   66.184576] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   66.184581] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   66.184586] *** tx_isp_core_probe: Creating ISP proc entries ***
[   66.184592] *** tx_isp_create_proc_entries: Creating proc entries to match reference driver ***
[   66.184618] Created proc entry: /proc/jz/isp/isp-w00
[   66.184626] Created proc entry: /proc/jz/isp/isp-w01
[   66.184634] *** CREATED PROC ENTRY: /proc/jz/isp/isp-w02 (CRITICAL FOR VIC FUNCTIONALITY) ***
[   66.184642] *** CREATED PROC ENTRY: /proc/jz/isp/isp-fs (CRITICAL FOR FS FUNCTIONALITY) ***
[   66.184650] *** CREATED PROC ENTRY: /proc/jz/isp/isp-m0 (CRITICAL FOR M0 FUNCTIONALITY) ***
[   66.184658] Created proc entry: /proc/jz/isp/csi
[   66.184670] Created proc entry: /proc/jz/isp/vic
[   66.184676] *** ALL PROC ENTRIES CREATED SUCCESSFULLY - MATCHES REFERENCE DRIVER LAYOUT ***
[   66.184682] *** /proc/jz/isp/ now contains: isp-w00, isp-w01, isp-w02, isp-fs, isp-m0, csi, vic ***
[   66.184688] *** tx_isp_core_probe: ISP proc entries created successfully ***
[   66.184693] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   66.184699] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   66.184708] tisp_code_create_tuning_node: Allocated dynamic major 251
[   66.194682] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   66.194694] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   66.197490] All ISP subdev platform drivers registered successfully
[   66.197503] *** SUBDEV PLATFORM DRIVERS INITIALIZED - CSI/VIC/VIN/CORE DRIVERS REGISTERED ***
[   66.197510] *** tx_isp_init_subdev_registry: Initializing subdevice registry ***
[   66.197522] tx_isp_subdev_register: Registered subdevice 'tx-isp-csi' (type=1, id=0)
[   66.197529] Registered subdevice: tx-isp-csi (pdev=c06a8698)
[   66.197538] tx_isp_subdev_register: Registered subdevice 'isp-w02' (type=1, id=1)
[   66.197544] Registered subdevice: isp-w02 (pdev=c06a87a8)
[   66.197553] tx_isp_subdev_register: Registered subdevice 'tx-isp-vin' (type=1, id=2)
[   66.197560] Registered subdevice: tx-isp-vin (pdev=c06a8588)
[   66.197568] tx_isp_subdev_register: Registered subdevice 'tx-isp-fs' (type=1, id=3)
[   66.197574] Registered subdevice: tx-isp-fs (pdev=c06a8410)
[   66.197587] tx_isp_subdev_register: Registered subdevice 'tx-isp-core' (type=2, id=4)
[   66.197594] Registered subdevice: tx-isp-core (pdev=c06a8300)
[   66.197600] *** tx_isp_init_subdev_registry: Registry initialized with 5 subdevices ***
[   66.197605] *** SUBDEVICE REGISTRY INITIALIZED SUCCESSFULLY ***
[   66.197610] *** INITIALIZING CSI AS PROPER SUBDEV FOR MIPI INTERFACE ***
[   66.197616] *** csi_device_probe: EXACT Binary Ninja tx_isp_csi_probe implementation ***
[   66.197626] *** CSI BASIC REGISTERS MAPPED: 0x10022000 -> b0022000 ***
[   66.197632] *** ISP CSI REGISTERS MAPPED: b0029600 (Binary Ninja +0x13c region) ***
[   66.197638] *** CSI device structure initialized: ***
[   66.197643]   Size: 0x148 bytes
[   66.197648]   Basic regs (+0xb8): b0022000 (0x10022000)
[   66.197654]   ISP CSI regs (+0x13c): b0029600
[   66.197659]   State (+0x128): 1
[   66.197664] *** CRITICAL: LINKING CSI DEVICE TO ISP DEVICE ***
[   66.197670] *** CSI DEVICE LINKED: isp_dev->csi_dev = 80539800 ***
[   66.197675] *** CRITICAL: INITIALIZING CSI HARDWARE AFTER DEVICE CREATION ***
[   66.197680] *** CSI: State updated to 2 for hardware initialization ***
[   66.197686] *** CSI: No init function available ***
[   66.197691] *** csi_device_probe: Binary Ninja CSI device created successfully ***
[   66.197696] *** POPULATING SUBDEV ARRAY USING SAFE STRUCT MEMBER ACCESS ***
[   66.197702] *** REGISTERED VIC SUBDEV AT INDEX 0 WITH VIDEO OPS ***
[   66.197707] *** REGISTERED CSI SUBDEV AT INDEX 1 ***
[   66.197713] CSI subdev: 80539800, ops=  (null)
[   66.197718] *** SUBDEV ARRAY POPULATED SAFELY - tx_isp_video_link_stream SHOULD NOW WORK! ***
[   66.197724] *** RACE CONDITION FIX: SUBDEV INITIALIZATION MARKED COMPLETE ***
[   66.197730] *** tx_isp_video_link_stream CALLS WILL NOW PROCEED SAFELY ***
[   66.197735] Device subsystem initialization complete
[   66.197740] *** INITIALIZING VIC HARDWARE (irq + masks) VIA tx_isp_vic_hw_init ***
[   66.197746] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   66.197752] *** VIC HW INIT: Interrupt configuration applied to PRIMARY VIC space ***
[   66.197773] *** VIC HW INIT: Interrupt handler registered for IRQ 38 ***
[   66.197780] *** VIC HW INIT: Hardware interrupt enabled for IRQ 38 ***
[   66.197786] Preparing sensor subdev infrastructure...
[   66.197791] Sensor subdev infrastructure prepared for dynamic registration
[   66.197796] Sensors will register via IOCTL 0x805056c1 when loaded
[   66.197802] *** INITIALIZING HARDWARE INTERRUPTS FOR IRQ 37 AND 38 ***
[   66.197807] *** USING BINARY NINJA tx_isp_request_irq FOR HARDWARE INTERRUPTS ***
[   66.197812] *** tx_isp_request_irq: EXACT Binary Ninja implementation ***
[   66.197818] *** Platform IRQ found: 37 ***
[   66.200072] *** tx_isp_request_irq: IRQ 37 registered and stored in isp_dev->isp_irq ***
[   66.200084] *** Hardware interrupts initialized with Binary Ninja method (IRQ 37) ***
[   66.200089] *** HARDWARE INTERRUPT INITIALIZATION COMPLETE ***
[   66.200094] *** SHOULD SEE BOTH IRQ 37 AND 38 IN /proc/interrupts NOW ***
[   66.200100] *** REGISTERING BOTH IRQ HANDLERS (37 + 38) FOR COMPLETE INTERRUPT SUPPORT ***
[   66.202351] *** SUCCESS: IRQ 37 (isp-m0) REGISTERED ***
[   66.204662] *** SUCCESS: IRQ 38 (isp-w02) REGISTERED ***
[   66.204672] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   66.204678] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   66.204683] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   66.204688] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   66.204694] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   66.204700] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   66.204705] *** vic_start_ok SET TO 1 - INTERRUPTS WILL NOW BE PROCESSED! ***
[   66.204711] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   66.204716] tisp_code_create_tuning_node: Device already created, skipping
[   66.204722] *** ISP M0 TUNING DEVICE NODE CREATED SUCCESSFULLY ***
[   66.204727] *** CREATING SUBDEVICE GRAPH WITH NEW MANAGEMENT SYSTEM ***
[   66.204733] *** tx_isp_create_subdev_graph: Creating ISP processing graph ***
[   66.204740] tx_isp_create_subdev_graph: Processing 5 registered subdevices
[   66.204748] tx_isp_init_source_subdev: tx-isp-csi stored at index 0
[   66.204754] tx_isp_init_source_subdev: isp-w02 stored at index 1
[   66.204760] tx_isp_init_source_subdev: tx-isp-vin stored at index 2
[   66.204767] tx_isp_init_source_subdev: tx-isp-fs stored at index 3
[   66.204776] tx_isp_create_subdev_link: Linking tx-isp-core (src=8520aa00, dst=85c2f000)
[   66.204783] tx_isp_init_sink_subdev: Created link source[1] -> tx-isp-core[4]
[   66.204788] *** tx_isp_create_subdev_graph: Graph creation completed successfully ***
[   66.204794] *** SUBDEVICE GRAPH CREATED - FRAME DEVICES SHOULD NOW EXIST ***
[   66.204800] *** INITIALIZING V4L2 VIDEO DEVICES FOR ENCODER SUPPORT ***
[   66.204805] *** Initializing TX-ISP V4L2 video devices ***
[   66.204810] *** Creating V4L2 video device for channel 0 ***
[   66.205180] *** V4L2 video device created: /dev/video0 for channel 0 ***
[   66.205191] *** Creating V4L2 video device for channel 1 ***
[   66.214920] *** V4L2 video device created: /dev/video1 for channel 1 ***
[   66.214931] *** TX-ISP V4L2 devices initialized successfully ***
[   66.214938] *** V4L2 VIDEO DEVICES CREATED - /dev/video0, /dev/video1 NOW AVAILABLE ***
[   66.214943] TX ISP driver ready with new subdevice management system
[   67.417677] === gc2053 SENSOR MODULE INIT ===
[   67.420180] gc2053 I2C driver registered, waiting for device creation by ISP
[   70.740117] ISP opened successfully
[   70.741004] ISP IOCTL: cmd=0x805056c1 arg=0x77bc2d60
[   70.741015] *** TX_ISP_SENSOR_REGISTER: FIXED TO CREATE ACTUAL SENSOR CONNECTION ***
[   70.741022] Sensor register: gc2053
[   70.741027] *** HANDLING SENSOR REGISTRATION WITH SAFE STRUCT ACCESS ***
[   70.741035] Checking module at index 0: 8520ac00
[   70.741040] Processed sensor registration via direct ISP device integration
[   70.741045] Sensor registration complete, final_result=0x0
[   70.741051] *** ADDING SUCCESSFULLY REGISTERED SENSOR TO LIST: gc2053 ***
[   70.741059] *** SENSOR ADDED TO LIST: index=0 name=gc2053 ***
[   70.741065] *** CREATING I2C DEVICE FOR SENSOR gc2053 ***
[   70.741073] *** CREATING I2C CLIENT: name=gc2053, addr=0x37, adapter=i2c0 ***
[   70.741079] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   70.741086] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   70.741092] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   70.747247] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   70.747551] === GC2053 SENSOR PROBE START ===
[   70.747568] sensor_probe: client=8428e600, addr=0x37, adapter=84074c10 (i2c0)
[   70.747573] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   70.747579] Requesting reset GPIO 18
[   70.747588] GPIO reset sequence: HIGH -> LOW -> HIGH
root@ing-wyze-cam3-a000 ~# ---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
d[INFO:WS.cpp]: Server started on port 8089
m[ERROR:IMPFramesource.cpp]: IMP_FrameSource_EnableChn(0) = -1
root@ing-wyze-cam3-a000 ~# dmesg [ERROR:IMPFramesource.cpp]: IMP_FrameSource_EnableChn(1) = -1
set jpeg streamMngCtx suceess

[   71.495345] system_reg_write: Writing ISP reg[0xa804] = 0x0
[   71.495351] system_reg_write: Writing ISP reg[0xa808] = 0x0
[   71.495358] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[   71.495364] system_reg_write: Writing ISP reg[0xa810] = 0x0
[   71.495370] system_reg_write: Writing ISP reg[0xa814] = 0x0
[   71.495376] system_reg_write: Writing ISP reg[0xa818] = 0x0
[   71.495383] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[   71.495389] system_reg_write: Writing ISP reg[0xa820] = 0x0
[   71.495396] system_reg_write: Writing ISP reg[0xa824] = 0x0
[   71.495402] system_reg_write: Writing ISP reg[0xa800] = 0x1
[   71.495408] system_reg_write: Writing ISP reg[0xa828] = 0x0
[   71.495414] tiziano_ae_set_hardware_param: Parameters written to AE1
[   71.495420] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   71.495428] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   71.495445] tiziano_deflicker_expt: Generated 119 LUT entries
[   71.495452] tisp_event_set_cb: Setting callback for event 1
[   71.495459] tisp_event_set_cb: Event 1 callback set to c067a3b8
[   71.495464] tisp_event_set_cb: Setting callback for event 6
[   71.495471] tisp_event_set_cb: Event 6 callback set to c0679198
[   71.495476] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   71.495482] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   71.495489] tiziano_awb_init: Initializing Auto White Balance (-1066628164x8275)
[   71.495496] system_reg_write: Writing ISP reg[0xb000] = 0x1
[   71.495502] system_reg_write: Writing ISP reg[0x1800] = 0x1
[   71.495507] tiziano_awb_init: AWB hardware blocks enabled
[   71.495513] tiziano_gamma_init: Initializing Gamma processing
[   71.495518] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   71.495544] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   71.495550] tiziano_gib_init: Initializing GIB processing
[   71.495555] tiziano_lsc_init: Initializing LSC processing
[   71.495560] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   71.495566] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   71.495573] system_reg_write: Writing ISP reg[0x3800] = 0x11
[   71.495580] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[   71.495585] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   71.495625] tiziano_ccm_init: Initializing Color Correction Matrix
[   71.495631] tiziano_ccm_init: Using linear CCM parameters
[   71.495636] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   71.495643] jz_isp_ccm: EV=64, CT=9984
[   71.495650] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   71.495656] cm_control: saturation=128
[   71.495661] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   71.495666] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   71.495672] tiziano_ccm_init: CCM initialized successfully
[   71.495677] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[   71.495684] system_reg_write: Writing ISP reg[0x4800] = 0x0
[   71.495690] system_reg_write: Writing ISP reg[0x499c] = 0x1
[   71.495696] tiziano_sharpen_init: Initializing Sharpening
[   71.495701] tiziano_sharpen_init: Using linear sharpening parameters
[   71.495707] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   71.495714] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   71.495720] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   71.495734] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   71.495740] system_reg_write: Writing ISP reg[0xb400] = 0x1
[   71.495746] tiziano_sharpen_init: Sharpening initialized successfully
[   71.495751] tiziano_sdns_init: Initializing SDNS processing
[   71.495759] tiziano_sdns_init: Using linear SDNS parameters
[   71.495765] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   71.495772] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   71.495778] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   71.495795] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   71.495802] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[   71.495807] tiziano_sdns_init: SDNS processing initialized successfully
[   71.495814] tiziano_mdns_init: Initializing MDNS processing (-1066628164x8275)
[   71.495819] tiziano_mdns_init: Using linear MDNS parameters
[   71.495826] tiziano_mdns_init: MDNS processing initialized successfully
[   71.495832] tiziano_clm_init: Initializing CLM processing
[   71.495837] tiziano_dpc_init: Initializing DPC processing
[   71.495842] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   71.495849] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   71.495856] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   71.495862] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   71.495870] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   71.495877] system_reg_write: Writing ISP reg[0xa200] = 0x1
[   71.495882] tiziano_hldc_init: Initializing HLDC processing
[   71.495888] system_reg_write: Writing ISP reg[0x9044] = 0x3
[   71.495895] tiziano_defog_init: Initializing Defog processing (-1066628164x8275)
[   71.495902] tiziano_adr_init: Initializing ADR processing (-1066628164x8275)
[   71.495909] system_reg_write: Writing ISP reg[0x4000] = 0x2816174a
[   71.495916] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[   71.495922] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[   71.495929] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[   71.495936] system_reg_write: Writing ISP reg[0x401c] = 0x174a0000
[   71.495942] system_reg_write: Writing ISP reg[0x4020] = 0x45fe2e94
[   71.495949] system_reg_write: Writing ISP reg[0x4024] = 0x7d3e45de
[   71.495956] system_reg_write: Writing ISP reg[0x4028] = 0xc06c8bbc
[   71.495962] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[   71.495969] system_reg_write: Writing ISP reg[0x4458] = 0xdee85d2
[   71.495974] tiziano_adr_params_refresh: Refreshing ADR parameters
[   71.495980] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   71.495986] tiziano_adr_params_init: Initializing ADR parameter arrays
[   71.495992] tisp_adr_set_params: Writing ADR parameters to registers
[   71.496008] tisp_adr_set_params: ADR parameters written to hardware
[   71.496014] tisp_event_set_cb: Setting callback for event 18
[   71.496020] tisp_event_set_cb: Event 18 callback set to c067aa98
[   71.496026] tisp_event_set_cb: Setting callback for event 2
[   71.496032] tisp_event_set_cb: Event 2 callback set to c0678de8
[   71.496038] tiziano_adr_init: ADR processing initialized successfully
[   71.496044] tiziano_af_init: Initializing Auto Focus (-1066628164x8275)
[   71.496050] tiziano_bcsh_init: Initializing BCSH processing
[   71.496054] tiziano_ydns_init: Initializing YDNS processing
[   71.496060] tiziano_rdns_init: Initializing RDNS processing
[   71.496065] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[   71.496072] tiziano_wdr_init: Initializing WDR processing (-1066628164x8275)
[   71.496078] tisp_gb_init: Initializing GB processing for WDR
[   71.496084] tisp_dpc_wdr_en: Enable DPC WDR mode
[   71.496089] tisp_lsc_wdr_en: Enable LSC WDR mode
[   71.496094] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   71.496100] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   71.496105] tisp_ccm_wdr_en: Enable CCM WDR mode
[   71.496111] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   71.496116] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   71.496122] tisp_adr_wdr_en: Enable ADR WDR mode
[   71.496127] tisp_defog_wdr_en: Enable Defog WDR mode
[   71.496133] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   71.496138] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   71.496144] tisp_ae_wdr_en: Enable AE WDR mode
[   71.496149] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   71.496154] tiziano_wdr_init: WDR processing initialized successfully
[   71.496160] tisp_gb_init: Initializing GB processing for WDR
[   71.496165] tisp_dpc_wdr_en: Enable DPC WDR mode
[   71.496170] tisp_lsc_wdr_en: Enable LSC WDR mode
[   71.496176] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   71.496181] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   71.496186] tisp_ccm_wdr_en: Enable CCM WDR mode
[   71.496192] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   71.496197] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   71.496202] tisp_adr_wdr_en: Enable ADR WDR mode
[   71.496208] tisp_defog_wdr_en: Enable Defog WDR mode
[   71.496214] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   71.496219] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   71.496224] tisp_ae_wdr_en: Enable AE WDR mode
[   71.496229] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   71.496234] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[   71.496240] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   71.496252] system_reg_write: Writing ISP reg[0xa02c] = 0x2200000
[   71.496259] system_reg_write: Writing ISP reg[0xa030] = 0x2201000
[   71.496266] system_reg_write: Writing ISP reg[0xa034] = 0x2202000
[   71.496272] system_reg_write: Writing ISP reg[0xa038] = 0x2203000
[   71.496279] system_reg_write: Writing ISP reg[0xa03c] = 0x2204000
[   71.496286] system_reg_write: Writing ISP reg[0xa040] = 0x2204800
[   71.496292] system_reg_write: Writing ISP reg[0xa044] = 0x2205000
[   71.496299] system_reg_write: Writing ISP reg[0xa048] = 0x2205800
[   71.496305] system_reg_write: Writing ISP reg[0xa04c] = 0x33
[   71.496311] *** tisp_init: AE0 buffer allocated at 0x02200000 ***
[   71.496319] system_reg_write: Writing ISP reg[0xa82c] = 0x2270000
[   71.496326] system_reg_write: Writing ISP reg[0xa830] = 0x2271000
[   71.496332] system_reg_write: Writing ISP reg[0xa834] = 0x2272000
[   71.496339] system_reg_write: Writing ISP reg[0xa838] = 0x2273000
[   71.496346] system_reg_write: Writing ISP reg[0xa83c] = 0x2274000
[   71.496352] system_reg_write: Writing ISP reg[0xa840] = 0x2274800
[   71.496359] system_reg_write: Writing ISP reg[0xa844] = 0x2275000
[   71.496366] system_reg_write: Writing ISP reg[0xa848] = 0x2275800
[   71.496372] system_reg_write: Writing ISP reg[0xa84c] = 0x33
[   71.496378] *** tisp_init: AE1 buffer allocated at 0x02270000 ***
[   71.496385] system_reg_write: Writing ISP reg[0x804] = 0x12
[   71.496391] system_reg_write: Writing ISP reg[0x1c] = 0x8
[   71.496397] system_reg_write: Writing ISP reg[0x800] = 0x1
[   71.496402] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   71.496410] tiziano_ae_init: Initializing Auto Exposure (-1066628164x8275@1) - Binary Ninja EXACT
[   71.496417] tiziano_ae_params_refresh: Refreshing AE parameters
[   71.496424] tiziano_ae_params_refresh: AE parameters refreshed
[   71.496430] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   71.496436] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   71.496441] tiziano_ae_para_addr: Setting up AE parameter addresses
[   71.496446] tiziano_ae_para_addr: AE parameter addresses configured
[   71.496452] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   71.496459] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[   71.496466] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[   71.496472] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[   71.496479] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[   71.496486] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[   71.496492] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[   71.496499] system_reg_write: Writing ISP reg[0xa01c] = 0x6aa11814
[   71.496505] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[   71.496512] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[   71.496518] system_reg_write: Writing ISP reg[0xa000] = 0x1
[   71.496525] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[   71.496531] tiziano_ae_set_hardware_param: Parameters written to AE0
[   71.496537] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   71.496544] system_reg_write: Writing ISP reg[0xa804] = 0x0
[   71.496550] system_reg_write: Writing ISP reg[0xa808] = 0x0
[   71.496556] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[   71.496562] system_reg_write: Writing ISP reg[0xa810] = 0x0
[   71.496569] system_reg_write: Writing ISP reg[0xa814] = 0x0
[   71.496575] system_reg_write: Writing ISP reg[0xa818] = 0x0
[   71.496582] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[   71.496588] system_reg_write: Writing ISP reg[0xa820] = 0x0
[   71.496594] system_reg_write: Writing ISP reg[0xa824] = 0x0
[   71.496600] system_reg_write: Writing ISP reg[0xa800] = 0x1
[   71.496607] system_reg_write: Writing ISP reg[0xa828] = 0x0
[   71.496613] tiziano_ae_set_hardware_param: Parameters written to AE1
[   71.496618] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   71.496626] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   71.496642] tiziano_deflicker_expt: Generated 119 LUT entries
[   71.496648] tisp_event_set_cb: Setting callback for event 1
[   71.496654] tisp_event_set_cb: Event 1 callback set to c067a3b8
[   71.496660] tisp_event_set_cb: Setting callback for event 6
[   71.496666] tisp_event_set_cb: Event 6 callback set to c0679198
[   71.496672] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   71.496678] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   71.496684] tiziano_awb_init: Initializing Auto White Balance (-1066628164x8275)
[   71.496691] system_reg_write: Writing ISP reg[0xb000] = 0x1
[   71.496697] system_reg_write: Writing ISP reg[0x1800] = 0x1
[   71.496702] tiziano_awb_init: AWB hardware blocks enabled
[   71.496708] tiziano_gamma_init: Initializing Gamma processing
[   71.496713] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   71.496738] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   71.496743] tiziano_gib_init: Initializing GIB processing
[   71.496748] tiziano_lsc_init: Initializing LSC processing
[   71.496753] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   71.496760] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   71.496766] system_reg_write: Writing ISP reg[0x3800] = 0x11
[   71.496773] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[   71.496778] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   71.496812] tiziano_ccm_init: Initializing Color Correction Matrix
[   71.496818] tiziano_ccm_init: Using linear CCM parameters
[   71.496823] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   71.496829] jz_isp_ccm: EV=64, CT=9984
[   71.496835] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   71.496840] cm_control: saturation=128
[   71.496846] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   71.496852] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   71.496857] tiziano_ccm_init: CCM initialized successfully
[   71.496862] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[   71.496868] system_reg_write: Writing ISP reg[0x4800] = 0x0
[   71.496875] system_reg_write: Writing ISP reg[0x499c] = 0x1
[   71.496880] tiziano_sharpen_init: Initializing Sharpening
[   71.496886] tiziano_sharpen_init: Using linear sharpening parameters
[   71.496891] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   71.496898] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   71.496904] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   71.496916] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   71.496923] system_reg_write: Writing ISP reg[0xb400] = 0x1
[   71.496928] tiziano_sharpen_init: Sharpening initialized successfully
[   71.496934] tiziano_sdns_init: Initializing SDNS processing
[   71.496941] tiziano_sdns_init: Using linear SDNS parameters
[   71.496946] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   71.496953] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   71.496958] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   71.496974] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   71.496980] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[   71.496986] tiziano_sdns_init: SDNS processing initialized successfully
[   71.496992] tiziano_mdns_init: Initializing MDNS processing (-1066628164x8275)
[   71.496998] tiziano_mdns_init: Using linear MDNS parameters
[   71.497005] tiziano_mdns_init: MDNS processing initialized successfully
[   71.497010] tiziano_clm_init: Initializing CLM processing
[   71.497015] tiziano_dpc_init: Initializing DPC processing
[   71.497020] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   71.497026] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   71.497032] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   71.497038] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   71.497047] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   71.497053] system_reg_write: Writing ISP reg[0xa200] = 0x1
[   71.497058] tiziano_hldc_init: Initializing HLDC processing
[   71.497065] system_reg_write: Writing ISP reg[0x9044] = 0x3
[   71.497072] tiziano_defog_init: Initializing Defog processing (-1066628164x8275)
[   71.497078] tiziano_adr_init: Initializing ADR processing (-1066628164x8275)
[   71.497085] system_reg_write: Writing ISP reg[0x4000] = 0x2816174a
[   71.497092] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[   71.497098] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[   71.497105] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[   71.497111] system_reg_write: Writing ISP reg[0x401c] = 0x174a0000
[   71.497118] system_reg_write: Writing ISP reg[0x4020] = 0x45fe2e94
[   71.497124] system_reg_write: Writing ISP reg[0x4024] = 0x7d3e45de
[   71.497131] system_reg_write: Writing ISP reg[0x4028] = 0xc06c8bbc
[   71.497138] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[   71.497144] system_reg_write: Writing ISP reg[0x4458] = 0xdee85d2
[   71.497150] tiziano_adr_params_refresh: Refreshing ADR parameters
[   71.497156] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   71.497161] tiziano_adr_params_init: Initializing ADR parameter arrays
[   71.497168] tisp_adr_set_params: Writing ADR parameters to registers
[   71.497182] tisp_adr_set_params: ADR parameters written to hardware
[   71.497188] tisp_event_set_cb: Setting callback for event 18
[   71.497195] tisp_event_set_cb: Event 18 callback set to c067aa98
[   71.497201] tisp_event_set_cb: Setting callback for event 2
[   71.497207] tisp_event_set_cb: Event 2 callback set to c0678de8
[   71.497212] tiziano_adr_init: ADR processing initialized successfully
[   71.497219] tiziano_af_init: Initializing Auto Focus (-1066628164x8275)
[   71.497224] tiziano_bcsh_init: Initializing BCSH processing
[   71.497230] tiziano_ydns_init: Initializing YDNS processing
[   71.497234] tiziano_rdns_init: Initializing RDNS processing
[   71.497240] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   71.497245] tisp_event_init: Initializing ISP event system
[   71.497253] tisp_event_init: SAFE event system initialized with 20 nodes
[   71.497259] tisp_event_set_cb: Setting callback for event 4
[   71.497266] tisp_event_set_cb: Event 4 callback set to c0678e14
[   71.497271] tisp_event_set_cb: Setting callback for event 5
[   71.497278] tisp_event_set_cb: Event 5 callback set to c06799ac
[   71.497283] tisp_event_set_cb: Setting callback for event 7
[   71.497290] tisp_event_set_cb: Event 7 callback set to c0678e9c
[   71.497295] tisp_event_set_cb: Setting callback for event 9
[   71.497302] tisp_event_set_cb: Event 9 callback set to c0678f1c
[   71.497307] tisp_event_set_cb: Setting callback for event 8
[   71.497314] tisp_event_set_cb: Event 8 callback set to c0678fd0
[   71.497319] *** tisp_init: STARTING EVENT PROCESSING THREAD ***
[   71.497326] *** system_irq_func_set: Registered handler at index 13 ***
[   71.497332] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   71.497337] tisp_param_operate_init: Initializing parameter operations
[   71.497345] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   71.497351] tisp_code_create_tuning_node: Device already created, skipping
[   71.497357] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[   71.497363] *** tx_isp_subdev_pipo: SAFE struct member access implementation ***
[   71.497370] tx_isp_subdev_pipo: entry - sd=80539000, arg=811ddbf8
[   71.497376] tx_isp_subdev_pipo: vic_dev retrieved: 80539000
[   71.497381] tx_isp_subdev_pipo: set processing = 1 (safe struct access)
[   71.497387] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures
[   71.497392] tx_isp_subdev_pipo: initialized linked list heads (safe Linux API)
[   71.497398] tx_isp_subdev_pipo: initialized spinlock
[   71.497406] tx_isp_subdev_pipo: set function pointers - qbuf=c067532c, clearbuf=c0674480, s_stream=c0674e88, sd=80539000
[   71.497414] tx_isp_subdev_pipo: added buffer entry 0 to free list
[   71.497420] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   71.497427] tx_isp_subdev_pipo: added buffer entry 1 to free list
[   71.497434] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   71.497440] tx_isp_subdev_pipo: added buffer entry 2 to free list
[   71.497446] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   71.497452] tx_isp_subdev_pipo: added buffer entry 3 to free list
[   71.497458] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   71.497465] tx_isp_subdev_pipo: added buffer entry 4 to free list
[   71.497471] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   71.497478] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   71.497483] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   71.497488] tx_isp_subdev_pipo: completed successfully, returning 0
[   71.497494] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[   71.497500] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[   71.497506] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   71.497512] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   71.497518] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   71.497524] ispcore_core_ops_init: Complete, result=0<6>[   71.497530] FRAME CHANNEL OPEN: core init ret=0
[   71.497537] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   71.497543] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   71.497549] *** FRAME CHANNEL 0: Initialized state ***
[   71.497554] *** CRITICAL FIX: Frame channel device stored at file+0x70 to prevent crash ***
[   71.497561] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   71.497569] Channel 0: Format 1920x1080, pixfmt=0x3231564e, minor=54
[   71.497610] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc07056c3 ***
[   71.497619] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   71.497628] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   71.498261] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[   71.498274] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   71.498280] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   71.498288] Channel 0: Request 4 buffers, type=1 memory=2
[   71.498294] Channel 0: USERPTR mode - client will provide buffers
[   71.498300] Channel 0: USERPTR mode - 4 user buffers expected
[   71.498306] *** Channel 0: VIC active_buffer_count set to 4 ***
[   71.498313] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   71.498338] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   71.498346] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   71.498352] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[   71.498359] *** Channel 0: QBUF - Validation: index=0, buffer_count=4 ***
[   71.498366] *** Channel 0: QBUF - Queue buffer index=0 ***
[   71.498371] *** QBUF: No driver buffer for index 0 - continuing for VBM mode ***
[   71.498380] *** Channel 0: QBUF details: memory=2 index=0 length=3133440 bytesused=0 flags=0x0 field=0 ***
[   71.498389] *** Channel 0: QBUF - Using candidate phys=0x6f58700 from buffer (memory=2) ***
[   71.498398] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x6300000 (base=0x6300000 step=3110400 index=0) ***
[   71.498406] *** Channel 0: QBUF - Programming VIC buffer[0] = 0x6300000 (size=3136320) ***
[   71.498414] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[   71.498420] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[   71.498426] *** vic_event_handler: Processing event 0x3000008 ***
[   71.498433] VIC EVENT: QBUF -> entry addr=0x6300000 idx=0 (calling ispvic_frame_channel_qbuf)
[   71.498441] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6300000 -> VIC[0x318] (slot 0) ***
[   71.498448] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[   71.498454] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[   71.498460] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[   71.498468] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   71.498478] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   71.498485] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   71.498491] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[   71.498498] *** Channel 0: QBUF - Validation: index=1, buffer_count=4 ***
[   71.498504] *** Channel 0: QBUF - Queue buffer index=1 ***
[   71.498510] *** QBUF: No driver buffer for index 1 - continuing for VBM mode ***
[   71.498519] *** Channel 0: QBUF details: memory=2 index=1 length=3133440 bytesused=0 flags=0x0 field=0 ***
[   71.498527] *** Channel 0: QBUF - Using candidate phys=0x7255700 from buffer (memory=2) ***
[   71.498535] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x65f7600 (base=0x6300000 step=3110400 index=1) ***
[   71.498546] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x65f7600 -> new=0x6300000 (base=0x6300000 stride=0 h=1080 step=0 idx=1) ***
[   71.498554] *** Channel 0: QBUF - Programming VIC buffer[1] = 0x6300000 (size=3136320) ***
[   71.498560] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[   71.498567] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[   71.498573] *** vic_event_handler: Processing event 0x3000008 ***
[   71.498579] VIC EVENT: QBUF -> entry addr=0x6300000 idx=1 (calling ispvic_frame_channel_qbuf)
[   71.498587] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6300000 -> VIC[0x31c] (slot 1) ***
[   71.498593] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[   71.498599] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[   71.498605] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[   71.498611] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   71.498620] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   71.498626] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   71.498632] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[   71.498639] *** Channel 0: QBUF - Validation: index=2, buffer_count=4 ***
[   71.498646] *** Channel 0: QBUF - Queue buffer index=2 ***
[   71.498651] *** QBUF: No driver buffer for index 2 - continuing for VBM mode ***
[   71.498660] *** Channel 0: QBUF details: memory=2 index=2 length=3133440 bytesused=0 flags=0x0 field=0 ***
[   71.498668] *** Channel 0: QBUF - Using candidate phys=0x7552700 from buffer (memory=2) ***
[   71.498676] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x68eec00 (base=0x6300000 step=3110400 index=2) ***
[   71.498686] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x68eec00 -> new=0x6300000 (base=0x6300000 stride=0 h=1080 step=0 idx=2) ***
[   71.498695] *** Channel 0: QBUF - Programming VIC buffer[2] = 0x6300000 (size=3136320) ***
[   71.498701] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[   71.498708] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[   71.498713] *** vic_event_handler: Processing event 0x3000008 ***
[   71.498720] VIC EVENT: QBUF -> entry addr=0x6300000 idx=2 (calling ispvic_frame_channel_qbuf)
[   71.498728] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6300000 -> VIC[0x320] (slot 2) ***
[   71.498734] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[   71.498740] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[   71.498745] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[   71.498752] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   71.498760] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   71.498766] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   71.498772] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[   71.498780] *** Channel 0: QBUF - Validation: index=3, buffer_count=4 ***
[   71.498786] *** Channel 0: QBUF - Queue buffer index=3 ***
[   71.498792] *** QBUF: No driver buffer for index 3 - continuing for VBM mode ***
[   71.498801] *** Channel 0: QBUF details: memory=2 index=3 length=3133440 bytesused=0 flags=0x0 field=0 ***
[   71.498808] *** Channel 0: QBUF - Using candidate phys=0x784f700 from buffer (memory=2) ***
[   71.498817] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x6be6200 (base=0x6300000 step=3110400 index=3) ***
[   71.498827] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x6be6200 -> new=0x6300000 (base=0x6300000 stride=0 h=1080 step=0 idx=3) ***
[   71.498836] *** Channel 0: QBUF - Programming VIC buffer[3] = 0x6300000 (size=3136320) ***
[   71.498842] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[   71.498848] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[   71.498854] *** vic_event_handler: Processing event 0x3000008 ***
[   71.498860] VIC EVENT: QBUF -> entry addr=0x6300000 idx=3 (calling ispvic_frame_channel_qbuf)
[   71.498868] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6300000 -> VIC[0x324] (slot 3) ***
[   71.498874] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[   71.498880] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[   71.498886] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[   71.498892] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   71.498983] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0x80045612 ***
[   71.498992] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   71.499000] Channel 0: VIDIOC_STREAMON request, type=1
[   71.499006] *** Channel 0: STREAMON aborted - no sensor registered yet ***
[   71.511969] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[   71.511982] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   71.511988] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   71.511995] Channel 0: Request 0 buffers, type=1 memory=2
[   71.512001] Channel 0: Freeing existing buffers
[   71.512007] *** Channel 0: VIC active_buffer_count cleared ***
[   71.512528] *** FRAME CHANNEL 0 RELEASED ***
[   71.572742] *** FRAME CHANNEL OPEN: minor=53 ***
[   71.572755] *** ispcore_core_ops_init: ENTRY - sd=846c0000, on=1 ***
[   71.572763] *** ispcore_core_ops_init: sd->dev_priv=80538c00, sd->host_priv=  (null) ***
[   71.572770] *** ispcore_core_ops_init: sd->pdev=c06a8300, sd->ops=c06a90b8 ***
[   71.572776] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   71.572782] *** ispcore_core_ops_init: ISP device=846c0000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   71.572791] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   71.572800] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85e8c800 (name=gc2053) ***
[   71.572806] *** tx_isp_get_sensor: Found real sensor: 85e8c800 ***
[   71.572812] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   71.572818] *** ispcore_core_ops_init: s0 (core_dev) = 80538c00 from sd->dev_priv ***
[   71.572825] ispcore_core_ops_init: core_dev=80538c00, vic_dev=80539000, vic_state=1
[   71.572830] *** ispcore_core_ops_init: VIC state is 1 - MAIN INITIALIZATION PATH ***<6>[   71.572836] Configuring ISP system clocks
[   71.572850] Failed to set ISP clock rate
[   71.572858] ispcore_core_ops_init: tx_isp_configure_clocks failed: -22 (continuing)
[   71.572863] *** ispcore_core_ops_init: Calling tisp_init with sensor attributes ***
[   71.572868] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   71.572874] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   71.572882] tisp_init: Using sensor parameters - -1066628164x8275@1, mode=9
[   71.572888] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-t31.bin ***
[   71.572921] *** load_isp_tuning_file: File size = 159736 bytes ***
[   71.573524] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   71.573572] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-t31.bin ***
[   71.573580] *** tisp_init: Standard tuning parameters loaded successfully ***
[   71.573587] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-cust-t31.bin ***
[   71.573631] *** load_isp_tuning_file: File size = 159736 bytes ***
[   71.574227] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   71.574273] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-cust-t31.bin ***
[   71.574280] *** tisp_init: Custom tuning parameters loaded successfully ***
[   71.574289] system_reg_write: Writing ISP reg[0x4] = 0x8bbc2053
[   71.574296] system_reg_write: Writing ISP reg[0x8] = 0x0
[   71.574302] system_reg_write: Writing ISP reg[0x1c] = 0x3f00
[   71.574308] tisp_set_csc_version: Setting CSC version 0
[   71.574315] system_reg_write: Writing ISP reg[0xc] = 0x80700008
[   71.574321] tisp_init: Set ISP top bypass to 0x80700008 (reference-standardize)
[   71.574328] system_reg_write: Writing ISP reg[0x30] = 0xffffffff
[   71.574334] system_reg_write: Writing ISP reg[0x10] = 0x133
[   71.574340] tisp_init: ISP memory buffers configured
[   71.574345] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   71.574353] tiziano_ae_init: Initializing Auto Exposure (-1066628164x8275@1) - Binary Ninja EXACT
[   71.574363] tiziano_ae_params_refresh: Refreshing AE parameters
[   71.574375] tiziano_ae_params_refresh: AE parameters refreshed
[   71.574381] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   71.574387] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   71.574392] tiziano_ae_para_addr: Setting up AE parameter addresses
[   71.574398] tiziano_ae_para_addr: AE parameter addresses configured
[   71.574404] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   71.574411] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[   71.574418] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[   71.574424] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[   71.574431] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[   71.574438] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[   71.574444] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[   71.574451] system_reg_write: Writing ISP reg[0xa01c] = 0x6aa11814
[   71.574458] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[   71.574464] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[   71.574470] system_reg_write: Writing ISP reg[0xa000] = 0x1
[   71.574477] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[   71.574483] tiziano_ae_set_hardware_param: Parameters written to AE0
[   71.574490] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   71.574496] system_reg_write: Writing ISP reg[0xa804] = 0x0
[   71.574502] system_reg_write: Writing ISP reg[0xa808] = 0x0
[   71.574508] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[   71.574515] system_reg_write: Writing ISP reg[0xa810] = 0x0
[   71.574521] system_reg_write: Writing ISP reg[0xa814] = 0x0
[   71.574528] system_reg_write: Writing ISP reg[0xa818] = 0x0
[   71.574534] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[   71.574540] system_reg_write: Writing ISP reg[0xa820] = 0x0
[   71.574546] system_reg_write: Writing ISP reg[0xa824] = 0x0
[   71.574553] system_reg_write: Writing ISP reg[0xa800] = 0x1
[   71.574559] system_reg_write: Writing ISP reg[0xa828] = 0x0
[   71.574565] tiziano_ae_set_hardware_param: Parameters written to AE1
[   71.574571] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   71.574579] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   71.574597] tiziano_deflicker_expt: Generated 119 LUT entries
[   71.574603] tisp_event_set_cb: Setting callback for event 1
[   71.574611] tisp_event_set_cb: Event 1 callback set to c067a3b8
[   71.574617] tisp_event_set_cb: Setting callback for event 6
[   71.574623] tisp_event_set_cb: Event 6 callback set to c0679198
[   71.574629] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   71.574635] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   71.574642] tiziano_awb_init: Initializing Auto White Balance (-1066628164x8275)
[   71.574648] system_reg_write: Writing ISP reg[0xb000] = 0x1
[   71.574655] system_reg_write: Writing ISP reg[0x1800] = 0x1
[   71.574660] tiziano_awb_init: AWB hardware blocks enabled
[   71.574666] tiziano_gamma_init: Initializing Gamma processing
[   71.574672] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   71.574697] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   71.574702] tiziano_gib_init: Initializing GIB processing
[   71.574708] tiziano_lsc_init: Initializing LSC processing
[   71.574713] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   71.574720] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   71.574726] system_reg_write: Writing ISP reg[0x3800] = 0x11
[   71.574732] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[   71.574738] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   71.574778] tiziano_ccm_init: Initializing Color Correction Matrix
[   71.574784] tiziano_ccm_init: Using linear CCM parameters
[   71.574790] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   71.574796] jz_isp_ccm: EV=64, CT=9984
[   71.574803] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   71.574809] cm_control: saturation=128
[   71.574814] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   71.574820] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   71.574826] tiziano_ccm_init: CCM initialized successfully
[   71.574831] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[   71.574838] system_reg_write: Writing ISP reg[0x4800] = 0x0
[   71.574844] system_reg_write: Writing ISP reg[0x499c] = 0x1
[   71.574850] tiziano_sharpen_init: Initializing Sharpening
[   71.574856] tiziano_sharpen_init: Using linear sharpening parameters
[   71.574862] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   71.574868] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   71.574874] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   71.574889] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   71.574896] system_reg_write: Writing ISP reg[0xb400] = 0x1
[   71.574901] tiziano_sharpen_init: Sharpening initialized successfully
[   71.574906] tiziano_sdns_init: Initializing SDNS processing
[   71.574914] tiziano_sdns_init: Using linear SDNS parameters
[   71.574920] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   71.574927] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   71.574933] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   71.574950] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   71.574956] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[   71.574962] tiziano_sdns_init: SDNS processing initialized successfully
[   71.574969] tiziano_mdns_init: Initializing MDNS processing (-1066628164x8275)
[   71.574974] tiziano_mdns_init: Using linear MDNS parameters
[   71.574982] tiziano_mdns_init: MDNS processing initialized successfully
[   71.574987] tiziano_clm_init: Initializing CLM processing
[   71.574992] tiziano_dpc_init: Initializing DPC processing
[   71.574998] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   71.575004] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   71.575011] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   71.575016] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   71.575026] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   71.575032] system_reg_write: Writing ISP reg[0xa200] = 0x1
[   71.575038] tiziano_hldc_init: Initializing HLDC processing
[   71.575044] system_reg_write: Writing ISP reg[0x9044] = 0x3
[   71.575051] tiziano_defog_init: Initializing Defog processing (-1066628164x8275)
[   71.575058] tiziano_adr_init: Initializing ADR processing (-1066628164x8275)
[   71.575064] system_reg_write: Writing ISP reg[0x4000] = 0x2816174a
[   71.575071] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[   71.575078] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[   71.575084] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[   71.575091] system_reg_write: Writing ISP reg[0x401c] = 0x174a0000
[   71.575098] system_reg_write: Writing ISP reg[0x4020] = 0x45fe2e94
[   71.575105] system_reg_write: Writing ISP reg[0x4024] = 0x7d3e45de
[   71.575112] system_reg_write: Writing ISP reg[0x4028] = 0xc06c8bbc
[   71.575118] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[   71.575125] system_reg_write: Writing ISP reg[0x4458] = 0xdee85d2
[   71.575130] tiziano_adr_params_refresh: Refreshing ADR parameters
[   71.575136] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   71.575142] tiziano_adr_params_init: Initializing ADR parameter arrays
[   71.575149] tisp_adr_set_params: Writing ADR parameters to registers
[   71.575164] tisp_adr_set_params: ADR parameters written to hardware
[   71.575170] tisp_event_set_cb: Setting callback for event 18
[   71.575176] tisp_event_set_cb: Event 18 callback set to c067aa98
[   71.575182] tisp_event_set_cb: Setting callback for event 2
[   71.575188] tisp_event_set_cb: Event 2 callback set to c0678de8
[   71.575194] tiziano_adr_init: ADR processing initialized successfully
[   71.575200] tiziano_af_init: Initializing Auto Focus (-1066628164x8275)
[   71.575206] tiziano_bcsh_init: Initializing BCSH processing
[   71.575211] tiziano_ydns_init: Initializing YDNS processing
[   71.575216] tiziano_rdns_init: Initializing RDNS processing
[   71.575222] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[   71.575228] tiziano_wdr_init: Initializing WDR processing (-1066628164x8275)
[   71.575234] tisp_gb_init: Initializing GB processing for WDR
[   71.575240] tisp_dpc_wdr_en: Enable DPC WDR mode
[   71.575245] tisp_lsc_wdr_en: Enable LSC WDR mode
[   71.575250] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   71.575256] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   71.575262] tisp_ccm_wdr_en: Enable CCM WDR mode
[   71.575268] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   71.575273] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   71.575278] tisp_adr_wdr_en: Enable ADR WDR mode
[   71.575284] tisp_defog_wdr_en: Enable Defog WDR mode
[   71.575290] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   71.575295] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   71.575300] tisp_ae_wdr_en: Enable AE WDR mode
[   71.575306] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   71.575311] tiziano_wdr_init: WDR processing initialized successfully
[   71.575316] tisp_gb_init: Initializing GB processing for WDR
[   71.575322] tisp_dpc_wdr_en: Enable DPC WDR mode
[   71.575327] tisp_lsc_wdr_en: Enable LSC WDR mode
[   71.575332] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   71.575338] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   71.575343] tisp_ccm_wdr_en: Enable CCM WDR mode
[   71.575348] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   71.575354] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   71.575359] tisp_adr_wdr_en: Enable ADR WDR mode
[   71.575364] tisp_defog_wdr_en: Enable Defog WDR mode
[   71.575370] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   71.575376] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   71.575380] tisp_ae_wdr_en: Enable AE WDR mode
[   71.575386] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   71.575391] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[   71.575396] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   71.575409] system_reg_write: Writing ISP reg[0xa02c] = 0x22f0000
[   71.575416] system_reg_write: Writing ISP reg[0xa030] = 0x22f1000
[   71.575423] system_reg_write: Writing ISP reg[0xa034] = 0x22f2000
[   71.575429] system_reg_write: Writing ISP reg[0xa038] = 0x22f3000
[   71.575436] system_reg_write: Writing ISP reg[0xa03c] = 0x22f4000
[   71.575442] system_reg_write: Writing ISP reg[0xa040] = 0x22f4800
[   71.575449] system_reg_write: Writing ISP reg[0xa044] = 0x22f5000
[   71.575456] system_reg_write: Writing ISP reg[0xa048] = 0x22f5800
[   71.575462] system_reg_write: Writing ISP reg[0xa04c] = 0x33
[   71.575468] *** tisp_init: AE0 buffer allocated at 0x022f0000 ***
[   71.575476] system_reg_write: Writing ISP reg[0xa82c] = 0x22f8000
[   71.575482] system_reg_write: Writing ISP reg[0xa830] = 0x22f9000
[   71.575490] system_reg_write: Writing ISP reg[0xa834] = 0x22fa000
[   71.575496] system_reg_write: Writing ISP reg[0xa838] = 0x22fb000
[   71.575502] system_reg_write: Writing ISP reg[0xa83c] = 0x22fc000
[   71.575509] system_reg_write: Writing ISP reg[0xa840] = 0x22fc800
[   71.575516] system_reg_write: Writing ISP reg[0xa844] = 0x22fd000
[   71.575522] system_reg_write: Writing ISP reg[0xa848] = 0x22fd800
[   71.575529] system_reg_write: Writing ISP reg[0xa84c] = 0x33
[   71.575535] *** tisp_init: AE1 buffer allocated at 0x022f8000 ***
[   71.575541] system_reg_write: Writing ISP reg[0x804] = 0x12
[   71.575548] system_reg_write: Writing ISP reg[0x1c] = 0x8
[   71.575554] system_reg_write: Writing ISP reg[0x800] = 0x1
[   71.575559] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   71.575566] tiziano_ae_init: Initializing Auto Exposure (-1066628164x8275@1) - Binary Ninja EXACT
[   71.575574] tiziano_ae_params_refresh: Refreshing AE parameters
[   71.575581] tiziano_ae_params_refresh: AE parameters refreshed
[   71.575586] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   71.575592] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   71.575598] tiziano_ae_para_addr: Setting up AE parameter addresses
[   71.575603] tiziano_ae_para_addr: AE parameter addresses configured
[   71.575609] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   71.575616] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[   71.575622] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[   71.575629] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[   71.575636] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[   71.575642] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[   71.575649] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[   71.575656] system_reg_write: Writing ISP reg[0xa01c] = 0x6aa11814
[   71.575662] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[   71.575669] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[   71.575675] system_reg_write: Writing ISP reg[0xa000] = 0x1
[   71.575682] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[   71.575688] tiziano_ae_set_hardware_param: Parameters written to AE0
[   71.575694] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   71.575700] system_reg_write: Writing ISP reg[0xa804] = 0x0
[   71.575707] system_reg_write: Writing ISP reg[0xa808] = 0x0
[   71.575713] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[   71.575720] system_reg_write: Writing ISP reg[0xa810] = 0x0
[   71.575726] system_reg_write: Writing ISP reg[0xa814] = 0x0
[   71.575732] system_reg_write: Writing ISP reg[0xa818] = 0x0
[   71.575738] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[   71.575744] system_reg_write: Writing ISP reg[0xa820] = 0x0
[   71.575751] system_reg_write: Writing ISP reg[0xa824] = 0x0
[   71.575757] system_reg_write: Writing ISP reg[0xa800] = 0x1
[   71.575764] system_reg_write: Writing ISP reg[0xa828] = 0x0
[   71.575769] tiziano_ae_set_hardware_param: Parameters written to AE1
[   71.575774] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   71.575782] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   71.575798] tiziano_deflicker_expt: Generated 119 LUT entries
[   71.575804] tisp_event_set_cb: Setting callback for event 1
[   71.575810] tisp_event_set_cb: Event 1 callback set to c067a3b8
[   71.575816] tisp_event_set_cb: Setting callback for event 6
[   71.575822] tisp_event_set_cb: Event 6 callback set to c0679198
[   71.575828] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   71.575834] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   71.575841] tiziano_awb_init: Initializing Auto White Balance (-1066628164x8275)
[   71.575847] system_reg_write: Writing ISP reg[0xb000] = 0x1
[   71.575854] system_reg_write: Writing ISP reg[0x1800] = 0x1
[   71.575859] tiziano_awb_init: AWB hardware blocks enabled
[   71.575864] tiziano_gamma_init: Initializing Gamma processing
[   71.575869] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   71.575894] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   71.575899] tiziano_gib_init: Initializing GIB processing
[   71.575904] tiziano_lsc_init: Initializing LSC processing
[   71.575910] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   71.575916] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   71.575922] system_reg_write: Writing ISP reg[0x3800] = 0x11
[   71.575929] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[   71.575934] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   71.575968] tiziano_ccm_init: Initializing Color Correction Matrix
[   71.575974] tiziano_ccm_init: Using linear CCM parameters
[   71.575980] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   71.575986] jz_isp_ccm: EV=64, CT=9984
[   71.575992] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   71.575998] cm_control: saturation=128
[   71.576003] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   71.576008] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   71.576014] tiziano_ccm_init: CCM initialized successfully
[   71.576019] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[   71.576025] system_reg_write: Writing ISP reg[0x4800] = 0x0
[   71.576032] system_reg_write: Writing ISP reg[0x499c] = 0x1
[   71.576037] tiziano_sharpen_init: Initializing Sharpening
[   71.576042] tiziano_sharpen_init: Using linear sharpening parameters
[   71.576048] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   71.576055] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   71.576060] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   71.576073] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   71.576080] system_reg_write: Writing ISP reg[0xb400] = 0x1
[   71.576085] tiziano_sharpen_init: Sharpening initialized successfully
[   71.576090] tiziano_sdns_init: Initializing SDNS processing
[   71.576098] tiziano_sdns_init: Using linear SDNS parameters
[   71.576104] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   71.576110] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   71.576116] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   71.576131] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   71.576138] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[   71.576143] tiziano_sdns_init: SDNS processing initialized successfully
[   71.576150] tiziano_mdns_init: Initializing MDNS processing (-1066628164x8275)
[   71.576155] tiziano_mdns_init: Using linear MDNS parameters
[   71.576162] tiziano_mdns_init: MDNS processing initialized successfully
[   71.576168] tiziano_clm_init: Initializing CLM processing
[   71.576172] tiziano_dpc_init: Initializing DPC processing
[   71.576178] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   71.576184] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   71.576190] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   71.576196] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   71.576204] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   71.576210] system_reg_write: Writing ISP reg[0xa200] = 0x1
[   71.576216] tiziano_hldc_init: Initializing HLDC processing
[   71.576222] system_reg_write: Writing ISP reg[0x9044] = 0x3
[   71.576229] tiziano_defog_init: Initializing Defog processing (-1066628164x8275)
[   71.576236] tiziano_adr_init: Initializing ADR processing (-1066628164x8275)
[   71.576242] system_reg_write: Writing ISP reg[0x4000] = 0x2816174a
[   71.576249] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[   71.576256] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[   71.576262] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[   71.576268] system_reg_write: Writing ISP reg[0x401c] = 0x174a0000
[   71.576275] system_reg_write: Writing ISP reg[0x4020] = 0x45fe2e94
[   71.576282] system_reg_write: Writing ISP reg[0x4024] = 0x7d3e45de
[   71.576288] system_reg_write: Writing ISP reg[0x4028] = 0xc06c8bbc
[   71.576296] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[   71.576302] system_reg_write: Writing ISP reg[0x4458] = 0xdee85d2
[   71.576307] tiziano_adr_params_refresh: Refreshing ADR parameters
[   71.576313] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   71.576318] tiziano_adr_params_init: Initializing ADR parameter arrays
[   71.576325] tisp_adr_set_params: Writing ADR parameters to registers
[   71.576340] tisp_adr_set_params: ADR parameters written to hardware
[   71.576346] tisp_event_set_cb: Setting callback for event 18
[   71.576352] tisp_event_set_cb: Event 18 callback set to c067aa98
[   71.576358] tisp_event_set_cb: Setting callback for event 2
[   71.576364] tisp_event_set_cb: Event 2 callback set to c0678de8
[   71.576370] tiziano_adr_init: ADR processing initialized successfully
[   71.576376] tiziano_af_init: Initializing Auto Focus (-1066628164x8275)
[   71.576381] tiziano_bcsh_init: Initializing BCSH processing
[   71.576386] tiziano_ydns_init: Initializing YDNS processing
[   71.576392] tiziano_rdns_init: Initializing RDNS processing
[   71.576397] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   71.576402] tisp_event_init: Initializing ISP event system
[   71.576410] tisp_event_init: SAFE event system initialized with 20 nodes
[   71.576416] tisp_event_set_cb: Setting callback for event 4
[   71.576422] tisp_event_set_cb: Event 4 callback set to c0678e14
[   71.576428] tisp_event_set_cb: Setting callback for event 5
[   71.576434] tisp_event_set_cb: Event 5 callback set to c06799ac
[   71.576440] tisp_event_set_cb: Setting callback for event 7
[   71.576446] tisp_event_set_cb: Event 7 callback set to c0678e9c
[   71.576452] tisp_event_set_cb: Setting callback for event 9
[   71.576458] tisp_event_set_cb: Event 9 callback set to c0678f1c
[   71.576464] tisp_event_set_cb: Setting callback for event 8
[   71.576470] tisp_event_set_cb: Event 8 callback set to c0678fd0
[   71.576476] *** tisp_init: STARTING EVENT PROCESSING THREAD ***
[   71.576482] *** system_irq_func_set: Registered handler at index 13 ***
[   71.576488] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   71.576494] tisp_param_operate_init: Initializing parameter operations
[   71.576501] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   71.576507] tisp_code_create_tuning_node: Device already created, skipping
[   71.576513] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[   71.576519] *** tx_isp_subdev_pipo: SAFE struct member access implementation ***
[   71.576526] tx_isp_subdev_pipo: entry - sd=80539000, arg=85fe7bf8
[   71.576532] tx_isp_subdev_pipo: vic_dev retrieved: 80539000
[   71.576538] tx_isp_subdev_pipo: set processing = 1 (safe struct access)
[   71.576543] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures
[   71.576548] tx_isp_subdev_pipo: initialized linked list heads (safe Linux API)
[   71.576554] tx_isp_subdev_pipo: initialized spinlock
[   71.576562] tx_isp_subdev_pipo: set function pointers - qbuf=c067532c, clearbuf=c0674480, s_stream=c0674e88, sd=80539000
[   71.576570] tx_isp_subdev_pipo: added buffer entry 0 to free list
[   71.576576] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   71.576583] tx_isp_subdev_pipo: added buffer entry 1 to free list
[   71.576589] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   71.576596] tx_isp_subdev_pipo: added buffer entry 2 to free list
[   71.576602] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   71.576608] tx_isp_subdev_pipo: added buffer entry 3 to free list
[   71.576615] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   71.576621] tx_isp_subdev_pipo: added buffer entry 4 to free list
[   71.576627] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   71.576634] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   71.576639] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   71.576644] tx_isp_subdev_pipo: completed successfully, returning 0
[   71.576650] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[   71.576656] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[   71.576662] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   71.576668] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   71.576674] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   71.576680] ispcore_core_ops_init: Complete, result=0<6>[   71.576686] FRAME CHANNEL OPEN: core init ret=0
[   71.576693] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   71.576699] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   71.576705] *** FRAME CHANNEL 1: Initialized state ***
[   71.576711] *** CRITICAL FIX: Frame channel device stored at file+0x70 to prevent crash ***
[   71.576717] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   71.576725] Channel 1: Format 640x360, pixfmt=0x3231564e, minor=53
[   71.576767] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc07056c3 ***
[   71.576776] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   71.576784] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   71.577637] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[   71.577650] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   71.577656] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   71.577664] Channel 1: Request 2 buffers, type=1 memory=2
[   71.577670] Channel 1: USERPTR mode - client will provide buffers
[   71.577676] Channel 1: USERPTR mode - 2 user buffers expected
[   71.577682] *** Channel 1: VIC active_buffer_count set to 2 ***
[   71.577689] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   71.577704] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   71.577711] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   71.577718] *** Channel 1: QBUF - EXACT Binary Ninja implementation ***
[   71.577725] *** Channel 1: QBUF - Validation: index=0, buffer_count=2 ***
[   71.577731] *** Channel 1: QBUF - Queue buffer index=0 ***
[   71.577737] *** QBUF: No driver buffer for index 0 - continuing for VBM mode ***
[   71.577746] *** Channel 1: QBUF details: memory=2 index=0 length=353280 bytesused=0 flags=0x0 field=0 ***
[   71.577754] *** VIC STRIDE (ch1): Programmed NV12 stride=656 (H=360, size=354240) ***
[   71.577762] *** Channel 1: QBUF - Using candidate phys=0x7092800 from buffer (memory=2) ***
[   71.577770] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   71.577780] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   71.577787] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   71.577793] *** Channel 1: QBUF - EXACT Binary Ninja implementation ***
[   71.577800] *** Channel 1: QBUF - Validation: index=1, buffer_count=2 ***
[   71.577806] *** Channel 1: QBUF - Queue buffer index=1 ***
[   71.577812] *** QBUF: No driver buffer for index 1 - continuing for VBM mode ***
[   71.577821] *** Channel 1: QBUF details: memory=2 index=1 length=353280 bytesused=0 flags=0x0 field=0 ***
[   71.577829] *** VIC STRIDE (ch1): Programmed NV12 stride=656 (H=360, size=354240) ***
[   71.577836] *** Channel 1: QBUF - Using candidate phys=0x70e8c00 from buffer (memory=2) ***
[   71.577843] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   71.577940] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0x80045612 ***
[   71.577949] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   71.577956] Channel 1: VIDIOC_STREAMON request, type=1
[   71.577962] *** Channel 1: STREAMON aborted - no sensor registered yet ***
[   71.582638] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[   71.582651] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   71.582658] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   71.582665] Channel 1: Request 0 buffers, type=1 memory=2
[   71.582671] Channel 1: Freeing existing buffers
[   71.582676] *** Channel 1: VIC active_buffer_count cleared ***
[   71.583391] *** FRAME CHANNEL 1 RELEASED ***
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
root@ing-wyze-cam3-a000 ~# ls /dev
avpu                i2c-0               mtd1                mtd6ro              network_latency     ptyp6               random              ttyp2               ttypd
bus                 input               mtd1ro              mtd7                network_throughput  ptyp7               rfkill              ttyp3               ttype
console             ipu                 mtd2                mtd7ro              null                ptyp8               rmem                ttyp4               ttypf
cpu_dma_latency     isp-m0              mtd2ro              mtdblock0           ptmx                ptyp9               shm                 ttyp5               tx-isp
dsp                 kmem                mtd3                mtdblock1           pts                 ptypa               stderr              ttyp6               urandom
fd                  kmsg                mtd3ro              mtdblock2           ptyp0               ptypb               stdin               ttyp7               video0
framechan0          log                 mtd4                mtdblock3           ptyp1               ptypc               stdout              ttyp8               video1
framechan1          log_main            mtd4ro              mtdblock4           ptyp2               ptypd               tty                 ttyp9               watchdog
framechan2          mem                 mtd5                mtdblock5           ptyp3               ptype               ttyS1               ttypa               watchdog0
framechan3          mtd0                mtd5ro              mtdblock6           ptyp4               ptypf               ttyp0               ttypb               zero
full                mtd0ro              mtd6                mtdblock7           ptyp5               pwm                 ttyp1               ttypc
root@ing-wyze-cam3-a000 ~# logcat
I/ao( 2038): AO Enable: 0
I/ao( 2038): AO Ch Enable: 0:0
I/ao( 2038): EXIT AO Ch Enable: 0:0
I/ao( 2038): AO Set Vol: 60
I/ao( 2038): AO Get Gain: 20
I/OSD( 1999): IMP_OSD_SetPoolSize:1048576
I/LIBIMP_CONTROL( 1999): Version: Aug 28 2025_05:46:40_ dlsym
E/IMP-ISP( 1999): Cannot open /dev/tx-isp
I/OSD( 2448): IMP_OSD_SetPoolSize:1048576
D/IMP-ISP( 2448): ~~~~~~ IMP_ISP_Open[331] ~~~~~~~
I/IMP-ISP( 2448): IMP_ISP_AddSensor,480: paddr = 0x0, size = 0x2f7600
I/Alloc Manager( 2448): MEM Alloc Method is kmalloc
D/KMEM Method( 2448): CMD Line Rmem Size:30408704, Addr:0x06300000
D/KMEM Method( 2448): alloc->mem_alloc.method = kmalloc
 			alloc->mem_alloc.vaddr = 0x756e0000
 			alloc->mem_alloc.paddr = 0x06300000
 			alloc->mem_alloc.length = 30408704
I/Alloc Manager( 2448): MEM Manager Method is continuous
D/System( 2448): IMP_System_Init SDK Version:1.1.6-a6394f42-Mon Dec 5 14:39:51 2022 +0800, built: Dec 29 2022 15:38:51
D/System( 2448): system_init()
D/System( 2448): Calling DSystem
D/System( 2448): Calling FrameSource
D/System( 2448): [ignored]read /proc/cpuinfo ret is NULLD/System( 2448): Calling IVS
D/System( 2448): Calling OSD
D/System( 2448): Calling Encoder
D/System( 2448): Calling FB
E/Framesource( 2448): IMP_FrameSource_GetChnAttr(): chnAttr was not set yet
D/Encoder( 2448): IMP_Encoder_SetbufshareChn: encChn:2, shareChn:0
E/MemPool( 2448): IMP_Encoder_GetPool(64):chnNum: 0 not bind pool
I/Encoder( 2448): encChn=0,srcFrameCnt=3,srcFrameSize=3133440
I/Encoder( 2448): encChn=0,srcStreamCnt=2,enc_chn->stream_frame_size=949248
I/OSD( 2448): IMP_OSD_SetPoolSize:1048576
I/OSD( 2448): IMP_OSD_CreateRgn(1227) create handle=0 success
I/OSD( 2448): IMP_OSD_CreateRgn(1227) create handle=1 success
I/OSD( 2448): IMP_OSD_CreateRgn(1227) create handle=2 success
I/OSD( 2448): IMP_OSD_CreateRgn(1227) create handle=3 success
D/System( 2448): system_bind(): bind DST-OSD-0(4.0.0) to SRC-Framesource-0(0.0.0)
D/System( 2448): system_bind(): bind DST-Encoder-0(1.0.0) to SRC-OSD-0(4.0.0)
I/Framesource( 2448): [chn0]: width = 1920 height = 1080
I/VBM( 2448): VBMCreatePool()-0: w=1920 h=1080 f=842094158 nrVBs=4
I/VBM( 2448): VBMCreatePool()-0: pool->config.fmt.fmt.pix.sizeimage=0 sizeimage=3133440
E/Framesource( 2448): IMP_FrameSource_GetPool(3294):chnNum: 0 not bind pool
E/VBM( 2448): VBMCreatePool()-0: sizeimage=3133440
I/VBM( 2448): PoolId:0, frame=0x75561770, frame->priv=0x7556179c, frame[0].virAddr=76338700, frame[0].phyAddr=6f58700
I/VBM( 2448): PoolId:0, frame=0x75561b98, frame->priv=0x75561bc4, frame[1].virAddr=76635700, frame[1].phyAddr=7255700
I/VBM( 2448): PoolId:0, frame=0x75561fc0, frame->priv=0x75561fec, frame[2].virAddr=76932700, frame[2].phyAddr=7552700
I/VBM( 2448): PoolId:0, frame=0x755623e8, frame->priv=0x75562414, frame[3].virAddr=76c2f700, frame[3].phyAddr=784f700
E/Framesource( 2448): [chn0] VIDIOC_STREAMON failed
E/Framesource( 2448): IMP_FrameSource_GetChnAttr(): chnAttr was not set yet
E/MemPool( 2448): IMP_Encoder_GetPool(64):chnNum: 1 not bind pool
I/Encoder( 2448): encChn=1,srcFrameCnt=3,srcFrameSize=353280
I/Encoder( 2448): encChn=1,srcStreamCnt=2,enc_chn->stream_frame_size=199808
I/OSD( 2448): IMP_OSD_SetPoolSize:1048576
I/OSD( 2448): IMP_OSD_CreateRgn(1227) create handle=4 success
I/OSD( 2448): IMP_OSD_CreateRgn(1227) create handle=5 success
I/OSD( 2448): IMP_OSD_CreateRgn(1227) create handle=6 success
I/OSD( 2448): IMP_OSD_CreateRgn(1227) create handle=7 success
D/System( 2448): system_bind(): bind DST-OSD-1(4.1.0) to SRC-Framesource-1(0.1.0)
D/System( 2448): system_bind(): bind DST-Encoder-1(1.1.0) to SRC-OSD-1(4.1.0)
I/Framesource( 2448): [chn1]: width = 640 height = 360
I/VBM( 2448): VBMCreatePool()-1: w=640 h=360 f=842094158 nrVBs=2
I/VBM( 2448): VBMCreatePool()-1: pool->config.fmt.fmt.pix.sizeimage=0 sizeimage=353280
E/Framesource( 2448): IMP_FrameSource_GetPool(3294):chnNum: 1 not bind pool
E/VBM( 2448): VBMCreatePool()-1: sizeimage=353280
I/VBM( 2448): PoolId:1, frame=0x7545cc90, frame->priv=0x7545ccbc, frame[0].virAddr=76472800, frame[0].phyAddr=7092800
I/VBM( 2448): PoolId:1, frame=0x7545d0b8, frame->priv=0x7545d0e4, frame[1].virAddr=764c8c00, frame[1].phyAddr=70e8c00
E/Framesource( 2448): [chn1] VIDIOC_STREAMON failed
E/MemPool( 2448): IMP_Encoder_GetPool(64):chnNum: 2 not bind pool
I/Encoder( 2448): encChn=2,srcFrameCnt=2,srcFrameSize=3133440
I/Encoder( 2448): encChn=2,srcStreamCnt=0,enc_chn->stream_frame_size=0
I/OSD( 2448): IMP_OSD_SetPoolSize:1048576
E/IMP-ISP( 2448): err:video drop 
E/IMP-ISP( 2448): err:video drop 
E/IMP-ISP( 2448): err:video drop 
root@ing-wyze-cam3-a000 ~# ls /proc/jz/isp/
csi      isp-fs   isp-m0   isp-w00  isp-w01  isp-w02  vic
root@ing-wyze-cam3-a000 ~# cat /proc/jz/isp/isp-w02
 0, 0
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
root@ing-wyze-cam3-a000 ~# cat /proc/jz/clock/clocks 
ID NAME       FRE        stat       count     parent
--------------------------------------------------------
 1 ext0          0.032MHz  enable   0 root
 2 ext1         24.000MHz  enable   11 root
 3 otg_phy      48.000MHz  enable   0 root
--------------------------------------------------------
 5 apll       1392.000MHz  enable   1 ext1
 6 mpll       1200.000MHz  enable   6 ext1
 7 vpll       1200.000MHz  enable   1 ext1
 8 sclka      1392.000MHz  enable   9 apll
--------------------------------------------------------
10 cclk       1392.000MHz  enable   0 sclka
11 l2clk       696.000MHz  enable   0 sclka
12 h0clk       200.000MHz  enable   2 mpll
13 h2clk       200.000MHz  enable   7 mpll
14 pclk        100.000MHz  enable   5 mpll
15 msc          24.000MHz  enable   0 ext1
--------------------------------------------------------
17 cgu_isp     120.000MHz disable   0 mpll
18 cgu_cim      24.000MHz  enable   1 vpll
19 cgu_ssi      50.000MHz  enable   2 mpll
20 cgu_msc_mux 1392.000MHz  enable   0 sclka
21 cgu_i2s_spk    4.096MHz  enable   2 sclka
22 cgu_i2s_mic    2.048MHz  enable   1 sclka
23 cgu_msc1     24.000MHz  enable   1 sclka
24 cgu_msc0     24.000MHz  enable   0 sclka
25 cgu_lpc       4.687MHz disable   0 vpll
26 cgu_macphy    4.687MHz disable   0 mpll
27 cgu_vpu     600.000MHz  enable   2 mpll
28 cgu_ddr     600.000MHz  enable   0 mpll
29 cgu_rsa      75.000MHz disable   0 mpll
--------------------------------------------------------
31 ddr         200.000MHz  enable   0 h0clk
32 tcu         100.000MHz  enable   0 pclk
33 rtc         100.000MHz  enable   0 pclk
34 des         100.000MHz  enable   0 pclk
35 csi         100.000MHz disable   0 pclk
36 lcd         200.000MHz disable   0 h0clk
37 isp         200.000MHz disable   0 h0clk
38 pdma        200.000MHz  enable   1 h2clk
39 sfc         200.000MHz  enable   1 h2clk
40 uart2        24.000MHz disable   0 ext1
41 uart1        24.000MHz  enable   1 ext1
42 uart0        24.000MHz disable   0 ext1
43 sadc        100.000MHz  enable   0 pclk
44 dmic        100.000MHz disable   0 pclk
45 aic         100.000MHz  enable   1 pclk
46 hash        200.000MHz disable   0 h2clk
47 i2c1        100.000MHz disable   0 pclk
48 i2c0        100.000MHz disable   0 pclk
49 ssi0         50.000MHz  enable   0 cgu_ssi
50 ssi1         50.000MHz disable   0 cgu_ssi
51 ssi_slv     100.000MHz disable   0 pclk
52 msc1        200.000MHz  enable   0 h2clk
53 msc0        200.000MHz  enable   0 h2clk
54 otg1        200.000MHz  enable   1 h2clk
--------------------------------------------------------
56 cpu          24.000MHz  enable   0 ext1
57 apb0         24.000MHz  enable   0 ext1
58 sys_ost      24.000MHz  enable   2 ext1
59 ahb0         24.000MHz  enable   0 ext1
--------------------------------------------------------
61 riscv       200.000MHz  enable   0 h2clk
62 aes         200.000MHz disable   0 h2clk
63 rsa         100.000MHz disable   0 pclk
64 ahb1         24.000MHz  enable   2 ext1
65 gmac        200.000MHz  enable   0 h2clk
66 ipu         200.000MHz disable   0 h0clk
67 dtrng       100.000MHz disable   0 pclk
68 avpu        200.000MHz  enable   2 h0clk
root@ing-wyze-cam3-a000 ~# 
