5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd event1.1.vcd -o event1.1.cdd -v event1.1.v
3 0 $root $root NA 0 0 1
3 0 main main event1.1.v 1 36 1
2 1 8 90009 1 1 8 0 0 a
2 2 8 90009 0 2a 20000 0 0 1 2 2
2 3 8 90009 3 29 2100a 1 2 1 2 2
2 4 9 20006 1 3d 126002 0 0 1 2 2 $u0
2 5 15 90009 1 1 8 0 0 b
2 6 15 90009 0 2a 20000 0 0 1 2 2
2 7 15 90009 3 29 2100a 5 6 1 2 2
2 8 15 110011 1 1 14 0 0 d
2 9 15 100010 1 1b 20028 8 0 1 2 1002
2 10 15 c000c 0 1 400 0 0 e
2 11 15 c0011 1 37 602a 9 10
2 12 16 90009 1 1 8 0 0 c
2 13 16 90009 0 2a 20000 0 0 1 2 2
2 14 16 90009 3 29 2100a 12 13 1 2 2
2 15 16 110011 1 1 8 0 0 d
2 16 16 100010 1 1b 20004 15 0 1 2 102
2 17 16 c000c 0 1 400 0 0 f
2 18 16 c0011 1 37 6006 16 17
2 19 18 8000c 1 3d 121002 0 0 1 2 2 $u1
1 a 3 1840007 1 0 0 0 1 1 2
1 b 4 1840007 1 0 0 0 1 1 2
1 c 4 184000a 1 0 0 0 1 1 2
1 d 6 30007 1 0 0 0 1 1 102
1 e 6 83000a 1 0 0 0 1 1 2
1 f 6 83000d 1 0 0 0 1 1 2
4 4 3 0
4 3 4 0
4 11 7 7
4 7 11 0
4 18 14 14
4 14 18 0
4 19 0 0
3 1 main.$u0 main.$u0 event1.1.v 0 13 1
2 20 10 30005 1 3c 1101a 0 0 b
2 21 11 40004 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 22 11 30004 2 2c 22000a 21 0 32 2 aa aa aa aa aa aa aa aa
2 23 12 30005 1 3c 1a 0 0 c
4 23 0 0
4 22 23 0
4 20 22 22
3 1 main.$u1 main.$u1 event1.1.v 0 24 1
2 24 19 50008 1 0 20004 0 0 1 4 0
2 25 19 10001 0 1 400 0 0 d
2 26 19 10008 1 37 11006 24 25
2 27 20 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 28 20 10002 2 2c 22000a 27 0 32 2 aa aa aa aa aa aa aa aa
2 29 21 10003 1 3c 1a 0 0 a
2 30 22 20002 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 31 22 10002 2 2c 22000a 30 0 32 2 aa aa aa aa aa aa aa aa
2 32 23 50008 1 0 20008 0 0 1 4 1
2 33 23 10001 0 1 400 0 0 d
2 34 23 10008 1 37 a 32 33
4 34 0 0
4 31 34 0
4 29 31 31
4 28 29 0
4 26 28 28
3 1 main.$u2 main.$u2 event1.1.v 0 34 1
