@W: MT529 :"/home/elicahill/icemachine/examples/ipassurance_designs/counter_base.srcs/sources_1/imports/hdl/counter/counter.v":38:4:38:9|Found inferred clock top|clk_i which controls 42 sequential elements including counter_0.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
