Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Feb 27 14:07:07 2022
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file CoraZ7_timing_summary_routed.rpt -pb CoraZ7_timing_summary_routed.pb -rpx CoraZ7_timing_summary_routed.rpx -warn_on_violation
| Design       : CoraZ7
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.562        0.000                      0                  327        0.107        0.000                      0                  327        3.500        0.000                       0                   162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.562        0.000                      0                  266        0.107        0.000                      0                  266        3.500        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.471        0.000                      0                   61        0.607        0.000                      0                   61  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 inst_top_level/adc_data_i_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 1.442ns (26.970%)  route 3.905ns (73.030%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 12.846 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.737     5.371    inst_top_level/iClk
    SLICE_X39Y57         FDRE                                         r  inst_top_level/adc_data_i_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.419     5.790 r  inst_top_level/adc_data_i_sig_reg[1]/Q
                         net (fo=25, routed)          1.152     6.942    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_wr[1]
    SLICE_X37Y53         LUT6 (Prop_lut6_I2_O)        0.297     7.239 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[3]_i_9/O
                         net (fo=1, routed)           0.665     7.904    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[3]_i_9_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I1_O)        0.152     8.056 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[3]_i_5/O
                         net (fo=1, routed)           0.667     8.723    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[3]_i_5_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I1_O)        0.326     9.049 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[3]_i_3/O
                         net (fo=2, routed)           1.092    10.141    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[3]_i_2_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124    10.265 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_2/O
                         net (fo=1, routed)           0.329    10.594    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_2_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.124    10.718 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000    10.718    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_i_1_n_0
    SLICE_X32Y51         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.488    12.846    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X32Y51         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.391    13.236    
                         clock uncertainty           -0.035    13.201    
    SLICE_X32Y51         FDPE (Setup_fdpe_C_D)        0.079    13.280    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         13.280    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 2.227ns (42.586%)  route 3.002ns (57.414%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 12.846 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.678     5.312    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X31Y49         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/Q
                         net (fo=2, routed)           0.589     6.357    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.481 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.481    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.013 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.013    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.347 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]_i_2/O[1]
                         net (fo=6, routed)           0.882     8.228    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data0[5]
    SLICE_X30Y49         LUT2 (Prop_lut2_I0_O)        0.329     8.557 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_5/O
                         net (fo=2, routed)           0.852     9.410    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_5_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I3_O)        0.328     9.738 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_i_3/O
                         net (fo=1, routed)           0.680    10.418    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_i_3_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.542 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_i_1/O
                         net (fo=1, routed)           0.000    10.542    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_i_1_n_0
    SLICE_X32Y50         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.488    12.846    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X32Y50         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_reg/C
                         clock pessimism              0.276    13.122    
                         clock uncertainty           -0.035    13.087    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.077    13.164    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_clk_reg
  -------------------------------------------------------------------
                         required time                         13.164    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 inst_top_level/adc_data_i_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.200ns (24.674%)  route 3.664ns (75.326%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 12.846 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.737     5.371    inst_top_level/iClk
    SLICE_X39Y57         FDRE                                         r  inst_top_level/adc_data_i_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.419     5.790 r  inst_top_level/adc_data_i_sig_reg[1]/Q
                         net (fo=25, routed)          1.512     7.302    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_wr[1]
    SLICE_X39Y52         LUT3 (Prop_lut3_I1_O)        0.325     7.627 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[1]_i_18/O
                         net (fo=1, routed)           0.849     8.476    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[1]_i_18_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.332     8.808 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[1]_i_7/O
                         net (fo=1, routed)           0.588     9.396    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[1]_i_7_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.520 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[1]_i_2__0/O
                         net (fo=2, routed)           0.715    10.235    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[1]_i_1_n_0
    SLICE_X34Y52         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.488    12.846    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X34Y52         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[1]/C
                         clock pessimism              0.391    13.236    
                         clock uncertainty           -0.035    13.201    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)       -0.045    13.156    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         13.156    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.210ns (25.359%)  route 3.561ns (74.641%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 12.861 - 8.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.661     5.295    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X30Y52         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDCE (Prop_fdce_C_Q)         0.518     5.813 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[2]/Q
                         net (fo=2, routed)           0.972     6.785    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[2]
    SLICE_X30Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.909 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[11]_i_5/O
                         net (fo=1, routed)           0.443     7.352    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[11]_i_5_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.476 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[11]_i_2/O
                         net (fo=16, routed)          1.138     8.614    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[11]_i_2_n_0
    SLICE_X32Y51         LUT2 (Prop_lut2_I1_O)        0.116     8.730 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[10]_i_1/O
                         net (fo=4, routed)           1.008     9.739    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_0[10]
    SLICE_X31Y49         LUT6 (Prop_lut6_I2_O)        0.328    10.067 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_1/O
                         net (fo=1, routed)           0.000    10.067    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_i_1_n_0
    SLICE_X31Y49         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.503    12.861    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X31Y49         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.276    13.138    
                         clock uncertainty           -0.035    13.102    
    SLICE_X31Y49         FDCE (Setup_fdce_C_D)        0.029    13.131    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         13.131    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.673ns (34.258%)  route 3.211ns (65.742%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.740     5.374    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.618     6.448    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg_n_0_[0]
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.572 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0/O
                         net (fo=1, routed)           0.000     6.572    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.116 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0/O[2]
                         net (fo=4, routed)           1.158     8.274    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0_n_5
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.301     8.575 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_6__0/O
                         net (fo=2, routed)           0.722     9.297    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_6__0_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.421 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_2__0/O
                         net (fo=1, routed)           0.713    10.134    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_2__0_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.258 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_1__0/O
                         net (fo=1, routed)           0.000    10.258    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_1__0_n_0
    SLICE_X43Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.563    12.921    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X43Y53         FDCE (Setup_fdce_C_D)        0.031    13.345    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 2.202ns (45.857%)  route 2.600ns (54.143%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.740     5.374    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.618     6.448    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg_n_0_[0]
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.572 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0/O
                         net (fo=1, routed)           0.000     6.572    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.085 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.085    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.202 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.202    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.421 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[10]_i_3/O[0]
                         net (fo=6, routed)           1.021     8.442    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[10]_i_3_n_7
    SLICE_X43Y56         LUT2 (Prop_lut2_I0_O)        0.323     8.765 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_3__0/O
                         net (fo=2, routed)           0.664     9.428    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_3__0_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.326     9.754 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_4__0/O
                         net (fo=1, routed)           0.298    10.052    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_4__0_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.124    10.176 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_1__0/O
                         net (fo=1, routed)           0.000    10.176    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_i_1__0_n_0
    SLICE_X43Y57         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y57         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg/C
                         clock pessimism              0.429    13.348    
                         clock uncertainty           -0.035    13.313    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.029    13.342    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_clk_reg
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.882ns (19.936%)  route 3.542ns (80.064%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.661     5.295    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X30Y52         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDCE (Prop_fdce_C_Q)         0.518     5.813 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[2]/Q
                         net (fo=2, routed)           0.972     6.785    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[2]
    SLICE_X30Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.909 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[11]_i_5/O
                         net (fo=1, routed)           0.443     7.352    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[11]_i_5_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.476 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[11]_i_2/O
                         net (fo=16, routed)          1.138     8.614    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[11]_i_2_n_0
    SLICE_X32Y51         LUT2 (Prop_lut2_I1_O)        0.116     8.730 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[10]_i_1/O
                         net (fo=4, routed)           0.989     9.719    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_0[10]
    SLICE_X31Y51         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.487    12.845    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X31Y51         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/C
                         clock pessimism              0.426    13.270    
                         clock uncertainty           -0.035    13.235    
    SLICE_X31Y51         FDCE (Setup_fdce_C_D)       -0.309    12.926    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.334ns (28.413%)  route 3.361ns (71.587%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 12.846 - 8.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.661     5.295    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X30Y52         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDCE (Prop_fdce_C_Q)         0.518     5.813 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[2]/Q
                         net (fo=2, routed)           0.972     6.785    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[2]
    SLICE_X30Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.909 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[11]_i_5/O
                         net (fo=1, routed)           0.443     7.352    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[11]_i_5_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.476 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[11]_i_2/O
                         net (fo=16, routed)          1.138     8.614    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[11]_i_2_n_0
    SLICE_X32Y51         LUT2 (Prop_lut2_I1_O)        0.116     8.730 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[10]_i_1/O
                         net (fo=4, routed)           0.494     9.224    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_0[10]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.328     9.552 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_i_2/O
                         net (fo=1, routed)           0.314     9.866    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_i_2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_i_1/O
                         net (fo=1, routed)           0.000     9.990    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_i_1_n_0
    SLICE_X33Y51         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.488    12.846    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X33Y51         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_reg/C
                         clock pessimism              0.391    13.236    
                         clock uncertainty           -0.035    13.201    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)        0.029    13.230    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         13.230    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 1.673ns (36.112%)  route 2.960ns (63.888%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.740     5.374    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y55         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.618     6.448    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg_n_0_[0]
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.572 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0/O
                         net (fo=1, routed)           0.000     6.572    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count[3]_i_3__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.116 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0/O[2]
                         net (fo=4, routed)           1.158     8.274    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]_i_2__0_n_5
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.301     8.575 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_6__0/O
                         net (fo=2, routed)           0.454     9.029    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_i_6__0_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.153 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_i_2__0/O
                         net (fo=1, routed)           0.398     9.551    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_i_2__0_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.124     9.675 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_i_1__0/O
                         net (fo=1, routed)           0.332    10.007    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_i_1__0_n_0
    SLICE_X41Y57         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X41Y57         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_reg/C
                         clock pessimism              0.429    13.348    
                         clock uncertainty           -0.035    13.313    
    SLICE_X41Y57         FDRE (Setup_fdre_C_D)       -0.062    13.251    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 inst_top_level/adc_data_i_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.194ns (26.890%)  route 3.246ns (73.110%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 12.846 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.737     5.371    inst_top_level/iClk
    SLICE_X39Y57         FDRE                                         r  inst_top_level/adc_data_i_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.419     5.790 r  inst_top_level/adc_data_i_sig_reg[1]/Q
                         net (fo=25, routed)          1.152     6.942    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_wr[1]
    SLICE_X37Y53         LUT6 (Prop_lut6_I2_O)        0.297     7.239 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[3]_i_9/O
                         net (fo=1, routed)           0.665     7.904    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[3]_i_9_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I1_O)        0.152     8.056 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[3]_i_5/O
                         net (fo=1, routed)           0.667     8.723    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[3]_i_5_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I1_O)        0.326     9.049 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[3]_i_3/O
                         net (fo=2, routed)           0.763     9.812    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx[3]_i_2_n_0
    SLICE_X34Y52         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.488    12.846    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X34Y52         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[3]/C
                         clock pessimism              0.391    13.236    
                         clock uncertainty           -0.035    13.201    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)       -0.028    13.173    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         13.173    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  3.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_reset_deb/btn_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  inst_top_level/inst_reset_deb/btn_cntr_reg[3]/Q
                         net (fo=2, routed)           0.120     1.734    inst_top_level/inst_reset_deb/btn_cntr_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  inst_top_level/inst_reset_deb/btn_cntr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.895    inst_top_level/inst_reset_deb/btn_cntr_reg[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.949 r  inst_top_level/inst_reset_deb/btn_cntr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    inst_top_level/inst_reset_deb/btn_cntr_reg[4]_i_1_n_7
    SLICE_X41Y50         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.859     1.984    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y50         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[4]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.842    inst_top_level/inst_reset_deb/btn_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_reset_deb/btn_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  inst_top_level/inst_reset_deb/btn_cntr_reg[3]/Q
                         net (fo=2, routed)           0.120     1.734    inst_top_level/inst_reset_deb/btn_cntr_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  inst_top_level/inst_reset_deb/btn_cntr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.895    inst_top_level/inst_reset_deb/btn_cntr_reg[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.960 r  inst_top_level/inst_reset_deb/btn_cntr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    inst_top_level/inst_reset_deb/btn_cntr_reg[4]_i_1_n_5
    SLICE_X41Y50         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.859     1.984    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y50         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[6]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.842    inst_top_level/inst_reset_deb/btn_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_reset_deb/btn_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  inst_top_level/inst_reset_deb/btn_cntr_reg[3]/Q
                         net (fo=2, routed)           0.120     1.734    inst_top_level/inst_reset_deb/btn_cntr_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  inst_top_level/inst_reset_deb/btn_cntr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.895    inst_top_level/inst_reset_deb/btn_cntr_reg[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.985 r  inst_top_level/inst_reset_deb/btn_cntr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.985    inst_top_level/inst_reset_deb/btn_cntr_reg[4]_i_1_n_6
    SLICE_X41Y50         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.859     1.984    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y50         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[5]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.842    inst_top_level/inst_reset_deb/btn_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_reset_deb/btn_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  inst_top_level/inst_reset_deb/btn_cntr_reg[3]/Q
                         net (fo=2, routed)           0.120     1.734    inst_top_level/inst_reset_deb/btn_cntr_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  inst_top_level/inst_reset_deb/btn_cntr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.895    inst_top_level/inst_reset_deb/btn_cntr_reg[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.985 r  inst_top_level/inst_reset_deb/btn_cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.985    inst_top_level/inst_reset_deb/btn_cntr_reg[4]_i_1_n_4
    SLICE_X41Y50         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.859     1.984    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y50         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[7]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.842    inst_top_level/inst_reset_deb/btn_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_reset_deb/btn_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  inst_top_level/inst_reset_deb/btn_cntr_reg[3]/Q
                         net (fo=2, routed)           0.120     1.734    inst_top_level/inst_reset_deb/btn_cntr_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  inst_top_level/inst_reset_deb/btn_cntr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.895    inst_top_level/inst_reset_deb/btn_cntr_reg[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  inst_top_level/inst_reset_deb/btn_cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    inst_top_level/inst_reset_deb/btn_cntr_reg[4]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  inst_top_level/inst_reset_deb/btn_cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.988    inst_top_level/inst_reset_deb/btn_cntr_reg[8]_i_1_n_7
    SLICE_X41Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.859     1.984    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[8]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.842    inst_top_level/inst_reset_deb/btn_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_reset_deb/btn_cntr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  inst_top_level/inst_reset_deb/btn_cntr_reg[3]/Q
                         net (fo=2, routed)           0.120     1.734    inst_top_level/inst_reset_deb/btn_cntr_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  inst_top_level/inst_reset_deb/btn_cntr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.895    inst_top_level/inst_reset_deb/btn_cntr_reg[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  inst_top_level/inst_reset_deb/btn_cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    inst_top_level/inst_reset_deb/btn_cntr_reg[4]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  inst_top_level/inst_reset_deb/btn_cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    inst_top_level/inst_reset_deb/btn_cntr_reg[8]_i_1_n_5
    SLICE_X41Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.859     1.984    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[10]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.842    inst_top_level/inst_reset_deb/btn_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.526%)  route 0.121ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.586     1.464    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X39Y56         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.121     1.726    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg_n_0_[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[1]_i_1_n_0
    SLICE_X38Y56         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.856     1.981    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X38Y56         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X38Y56         FDCE (Hold_fdce_C_D)         0.120     1.597    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/i2c_rw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.588     1.466    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y55         FDSE                                         r  inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDSE (Prop_fdse_C_Q)         0.141     1.607 r  inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[0]/Q
                         net (fo=5, routed)           0.099     1.706    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.751 r  inst_top_level/inst_i2c_user_adc/i2c_rw_i_1/O
                         net (fo=1, routed)           0.000     1.751    inst_top_level/inst_i2c_user_adc/i2c_rw_i_1_n_0
    SLICE_X41Y55         FDRE                                         r  inst_top_level/inst_i2c_user_adc/i2c_rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X41Y55         FDRE                                         r  inst_top_level/inst_i2c_user_adc/i2c_rw_reg/C
                         clock pessimism             -0.504     1.479    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.092     1.571    inst_top_level/inst_i2c_user_adc/i2c_rw_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 inst_top_level/inst_control_btn_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_control_btn_deb/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.353%)  route 0.151ns (51.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.558     1.436    inst_top_level/inst_control_btn_deb/iClk
    SLICE_X35Y57         FDRE                                         r  inst_top_level/inst_control_btn_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  inst_top_level/inst_control_btn_deb/btn_reg_reg/Q
                         net (fo=5, routed)           0.151     1.728    inst_top_level/inst_control_btn_deb/control_btn_sig
    SLICE_X33Y56         FDRE                                         r  inst_top_level/inst_control_btn_deb/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.828     1.953    inst_top_level/inst_control_btn_deb/iClk
    SLICE_X33Y56         FDRE                                         r  inst_top_level/inst_control_btn_deb/btn_sync_reg[0]/C
                         clock pessimism             -0.481     1.472    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.075     1.547    inst_top_level/inst_control_btn_deb/btn_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_reset_deb/btn_cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  inst_top_level/inst_reset_deb/btn_cntr_reg[3]/Q
                         net (fo=2, routed)           0.120     1.734    inst_top_level/inst_reset_deb/btn_cntr_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  inst_top_level/inst_reset_deb/btn_cntr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.895    inst_top_level/inst_reset_deb/btn_cntr_reg[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  inst_top_level/inst_reset_deb/btn_cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    inst_top_level/inst_reset_deb/btn_cntr_reg[4]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.024 r  inst_top_level/inst_reset_deb/btn_cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    inst_top_level/inst_reset_deb/btn_cntr_reg[8]_i_1_n_4
    SLICE_X41Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.859     1.984    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y51         FDRE                                         r  inst_top_level/inst_reset_deb/btn_cntr_reg[11]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.842    inst_top_level/inst_reset_deb/btn_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y57    inst_top_level/adc_data_i_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y57    inst_top_level/adc_data_i_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y57    inst_top_level/adc_state_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y57    inst_top_level/adc_state_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y55    inst_top_level/inst_control_btn_deb/btn_cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y57    inst_top_level/inst_control_btn_deb/btn_cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y57    inst_top_level/inst_control_btn_deb/btn_cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y58    inst_top_level/inst_control_btn_deb/btn_cntr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y58    inst_top_level/inst_control_btn_deb/btn_cntr_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y55    inst_top_level/inst_control_btn_deb/btn_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y55    inst_top_level/inst_control_btn_deb/btn_cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y55    inst_top_level/inst_control_btn_deb/btn_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y55    inst_top_level/inst_control_btn_deb/btn_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y55    inst_top_level/inst_control_btn_deb/btn_cntr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y55    inst_top_level/inst_control_btn_deb/btn_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y55    inst_top_level/inst_control_btn_deb/btn_cntr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y55    inst_top_level/inst_control_btn_deb/btn_cntr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y56    inst_top_level/inst_control_btn_deb/btn_cntr_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y56    inst_top_level/inst_control_btn_deb/btn_cntr_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y57    inst_top_level/inst_control_btn_deb/btn_cntr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y57    inst_top_level/inst_control_btn_deb/btn_cntr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y58    inst_top_level/inst_control_btn_deb/btn_cntr_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y58    inst_top_level/inst_control_btn_deb/btn_cntr_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y57    inst_top_level/inst_control_btn_deb/btn_cntr_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y57    inst_top_level/inst_control_btn_deb/btn_cntr_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y56    inst_top_level/inst_control_btn_deb/btn_pulse_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y56    inst_top_level/inst_control_btn_deb/btn_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y56    inst_top_level/inst_control_btn_deb/btn_sync_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.580ns (18.940%)  route 2.482ns (81.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.740     5.374    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y53         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=60, routed)          0.516     6.347    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.471 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.966     8.437    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X40Y58         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X40Y58         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
                         clock pessimism              0.429    13.348    
                         clock uncertainty           -0.035    13.313    
    SLICE_X40Y58         FDCE (Recov_fdce_C_CLR)     -0.405    12.908    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.580ns (18.940%)  route 2.482ns (81.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.740     5.374    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y53         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=60, routed)          0.516     6.347    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.471 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.966     8.437    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X40Y58         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X40Y58         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[1]/C
                         clock pessimism              0.429    13.348    
                         clock uncertainty           -0.035    13.313    
    SLICE_X40Y58         FDCE (Recov_fdce_C_CLR)     -0.405    12.908    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.580ns (18.940%)  route 2.482ns (81.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.740     5.374    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y53         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=60, routed)          0.516     6.347    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.471 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.966     8.437    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X40Y58         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X40Y58         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]/C
                         clock pessimism              0.429    13.348    
                         clock uncertainty           -0.035    13.313    
    SLICE_X40Y58         FDCE (Recov_fdce_C_CLR)     -0.405    12.908    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.580ns (18.940%)  route 2.482ns (81.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.740     5.374    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y53         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=60, routed)          0.516     6.347    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.471 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.966     8.437    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X40Y58         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X40Y58         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]/C
                         clock pessimism              0.429    13.348    
                         clock uncertainty           -0.035    13.313    
    SLICE_X40Y58         FDCE (Recov_fdce_C_CLR)     -0.405    12.908    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[4]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.580ns (19.550%)  route 2.387ns (80.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.740     5.374    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y53         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=60, routed)          0.516     6.347    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.471 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.870     8.341    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X37Y56         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y56         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.391    13.310    
                         clock uncertainty           -0.035    13.275    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.870    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.580ns (19.550%)  route 2.387ns (80.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.740     5.374    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y53         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=60, routed)          0.516     6.347    inst_top_level/inst_reset_deb/reset_sig
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.471 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.870     8.341    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X37Y56         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y56         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.391    13.310    
                         clock uncertainty           -0.035    13.275    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.870    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.456ns (16.293%)  route 2.343ns (83.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.740     5.374    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y53         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=60, routed)          2.343     8.173    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X31Y51         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.487    12.845    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X31Y51         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/C
                         clock pessimism              0.391    13.235    
                         clock uncertainty           -0.035    13.200    
    SLICE_X31Y51         FDCE (Recov_fdce_C_CLR)     -0.405    12.795    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.456ns (16.293%)  route 2.343ns (83.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.740     5.374    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y53         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=60, routed)          2.343     8.173    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X31Y51         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.487    12.845    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X31Y51         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[11]/C
                         clock pessimism              0.391    13.235    
                         clock uncertainty           -0.035    13.200    
    SLICE_X31Y51         FDCE (Recov_fdce_C_CLR)     -0.405    12.795    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.456ns (16.954%)  route 2.234ns (83.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 12.861 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.740     5.374    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y53         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=60, routed)          2.234     8.064    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X31Y49         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.503    12.861    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X31Y49         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.276    13.138    
                         clock uncertainty           -0.035    13.102    
    SLICE_X31Y49         FDCE (Recov_fdce_C_CLR)     -0.405    12.697    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.456ns (16.293%)  route 2.343ns (83.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.740     5.374    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y53         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=60, routed)          2.343     8.173    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X30Y51         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.487    12.845    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X30Y51         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[5]/C
                         clock pessimism              0.391    13.235    
                         clock uncertainty           -0.035    13.200    
    SLICE_X30Y51         FDCE (Recov_fdce_C_CLR)     -0.361    12.839    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  4.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.006%)  route 0.345ns (64.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.588     1.466    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=8, routed)           0.098     1.705    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.750 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.248     1.997    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y53         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[1]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.006%)  route 0.345ns (64.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.588     1.466    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=8, routed)           0.098     1.705    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.750 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.248     1.997    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y53         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[2]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.006%)  route 0.345ns (64.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.588     1.466    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=8, routed)           0.098     1.705    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.750 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.248     1.997    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y53         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.006%)  route 0.345ns (64.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.588     1.466    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=8, routed)           0.098     1.705    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.750 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.248     1.997    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y53         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[9]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.006%)  route 0.345ns (64.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.588     1.466    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=8, routed)           0.098     1.705    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.750 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.248     1.997    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y53         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.809%)  route 0.399ns (68.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.588     1.466    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=8, routed)           0.098     1.705    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.750 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.301     2.051    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y54         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y54         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.809%)  route 0.399ns (68.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.588     1.466    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=8, routed)           0.098     1.705    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.750 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.301     2.051    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y54         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y54         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[5]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.809%)  route 0.399ns (68.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.588     1.466    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=8, routed)           0.098     1.705    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.750 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.301     2.051    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y54         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y54         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.809%)  route 0.399ns (68.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.588     1.466    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=8, routed)           0.098     1.705    inst_top_level/inst_reset_deb/cmd_change
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.750 f  inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.301     2.051    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y54         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y54         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.752%)  route 0.538ns (79.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.588     1.466    inst_top_level/inst_reset_deb/iClk
    SLICE_X41Y53         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=60, routed)          0.538     2.146    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X34Y53         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.829     1.954    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X34Y53         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.481     1.473    
    SLICE_X34Y53         FDPE (Remov_fdpe_C_PRE)     -0.071     1.402    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.743    





