# 8-Bit ALU Design & Verification (Combinational Logic)

## ğŸ“Œ Project Overview

This repository contains a **synthesizable 8-bit Arithmetic Logic Unit (ALU)** along with a **randomized, self-checking SystemVerilog testbench**.

The project demonstrates the transition from **basic digital design** to **automated hardware verification**.

By using a **self-checking mechanism**, the testbench automatically validates the ALU output against a **golden reference model**, eliminating the need for manual waveform inspection.

---

## ğŸš€ Live Demo

â–¶ï¸ Run this project on **EDA Playground**  
https://www.edaplayground.com/x/gvMu

---

## âš™ï¸ Design Specifications

- **ALU Width**: 8-bit  
- **Logic Type**: Combinational  
- **Control**: 3-bit opcode  
- **Number of Operations**: 8  

### Opcode Table

| Opcode | Operation |
|------:|-----------|
| 000 | Addition |
| 001 | Subtraction |
| 010 | Bitwise AND |
| 011 | Bitwise OR |
| 100 | Bitwise XOR |
| 101 | Bitwise NOT |
| 110 | Logical Left Shift |
| 111 | Logical Right Shift |

---

## ğŸ§ª Verification Strategy

This project follows a **Constrained Random Verification (CRV)** approach:

- **Randomized Stimulus**  
  Inputs `A` and `B` are assigned random values each cycle to cover a wide input space.

- **Golden Reference Model**  
  The testbench computes the expected output using behavioral SystemVerilog logic.

- **Automated Comparison**  
  The DUT output is compared against the reference model using an `ifâ€“else` check.

- **Error Logging**  
  Any mismatch is immediately printed to the console with full debug information  
  *(opcode, inputs, expected vs actual output)*.

---

## â–¶ï¸ How to Run & Visualize

### Using EDA Playground (Recommended)

1. Open the project link  
2. Select **Icarus Verilog 12.0**  
3. Enable **Open EPWave after run**  
4. Click **Run**

---

## ğŸ“ˆ Viewing Waveforms (EPWave)

After simulation completes, the **EPWave** window will open.

To analyze results:
- Compare inputs `A` and `B` with the `result` bus  
- Verify correct operation for each opcode  
- Ensure **expected_res == result**  
- Ensure **carry / flags behave correctly**

---

## ğŸ–¼ï¸ Simulation Screenshots

### Randomized ALU Operations
![Randomized ALU Test](images/alu_random_test.png)

*Figure 1: Randomized stimulus with self-checking verification*

---

### EPWave Result Comparison
![EPWave ALU Verification](images/alu_waveform.png)

*Figure 2: DUT output vs golden reference model (expected_res)*

---

## ğŸ›  Tools Used

- SystemVerilog  
- EDA Playground  
- Icarus Verilog  
- EPWave  

---

## ğŸ‘¤ Author

**Krishna Patel**

---

## ğŸ“œ License

This project is open-source and intended for learning and educational use.
