#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Jul  7 23:53:28 2018
# Process ID: 21590
# Current directory: /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1
# Command line: vivado -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/system_wrapper.vds
# Journal file: /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/constantine/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_microblaze_0_0' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_microblaze_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_mig_7series_0_0' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_lmb_bram_0' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_lmb_bram_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_main_rst_0' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_main_rst_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_cc_7' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_auto_cc_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_cc_6' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_auto_cc_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_cc_5' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_auto_cc_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_cc_4' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_auto_cc_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_cc_3' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_auto_cc_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_cc_2' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_auto_cc_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_cc_1' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_auto_cc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_s00_data_fifo_0' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_cc_8' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_auto_cc_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_m00_data_fifo_0' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_m00_data_fifo_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_cc_0' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_auto_cc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_us_cc_df_1' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_us_cc_df_0' generated file not found '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_0/stats.txt'. Please regenerate to continue.
Command: synth_design -top system_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1298.637 ; gain = 70.996 ; free physical = 24728 ; free virtual = 44298
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/home/constantine/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [/home/constantine/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-638] synthesizing module 'system' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:3038]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mdm_1_0' (2#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_1_100M_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_clk_wiz_1_100M_0' (3#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'MB_rst' of module 'system_rst_clk_wiz_1_100M_0' requires 10 connections, but only 7 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:3742]
INFO: [Synth 8-638] synthesizing module 'system_axi_cc_periph_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_cc_periph_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_cc_periph_0' (4#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_cc_periph_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_cc_periph1_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_cc_periph1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_cc_periph1_0' (5#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_cc_periph1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_clock_converter_0_1' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_clock_converter_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_clock_converter_0_1' (6#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_clock_converter_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_mem_intercon_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:4625]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_16EYA0E' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_0' (7#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'system_auto_cc_0' requires 82 connections, but only 80 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:374]
INFO: [Synth 8-638] synthesizing module 'system_m00_data_fifo_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_m00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_m00_data_fifo_0' (8#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_m00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_16EYA0E' (9#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CN5RY7' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:2214]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_cc_df_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_us_cc_df_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_cc_df_0' (10#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_us_cc_df_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_cc_df' of module 'system_auto_us_cc_df_0' requires 74 connections, but only 72 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:2505]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CN5RY7' (11#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:2214]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_C7BJI' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:2856]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_cc_df_1' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_us_cc_df_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_cc_df_1' (12#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_us_cc_df_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_cc_df' of module 'system_auto_us_cc_df_1' requires 36 connections, but only 35 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:2999]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_C7BJI' (13#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:2856]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (14#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_awready' does not match port width (2) of module 'system_xbar_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:5350]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bresp' does not match port width (4) of module 'system_xbar_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:5354]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_bvalid' does not match port width (2) of module 'system_xbar_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:5355]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_wready' does not match port width (2) of module 'system_xbar_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:5363]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_0' requires 78 connections, but only 76 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:5289]
INFO: [Synth 8-256] done synthesizing module 'system_axi_mem_intercon_0' (15#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:4625]
INFO: [Synth 8-638] synthesizing module 'system_axi_ethernetlite_0_1' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_ethernetlite_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ethernetlite_0_1' (16#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_ethernetlite_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_led_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_gpio_led_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_led_0' (17#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_gpio_led_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:5368]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_9WRM0W' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:538]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_1' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_1' (18#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'system_auto_cc_1' requires 42 connections, but only 40 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:701]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_9WRM0W' (19#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:538]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_13D45HT' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:744]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_2' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_2' (20#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'system_auto_cc_2' requires 42 connections, but only 40 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:907]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_13D45HT' (21#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:744]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_19J2N8J' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:950]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_3' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_3' (22#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_3_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'system_auto_cc_3' requires 42 connections, but only 40 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:1113]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_19J2N8J' (23#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:950]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_2WUN5E' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:1156]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_4' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_4' (24#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_4_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'system_auto_cc_4' requires 42 connections, but only 40 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:1319]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_2WUN5E' (25#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:1156]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1WOGZPJ' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:1362]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_5' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_5' (26#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_5_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'system_auto_cc_5' requires 42 connections, but only 40 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:1525]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1WOGZPJ' (27#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:1362]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_OYAMAE' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:1568]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_6' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_6' (28#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_6_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'system_auto_cc_6' requires 42 connections, but only 40 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:1731]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_OYAMAE' (29#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:1568]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_V495T0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:1774]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_7' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_7' (30#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_7_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'system_auto_cc_7' requires 42 connections, but only 40 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:1937]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_V495T0' (31#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:1774]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_5M10I9' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:2580]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_8' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_8' (32#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_auto_cc_8_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_s00_data_fifo_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_s00_data_fifo_0' (33#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_5M10I9' (34#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:2580]
INFO: [Synth 8-638] synthesizing module 'system_xbar_1' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_1' (35#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_0' (36#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:5368]
INFO: [Synth 8-638] synthesizing module 'system_axi_quad_spi_flash_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_quad_spi_flash_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_quad_spi_flash_0' (37#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_quad_spi_flash_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_ddr_int_rst_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_ddr_int_rst_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ddr_int_rst_0' (38#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_ddr_int_rst_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_rst' of module 'system_ddr_int_rst_0' requires 10 connections, but only 6 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:4260]
INFO: [Synth 8-638] synthesizing module 'system_axi_timer_0_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_timer_0_0' (39#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'system_axi_timer_0_0' requires 26 connections, but only 23 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:4267]
INFO: [Synth 8-638] synthesizing module 'system_axi_uartlite_0_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_uartlite_0_0' (40#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_1_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_1_0' (41#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_1_1' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_1_1' (42#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'system_rst_mig_7series_0_83M_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_rst_mig_7series_0_83M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_mig_7series_0_83M_0' (43#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_rst_mig_7series_0_83M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ddr_int_rst' of module 'system_rst_mig_7series_0_83M_0' requires 10 connections, but only 6 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:4329]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_xlconcat_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_xlconcat_0' (44#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_0' (45#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'system_microblaze_0_0' requires 126 connections, but only 108 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:4345]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_intc_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_intc_0' (46#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:1980]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_bram_if_cntlr_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_bram_if_cntlr_0' (47#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_0' (48#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_0' requires 25 connections, but only 24 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:2126]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_bram_if_cntlr_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_bram_if_cntlr_0' (49#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_0' (50#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_0' requires 25 connections, but only 24 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:2172]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_0' (51#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (52#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:1980]
INFO: [Synth 8-638] synthesizing module 'system_mig_7series_0_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_mig_7series_0_0' (53#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7_for_ddr' of module 'system_mig_7series_0_0' requires 65 connections, but only 60 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:4502]
INFO: [Synth 8-638] synthesizing module 'system_main_rst_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_main_rst_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_main_rst_0' (54#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_main_rst_0_stub.v:6]
WARNING: [Synth 8-350] instance 'periph_rst' of module 'system_main_rst_0' requires 10 connections, but only 6 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:4563]
INFO: [Synth 8-638] synthesizing module 'system_util_ds_buf_0_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_util_ds_buf_0_0' (55#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0' [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0' (56#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/realtime/system_xadc_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'system_xadc_wiz_0_0' requires 57 connections, but only 49 given [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:4573]
INFO: [Synth 8-256] done synthesizing module 'system' (57#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system.v:3038]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (58#1) [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m06_couplers_imp_V495T0 has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_araddr[7]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[8]
WARNING: [Synth 8-3331] design m05_couplers_imp_OYAMAE has unconnected port S_AXI_awaddr[7]
WARNING: [Synth 8-3331] design m04_couplers_imp_1WOGZPJ has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m04_couplers_imp_1WOGZPJ has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m04_couplers_imp_1WOGZPJ has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m04_couplers_imp_1WOGZPJ has unconnected port S_AXI_araddr[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1342.145 ; gain = 114.504 ; free physical = 24729 ; free virtual = 44301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1342.145 ; gain = 114.504 ; free physical = 24731 ; free virtual = 44304
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp83/system_axi_gpio_led_0_in_context.xdc] for cell 'system_i/axi_gpio_output'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp83/system_axi_gpio_led_0_in_context.xdc] for cell 'system_i/axi_gpio_output'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp85/system_axi_quad_spi_flash_0_in_context.xdc] for cell 'system_i/axi_quad_spi_flash'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp85/system_axi_quad_spi_flash_0_in_context.xdc] for cell 'system_i/axi_quad_spi_flash'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp87/system_axi_timer_0_0_in_context.xdc] for cell 'system_i/axi_timer_0'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp87/system_axi_timer_0_0_in_context.xdc] for cell 'system_i/axi_timer_0'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp89/system_clk_wiz_1_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp89/system_clk_wiz_1_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp91/system_mdm_1_0_in_context.xdc] for cell 'system_i/MB_debug'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp91/system_mdm_1_0_in_context.xdc] for cell 'system_i/MB_debug'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp93/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp93/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp95/system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp95/system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_intc'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp97/system_microblaze_0_xlconcat_0_in_context.xdc] for cell 'system_i/intrpt_concat_0'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp97/system_microblaze_0_xlconcat_0_in_context.xdc] for cell 'system_i/intrpt_concat_0'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc] for cell 'system_i/mig_7_for_ddr'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc] for cell 'system_i/mig_7_for_ddr'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp101/system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'system_i/MB_rst'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp101/system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'system_i/MB_rst'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp103/system_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'system_i/ddr_int_rst'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp103/system_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'system_i/ddr_int_rst'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp105/system_xadc_wiz_0_0_in_context.xdc] for cell 'system_i/xadc_wiz_0'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp105/system_xadc_wiz_0_0_in_context.xdc] for cell 'system_i/xadc_wiz_0'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp107/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp107/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp109/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp109/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp111/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp111/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp113/system_ilmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp113/system_ilmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp115/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp115/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp117/system_xbar_1_in_context.xdc] for cell 'system_i/axi_periph/xbar'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp117/system_xbar_1_in_context.xdc] for cell 'system_i/axi_periph/xbar'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp119/system_xbar_0_in_context.xdc] for cell 'system_i/axi_ddr/xbar'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp119/system_xbar_0_in_context.xdc] for cell 'system_i/axi_ddr/xbar'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp121/system_axi_clock_converter_0_1_in_context.xdc] for cell 'system_i/axi_cc_periph'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp121/system_axi_clock_converter_0_1_in_context.xdc] for cell 'system_i/axi_cc_periph'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp123/system_axi_cc_periph_0_in_context.xdc] for cell 'system_i/axi_cc_ddr_data'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp123/system_axi_cc_periph_0_in_context.xdc] for cell 'system_i/axi_cc_ddr_data'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp125/system_axi_cc_periph1_0_in_context.xdc] for cell 'system_i/axi_cc_ddr_instr'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp125/system_axi_cc_periph1_0_in_context.xdc] for cell 'system_i/axi_cc_ddr_instr'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp127/system_main_rst_0_in_context.xdc] for cell 'system_i/periph_rst'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp127/system_main_rst_0_in_context.xdc] for cell 'system_i/periph_rst'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp129/system_ddr_int_rst_0_in_context.xdc] for cell 'system_i/axi_rst'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp129/system_ddr_int_rst_0_in_context.xdc] for cell 'system_i/axi_rst'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp131/system_clk_wiz_1_1_in_context.xdc] for cell 'system_i/clk_wiz_1'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp131/system_clk_wiz_1_1_in_context.xdc] for cell 'system_i/clk_wiz_1'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp133/system_util_ds_buf_0_0_in_context.xdc] for cell 'system_i/util_ds_buf_0'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp133/system_util_ds_buf_0_0_in_context.xdc] for cell 'system_i/util_ds_buf_0'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp135/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp135/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp137/system_axi_ethernetlite_0_1_in_context.xdc] for cell 'system_i/axi_ethernetlite_0'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp137/system_axi_ethernetlite_0_1_in_context.xdc] for cell 'system_i/axi_ethernetlite_0'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp139/system_auto_cc_7_in_context.xdc] for cell 'system_i/axi_periph/m06_couplers/auto_cc'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp139/system_auto_cc_7_in_context.xdc] for cell 'system_i/axi_periph/m06_couplers/auto_cc'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp141/system_auto_cc_6_in_context.xdc] for cell 'system_i/axi_periph/m05_couplers/auto_cc'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp141/system_auto_cc_6_in_context.xdc] for cell 'system_i/axi_periph/m05_couplers/auto_cc'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp143/system_auto_cc_5_in_context.xdc] for cell 'system_i/axi_periph/m04_couplers/auto_cc'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp143/system_auto_cc_5_in_context.xdc] for cell 'system_i/axi_periph/m04_couplers/auto_cc'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp145/system_auto_cc_4_in_context.xdc] for cell 'system_i/axi_periph/m03_couplers/auto_cc'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp145/system_auto_cc_4_in_context.xdc] for cell 'system_i/axi_periph/m03_couplers/auto_cc'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp147/system_auto_cc_3_in_context.xdc] for cell 'system_i/axi_periph/m02_couplers/auto_cc'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp147/system_auto_cc_3_in_context.xdc] for cell 'system_i/axi_periph/m02_couplers/auto_cc'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp149/system_auto_cc_7_in_context.xdc] for cell 'system_i/axi_periph/m01_couplers/auto_cc'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp149/system_auto_cc_7_in_context.xdc] for cell 'system_i/axi_periph/m01_couplers/auto_cc'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp151/system_auto_cc_1_in_context.xdc] for cell 'system_i/axi_periph/m00_couplers/auto_cc'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp151/system_auto_cc_1_in_context.xdc] for cell 'system_i/axi_periph/m00_couplers/auto_cc'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp153/system_s00_data_fifo_0_in_context.xdc] for cell 'system_i/axi_periph/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp153/system_s00_data_fifo_0_in_context.xdc] for cell 'system_i/axi_periph/s00_couplers/s00_data_fifo'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp155/system_auto_cc_8_in_context.xdc] for cell 'system_i/axi_periph/s00_couplers/auto_cc'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp155/system_auto_cc_8_in_context.xdc] for cell 'system_i/axi_periph/s00_couplers/auto_cc'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp157/system_m00_data_fifo_0_in_context.xdc] for cell 'system_i/axi_ddr/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp157/system_m00_data_fifo_0_in_context.xdc] for cell 'system_i/axi_ddr/m00_couplers/m00_data_fifo'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp159/system_auto_cc_0_in_context.xdc] for cell 'system_i/axi_ddr/m00_couplers/auto_cc'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp159/system_auto_cc_0_in_context.xdc] for cell 'system_i/axi_ddr/m00_couplers/auto_cc'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp161/system_auto_us_cc_df_1_in_context.xdc] for cell 'system_i/axi_ddr/s01_couplers/auto_us_cc_df'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp161/system_auto_us_cc_df_1_in_context.xdc] for cell 'system_i/axi_ddr/s01_couplers/auto_us_cc_df'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp163/system_auto_us_cc_df_0_in_context.xdc] for cell 'system_i/axi_ddr/s00_couplers/auto_us_cc_df'
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp163/system_auto_us_cc_df_0_in_context.xdc] for cell 'system_i/axi_ddr/s00_couplers/auto_us_cc_df'
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/constrs_1/imports/digilent-xdc/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/constrs_1/imports/digilent-xdc/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/constrs_1/imports/digilent-xdc/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 23 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1687.148 ; gain = 0.004 ; free physical = 24452 ; free virtual = 44059
WARNING: [Timing 38-316] Clock period '8.696' specified during out-of-context synthesis of instance 'system_i/MB_rst' at clock pin 'slowest_sync_clk' is different from the actual clock period '8.695', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.696' specified during out-of-context synthesis of instance 'system_i/axi_cc_ddr_data' at clock pin 's_axi_aclk' is different from the actual clock period '8.695', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.696' specified during out-of-context synthesis of instance 'system_i/axi_cc_ddr_instr' at clock pin 's_axi_aclk' is different from the actual clock period '8.695', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.696' specified during out-of-context synthesis of instance 'system_i/axi_cc_periph' at clock pin 's_axi_aclk' is different from the actual clock period '8.695', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/axi_gpio_output' at clock pin 's_axi_aclk' is different from the actual clock period '8.696', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/axi_quad_spi_flash' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/axi_timer_0' at clock pin 's_axi_aclk' is different from the actual clock period '8.696', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.696' specified during out-of-context synthesis of instance 'system_i/microblaze_0' at clock pin 'Clk' is different from the actual clock period '8.695', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.696' specified during out-of-context synthesis of instance 'system_i/microblaze_0_axi_intc' at clock pin 'processor_clk' is different from the actual clock period '8.695', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/xadc_wiz_0' at clock pin 's_axi_aclk' is different from the actual clock period '8.696', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.696' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' at clock pin 'LMB_Clk' is different from the actual clock period '8.695', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.696' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/dlmb_v10' at clock pin 'LMB_Clk' is different from the actual clock period '8.695', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.696' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' at clock pin 'LMB_Clk' is different from the actual clock period '8.695', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.696' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/ilmb_v10' at clock pin 'LMB_Clk' is different from the actual clock period '8.695', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '8.696', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24532 ; free virtual = 44139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24532 ; free virtual = 44139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[13]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[13]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ck_n[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ck_n[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ck_p[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ck_p[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cs_n[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cs_n[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp99/system_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mii_rx_clk. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp137/system_axi_ethernetlite_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mii_rx_clk. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp137/system_axi_ethernetlite_0_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mii_tx_clk. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp137/system_axi_ethernetlite_0_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mii_tx_clk. (constraint file  /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/.Xil/Vivado-21590-constantine-All-Series/dcp137/system_axi_ethernetlite_0_1_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/MB_debug. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/MB_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_cc_ddr_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_cc_ddr_instr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_cc_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_ddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_ddr/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_ddr/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_ddr/s00_couplers/auto_us_cc_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_ddr/s01_couplers/auto_us_cc_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_ddr/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_output. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_periph/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_periph/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_periph/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_periph/m03_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_periph/m04_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_periph/m05_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_periph/m06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_periph/s00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_periph/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_quad_spi_flash. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ddr_int_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/intrpt_concat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mig_7_for_ddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/periph_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/util_ds_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24534 ; free virtual = 44141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24533 ; free virtual = 44141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24523 ; free virtual = 44132
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_in1' to pin '{system_i/util_ds_buf_0/bbstub_BUFG_O[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/axi_aclk' to pin 'system_i/clk_wiz_0/bbstub_axi_aclk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'system_i/clk_wiz_0/clk_in1' to 'system_i/util_ds_buf_0/bbstub_BUFG_O[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/ddr_ref_clk' to pin 'system_i/clk_wiz_0/bbstub_ddr_ref_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'system_i/clk_wiz_0/clk_in1' to 'system_i/util_ds_buf_0/bbstub_BUFG_O[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/ddr_sys_clk' to pin 'system_i/clk_wiz_0/bbstub_ddr_sys_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'system_i/clk_wiz_0/clk_in1' to 'system_i/util_ds_buf_0/bbstub_BUFG_O[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/eth_clk_25' to pin 'system_i/clk_wiz_0/bbstub_eth_clk_25/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'system_i/clk_wiz_0/clk_in1' to 'system_i/util_ds_buf_0/bbstub_BUFG_O[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/ext_spi_clk' to pin 'system_i/clk_wiz_0/bbstub_ext_spi_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'system_i/clk_wiz_0/clk_in1' to 'system_i/util_ds_buf_0/bbstub_BUFG_O[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/MB_debug/Dbg_Clk_0' to pin 'system_i/MB_debug/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/MB_debug/Dbg_Update_0' to pin 'system_i/MB_debug/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mig_7_for_ddr/ui_clk' to pin 'system_i/mig_7_for_ddr/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_1/clk_in1' to pin '{system_i/util_ds_buf_0/bbstub_BUFG_O[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_1/MB_clk' to pin 'system_i/clk_wiz_1/bbstub_MB_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'system_i/clk_wiz_1/clk_in1' to 'system_i/util_ds_buf_0/bbstub_BUFG_O[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_1/periph_clk' to pin 'system_i/clk_wiz_1/bbstub_periph_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'system_i/clk_wiz_1/clk_in1' to 'system_i/util_ds_buf_0/bbstub_BUFG_O[0]/O'
INFO: [Synth 8-5819] Moved 14 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24396 ; free virtual = 44011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24395 ; free virtual = 44011
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24396 ; free virtual = 44012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24396 ; free virtual = 44012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24396 ; free virtual = 44011
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24395 ; free virtual = 44011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24395 ; free virtual = 44011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24395 ; free virtual = 44011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24395 ; free virtual = 44011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |system_xbar_0                  |         1|
|2     |system_auto_cc_0               |         1|
|3     |system_m00_data_fifo_0         |         1|
|4     |system_auto_us_cc_df_0         |         1|
|5     |system_auto_us_cc_df_1         |         1|
|6     |system_xbar_1                  |         1|
|7     |system_auto_cc_1               |         1|
|8     |system_auto_cc_2               |         1|
|9     |system_auto_cc_3               |         1|
|10    |system_auto_cc_4               |         1|
|11    |system_auto_cc_5               |         1|
|12    |system_auto_cc_6               |         1|
|13    |system_auto_cc_7               |         1|
|14    |system_auto_cc_8               |         1|
|15    |system_s00_data_fifo_0         |         1|
|16    |system_mdm_1_0                 |         1|
|17    |system_rst_clk_wiz_1_100M_0    |         1|
|18    |system_axi_cc_periph_0         |         1|
|19    |system_axi_cc_periph1_0        |         1|
|20    |system_axi_clock_converter_0_1 |         1|
|21    |system_axi_ethernetlite_0_1    |         1|
|22    |system_axi_gpio_led_0          |         1|
|23    |system_axi_quad_spi_flash_0    |         1|
|24    |system_ddr_int_rst_0           |         1|
|25    |system_axi_timer_0_0           |         1|
|26    |system_axi_uartlite_0_0        |         1|
|27    |system_clk_wiz_1_0             |         1|
|28    |system_clk_wiz_1_1             |         1|
|29    |system_rst_mig_7series_0_83M_0 |         1|
|30    |system_microblaze_0_xlconcat_0 |         1|
|31    |system_microblaze_0_0          |         1|
|32    |system_microblaze_0_axi_intc_0 |         1|
|33    |system_mig_7series_0_0         |         1|
|34    |system_main_rst_0              |         1|
|35    |system_util_ds_buf_0_0         |         1|
|36    |system_xadc_wiz_0_0            |         1|
|37    |system_dlmb_bram_if_cntlr_0    |         1|
|38    |system_dlmb_v10_0              |         1|
|39    |system_ilmb_bram_if_cntlr_0    |         1|
|40    |system_ilmb_v10_0              |         1|
|41    |system_lmb_bram_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |system_auto_cc_0               |     1|
|2     |system_auto_cc_1               |     1|
|3     |system_auto_cc_2               |     1|
|4     |system_auto_cc_3               |     1|
|5     |system_auto_cc_4               |     1|
|6     |system_auto_cc_5               |     1|
|7     |system_auto_cc_6               |     1|
|8     |system_auto_cc_7               |     1|
|9     |system_auto_cc_8               |     1|
|10    |system_auto_us_cc_df_0         |     1|
|11    |system_auto_us_cc_df_1         |     1|
|12    |system_axi_cc_periph1_0        |     1|
|13    |system_axi_cc_periph_0         |     1|
|14    |system_axi_clock_converter_0_1 |     1|
|15    |system_axi_ethernetlite_0_1    |     1|
|16    |system_axi_gpio_led_0          |     1|
|17    |system_axi_quad_spi_flash_0    |     1|
|18    |system_axi_timer_0_0           |     1|
|19    |system_axi_uartlite_0_0        |     1|
|20    |system_clk_wiz_1_0             |     1|
|21    |system_clk_wiz_1_1             |     1|
|22    |system_ddr_int_rst_0           |     1|
|23    |system_dlmb_bram_if_cntlr_0    |     1|
|24    |system_dlmb_v10_0              |     1|
|25    |system_ilmb_bram_if_cntlr_0    |     1|
|26    |system_ilmb_v10_0              |     1|
|27    |system_lmb_bram_0              |     1|
|28    |system_m00_data_fifo_0         |     1|
|29    |system_main_rst_0              |     1|
|30    |system_mdm_1_0                 |     1|
|31    |system_microblaze_0_0          |     1|
|32    |system_microblaze_0_axi_intc_0 |     1|
|33    |system_microblaze_0_xlconcat_0 |     1|
|34    |system_mig_7series_0_0         |     1|
|35    |system_rst_clk_wiz_1_100M_0    |     1|
|36    |system_rst_mig_7series_0_83M_0 |     1|
|37    |system_s00_data_fifo_0         |     1|
|38    |system_util_ds_buf_0_0         |     1|
|39    |system_xadc_wiz_0_0            |     1|
|40    |system_xbar_0                  |     1|
|41    |system_xbar_1                  |     1|
|42    |IBUF                           |    39|
|43    |IOBUF                          |    23|
|44    |OBUF                           |     9|
+------+-------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  5836|
|2     |  system_i                    |system                               |  5765|
|3     |    axi_ddr                   |system_axi_mem_intercon_0            |  1780|
|4     |      m00_couplers            |m00_couplers_imp_16EYA0E             |   812|
|5     |      s00_couplers            |s00_couplers_imp_1CN5RY7             |   314|
|6     |      s01_couplers            |s01_couplers_imp_C7BJI               |   100|
|7     |    axi_periph                |system_microblaze_0_axi_periph_0     |  1854|
|8     |      m00_couplers            |m00_couplers_imp_9WRM0W              |   110|
|9     |      m01_couplers            |m01_couplers_imp_13D45HT             |   106|
|10    |      m02_couplers            |m02_couplers_imp_19J2N8J             |   114|
|11    |      m03_couplers            |m03_couplers_imp_2WUN5E              |    98|
|12    |      m04_couplers            |m04_couplers_imp_1WOGZPJ             |    96|
|13    |      m05_couplers            |m05_couplers_imp_OYAMAE              |   102|
|14    |      m06_couplers            |m06_couplers_imp_V495T0              |   106|
|15    |      s00_couplers            |s00_couplers_imp_5M10I9              |   304|
|16    |    microblaze_0_local_memory |microblaze_0_local_memory_imp_OGE0N8 |   494|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24395 ; free virtual = 44011
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1687.148 ; gain = 114.504 ; free physical = 24445 ; free virtual = 44060
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1687.148 ; gain = 459.508 ; free physical = 24447 ; free virtual = 44063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 23 instances

155 Infos, 157 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1687.148 ; gain = 483.090 ; free physical = 24410 ; free virtual = 44026
INFO: [Common 17-1381] The checkpoint '/media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.runs/synth_1/system_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1687.148 ; gain = 0.000 ; free physical = 24407 ; free virtual = 44024
INFO: [Common 17-206] Exiting Vivado at Sat Jul  7 23:53:59 2018...
