$comment
	File created using the following command:
		vcd file skeleton.msim.vcd -direction
$end
$date
	Thu Nov 03 10:21:12 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module program_counter_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " clr $end
$var reg 1 # enable $end
$var reg 12 $ in [11:0] $end
$var wire 1 % out [11] $end
$var wire 1 & out [10] $end
$var wire 1 ' out [9] $end
$var wire 1 ( out [8] $end
$var wire 1 ) out [7] $end
$var wire 1 * out [6] $end
$var wire 1 + out [5] $end
$var wire 1 , out [4] $end
$var wire 1 - out [3] $end
$var wire 1 . out [2] $end
$var wire 1 / out [1] $end
$var wire 1 0 out [0] $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 out[0]~output_o $end
$var wire 1 8 out[1]~output_o $end
$var wire 1 9 out[2]~output_o $end
$var wire 1 : out[3]~output_o $end
$var wire 1 ; out[4]~output_o $end
$var wire 1 < out[5]~output_o $end
$var wire 1 = out[6]~output_o $end
$var wire 1 > out[7]~output_o $end
$var wire 1 ? out[8]~output_o $end
$var wire 1 @ out[9]~output_o $end
$var wire 1 A out[10]~output_o $end
$var wire 1 B out[11]~output_o $end
$var wire 1 C clk~input_o $end
$var wire 1 D clk~inputclkctrl_outclk $end
$var wire 1 E in[0]~input_o $end
$var wire 1 F intialize[0].df|q~feeder_combout $end
$var wire 1 G clr~input_o $end
$var wire 1 H clr~inputclkctrl_outclk $end
$var wire 1 I enable~input_o $end
$var wire 1 J intialize[0].df|q~q $end
$var wire 1 K in[1]~input_o $end
$var wire 1 L intialize[1].df|q~q $end
$var wire 1 M in[2]~input_o $end
$var wire 1 N intialize[2].df|q~q $end
$var wire 1 O in[3]~input_o $end
$var wire 1 P intialize[3].df|q~feeder_combout $end
$var wire 1 Q intialize[3].df|q~q $end
$var wire 1 R in[4]~input_o $end
$var wire 1 S intialize[4].df|q~feeder_combout $end
$var wire 1 T intialize[4].df|q~q $end
$var wire 1 U in[5]~input_o $end
$var wire 1 V intialize[5].df|q~q $end
$var wire 1 W in[6]~input_o $end
$var wire 1 X intialize[6].df|q~feeder_combout $end
$var wire 1 Y intialize[6].df|q~q $end
$var wire 1 Z in[7]~input_o $end
$var wire 1 [ intialize[7].df|q~feeder_combout $end
$var wire 1 \ intialize[7].df|q~q $end
$var wire 1 ] in[8]~input_o $end
$var wire 1 ^ intialize[8].df|q~feeder_combout $end
$var wire 1 _ intialize[8].df|q~q $end
$var wire 1 ` in[9]~input_o $end
$var wire 1 a intialize[9].df|q~q $end
$var wire 1 b in[10]~input_o $end
$var wire 1 c intialize[10].df|q~feeder_combout $end
$var wire 1 d intialize[10].df|q~q $end
$var wire 1 e in[11]~input_o $end
$var wire 1 f intialize[11].df|q~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
b0 $
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
01
12
x3
14
15
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
1G
1H
1I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
$end
#50000
1!
1C
1D
#100000
0"
b100 $
0!
0G
1M
0C
0H
0D
#150000
1!
1C
1D
1N
19
1.
#200000
b1100 $
b1000 $
0!
0M
1O
0C
0D
1P
#250000
1!
1C
1D
1Q
0N
09
1:
1-
0.
#300000
b1100 $
0!
1M
0C
0D
#350000
1!
1C
1D
1N
19
1.
#400000
b11100 $
b10100 $
b10000 $
0!
0M
0O
1R
0C
0D
0P
1S
#450000
1!
1C
1D
1T
0Q
0N
09
0:
1;
1,
0-
0.
#500000
b10100 $
0!
1M
0C
0D
#550000
1!
1C
1D
1N
19
1.
#600000
b11100 $
b11000 $
0!
0M
1O
0C
0D
1P
#650000
1!
1C
1D
1Q
0N
09
1:
1-
0.
#700000
b11100 $
0!
1M
0C
0D
#750000
1!
1C
1D
1N
19
1.
#800000
b111100 $
b101100 $
b100100 $
b100000 $
0!
0M
0O
0R
1U
0C
0D
0P
0S
#850000
1!
1C
1D
1V
0T
0Q
0N
09
0:
0;
1<
1+
0,
0-
0.
#900000
b100100 $
0!
1M
0C
0D
#950000
1!
1C
1D
1N
19
1.
#1000000
