
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000713                       # Number of seconds simulated
sim_ticks                                   713491000                       # Number of ticks simulated
final_tick                                  713491000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 160825                       # Simulator instruction rate (inst/s)
host_op_rate                                   314573                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53807618                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449304                       # Number of bytes of host memory used
host_seconds                                    13.26                       # Real time elapsed on the host
sim_insts                                     2132541                       # Number of instructions simulated
sim_ops                                       4171250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    713491000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         103040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         331904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             434944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       103040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       105920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          105920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1655                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1655                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         144416678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         465183163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             609599841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    144416678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        144416678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      148453169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            148453169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      148453169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        144416678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        465183163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            758053010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000121298500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          162                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          162                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15571                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2495                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6797                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2752                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2752                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 425600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  169408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  435008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               176128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    86                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               42                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     713489000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6797                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2752                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    349.793754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   211.966321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   340.988072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          510     30.05%     30.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          429     25.28%     55.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          184     10.84%     66.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          111      6.54%     72.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           71      4.18%     76.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           79      4.66%     81.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           46      2.71%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           38      2.24%     86.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          229     13.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1697                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.030864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.467885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.134821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            103     63.58%     63.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            43     26.54%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             9      5.56%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      1.85%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.23%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           162                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.339506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.320414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.820268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              137     84.57%     84.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               21     12.96%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.85%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           162                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        99008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       326592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       169408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 138765590.596097201109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 457738079.387126088142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 237435370.593322128057                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5186                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58543250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    192422250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17478225250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36339.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37104.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6351099.29                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    126278000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               250965500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   33250000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18989.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37739.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       596.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       237.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    609.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    246.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5450                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2141                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      74718.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8225280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4364250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                28624260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9808380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         52859040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             82418010                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1481760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       196817010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        21182400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         11763720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              417544110                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            585.212862                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            528881750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1309000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     42112500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     55174000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     160940250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    431595250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3955560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2075865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                18849600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4008960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         55317600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             70522680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2285280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       202581990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        38922240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          5057340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              403794585                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            565.942086                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            552415000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3306000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      23400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      6784250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    101360250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     134370000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    444270500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    713491000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  214740                       # Number of BP lookups
system.cpu.branchPred.condPredicted            214740                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10968                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                82289                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23059                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                294                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           82289                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              77560                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4729                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1482                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    713491000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      824491                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      138801                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1848                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           126                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    713491000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    713491000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      242266                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           427                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       713491000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1426983                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             286656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2471854                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      214740                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             100619                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1042628                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22504                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  252                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2411                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          122                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          328                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    241948                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3137                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1343649                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.571657                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.682604                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   632251     47.05%     47.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6529      0.49%     47.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44903      3.34%     50.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    46057      3.43%     54.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20380      1.52%     55.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    66209      4.93%     60.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15389      1.15%     61.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    35800      2.66%     64.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   476131     35.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1343649                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.150485                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.732224                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   261540                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                392140                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    658237                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 20480                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11252                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4689808                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11252                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   273826                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  186676                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6568                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    664169                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                201158                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4638995                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3435                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14781                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 101131                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  79844                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5247852                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10211906                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4286795                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3653212                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4697086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   550766                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                185                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            142                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     92948                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               824044                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              146503                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             45773                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            14842                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4549556                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 331                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4429714                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3917                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          378636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       554770                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            267                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1343649                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.296779                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.898047                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              433038     32.23%     32.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               61150      4.55%     36.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              106392      7.92%     44.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               95202      7.09%     51.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              145889     10.86%     62.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              130166      9.69%     72.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              120697      8.98%     81.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               97314      7.24%     88.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              153801     11.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1343649                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17163     10.19%     10.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   485      0.29%     10.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    124      0.07%     10.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.01%     10.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1054      0.63%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             75321     44.73%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            63101     37.47%     93.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1460      0.87%     94.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   700      0.42%     94.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8909      5.29%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               62      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10854      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1907535     43.06%     43.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10078      0.23%     43.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1616      0.04%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              552246     12.47%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  736      0.02%     56.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21751      0.49%     56.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2012      0.05%     56.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              381370      8.61%     65.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                997      0.02%     65.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317504      7.17%     72.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7524      0.17%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      5.87%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               264863      5.98%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              104334      2.36%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          550441     12.43%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35789      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4429714                       # Type of FU issued
system.cpu.iq.rate                           3.104251                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      168401                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038016                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4930040                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2261589                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1745799                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5445355                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2667010                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2639698                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1787933                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2799328                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           107243                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        54733                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15233                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2522                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1497                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11252                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  119462                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 17487                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4549887                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1350                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                824044                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               146503                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                197                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1038                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 15660                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             80                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1829                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12864                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14693                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4406672                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                809310                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23042                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       948100                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   159024                       # Number of branches executed
system.cpu.iew.exec_stores                     138790                       # Number of stores executed
system.cpu.iew.exec_rate                     3.088104                       # Inst execution rate
system.cpu.iew.wb_sent                        4392362                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4385497                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2883113                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4518682                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.073265                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.638043                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          378681                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11190                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1284064                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.248475                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.221396                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       459069     35.75%     35.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       109563      8.53%     44.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       102802      8.01%     52.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        52932      4.12%     56.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       108736      8.47%     64.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        56539      4.40%     69.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        58994      4.59%     73.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        57748      4.50%     78.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       277681     21.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1284064                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2132541                       # Number of instructions committed
system.cpu.commit.committedOps                4171250                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900581                       # Number of memory references committed
system.cpu.commit.loads                        769311                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     142375                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2632862                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2113398                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4691      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1715952     41.14%     41.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.24%     41.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.19%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20745      0.50%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.13%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.61%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.18%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.23%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225573      5.41%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.30%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.04%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4171250                       # Class of committed instruction
system.cpu.commit.bw_lim_events                277681                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5556314                       # The number of ROB reads
system.cpu.rob.rob_writes                     9160528                       # The number of ROB writes
system.cpu.timesIdled                             830                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2132541                       # Number of Instructions Simulated
system.cpu.committedOps                       4171250                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.669147                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.669147                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.494440                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.494440                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3890719                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1492979                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3629170                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2603687                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    686082                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   842925                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1281144                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    713491000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           493.358911                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              580731                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4674                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            124.247112                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   493.358911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.963592                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.963592                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1690718                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1690718                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    713491000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       691697                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          691697                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130195                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130195                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       821892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           821892                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       821892                       # number of overall hits
system.cpu.dcache.overall_hits::total          821892                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19796                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1078                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1078                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        20874                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          20874                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        20874                       # number of overall misses
system.cpu.dcache.overall_misses::total         20874                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1169990000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1169990000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     74112499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     74112499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1244102499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1244102499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1244102499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1244102499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       711493                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       711493                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       842766                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       842766                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       842766                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       842766                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027823                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027823                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008212                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024768                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024768                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024768                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024768                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59102.343908                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59102.343908                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68749.999072                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68749.999072                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59600.579621                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59600.579621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59600.579621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59600.579621                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23021                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1185                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               304                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    75.726974                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   148.125000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1655                       # number of writebacks
system.cpu.dcache.writebacks::total              1655                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        15681                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15681                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        15688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15688                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15688                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4115                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1071                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1071                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5186                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5186                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5186                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5186                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    283642500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    283642500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     72663499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72663499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    356305999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    356305999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    356305999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    356305999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005784                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005784                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006154                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006154                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006154                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006154                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68928.918591                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68928.918591                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67846.404295                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67846.404295                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68705.360393                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68705.360393                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68705.360393                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68705.360393                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4674                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    713491000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.456985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              109774                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1098                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             99.976321                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.456985                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            485502                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           485502                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    713491000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       239641                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          239641                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       239641                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           239641                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       239641                       # number of overall hits
system.cpu.icache.overall_hits::total          239641                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2305                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2305                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2305                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2305                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2305                       # number of overall misses
system.cpu.icache.overall_misses::total          2305                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    144833998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144833998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    144833998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144833998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    144833998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144833998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       241946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       241946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       241946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       241946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       241946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       241946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009527                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009527                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009527                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009527                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009527                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009527                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62834.706291                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62834.706291                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62834.706291                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62834.706291                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62834.706291                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62834.706291                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1498                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1098                       # number of writebacks
system.cpu.icache.writebacks::total              1098                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          694                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          694                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          694                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          694                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          694                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          694                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1611                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1611                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1611                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1611                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1611                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1611                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    110070498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110070498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    110070498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110070498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    110070498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110070498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006659                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006659                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006659                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006659                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006659                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006659                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68324.331471                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68324.331471                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68324.331471                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68324.331471                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68324.331471                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68324.331471                       # average overall mshr miss latency
system.cpu.icache.replacements                   1098                       # number of replacements
system.membus.snoop_filter.tot_requests         12569                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         5773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    713491000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5725                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1655                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1098                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3019                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1071                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1071                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1611                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4115                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        15046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  19365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       173312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       173312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       437824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       437824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  611136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6797                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001177                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034290                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6789     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6797                       # Request fanout histogram
system.membus.reqLayer2.occupancy            24833500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8530998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           27368999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
