read -sv run_verilog_mid/adder_32b_9_80_aeb590171b38ed9b99e21d62c23cf480.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_80_aeb590171b38ed9b99e21d62c23cf480_yosys.v
