// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max_pool_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_out_V_address0,
        conv_out_V_ce0,
        conv_out_V_q0,
        max_pool_out_0_0_0_V_address0,
        max_pool_out_0_0_0_V_ce0,
        max_pool_out_0_0_0_V_we0,
        max_pool_out_0_0_0_V_d0,
        max_pool_out_0_0_1_V_address0,
        max_pool_out_0_0_1_V_ce0,
        max_pool_out_0_0_1_V_we0,
        max_pool_out_0_0_1_V_d0,
        max_pool_out_0_0_2_V_address0,
        max_pool_out_0_0_2_V_ce0,
        max_pool_out_0_0_2_V_we0,
        max_pool_out_0_0_2_V_d0,
        max_pool_out_0_0_3_V_address0,
        max_pool_out_0_0_3_V_ce0,
        max_pool_out_0_0_3_V_we0,
        max_pool_out_0_0_3_V_d0,
        max_pool_out_0_0_4_V_address0,
        max_pool_out_0_0_4_V_ce0,
        max_pool_out_0_0_4_V_we0,
        max_pool_out_0_0_4_V_d0,
        max_pool_out_0_0_5_V_address0,
        max_pool_out_0_0_5_V_ce0,
        max_pool_out_0_0_5_V_we0,
        max_pool_out_0_0_5_V_d0,
        max_pool_out_0_1_0_V_address0,
        max_pool_out_0_1_0_V_ce0,
        max_pool_out_0_1_0_V_we0,
        max_pool_out_0_1_0_V_d0,
        max_pool_out_0_1_1_V_address0,
        max_pool_out_0_1_1_V_ce0,
        max_pool_out_0_1_1_V_we0,
        max_pool_out_0_1_1_V_d0,
        max_pool_out_0_1_2_V_address0,
        max_pool_out_0_1_2_V_ce0,
        max_pool_out_0_1_2_V_we0,
        max_pool_out_0_1_2_V_d0,
        max_pool_out_0_1_3_V_address0,
        max_pool_out_0_1_3_V_ce0,
        max_pool_out_0_1_3_V_we0,
        max_pool_out_0_1_3_V_d0,
        max_pool_out_0_1_4_V_address0,
        max_pool_out_0_1_4_V_ce0,
        max_pool_out_0_1_4_V_we0,
        max_pool_out_0_1_4_V_d0,
        max_pool_out_0_1_5_V_address0,
        max_pool_out_0_1_5_V_ce0,
        max_pool_out_0_1_5_V_we0,
        max_pool_out_0_1_5_V_d0,
        max_pool_out_0_2_0_V_address0,
        max_pool_out_0_2_0_V_ce0,
        max_pool_out_0_2_0_V_we0,
        max_pool_out_0_2_0_V_d0,
        max_pool_out_0_2_1_V_address0,
        max_pool_out_0_2_1_V_ce0,
        max_pool_out_0_2_1_V_we0,
        max_pool_out_0_2_1_V_d0,
        max_pool_out_0_2_2_V_address0,
        max_pool_out_0_2_2_V_ce0,
        max_pool_out_0_2_2_V_we0,
        max_pool_out_0_2_2_V_d0,
        max_pool_out_0_2_3_V_address0,
        max_pool_out_0_2_3_V_ce0,
        max_pool_out_0_2_3_V_we0,
        max_pool_out_0_2_3_V_d0,
        max_pool_out_0_2_4_V_address0,
        max_pool_out_0_2_4_V_ce0,
        max_pool_out_0_2_4_V_we0,
        max_pool_out_0_2_4_V_d0,
        max_pool_out_0_2_5_V_address0,
        max_pool_out_0_2_5_V_ce0,
        max_pool_out_0_2_5_V_we0,
        max_pool_out_0_2_5_V_d0,
        max_pool_out_1_0_0_V_address0,
        max_pool_out_1_0_0_V_ce0,
        max_pool_out_1_0_0_V_we0,
        max_pool_out_1_0_0_V_d0,
        max_pool_out_1_0_1_V_address0,
        max_pool_out_1_0_1_V_ce0,
        max_pool_out_1_0_1_V_we0,
        max_pool_out_1_0_1_V_d0,
        max_pool_out_1_0_2_V_address0,
        max_pool_out_1_0_2_V_ce0,
        max_pool_out_1_0_2_V_we0,
        max_pool_out_1_0_2_V_d0,
        max_pool_out_1_0_3_V_address0,
        max_pool_out_1_0_3_V_ce0,
        max_pool_out_1_0_3_V_we0,
        max_pool_out_1_0_3_V_d0,
        max_pool_out_1_0_4_V_address0,
        max_pool_out_1_0_4_V_ce0,
        max_pool_out_1_0_4_V_we0,
        max_pool_out_1_0_4_V_d0,
        max_pool_out_1_0_5_V_address0,
        max_pool_out_1_0_5_V_ce0,
        max_pool_out_1_0_5_V_we0,
        max_pool_out_1_0_5_V_d0,
        max_pool_out_1_1_0_V_address0,
        max_pool_out_1_1_0_V_ce0,
        max_pool_out_1_1_0_V_we0,
        max_pool_out_1_1_0_V_d0,
        max_pool_out_1_1_1_V_address0,
        max_pool_out_1_1_1_V_ce0,
        max_pool_out_1_1_1_V_we0,
        max_pool_out_1_1_1_V_d0,
        max_pool_out_1_1_2_V_address0,
        max_pool_out_1_1_2_V_ce0,
        max_pool_out_1_1_2_V_we0,
        max_pool_out_1_1_2_V_d0,
        max_pool_out_1_1_3_V_address0,
        max_pool_out_1_1_3_V_ce0,
        max_pool_out_1_1_3_V_we0,
        max_pool_out_1_1_3_V_d0,
        max_pool_out_1_1_4_V_address0,
        max_pool_out_1_1_4_V_ce0,
        max_pool_out_1_1_4_V_we0,
        max_pool_out_1_1_4_V_d0,
        max_pool_out_1_1_5_V_address0,
        max_pool_out_1_1_5_V_ce0,
        max_pool_out_1_1_5_V_we0,
        max_pool_out_1_1_5_V_d0,
        max_pool_out_1_2_0_V_address0,
        max_pool_out_1_2_0_V_ce0,
        max_pool_out_1_2_0_V_we0,
        max_pool_out_1_2_0_V_d0,
        max_pool_out_1_2_1_V_address0,
        max_pool_out_1_2_1_V_ce0,
        max_pool_out_1_2_1_V_we0,
        max_pool_out_1_2_1_V_d0,
        max_pool_out_1_2_2_V_address0,
        max_pool_out_1_2_2_V_ce0,
        max_pool_out_1_2_2_V_we0,
        max_pool_out_1_2_2_V_d0,
        max_pool_out_1_2_3_V_address0,
        max_pool_out_1_2_3_V_ce0,
        max_pool_out_1_2_3_V_we0,
        max_pool_out_1_2_3_V_d0,
        max_pool_out_1_2_4_V_address0,
        max_pool_out_1_2_4_V_ce0,
        max_pool_out_1_2_4_V_we0,
        max_pool_out_1_2_4_V_d0,
        max_pool_out_1_2_5_V_address0,
        max_pool_out_1_2_5_V_ce0,
        max_pool_out_1_2_5_V_we0,
        max_pool_out_1_2_5_V_d0,
        max_pool_out_2_0_0_V_address0,
        max_pool_out_2_0_0_V_ce0,
        max_pool_out_2_0_0_V_we0,
        max_pool_out_2_0_0_V_d0,
        max_pool_out_2_0_1_V_address0,
        max_pool_out_2_0_1_V_ce0,
        max_pool_out_2_0_1_V_we0,
        max_pool_out_2_0_1_V_d0,
        max_pool_out_2_0_2_V_address0,
        max_pool_out_2_0_2_V_ce0,
        max_pool_out_2_0_2_V_we0,
        max_pool_out_2_0_2_V_d0,
        max_pool_out_2_0_3_V_address0,
        max_pool_out_2_0_3_V_ce0,
        max_pool_out_2_0_3_V_we0,
        max_pool_out_2_0_3_V_d0,
        max_pool_out_2_0_4_V_address0,
        max_pool_out_2_0_4_V_ce0,
        max_pool_out_2_0_4_V_we0,
        max_pool_out_2_0_4_V_d0,
        max_pool_out_2_0_5_V_address0,
        max_pool_out_2_0_5_V_ce0,
        max_pool_out_2_0_5_V_we0,
        max_pool_out_2_0_5_V_d0,
        max_pool_out_2_1_0_V_address0,
        max_pool_out_2_1_0_V_ce0,
        max_pool_out_2_1_0_V_we0,
        max_pool_out_2_1_0_V_d0,
        max_pool_out_2_1_1_V_address0,
        max_pool_out_2_1_1_V_ce0,
        max_pool_out_2_1_1_V_we0,
        max_pool_out_2_1_1_V_d0,
        max_pool_out_2_1_2_V_address0,
        max_pool_out_2_1_2_V_ce0,
        max_pool_out_2_1_2_V_we0,
        max_pool_out_2_1_2_V_d0,
        max_pool_out_2_1_3_V_address0,
        max_pool_out_2_1_3_V_ce0,
        max_pool_out_2_1_3_V_we0,
        max_pool_out_2_1_3_V_d0,
        max_pool_out_2_1_4_V_address0,
        max_pool_out_2_1_4_V_ce0,
        max_pool_out_2_1_4_V_we0,
        max_pool_out_2_1_4_V_d0,
        max_pool_out_2_1_5_V_address0,
        max_pool_out_2_1_5_V_ce0,
        max_pool_out_2_1_5_V_we0,
        max_pool_out_2_1_5_V_d0,
        max_pool_out_2_2_0_V_address0,
        max_pool_out_2_2_0_V_ce0,
        max_pool_out_2_2_0_V_we0,
        max_pool_out_2_2_0_V_d0,
        max_pool_out_2_2_1_V_address0,
        max_pool_out_2_2_1_V_ce0,
        max_pool_out_2_2_1_V_we0,
        max_pool_out_2_2_1_V_d0,
        max_pool_out_2_2_2_V_address0,
        max_pool_out_2_2_2_V_ce0,
        max_pool_out_2_2_2_V_we0,
        max_pool_out_2_2_2_V_d0,
        max_pool_out_2_2_3_V_address0,
        max_pool_out_2_2_3_V_ce0,
        max_pool_out_2_2_3_V_we0,
        max_pool_out_2_2_3_V_d0,
        max_pool_out_2_2_4_V_address0,
        max_pool_out_2_2_4_V_ce0,
        max_pool_out_2_2_4_V_we0,
        max_pool_out_2_2_4_V_d0,
        max_pool_out_2_2_5_V_address0,
        max_pool_out_2_2_5_V_ce0,
        max_pool_out_2_2_5_V_we0,
        max_pool_out_2_2_5_V_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] conv_out_V_address0;
output   conv_out_V_ce0;
input  [13:0] conv_out_V_q0;
output  [4:0] max_pool_out_0_0_0_V_address0;
output   max_pool_out_0_0_0_V_ce0;
output   max_pool_out_0_0_0_V_we0;
output  [13:0] max_pool_out_0_0_0_V_d0;
output  [4:0] max_pool_out_0_0_1_V_address0;
output   max_pool_out_0_0_1_V_ce0;
output   max_pool_out_0_0_1_V_we0;
output  [13:0] max_pool_out_0_0_1_V_d0;
output  [4:0] max_pool_out_0_0_2_V_address0;
output   max_pool_out_0_0_2_V_ce0;
output   max_pool_out_0_0_2_V_we0;
output  [13:0] max_pool_out_0_0_2_V_d0;
output  [4:0] max_pool_out_0_0_3_V_address0;
output   max_pool_out_0_0_3_V_ce0;
output   max_pool_out_0_0_3_V_we0;
output  [13:0] max_pool_out_0_0_3_V_d0;
output  [4:0] max_pool_out_0_0_4_V_address0;
output   max_pool_out_0_0_4_V_ce0;
output   max_pool_out_0_0_4_V_we0;
output  [13:0] max_pool_out_0_0_4_V_d0;
output  [4:0] max_pool_out_0_0_5_V_address0;
output   max_pool_out_0_0_5_V_ce0;
output   max_pool_out_0_0_5_V_we0;
output  [13:0] max_pool_out_0_0_5_V_d0;
output  [4:0] max_pool_out_0_1_0_V_address0;
output   max_pool_out_0_1_0_V_ce0;
output   max_pool_out_0_1_0_V_we0;
output  [13:0] max_pool_out_0_1_0_V_d0;
output  [4:0] max_pool_out_0_1_1_V_address0;
output   max_pool_out_0_1_1_V_ce0;
output   max_pool_out_0_1_1_V_we0;
output  [13:0] max_pool_out_0_1_1_V_d0;
output  [4:0] max_pool_out_0_1_2_V_address0;
output   max_pool_out_0_1_2_V_ce0;
output   max_pool_out_0_1_2_V_we0;
output  [13:0] max_pool_out_0_1_2_V_d0;
output  [4:0] max_pool_out_0_1_3_V_address0;
output   max_pool_out_0_1_3_V_ce0;
output   max_pool_out_0_1_3_V_we0;
output  [13:0] max_pool_out_0_1_3_V_d0;
output  [4:0] max_pool_out_0_1_4_V_address0;
output   max_pool_out_0_1_4_V_ce0;
output   max_pool_out_0_1_4_V_we0;
output  [13:0] max_pool_out_0_1_4_V_d0;
output  [4:0] max_pool_out_0_1_5_V_address0;
output   max_pool_out_0_1_5_V_ce0;
output   max_pool_out_0_1_5_V_we0;
output  [13:0] max_pool_out_0_1_5_V_d0;
output  [4:0] max_pool_out_0_2_0_V_address0;
output   max_pool_out_0_2_0_V_ce0;
output   max_pool_out_0_2_0_V_we0;
output  [13:0] max_pool_out_0_2_0_V_d0;
output  [4:0] max_pool_out_0_2_1_V_address0;
output   max_pool_out_0_2_1_V_ce0;
output   max_pool_out_0_2_1_V_we0;
output  [13:0] max_pool_out_0_2_1_V_d0;
output  [4:0] max_pool_out_0_2_2_V_address0;
output   max_pool_out_0_2_2_V_ce0;
output   max_pool_out_0_2_2_V_we0;
output  [13:0] max_pool_out_0_2_2_V_d0;
output  [4:0] max_pool_out_0_2_3_V_address0;
output   max_pool_out_0_2_3_V_ce0;
output   max_pool_out_0_2_3_V_we0;
output  [13:0] max_pool_out_0_2_3_V_d0;
output  [4:0] max_pool_out_0_2_4_V_address0;
output   max_pool_out_0_2_4_V_ce0;
output   max_pool_out_0_2_4_V_we0;
output  [13:0] max_pool_out_0_2_4_V_d0;
output  [4:0] max_pool_out_0_2_5_V_address0;
output   max_pool_out_0_2_5_V_ce0;
output   max_pool_out_0_2_5_V_we0;
output  [13:0] max_pool_out_0_2_5_V_d0;
output  [4:0] max_pool_out_1_0_0_V_address0;
output   max_pool_out_1_0_0_V_ce0;
output   max_pool_out_1_0_0_V_we0;
output  [13:0] max_pool_out_1_0_0_V_d0;
output  [4:0] max_pool_out_1_0_1_V_address0;
output   max_pool_out_1_0_1_V_ce0;
output   max_pool_out_1_0_1_V_we0;
output  [13:0] max_pool_out_1_0_1_V_d0;
output  [4:0] max_pool_out_1_0_2_V_address0;
output   max_pool_out_1_0_2_V_ce0;
output   max_pool_out_1_0_2_V_we0;
output  [13:0] max_pool_out_1_0_2_V_d0;
output  [4:0] max_pool_out_1_0_3_V_address0;
output   max_pool_out_1_0_3_V_ce0;
output   max_pool_out_1_0_3_V_we0;
output  [13:0] max_pool_out_1_0_3_V_d0;
output  [4:0] max_pool_out_1_0_4_V_address0;
output   max_pool_out_1_0_4_V_ce0;
output   max_pool_out_1_0_4_V_we0;
output  [13:0] max_pool_out_1_0_4_V_d0;
output  [4:0] max_pool_out_1_0_5_V_address0;
output   max_pool_out_1_0_5_V_ce0;
output   max_pool_out_1_0_5_V_we0;
output  [13:0] max_pool_out_1_0_5_V_d0;
output  [3:0] max_pool_out_1_1_0_V_address0;
output   max_pool_out_1_1_0_V_ce0;
output   max_pool_out_1_1_0_V_we0;
output  [13:0] max_pool_out_1_1_0_V_d0;
output  [3:0] max_pool_out_1_1_1_V_address0;
output   max_pool_out_1_1_1_V_ce0;
output   max_pool_out_1_1_1_V_we0;
output  [13:0] max_pool_out_1_1_1_V_d0;
output  [3:0] max_pool_out_1_1_2_V_address0;
output   max_pool_out_1_1_2_V_ce0;
output   max_pool_out_1_1_2_V_we0;
output  [13:0] max_pool_out_1_1_2_V_d0;
output  [3:0] max_pool_out_1_1_3_V_address0;
output   max_pool_out_1_1_3_V_ce0;
output   max_pool_out_1_1_3_V_we0;
output  [13:0] max_pool_out_1_1_3_V_d0;
output  [3:0] max_pool_out_1_1_4_V_address0;
output   max_pool_out_1_1_4_V_ce0;
output   max_pool_out_1_1_4_V_we0;
output  [13:0] max_pool_out_1_1_4_V_d0;
output  [3:0] max_pool_out_1_1_5_V_address0;
output   max_pool_out_1_1_5_V_ce0;
output   max_pool_out_1_1_5_V_we0;
output  [13:0] max_pool_out_1_1_5_V_d0;
output  [3:0] max_pool_out_1_2_0_V_address0;
output   max_pool_out_1_2_0_V_ce0;
output   max_pool_out_1_2_0_V_we0;
output  [13:0] max_pool_out_1_2_0_V_d0;
output  [3:0] max_pool_out_1_2_1_V_address0;
output   max_pool_out_1_2_1_V_ce0;
output   max_pool_out_1_2_1_V_we0;
output  [13:0] max_pool_out_1_2_1_V_d0;
output  [3:0] max_pool_out_1_2_2_V_address0;
output   max_pool_out_1_2_2_V_ce0;
output   max_pool_out_1_2_2_V_we0;
output  [13:0] max_pool_out_1_2_2_V_d0;
output  [3:0] max_pool_out_1_2_3_V_address0;
output   max_pool_out_1_2_3_V_ce0;
output   max_pool_out_1_2_3_V_we0;
output  [13:0] max_pool_out_1_2_3_V_d0;
output  [3:0] max_pool_out_1_2_4_V_address0;
output   max_pool_out_1_2_4_V_ce0;
output   max_pool_out_1_2_4_V_we0;
output  [13:0] max_pool_out_1_2_4_V_d0;
output  [3:0] max_pool_out_1_2_5_V_address0;
output   max_pool_out_1_2_5_V_ce0;
output   max_pool_out_1_2_5_V_we0;
output  [13:0] max_pool_out_1_2_5_V_d0;
output  [4:0] max_pool_out_2_0_0_V_address0;
output   max_pool_out_2_0_0_V_ce0;
output   max_pool_out_2_0_0_V_we0;
output  [13:0] max_pool_out_2_0_0_V_d0;
output  [4:0] max_pool_out_2_0_1_V_address0;
output   max_pool_out_2_0_1_V_ce0;
output   max_pool_out_2_0_1_V_we0;
output  [13:0] max_pool_out_2_0_1_V_d0;
output  [4:0] max_pool_out_2_0_2_V_address0;
output   max_pool_out_2_0_2_V_ce0;
output   max_pool_out_2_0_2_V_we0;
output  [13:0] max_pool_out_2_0_2_V_d0;
output  [4:0] max_pool_out_2_0_3_V_address0;
output   max_pool_out_2_0_3_V_ce0;
output   max_pool_out_2_0_3_V_we0;
output  [13:0] max_pool_out_2_0_3_V_d0;
output  [4:0] max_pool_out_2_0_4_V_address0;
output   max_pool_out_2_0_4_V_ce0;
output   max_pool_out_2_0_4_V_we0;
output  [13:0] max_pool_out_2_0_4_V_d0;
output  [4:0] max_pool_out_2_0_5_V_address0;
output   max_pool_out_2_0_5_V_ce0;
output   max_pool_out_2_0_5_V_we0;
output  [13:0] max_pool_out_2_0_5_V_d0;
output  [3:0] max_pool_out_2_1_0_V_address0;
output   max_pool_out_2_1_0_V_ce0;
output   max_pool_out_2_1_0_V_we0;
output  [13:0] max_pool_out_2_1_0_V_d0;
output  [3:0] max_pool_out_2_1_1_V_address0;
output   max_pool_out_2_1_1_V_ce0;
output   max_pool_out_2_1_1_V_we0;
output  [13:0] max_pool_out_2_1_1_V_d0;
output  [3:0] max_pool_out_2_1_2_V_address0;
output   max_pool_out_2_1_2_V_ce0;
output   max_pool_out_2_1_2_V_we0;
output  [13:0] max_pool_out_2_1_2_V_d0;
output  [3:0] max_pool_out_2_1_3_V_address0;
output   max_pool_out_2_1_3_V_ce0;
output   max_pool_out_2_1_3_V_we0;
output  [13:0] max_pool_out_2_1_3_V_d0;
output  [3:0] max_pool_out_2_1_4_V_address0;
output   max_pool_out_2_1_4_V_ce0;
output   max_pool_out_2_1_4_V_we0;
output  [13:0] max_pool_out_2_1_4_V_d0;
output  [3:0] max_pool_out_2_1_5_V_address0;
output   max_pool_out_2_1_5_V_ce0;
output   max_pool_out_2_1_5_V_we0;
output  [13:0] max_pool_out_2_1_5_V_d0;
output  [3:0] max_pool_out_2_2_0_V_address0;
output   max_pool_out_2_2_0_V_ce0;
output   max_pool_out_2_2_0_V_we0;
output  [13:0] max_pool_out_2_2_0_V_d0;
output  [3:0] max_pool_out_2_2_1_V_address0;
output   max_pool_out_2_2_1_V_ce0;
output   max_pool_out_2_2_1_V_we0;
output  [13:0] max_pool_out_2_2_1_V_d0;
output  [3:0] max_pool_out_2_2_2_V_address0;
output   max_pool_out_2_2_2_V_ce0;
output   max_pool_out_2_2_2_V_we0;
output  [13:0] max_pool_out_2_2_2_V_d0;
output  [3:0] max_pool_out_2_2_3_V_address0;
output   max_pool_out_2_2_3_V_ce0;
output   max_pool_out_2_2_3_V_we0;
output  [13:0] max_pool_out_2_2_3_V_d0;
output  [3:0] max_pool_out_2_2_4_V_address0;
output   max_pool_out_2_2_4_V_ce0;
output   max_pool_out_2_2_4_V_we0;
output  [13:0] max_pool_out_2_2_4_V_d0;
output  [3:0] max_pool_out_2_2_5_V_address0;
output   max_pool_out_2_2_5_V_ce0;
output   max_pool_out_2_2_5_V_we0;
output  [13:0] max_pool_out_2_2_5_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg conv_out_V_ce0;
reg max_pool_out_0_0_0_V_ce0;
reg max_pool_out_0_0_0_V_we0;
reg max_pool_out_0_0_1_V_ce0;
reg max_pool_out_0_0_1_V_we0;
reg max_pool_out_0_0_2_V_ce0;
reg max_pool_out_0_0_2_V_we0;
reg max_pool_out_0_0_3_V_ce0;
reg max_pool_out_0_0_3_V_we0;
reg max_pool_out_0_0_4_V_ce0;
reg max_pool_out_0_0_4_V_we0;
reg max_pool_out_0_0_5_V_ce0;
reg max_pool_out_0_0_5_V_we0;
reg max_pool_out_0_1_0_V_ce0;
reg max_pool_out_0_1_0_V_we0;
reg max_pool_out_0_1_1_V_ce0;
reg max_pool_out_0_1_1_V_we0;
reg max_pool_out_0_1_2_V_ce0;
reg max_pool_out_0_1_2_V_we0;
reg max_pool_out_0_1_3_V_ce0;
reg max_pool_out_0_1_3_V_we0;
reg max_pool_out_0_1_4_V_ce0;
reg max_pool_out_0_1_4_V_we0;
reg max_pool_out_0_1_5_V_ce0;
reg max_pool_out_0_1_5_V_we0;
reg max_pool_out_0_2_0_V_ce0;
reg max_pool_out_0_2_0_V_we0;
reg max_pool_out_0_2_1_V_ce0;
reg max_pool_out_0_2_1_V_we0;
reg max_pool_out_0_2_2_V_ce0;
reg max_pool_out_0_2_2_V_we0;
reg max_pool_out_0_2_3_V_ce0;
reg max_pool_out_0_2_3_V_we0;
reg max_pool_out_0_2_4_V_ce0;
reg max_pool_out_0_2_4_V_we0;
reg max_pool_out_0_2_5_V_ce0;
reg max_pool_out_0_2_5_V_we0;
reg max_pool_out_1_0_0_V_ce0;
reg max_pool_out_1_0_0_V_we0;
reg max_pool_out_1_0_1_V_ce0;
reg max_pool_out_1_0_1_V_we0;
reg max_pool_out_1_0_2_V_ce0;
reg max_pool_out_1_0_2_V_we0;
reg max_pool_out_1_0_3_V_ce0;
reg max_pool_out_1_0_3_V_we0;
reg max_pool_out_1_0_4_V_ce0;
reg max_pool_out_1_0_4_V_we0;
reg max_pool_out_1_0_5_V_ce0;
reg max_pool_out_1_0_5_V_we0;
reg max_pool_out_1_1_0_V_ce0;
reg max_pool_out_1_1_0_V_we0;
reg max_pool_out_1_1_1_V_ce0;
reg max_pool_out_1_1_1_V_we0;
reg max_pool_out_1_1_2_V_ce0;
reg max_pool_out_1_1_2_V_we0;
reg max_pool_out_1_1_3_V_ce0;
reg max_pool_out_1_1_3_V_we0;
reg max_pool_out_1_1_4_V_ce0;
reg max_pool_out_1_1_4_V_we0;
reg max_pool_out_1_1_5_V_ce0;
reg max_pool_out_1_1_5_V_we0;
reg max_pool_out_1_2_0_V_ce0;
reg max_pool_out_1_2_0_V_we0;
reg max_pool_out_1_2_1_V_ce0;
reg max_pool_out_1_2_1_V_we0;
reg max_pool_out_1_2_2_V_ce0;
reg max_pool_out_1_2_2_V_we0;
reg max_pool_out_1_2_3_V_ce0;
reg max_pool_out_1_2_3_V_we0;
reg max_pool_out_1_2_4_V_ce0;
reg max_pool_out_1_2_4_V_we0;
reg max_pool_out_1_2_5_V_ce0;
reg max_pool_out_1_2_5_V_we0;
reg max_pool_out_2_0_0_V_ce0;
reg max_pool_out_2_0_0_V_we0;
reg max_pool_out_2_0_1_V_ce0;
reg max_pool_out_2_0_1_V_we0;
reg max_pool_out_2_0_2_V_ce0;
reg max_pool_out_2_0_2_V_we0;
reg max_pool_out_2_0_3_V_ce0;
reg max_pool_out_2_0_3_V_we0;
reg max_pool_out_2_0_4_V_ce0;
reg max_pool_out_2_0_4_V_we0;
reg max_pool_out_2_0_5_V_ce0;
reg max_pool_out_2_0_5_V_we0;
reg max_pool_out_2_1_0_V_ce0;
reg max_pool_out_2_1_0_V_we0;
reg max_pool_out_2_1_1_V_ce0;
reg max_pool_out_2_1_1_V_we0;
reg max_pool_out_2_1_2_V_ce0;
reg max_pool_out_2_1_2_V_we0;
reg max_pool_out_2_1_3_V_ce0;
reg max_pool_out_2_1_3_V_we0;
reg max_pool_out_2_1_4_V_ce0;
reg max_pool_out_2_1_4_V_we0;
reg max_pool_out_2_1_5_V_ce0;
reg max_pool_out_2_1_5_V_we0;
reg max_pool_out_2_2_0_V_ce0;
reg max_pool_out_2_2_0_V_we0;
reg max_pool_out_2_2_1_V_ce0;
reg max_pool_out_2_2_1_V_we0;
reg max_pool_out_2_2_2_V_ce0;
reg max_pool_out_2_2_2_V_we0;
reg max_pool_out_2_2_3_V_ce0;
reg max_pool_out_2_2_3_V_we0;
reg max_pool_out_2_2_4_V_ce0;
reg max_pool_out_2_2_4_V_we0;
reg max_pool_out_2_2_5_V_ce0;
reg max_pool_out_2_2_5_V_we0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] f_fu_1088_p2;
reg   [2:0] f_reg_1430;
wire    ap_CS_fsm_state2;
wire   [12:0] zext_ln13_fu_1094_p1;
reg   [12:0] zext_ln13_reg_1435;
wire   [0:0] icmp_ln10_fu_1082_p2;
wire   [8:0] add_ln13_fu_1098_p2;
reg   [8:0] add_ln13_reg_1440;
wire    ap_CS_fsm_state3;
wire   [3:0] r_fu_1110_p2;
reg   [3:0] r_reg_1448;
wire   [4:0] shl_ln_fu_1116_p3;
reg   [4:0] shl_ln_reg_1453;
wire   [0:0] icmp_ln13_fu_1104_p2;
wire   [2:0] trunc_ln203_fu_1124_p1;
reg   [2:0] trunc_ln203_reg_1458;
wire   [5:0] zext_ln203_4_fu_1150_p1;
reg   [5:0] zext_ln203_4_reg_1462;
wire   [5:0] add_ln203_fu_1154_p2;
reg   [5:0] add_ln203_reg_1467;
wire   [8:0] add_ln16_fu_1160_p2;
reg   [8:0] add_ln16_reg_1472;
wire    ap_CS_fsm_state4;
wire   [3:0] c_fu_1172_p2;
reg   [3:0] c_reg_1480;
wire   [4:0] shl_ln2_fu_1178_p3;
reg   [4:0] shl_ln2_reg_1485;
wire   [0:0] icmp_ln16_fu_1166_p2;
wire   [3:0] select_ln38_fu_1198_p3;
wire   [1:0] mpr_fu_1216_p2;
reg   [1:0] mpr_reg_1498;
wire    ap_CS_fsm_state5;
wire   [9:0] mul_ln1494_fu_1231_p2;
reg   [9:0] mul_ln1494_reg_1503;
wire   [0:0] icmp_ln20_fu_1210_p2;
wire   [3:0] select_ln37_fu_1339_p3;
wire   [1:0] mpc_fu_1357_p2;
reg   [1:0] mpc_reg_1519;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln23_fu_1351_p2;
wire   [13:0] select_ln29_fu_1419_p3;
wire    ap_CS_fsm_state7;
reg   [2:0] f_0_reg_901;
reg   [3:0] r_0_reg_913;
reg   [8:0] phi_mul5_reg_924;
reg   [3:0] phi_urem7_reg_935;
reg   [3:0] c_0_reg_947;
reg   [8:0] phi_mul_reg_958;
reg   [3:0] phi_urem_reg_970;
reg   [13:0] max_0_reg_982;
reg   [1:0] mpr_0_reg_1048;
reg   [13:0] max_1_reg_1059;
reg   [1:0] mpc_0_reg_1071;
wire   [63:0] zext_ln203_6_fu_1260_p1;
wire   [63:0] zext_ln203_7_fu_1287_p1;
wire   [63:0] zext_ln1494_5_fu_1408_p1;
wire   [2:0] trunc_ln203_1_fu_1237_p1;
wire   [2:0] tmp_1_fu_1128_p4;
wire   [4:0] tmp_2_fu_1142_p3;
wire   [5:0] zext_ln203_fu_1138_p1;
wire   [3:0] add_ln38_fu_1186_p2;
wire   [0:0] icmp_ln38_fu_1192_p2;
wire   [4:0] zext_ln20_fu_1206_p1;
wire   [4:0] i_fu_1222_p2;
wire   [4:0] mul_ln1494_fu_1231_p0;
wire   [2:0] tmp_3_fu_1241_p4;
wire   [5:0] zext_ln203_5_fu_1251_p1;
wire   [5:0] add_ln203_3_fu_1255_p2;
wire   [5:0] add_ln203_4_fu_1282_p2;
wire   [3:0] add_ln37_fu_1327_p2;
wire   [0:0] icmp_ln37_fu_1333_p2;
wire   [4:0] zext_ln23_fu_1347_p1;
wire   [4:0] j_fu_1363_p2;
wire   [9:0] zext_ln1494_3_fu_1368_p1;
wire   [9:0] add_ln1494_fu_1372_p2;
wire   [10:0] tmp_7_fu_1385_p3;
wire   [12:0] p_shl1_cast_fu_1377_p3;
wire   [12:0] zext_ln1494_4_fu_1393_p1;
wire   [12:0] sub_ln1494_fu_1397_p2;
wire   [12:0] add_ln1494_2_fu_1403_p2;
wire   [0:0] icmp_ln1494_fu_1413_p2;
reg   [6:0] ap_NS_fsm;
wire   [9:0] mul_ln1494_fu_1231_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        c_0_reg_947 <= c_reg_1480;
    end else if (((icmp_ln13_fu_1104_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        c_0_reg_947 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_1104_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        f_0_reg_901 <= f_reg_1430;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_reg_901 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        max_0_reg_982 <= max_1_reg_1059;
    end else if (((icmp_ln16_fu_1166_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        max_0_reg_982 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_1_reg_1059 <= select_ln29_fu_1419_p3;
    end else if (((icmp_ln20_fu_1210_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_1_reg_1059 <= max_0_reg_982;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mpc_0_reg_1071 <= mpc_reg_1519;
    end else if (((icmp_ln20_fu_1210_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        mpc_0_reg_1071 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mpr_0_reg_1048 <= mpr_reg_1498;
    end else if (((icmp_ln16_fu_1166_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        mpr_0_reg_1048 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_fu_1166_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_mul5_reg_924 <= add_ln13_reg_1440;
    end else if (((icmp_ln10_fu_1082_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul5_reg_924 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        phi_mul_reg_958 <= add_ln16_reg_1472;
    end else if (((icmp_ln13_fu_1104_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul_reg_958 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_fu_1166_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_urem7_reg_935 <= select_ln38_fu_1198_p3;
    end else if (((icmp_ln10_fu_1082_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_urem7_reg_935 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        phi_urem_reg_970 <= select_ln37_fu_1339_p3;
    end else if (((icmp_ln13_fu_1104_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_urem_reg_970 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_fu_1166_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        r_0_reg_913 <= r_reg_1448;
    end else if (((icmp_ln10_fu_1082_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        r_0_reg_913 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln13_reg_1440 <= add_ln13_fu_1098_p2;
        r_reg_1448 <= r_fu_1110_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln16_reg_1472 <= add_ln16_fu_1160_p2;
        c_reg_1480 <= c_fu_1172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_1104_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln203_reg_1467 <= add_ln203_fu_1154_p2;
        shl_ln_reg_1453[4 : 1] <= shl_ln_fu_1116_p3[4 : 1];
        trunc_ln203_reg_1458 <= trunc_ln203_fu_1124_p1;
        zext_ln203_4_reg_1462[4 : 2] <= zext_ln203_4_fu_1150_p1[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        f_reg_1430 <= f_fu_1088_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mpc_reg_1519 <= mpc_fu_1357_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mpr_reg_1498 <= mpr_fu_1216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_1210_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        mul_ln1494_reg_1503[9 : 1] <= mul_ln1494_fu_1231_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_fu_1166_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        shl_ln2_reg_1485[4 : 1] <= shl_ln2_fu_1178_p3[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_fu_1082_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        zext_ln13_reg_1435[2 : 0] <= zext_ln13_fu_1094_p1[2 : 0];
    end
end

always @ (*) begin
    if ((((icmp_ln10_fu_1082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_fu_1082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_out_V_ce0 = 1'b1;
    end else begin
        conv_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_0_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_1237_p1 == 3'd0) & (f_0_reg_901 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_0_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_0_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((f_0_reg_901 == 3'd1) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_0_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_0_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((f_0_reg_901 == 3'd2) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_0_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_0_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_0_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_0_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((f_0_reg_901 == 3'd3) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_0_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_0_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_0_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_0_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((f_0_reg_901 == 3'd4) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_0_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_0_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_0_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_0_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(f_0_reg_901 == 3'd0) & ~(f_0_reg_901 == 3'd1) & ~(f_0_reg_901 == 3'd2) & ~(f_0_reg_901 == 3'd3) & ~(f_0_reg_901 == 3'd4) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_0_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_0_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_1_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_1_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_1_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd1) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_1_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_1_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd2) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_1_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_1_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_1_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd3) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_1_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_1_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_1_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_1_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd4) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_1_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_1_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_1_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_1_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(f_0_reg_901 == 3'd0) & ~(f_0_reg_901 == 3'd1) & ~(f_0_reg_901 == 3'd2) & ~(f_0_reg_901 == 3'd3) & ~(f_0_reg_901 == 3'd4) & (trunc_ln203_1_fu_1237_p1 == 3'd1) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_1_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_1_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_2_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_2_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_2_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd1) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_2_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_2_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_2_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd2) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_2_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_2_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_2_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_2_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd3) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_2_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_2_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_2_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_2_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd4) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_2_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_2_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_2_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_2_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(f_0_reg_901 == 3'd0) & ~(f_0_reg_901 == 3'd1) & ~(f_0_reg_901 == 3'd2) & ~(f_0_reg_901 == 3'd3) & ~(f_0_reg_901 == 3'd4) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_0_2_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_2_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_0_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_1237_p1 == 3'd0) & (f_0_reg_901 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_0_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_0_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((f_0_reg_901 == 3'd1) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_0_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_0_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((f_0_reg_901 == 3'd2) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_0_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_0_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_0_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_0_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((f_0_reg_901 == 3'd3) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_0_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_0_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_0_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_0_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((f_0_reg_901 == 3'd4) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_0_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_0_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_0_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_0_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(f_0_reg_901 == 3'd0) & ~(f_0_reg_901 == 3'd1) & ~(f_0_reg_901 == 3'd2) & ~(f_0_reg_901 == 3'd3) & ~(f_0_reg_901 == 3'd4) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_0_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_0_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_1_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_1_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_1_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd1) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_1_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_1_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd2) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_1_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_1_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_1_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd3) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_1_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_1_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_1_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_1_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd4) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_1_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_1_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_1_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_1_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(f_0_reg_901 == 3'd0) & ~(f_0_reg_901 == 3'd1) & ~(f_0_reg_901 == 3'd2) & ~(f_0_reg_901 == 3'd3) & ~(f_0_reg_901 == 3'd4) & (trunc_ln203_1_fu_1237_p1 == 3'd1) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_1_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_1_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_2_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_2_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_2_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd1) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_2_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_2_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_2_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd2) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_2_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_2_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_2_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_2_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd3) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_2_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_2_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_2_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_2_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd4) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_2_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_2_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_2_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_2_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(f_0_reg_901 == 3'd0) & ~(f_0_reg_901 == 3'd1) & ~(f_0_reg_901 == 3'd2) & ~(f_0_reg_901 == 3'd3) & ~(f_0_reg_901 == 3'd4) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & (icmp_ln20_fu_1210_p2 == 1'd1) & (trunc_ln203_reg_1458 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_1_2_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_2_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_0_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_reg_1458 == 3'd1) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (f_0_reg_901 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_0_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_0_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_reg_1458 == 3'd1) & (f_0_reg_901 == 3'd1) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_0_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_0_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_reg_1458 == 3'd1) & (f_0_reg_901 == 3'd2) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_0_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_0_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_0_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_0_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_reg_1458 == 3'd1) & (f_0_reg_901 == 3'd3) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_0_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_0_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_0_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_0_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_reg_1458 == 3'd1) & (f_0_reg_901 == 3'd4) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_0_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_0_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_0_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_0_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(f_0_reg_901 == 3'd0) & ~(f_0_reg_901 == 3'd1) & ~(f_0_reg_901 == 3'd2) & ~(f_0_reg_901 == 3'd3) & ~(f_0_reg_901 == 3'd4) & ~(trunc_ln203_reg_1458 == 3'd1) & (trunc_ln203_1_fu_1237_p1 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_0_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_0_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_1_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_reg_1458 == 3'd1) & (trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_1_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_1_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_reg_1458 == 3'd1) & (trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd1) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_1_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_1_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_reg_1458 == 3'd1) & (trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd2) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_1_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_1_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_1_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_reg_1458 == 3'd1) & (trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd3) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_1_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_1_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_1_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_1_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_reg_1458 == 3'd1) & (trunc_ln203_1_fu_1237_p1 == 3'd1) & (f_0_reg_901 == 3'd4) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_1_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_1_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_1_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_1_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(f_0_reg_901 == 3'd0) & ~(f_0_reg_901 == 3'd1) & ~(f_0_reg_901 == 3'd2) & ~(f_0_reg_901 == 3'd3) & ~(f_0_reg_901 == 3'd4) & ~(trunc_ln203_reg_1458 == 3'd1) & (trunc_ln203_1_fu_1237_p1 == 3'd1) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_1_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_1_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_2_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & ~(trunc_ln203_reg_1458 == 3'd1) & (f_0_reg_901 == 3'd0) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_2_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_2_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & ~(trunc_ln203_reg_1458 == 3'd1) & (f_0_reg_901 == 3'd1) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_2_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_2_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_2_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & ~(trunc_ln203_reg_1458 == 3'd1) & (f_0_reg_901 == 3'd2) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_2_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_2_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_2_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_2_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & ~(trunc_ln203_reg_1458 == 3'd1) & (f_0_reg_901 == 3'd3) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_2_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_2_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_2_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_2_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & ~(trunc_ln203_reg_1458 == 3'd1) & (f_0_reg_901 == 3'd4) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_2_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_2_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_2_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_2_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_1458 == 3'd0) & ~(trunc_ln203_1_fu_1237_p1 == 3'd0) & ~(f_0_reg_901 == 3'd0) & ~(f_0_reg_901 == 3'd1) & ~(f_0_reg_901 == 3'd2) & ~(f_0_reg_901 == 3'd3) & ~(f_0_reg_901 == 3'd4) & ~(trunc_ln203_1_fu_1237_p1 == 3'd1) & ~(trunc_ln203_reg_1458 == 3'd1) & (icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        max_pool_out_2_2_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_2_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln10_fu_1082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln13_fu_1104_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln16_fu_1166_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln20_fu_1210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln23_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln13_fu_1098_p2 = (phi_mul5_reg_924 + 9'd22);

assign add_ln1494_2_fu_1403_p2 = (zext_ln13_reg_1435 + sub_ln1494_fu_1397_p2);

assign add_ln1494_fu_1372_p2 = (zext_ln1494_3_fu_1368_p1 + mul_ln1494_reg_1503);

assign add_ln16_fu_1160_p2 = (phi_mul_reg_958 + 9'd22);

assign add_ln203_3_fu_1255_p2 = (zext_ln203_5_fu_1251_p1 + add_ln203_reg_1467);

assign add_ln203_4_fu_1282_p2 = (zext_ln203_5_fu_1251_p1 + zext_ln203_4_reg_1462);

assign add_ln203_fu_1154_p2 = (zext_ln203_4_fu_1150_p1 + zext_ln203_fu_1138_p1);

assign add_ln37_fu_1327_p2 = (phi_urem_reg_970 + 4'd1);

assign add_ln38_fu_1186_p2 = (phi_urem7_reg_935 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign c_fu_1172_p2 = (c_0_reg_947 + 4'd1);

assign conv_out_V_address0 = zext_ln1494_5_fu_1408_p1;

assign f_fu_1088_p2 = (f_0_reg_901 + 3'd1);

assign i_fu_1222_p2 = (zext_ln20_fu_1206_p1 + shl_ln_reg_1453);

assign icmp_ln10_fu_1082_p2 = ((f_0_reg_901 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_1104_p2 = ((r_0_reg_913 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_1413_p2 = (($signed(conv_out_V_q0) > $signed(max_1_reg_1059)) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_1166_p2 = ((c_0_reg_947 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_1210_p2 = ((mpr_0_reg_1048 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_1351_p2 = ((mpc_0_reg_1071 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_1333_p2 = ((add_ln37_fu_1327_p2 < 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_1192_p2 = ((add_ln38_fu_1186_p2 < 4'd3) ? 1'b1 : 1'b0);

assign j_fu_1363_p2 = (shl_ln2_reg_1485 + zext_ln23_fu_1347_p1);

assign max_pool_out_0_0_0_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_0_0_0_V_d0 = max_0_reg_982;

assign max_pool_out_0_0_1_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_0_0_1_V_d0 = max_0_reg_982;

assign max_pool_out_0_0_2_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_0_0_2_V_d0 = max_0_reg_982;

assign max_pool_out_0_0_3_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_0_0_3_V_d0 = max_0_reg_982;

assign max_pool_out_0_0_4_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_0_0_4_V_d0 = max_0_reg_982;

assign max_pool_out_0_0_5_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_0_0_5_V_d0 = max_0_reg_982;

assign max_pool_out_0_1_0_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_0_1_0_V_d0 = max_0_reg_982;

assign max_pool_out_0_1_1_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_0_1_1_V_d0 = max_0_reg_982;

assign max_pool_out_0_1_2_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_0_1_2_V_d0 = max_0_reg_982;

assign max_pool_out_0_1_3_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_0_1_3_V_d0 = max_0_reg_982;

assign max_pool_out_0_1_4_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_0_1_4_V_d0 = max_0_reg_982;

assign max_pool_out_0_1_5_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_0_1_5_V_d0 = max_0_reg_982;

assign max_pool_out_0_2_0_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_0_2_0_V_d0 = max_0_reg_982;

assign max_pool_out_0_2_1_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_0_2_1_V_d0 = max_0_reg_982;

assign max_pool_out_0_2_2_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_0_2_2_V_d0 = max_0_reg_982;

assign max_pool_out_0_2_3_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_0_2_3_V_d0 = max_0_reg_982;

assign max_pool_out_0_2_4_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_0_2_4_V_d0 = max_0_reg_982;

assign max_pool_out_0_2_5_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_0_2_5_V_d0 = max_0_reg_982;

assign max_pool_out_1_0_0_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_1_0_0_V_d0 = max_0_reg_982;

assign max_pool_out_1_0_1_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_1_0_1_V_d0 = max_0_reg_982;

assign max_pool_out_1_0_2_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_1_0_2_V_d0 = max_0_reg_982;

assign max_pool_out_1_0_3_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_1_0_3_V_d0 = max_0_reg_982;

assign max_pool_out_1_0_4_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_1_0_4_V_d0 = max_0_reg_982;

assign max_pool_out_1_0_5_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_1_0_5_V_d0 = max_0_reg_982;

assign max_pool_out_1_1_0_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_1_1_0_V_d0 = max_0_reg_982;

assign max_pool_out_1_1_1_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_1_1_1_V_d0 = max_0_reg_982;

assign max_pool_out_1_1_2_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_1_1_2_V_d0 = max_0_reg_982;

assign max_pool_out_1_1_3_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_1_1_3_V_d0 = max_0_reg_982;

assign max_pool_out_1_1_4_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_1_1_4_V_d0 = max_0_reg_982;

assign max_pool_out_1_1_5_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_1_1_5_V_d0 = max_0_reg_982;

assign max_pool_out_1_2_0_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_1_2_0_V_d0 = max_0_reg_982;

assign max_pool_out_1_2_1_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_1_2_1_V_d0 = max_0_reg_982;

assign max_pool_out_1_2_2_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_1_2_2_V_d0 = max_0_reg_982;

assign max_pool_out_1_2_3_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_1_2_3_V_d0 = max_0_reg_982;

assign max_pool_out_1_2_4_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_1_2_4_V_d0 = max_0_reg_982;

assign max_pool_out_1_2_5_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_1_2_5_V_d0 = max_0_reg_982;

assign max_pool_out_2_0_0_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_2_0_0_V_d0 = max_0_reg_982;

assign max_pool_out_2_0_1_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_2_0_1_V_d0 = max_0_reg_982;

assign max_pool_out_2_0_2_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_2_0_2_V_d0 = max_0_reg_982;

assign max_pool_out_2_0_3_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_2_0_3_V_d0 = max_0_reg_982;

assign max_pool_out_2_0_4_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_2_0_4_V_d0 = max_0_reg_982;

assign max_pool_out_2_0_5_V_address0 = zext_ln203_6_fu_1260_p1;

assign max_pool_out_2_0_5_V_d0 = max_0_reg_982;

assign max_pool_out_2_1_0_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_2_1_0_V_d0 = max_0_reg_982;

assign max_pool_out_2_1_1_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_2_1_1_V_d0 = max_0_reg_982;

assign max_pool_out_2_1_2_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_2_1_2_V_d0 = max_0_reg_982;

assign max_pool_out_2_1_3_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_2_1_3_V_d0 = max_0_reg_982;

assign max_pool_out_2_1_4_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_2_1_4_V_d0 = max_0_reg_982;

assign max_pool_out_2_1_5_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_2_1_5_V_d0 = max_0_reg_982;

assign max_pool_out_2_2_0_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_2_2_0_V_d0 = max_0_reg_982;

assign max_pool_out_2_2_1_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_2_2_1_V_d0 = max_0_reg_982;

assign max_pool_out_2_2_2_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_2_2_2_V_d0 = max_0_reg_982;

assign max_pool_out_2_2_3_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_2_2_3_V_d0 = max_0_reg_982;

assign max_pool_out_2_2_4_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_2_2_4_V_d0 = max_0_reg_982;

assign max_pool_out_2_2_5_V_address0 = zext_ln203_7_fu_1287_p1;

assign max_pool_out_2_2_5_V_d0 = max_0_reg_982;

assign mpc_fu_1357_p2 = (mpc_0_reg_1071 + 2'd1);

assign mpr_fu_1216_p2 = (mpr_0_reg_1048 + 2'd1);

assign mul_ln1494_fu_1231_p0 = mul_ln1494_fu_1231_p00;

assign mul_ln1494_fu_1231_p00 = i_fu_1222_p2;

assign mul_ln1494_fu_1231_p2 = (mul_ln1494_fu_1231_p0 * $signed('h1A));

assign p_shl1_cast_fu_1377_p3 = {{add_ln1494_fu_1372_p2}, {3'd0}};

assign r_fu_1110_p2 = (r_0_reg_913 + 4'd1);

assign select_ln29_fu_1419_p3 = ((icmp_ln1494_fu_1413_p2[0:0] === 1'b1) ? conv_out_V_q0 : max_1_reg_1059);

assign select_ln37_fu_1339_p3 = ((icmp_ln37_fu_1333_p2[0:0] === 1'b1) ? add_ln37_fu_1327_p2 : 4'd0);

assign select_ln38_fu_1198_p3 = ((icmp_ln38_fu_1192_p2[0:0] === 1'b1) ? add_ln38_fu_1186_p2 : 4'd0);

assign shl_ln2_fu_1178_p3 = {{c_0_reg_947}, {1'd0}};

assign shl_ln_fu_1116_p3 = {{r_0_reg_913}, {1'd0}};

assign sub_ln1494_fu_1397_p2 = (p_shl1_cast_fu_1377_p3 - zext_ln1494_4_fu_1393_p1);

assign tmp_1_fu_1128_p4 = {{phi_mul5_reg_924[8:6]}};

assign tmp_2_fu_1142_p3 = {{tmp_1_fu_1128_p4}, {2'd0}};

assign tmp_3_fu_1241_p4 = {{phi_mul_reg_958[8:6]}};

assign tmp_7_fu_1385_p3 = {{add_ln1494_fu_1372_p2}, {1'd0}};

assign trunc_ln203_1_fu_1237_p1 = phi_urem_reg_970[2:0];

assign trunc_ln203_fu_1124_p1 = phi_urem7_reg_935[2:0];

assign zext_ln13_fu_1094_p1 = f_0_reg_901;

assign zext_ln1494_3_fu_1368_p1 = j_fu_1363_p2;

assign zext_ln1494_4_fu_1393_p1 = tmp_7_fu_1385_p3;

assign zext_ln1494_5_fu_1408_p1 = add_ln1494_2_fu_1403_p2;

assign zext_ln203_4_fu_1150_p1 = tmp_2_fu_1142_p3;

assign zext_ln203_5_fu_1251_p1 = tmp_3_fu_1241_p4;

assign zext_ln203_6_fu_1260_p1 = add_ln203_3_fu_1255_p2;

assign zext_ln203_7_fu_1287_p1 = add_ln203_4_fu_1282_p2;

assign zext_ln203_fu_1138_p1 = tmp_1_fu_1128_p4;

assign zext_ln20_fu_1206_p1 = mpr_0_reg_1048;

assign zext_ln23_fu_1347_p1 = mpc_0_reg_1071;

always @ (posedge ap_clk) begin
    zext_ln13_reg_1435[12:3] <= 10'b0000000000;
    shl_ln_reg_1453[0] <= 1'b0;
    zext_ln203_4_reg_1462[1:0] <= 2'b00;
    zext_ln203_4_reg_1462[5] <= 1'b0;
    shl_ln2_reg_1485[0] <= 1'b0;
    mul_ln1494_reg_1503[0] <= 1'b0;
end

endmodule //max_pool_1
