#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55dd1db3b160 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x55dd1dbc4d90_0 .var "clk", 0 0;
v0x55dd1dbc4e30_0 .var/i "count", 31 0;
v0x55dd1dbc4f10_0 .var/i "fp_w", 31 0;
v0x55dd1dbc4fd0_0 .var "rst_n", 0 0;
S_0x55dd1da91b00 .scope module, "CPU" "Pipeline_CPU" 2 10, 3 2 0, S_0x55dd1db3b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
L_0x55dd1da9f130 .functor AND 1, L_0x55dd1dbd51e0, v0x55dd1dbb3960_0, C4<1>, C4<1>;
L_0x55dd1db9cd60 .functor OR 1, v0x55dd1dbb3a00_0, L_0x55dd1da9f130, C4<0>, C4<0>;
v0x55dd1dbc0b60_0 .net "ALUOp", 1 0, v0x55dd1dbb37a0_0;  1 drivers
v0x55dd1dbc0c70_0 .net "ALUResult", 31 0, v0x55dd1dbc0670_0;  1 drivers
v0x55dd1dbc0d60_0 .net "ALUSrc", 0 0, v0x55dd1dbb38a0_0;  1 drivers
v0x55dd1dbc0e30_0 .net "ALUSrc1_o", 31 0, v0x55dd1dbbbc30_0;  1 drivers
v0x55dd1dbc0f20_0 .net "ALUSrc2_o", 31 0, v0x55dd1dbbc470_0;  1 drivers
v0x55dd1dbc1060_0 .net "ALU_Ctrl_o", 3 0, v0x55dd1db94100_0;  1 drivers
v0x55dd1dbc1170_0 .net "ALU_zero", 0 0, L_0x55dd1dbd7770;  1 drivers
v0x55dd1dbc1260_0 .net "Branch", 0 0, v0x55dd1dbb3960_0;  1 drivers
v0x55dd1dbc1300_0 .net "Branch_zero", 0 0, L_0x55dd1dbd51e0;  1 drivers
v0x55dd1dbc1430_0 .net "DM_o", 31 0, L_0x55dd1dbdc9f0;  1 drivers
v0x55dd1dbc14f0_0 .net "EXEMEM_ALUResult_o", 31 0, v0x55dd1dbb4b90_0;  1 drivers
v0x55dd1dbc15b0_0 .net "EXEMEM_Instr_11_7_o", 4 0, v0x55dd1dbb49d0_0;  1 drivers
v0x55dd1dbc1670_0 .net "EXEMEM_Instr_o", 31 0, v0x55dd1dbb4e20_0;  1 drivers
v0x55dd1dbc1730_0 .net "EXEMEM_Mem_o", 1 0, v0x55dd1dbb4620_0;  1 drivers
v0x55dd1dbc17d0_0 .net "EXEMEM_PC_Add4_o", 31 0, v0x55dd1dbb4fe0_0;  1 drivers
v0x55dd1dbc18c0_0 .net "EXEMEM_RTdata_o", 31 0, v0x55dd1dbb5260_0;  1 drivers
v0x55dd1dbc19d0_0 .net "EXEMEM_WB_o", 2 0, v0x55dd1dbb47c0_0;  1 drivers
v0x55dd1dbc1bf0_0 .net "EXEMEM_Zero_o", 0 0, v0x55dd1dbb54d0_0;  1 drivers
v0x55dd1dbc1c90_0 .net "ForwardA", 1 0, v0x55dd1dbb5c90_0;  1 drivers
v0x55dd1dbc1d80_0 .net "ForwardB", 1 0, v0x55dd1dbb5d80_0;  1 drivers
v0x55dd1dbc1e90_0 .net "IDEXE_Exe_o", 2 0, v0x55dd1dbb7250_0;  1 drivers
v0x55dd1dbc1f50_0 .net "IDEXE_ImmGen_o", 31 0, v0x55dd1dbb7ec0_0;  1 drivers
v0x55dd1dbc2040_0 .net "IDEXE_Instr_11_7_o", 4 0, v0x55dd1dbb7770_0;  1 drivers
v0x55dd1dbc2100_0 .net "IDEXE_Instr_30_14_12_o", 3 0, v0x55dd1dbb7880_0;  1 drivers
v0x55dd1dbc2210_0 .net "IDEXE_Instr_o", 31 0, v0x55dd1dbb8190_0;  1 drivers
v0x55dd1dbc2320_0 .net "IDEXE_Mem_o", 1 0, v0x55dd1dbb73f0_0;  1 drivers
v0x55dd1dbc2430_0 .net "IDEXE_PC_add4_o", 31 0, v0x55dd1dbb8340_0;  1 drivers
v0x55dd1dbc2540_0 .net "IDEXE_RSdata_o", 31 0, v0x55dd1dbb7b80_0;  1 drivers
v0x55dd1dbc2650_0 .net "IDEXE_RTdata_o", 31 0, v0x55dd1dbb7d40_0;  1 drivers
v0x55dd1dbc2710_0 .net "IDEXE_WB_o", 2 0, v0x55dd1dbb75f0_0;  1 drivers
v0x55dd1dbc2820_0 .net "IFID_Flush", 0 0, L_0x55dd1db9cd60;  1 drivers
v0x55dd1dbc2910_0 .net "IFID_Instr_o", 31 0, v0x55dd1dbb8f20_0;  1 drivers
v0x55dd1dbc29d0_0 .net "IFID_PC_Add4_o", 31 0, v0x55dd1dbb90a0_0;  1 drivers
v0x55dd1dbc2cf0_0 .net "IFID_PC_o", 31 0, v0x55dd1dbb8c00_0;  1 drivers
v0x55dd1dbc2e00_0 .net "IFID_Write", 0 0, v0x55dd1dbb69b0_0;  1 drivers
L_0x7f525151b018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55dd1dbc2ef0_0 .net "Imm_4", 31 0, L_0x7f525151b018;  1 drivers
v0x55dd1dbc2fb0_0 .net "Imm_Gen_o", 31 0, v0x55dd1dbb9ec0_0;  1 drivers
v0x55dd1dbc3050_0 .net "Jump", 0 0, v0x55dd1dbb3a00_0;  1 drivers
v0x55dd1dbc30f0_0 .net "MEMWB_ALUresult_o", 31 0, v0x55dd1dbbab10_0;  1 drivers
v0x55dd1dbc31e0_0 .net "MEMWB_DM_o", 31 0, v0x55dd1dbba580_0;  1 drivers
v0x55dd1dbc32f0_0 .net "MEMWB_Instr_11_7_o", 4 0, v0x55dd1dbba960_0;  1 drivers
v0x55dd1dbc33b0_0 .net "MEMWB_PC_Add4_o", 31 0, v0x55dd1dbbae70_0;  1 drivers
v0x55dd1dbc34c0_0 .net "MEMWB_WB_o", 2 0, v0x55dd1dbba740_0;  1 drivers
v0x55dd1dbc3580_0 .net "MUXALUSrc_o", 31 0, v0x55dd1dbbb4f0_0;  1 drivers
v0x55dd1dbc3670_0 .net "MUXControl", 0 0, v0x55dd1dbb6b80_0;  1 drivers
v0x55dd1dbc3760_0 .net "MUXMemtoReg_o", 31 0, v0x55dd1dbbcc60_0;  1 drivers
v0x55dd1dbc3820_0 .net "MUX_control_o", 31 0, v0x55dd1dbbda70_0;  1 drivers
v0x55dd1dbc38e0_0 .net "MemRead", 0 0, v0x55dd1dbb3ac0_0;  1 drivers
v0x55dd1dbc3980_0 .net "MemWrite", 0 0, v0x55dd1dbb3bd0_0;  1 drivers
v0x55dd1dbc3a20_0 .net "MemtoReg", 0 0, v0x55dd1dbb3c90_0;  1 drivers
v0x55dd1dbc3ac0_0 .net "PC_Add4", 31 0, v0x55dd1dbbe830_0;  1 drivers
v0x55dd1dbc3b60_0 .net "PC_Add_Immediate", 31 0, v0x55dd1dbaff50_0;  1 drivers
v0x55dd1dbc3c00_0 .net "PC_i", 31 0, v0x55dd1dbbd410_0;  1 drivers
v0x55dd1dbc3cf0_0 .net "PC_o", 31 0, v0x55dd1dbbe1a0_0;  1 drivers
v0x55dd1dbc3e20_0 .net "PC_write", 0 0, v0x55dd1dbb6ac0_0;  1 drivers
v0x55dd1dbc3ec0_0 .net "RSdata_o", 31 0, L_0x55dd1dbd5fe0;  1 drivers
v0x55dd1dbc3fd0_0 .net "RTdata_o", 31 0, L_0x55dd1dbd6230;  1 drivers
v0x55dd1dbc40c0_0 .net "RegWrite", 0 0, v0x55dd1dbb3d50_0;  1 drivers
v0x55dd1dbc4160_0 .net "SL1_o", 31 0, L_0x55dd1dbd69a0;  1 drivers
L_0x7f525151b0a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd1dbc4250_0 .net/2u *"_s14", 23 0, L_0x7f525151b0a8;  1 drivers
v0x55dd1dbc42f0_0 .net *"_s16", 7 0, L_0x55dd1dbd5850;  1 drivers
v0x55dd1dbc4390_0 .net *"_s37", 0 0, L_0x55dd1dbd6d70;  1 drivers
v0x55dd1dbc4430_0 .net *"_s39", 2 0, L_0x55dd1dbd6e90;  1 drivers
v0x55dd1dbc44d0_0 .net *"_s4", 0 0, L_0x55dd1da9f130;  1 drivers
v0x55dd1dbc4570_0 .net *"_s61", 0 0, L_0x55dd1dbdcf50;  1 drivers
v0x55dd1dbc4a20_0 .net *"_s63", 0 0, L_0x55dd1dbdd0d0;  1 drivers
v0x55dd1dbc4ae0_0 .net "clk_i", 0 0, v0x55dd1dbc4d90_0;  1 drivers
v0x55dd1dbc4b80_0 .net "instr", 31 0, L_0x55dd1db9cdd0;  1 drivers
v0x55dd1dbc4c90_0 .net "rst_i", 0 0, v0x55dd1dbc4fd0_0;  1 drivers
L_0x55dd1dbd51e0 .cmp/eq 32, L_0x55dd1dbd6230, L_0x55dd1dbd5fe0;
L_0x55dd1dbd5670 .part v0x55dd1dbb8f20_0, 15, 5;
L_0x55dd1dbd5710 .part v0x55dd1dbb8f20_0, 20, 5;
L_0x55dd1dbd57b0 .part v0x55dd1dbb73f0_0, 1, 1;
LS_0x55dd1dbd5850_0_0 .concat [ 2 1 1 1], v0x55dd1dbb37a0_0, v0x55dd1dbb38a0_0, v0x55dd1dbb3bd0_0, v0x55dd1dbb3ac0_0;
LS_0x55dd1dbd5850_0_4 .concat [ 1 1 1 0], v0x55dd1dbb3d50_0, v0x55dd1dbb3a00_0, v0x55dd1dbb3c90_0;
L_0x55dd1dbd5850 .concat [ 5 3 0 0], LS_0x55dd1dbd5850_0_0, LS_0x55dd1dbd5850_0_4;
L_0x55dd1dbd5ad0 .concat [ 8 24 0 0], L_0x55dd1dbd5850, L_0x7f525151b0a8;
L_0x55dd1dbd5cc0 .part v0x55dd1dbb8f20_0, 0, 7;
L_0x55dd1dbd6330 .part v0x55dd1dbb8f20_0, 15, 5;
L_0x55dd1dbd6470 .part v0x55dd1dbb8f20_0, 20, 5;
L_0x55dd1dbd6670 .part v0x55dd1dbba740_0, 0, 1;
L_0x55dd1dbd6a40 .part v0x55dd1dbbda70_0, 5, 3;
L_0x55dd1dbd6b30 .part v0x55dd1dbbda70_0, 3, 2;
L_0x55dd1dbd6c40 .part v0x55dd1dbbda70_0, 0, 3;
L_0x55dd1dbd6d70 .part v0x55dd1dbb8f20_0, 30, 1;
L_0x55dd1dbd6e90 .part v0x55dd1dbb8f20_0, 12, 3;
L_0x55dd1dbd6f30 .concat [ 3 1 0 0], L_0x55dd1dbd6e90, L_0x55dd1dbd6d70;
L_0x55dd1dbd70b0 .part v0x55dd1dbb8f20_0, 7, 5;
L_0x55dd1dbd7150 .part v0x55dd1dbb7250_0, 2, 1;
L_0x55dd1dbd72e0 .part v0x55dd1dbb8190_0, 15, 5;
L_0x55dd1dbd7380 .part v0x55dd1dbb8190_0, 20, 5;
L_0x55dd1dbd7240 .part v0x55dd1dbb47c0_0, 0, 1;
L_0x55dd1dbd74d0 .part v0x55dd1dbba740_0, 0, 1;
L_0x55dd1dbd76d0 .part v0x55dd1dbb7250_0, 0, 2;
L_0x55dd1dbdcca0 .part v0x55dd1dbb4620_0, 1, 1;
L_0x55dd1dbdceb0 .part v0x55dd1dbb4620_0, 0, 1;
L_0x55dd1dbdcf50 .part v0x55dd1dbba740_0, 1, 1;
L_0x55dd1dbdd0d0 .part v0x55dd1dbba740_0, 2, 1;
L_0x55dd1dbdd170 .concat [ 1 1 0 0], L_0x55dd1dbdd0d0, L_0x55dd1dbdcf50;
S_0x55dd1da8ffa0 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 249, 4 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o"
P_0x55dd1db55510 .param/l "aluadd" 0 4 12, C4<0010>;
P_0x55dd1db55550 .param/l "aluand" 0 4 14, C4<0000>;
P_0x55dd1db55590 .param/l "aluor" 0 4 15, C4<0001>;
P_0x55dd1db555d0 .param/l "alusll" 0 4 18, C4<1010>;
P_0x55dd1db55610 .param/l "aluslt" 0 4 16, C4<0111>;
P_0x55dd1db55650 .param/l "alusub" 0 4 13, C4<0110>;
P_0x55dd1db55690 .param/l "aluxor" 0 4 17, C4<1000>;
v0x55dd1db3c290_0 .net "ALUOp", 1 0, L_0x55dd1dbd76d0;  1 drivers
v0x55dd1db94100_0 .var "ALU_Ctrl_o", 3 0;
v0x55dd1db3fdf0_0 .var "alufunc", 3 0;
v0x55dd1db54e30_0 .var "alufunct3", 3 0;
v0x55dd1db61c80_0 .net "func3", 2 0, L_0x55dd1dbd7630;  1 drivers
v0x55dd1dac87a0_0 .net "instr", 3 0, v0x55dd1dbb7880_0;  alias, 1 drivers
E_0x55dd1dbac2a0 .event edge, v0x55dd1db3c290_0, v0x55dd1db3fdf0_0, v0x55dd1db54e30_0;
E_0x55dd1dbac3e0 .event edge, v0x55dd1dac87a0_0;
E_0x55dd1dbac420 .event edge, v0x55dd1db61c80_0;
L_0x55dd1dbd7630 .part v0x55dd1dbb7880_0, 0, 3;
S_0x55dd1dbafbb0 .scope module, "Branch_Adder" "Adder" 3 183, 5 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x55dd1db9d070_0 .net "src1_i", 31 0, L_0x55dd1dbd69a0;  alias, 1 drivers
v0x55dd1dbafe70_0 .net "src2_i", 31 0, v0x55dd1dbb8c00_0;  alias, 1 drivers
v0x55dd1dbaff50_0 .var "sum_o", 31 0;
E_0x55dd1dbac480 .event edge, v0x55dd1db9d070_0, v0x55dd1dbafe70_0;
S_0x55dd1dbb0090 .scope module, "Data_Memory" "Data_Memory" 3 286, 6 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x55dd1dbb0360 .array "Mem", 127 0, 7 0;
v0x55dd1dbb1830_0 .net "MemRead_i", 0 0, L_0x55dd1dbdcca0;  1 drivers
v0x55dd1dbb18f0_0 .net "MemWrite_i", 0 0, L_0x55dd1dbdceb0;  1 drivers
v0x55dd1dbb1990_0 .net *"_s224", 7 0, L_0x55dd1dbdb870;  1 drivers
v0x55dd1dbb1a70_0 .net *"_s226", 32 0, L_0x55dd1dbdb970;  1 drivers
L_0x7f525151b258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dd1dbb1ba0_0 .net *"_s229", 0 0, L_0x7f525151b258;  1 drivers
L_0x7f525151b2a0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55dd1dbb1c80_0 .net/2u *"_s230", 32 0, L_0x7f525151b2a0;  1 drivers
v0x55dd1dbb1d60_0 .net *"_s232", 32 0, L_0x55dd1dbdbb90;  1 drivers
v0x55dd1dbb1e40_0 .net *"_s234", 7 0, L_0x55dd1dbdbcd0;  1 drivers
v0x55dd1dbb1f20_0 .net *"_s236", 32 0, L_0x55dd1dbdba70;  1 drivers
L_0x7f525151b2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dd1dbb2000_0 .net *"_s239", 0 0, L_0x7f525151b2e8;  1 drivers
L_0x7f525151b330 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55dd1dbb20e0_0 .net/2u *"_s240", 32 0, L_0x7f525151b330;  1 drivers
v0x55dd1dbb21c0_0 .net *"_s242", 32 0, L_0x55dd1dbdbea0;  1 drivers
v0x55dd1dbb22a0_0 .net *"_s244", 7 0, L_0x55dd1dbdc170;  1 drivers
v0x55dd1dbb2380_0 .net *"_s246", 32 0, L_0x55dd1dbdc210;  1 drivers
L_0x7f525151b378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dd1dbb2460_0 .net *"_s249", 0 0, L_0x7f525151b378;  1 drivers
L_0x7f525151b3c0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55dd1dbb2540_0 .net/2u *"_s250", 32 0, L_0x7f525151b3c0;  1 drivers
v0x55dd1dbb2620_0 .net *"_s252", 32 0, L_0x55dd1dbdc480;  1 drivers
v0x55dd1dbb2700_0 .net *"_s254", 7 0, L_0x55dd1dbdc610;  1 drivers
v0x55dd1dbb27e0_0 .net *"_s256", 31 0, L_0x55dd1dbdc810;  1 drivers
L_0x7f525151b408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd1dbb28c0_0 .net/2u *"_s258", 31 0, L_0x7f525151b408;  1 drivers
v0x55dd1dbb29a0_0 .net "addr_i", 31 0, v0x55dd1dbb4b90_0;  alias, 1 drivers
v0x55dd1dbb2a80_0 .net "clk_i", 0 0, v0x55dd1dbc4d90_0;  alias, 1 drivers
v0x55dd1dbb2b40_0 .net "data_i", 31 0, v0x55dd1dbb5260_0;  alias, 1 drivers
v0x55dd1dbb2c20_0 .net "data_o", 31 0, L_0x55dd1dbdc9f0;  alias, 1 drivers
v0x55dd1dbb2d00_0 .var/i "i", 31 0;
v0x55dd1dbb2de0 .array "memory", 31 0;
v0x55dd1dbb2de0_0 .net v0x55dd1dbb2de0 0, 31 0, L_0x55dd1dbd7810; 1 drivers
v0x55dd1dbb2de0_1 .net v0x55dd1dbb2de0 1, 31 0, L_0x55dd1dbd79a0; 1 drivers
v0x55dd1dbb2de0_2 .net v0x55dd1dbb2de0 2, 31 0, L_0x55dd1dbd7b60; 1 drivers
v0x55dd1dbb2de0_3 .net v0x55dd1dbb2de0 3, 31 0, L_0x55dd1dbd7d20; 1 drivers
v0x55dd1dbb2de0_4 .net v0x55dd1dbb2de0 4, 31 0, L_0x55dd1dbd7f10; 1 drivers
v0x55dd1dbb2de0_5 .net v0x55dd1dbb2de0 5, 31 0, L_0x55dd1dbd80d0; 1 drivers
v0x55dd1dbb2de0_6 .net v0x55dd1dbb2de0 6, 31 0, L_0x55dd1dbd82d0; 1 drivers
v0x55dd1dbb2de0_7 .net v0x55dd1dbb2de0 7, 31 0, L_0x55dd1dbd8460; 1 drivers
v0x55dd1dbb2de0_8 .net v0x55dd1dbb2de0 8, 31 0, L_0x55dd1dbd8670; 1 drivers
v0x55dd1dbb2de0_9 .net v0x55dd1dbb2de0 9, 31 0, L_0x55dd1dbd8830; 1 drivers
v0x55dd1dbb2de0_10 .net v0x55dd1dbb2de0 10, 31 0, L_0x55dd1dbd8a50; 1 drivers
v0x55dd1dbb2de0_11 .net v0x55dd1dbb2de0 11, 31 0, L_0x55dd1dbd8c10; 1 drivers
v0x55dd1dbb2de0_12 .net v0x55dd1dbb2de0 12, 31 0, L_0x55dd1dbd8e40; 1 drivers
v0x55dd1dbb2de0_13 .net v0x55dd1dbb2de0 13, 31 0, L_0x55dd1dbd9000; 1 drivers
v0x55dd1dbb2de0_14 .net v0x55dd1dbb2de0 14, 31 0, L_0x55dd1dbd9240; 1 drivers
v0x55dd1dbb2de0_15 .net v0x55dd1dbb2de0 15, 31 0, L_0x55dd1dbd9400; 1 drivers
v0x55dd1dbb2de0_16 .net v0x55dd1dbb2de0 16, 31 0, L_0x55dd1dbd9650; 1 drivers
v0x55dd1dbb2de0_17 .net v0x55dd1dbb2de0 17, 31 0, L_0x55dd1dbd9810; 1 drivers
v0x55dd1dbb2de0_18 .net v0x55dd1dbb2de0 18, 31 0, L_0x55dd1dbd9a70; 1 drivers
v0x55dd1dbb2de0_19 .net v0x55dd1dbb2de0 19, 31 0, L_0x55dd1dbd9c30; 1 drivers
v0x55dd1dbb2de0_20 .net v0x55dd1dbb2de0 20, 31 0, L_0x55dd1dbd99d0; 1 drivers
v0x55dd1dbb2de0_21 .net v0x55dd1dbb2de0 21, 31 0, L_0x55dd1dbd9fc0; 1 drivers
v0x55dd1dbb2de0_22 .net v0x55dd1dbb2de0 22, 31 0, L_0x55dd1dbda240; 1 drivers
v0x55dd1dbb2de0_23 .net v0x55dd1dbb2de0 23, 31 0, L_0x55dd1dbda400; 1 drivers
v0x55dd1dbb2de0_24 .net v0x55dd1dbb2de0 24, 31 0, L_0x55dd1dbda690; 1 drivers
v0x55dd1dbb2de0_25 .net v0x55dd1dbb2de0 25, 31 0, L_0x55dd1dbda850; 1 drivers
v0x55dd1dbb2de0_26 .net v0x55dd1dbb2de0 26, 31 0, L_0x55dd1dbdaaf0; 1 drivers
v0x55dd1dbb2de0_27 .net v0x55dd1dbb2de0 27, 31 0, L_0x55dd1dbdacb0; 1 drivers
v0x55dd1dbb2de0_28 .net v0x55dd1dbb2de0 28, 31 0, L_0x55dd1dbdaf60; 1 drivers
v0x55dd1dbb2de0_29 .net v0x55dd1dbb2de0 29, 31 0, L_0x55dd1dbdb120; 1 drivers
v0x55dd1dbb2de0_30 .net v0x55dd1dbb2de0 30, 31 0, L_0x55dd1dbdb3e0; 1 drivers
v0x55dd1dbb2de0_31 .net v0x55dd1dbb2de0 31, 31 0, L_0x55dd1dbdb5a0; 1 drivers
E_0x55dd1dbb0300 .event posedge, v0x55dd1dbb2a80_0;
v0x55dd1dbb0360_0 .array/port v0x55dd1dbb0360, 0;
v0x55dd1dbb0360_1 .array/port v0x55dd1dbb0360, 1;
v0x55dd1dbb0360_2 .array/port v0x55dd1dbb0360, 2;
v0x55dd1dbb0360_3 .array/port v0x55dd1dbb0360, 3;
L_0x55dd1dbd7810 .concat [ 8 8 8 8], v0x55dd1dbb0360_0, v0x55dd1dbb0360_1, v0x55dd1dbb0360_2, v0x55dd1dbb0360_3;
v0x55dd1dbb0360_4 .array/port v0x55dd1dbb0360, 4;
v0x55dd1dbb0360_5 .array/port v0x55dd1dbb0360, 5;
v0x55dd1dbb0360_6 .array/port v0x55dd1dbb0360, 6;
v0x55dd1dbb0360_7 .array/port v0x55dd1dbb0360, 7;
L_0x55dd1dbd79a0 .concat [ 8 8 8 8], v0x55dd1dbb0360_4, v0x55dd1dbb0360_5, v0x55dd1dbb0360_6, v0x55dd1dbb0360_7;
v0x55dd1dbb0360_8 .array/port v0x55dd1dbb0360, 8;
v0x55dd1dbb0360_9 .array/port v0x55dd1dbb0360, 9;
v0x55dd1dbb0360_10 .array/port v0x55dd1dbb0360, 10;
v0x55dd1dbb0360_11 .array/port v0x55dd1dbb0360, 11;
L_0x55dd1dbd7b60 .concat [ 8 8 8 8], v0x55dd1dbb0360_8, v0x55dd1dbb0360_9, v0x55dd1dbb0360_10, v0x55dd1dbb0360_11;
v0x55dd1dbb0360_12 .array/port v0x55dd1dbb0360, 12;
v0x55dd1dbb0360_13 .array/port v0x55dd1dbb0360, 13;
v0x55dd1dbb0360_14 .array/port v0x55dd1dbb0360, 14;
v0x55dd1dbb0360_15 .array/port v0x55dd1dbb0360, 15;
L_0x55dd1dbd7d20 .concat [ 8 8 8 8], v0x55dd1dbb0360_12, v0x55dd1dbb0360_13, v0x55dd1dbb0360_14, v0x55dd1dbb0360_15;
v0x55dd1dbb0360_16 .array/port v0x55dd1dbb0360, 16;
v0x55dd1dbb0360_17 .array/port v0x55dd1dbb0360, 17;
v0x55dd1dbb0360_18 .array/port v0x55dd1dbb0360, 18;
v0x55dd1dbb0360_19 .array/port v0x55dd1dbb0360, 19;
L_0x55dd1dbd7f10 .concat [ 8 8 8 8], v0x55dd1dbb0360_16, v0x55dd1dbb0360_17, v0x55dd1dbb0360_18, v0x55dd1dbb0360_19;
v0x55dd1dbb0360_20 .array/port v0x55dd1dbb0360, 20;
v0x55dd1dbb0360_21 .array/port v0x55dd1dbb0360, 21;
v0x55dd1dbb0360_22 .array/port v0x55dd1dbb0360, 22;
v0x55dd1dbb0360_23 .array/port v0x55dd1dbb0360, 23;
L_0x55dd1dbd80d0 .concat [ 8 8 8 8], v0x55dd1dbb0360_20, v0x55dd1dbb0360_21, v0x55dd1dbb0360_22, v0x55dd1dbb0360_23;
v0x55dd1dbb0360_24 .array/port v0x55dd1dbb0360, 24;
v0x55dd1dbb0360_25 .array/port v0x55dd1dbb0360, 25;
v0x55dd1dbb0360_26 .array/port v0x55dd1dbb0360, 26;
v0x55dd1dbb0360_27 .array/port v0x55dd1dbb0360, 27;
L_0x55dd1dbd82d0 .concat [ 8 8 8 8], v0x55dd1dbb0360_24, v0x55dd1dbb0360_25, v0x55dd1dbb0360_26, v0x55dd1dbb0360_27;
v0x55dd1dbb0360_28 .array/port v0x55dd1dbb0360, 28;
v0x55dd1dbb0360_29 .array/port v0x55dd1dbb0360, 29;
v0x55dd1dbb0360_30 .array/port v0x55dd1dbb0360, 30;
v0x55dd1dbb0360_31 .array/port v0x55dd1dbb0360, 31;
L_0x55dd1dbd8460 .concat [ 8 8 8 8], v0x55dd1dbb0360_28, v0x55dd1dbb0360_29, v0x55dd1dbb0360_30, v0x55dd1dbb0360_31;
v0x55dd1dbb0360_32 .array/port v0x55dd1dbb0360, 32;
v0x55dd1dbb0360_33 .array/port v0x55dd1dbb0360, 33;
v0x55dd1dbb0360_34 .array/port v0x55dd1dbb0360, 34;
v0x55dd1dbb0360_35 .array/port v0x55dd1dbb0360, 35;
L_0x55dd1dbd8670 .concat [ 8 8 8 8], v0x55dd1dbb0360_32, v0x55dd1dbb0360_33, v0x55dd1dbb0360_34, v0x55dd1dbb0360_35;
v0x55dd1dbb0360_36 .array/port v0x55dd1dbb0360, 36;
v0x55dd1dbb0360_37 .array/port v0x55dd1dbb0360, 37;
v0x55dd1dbb0360_38 .array/port v0x55dd1dbb0360, 38;
v0x55dd1dbb0360_39 .array/port v0x55dd1dbb0360, 39;
L_0x55dd1dbd8830 .concat [ 8 8 8 8], v0x55dd1dbb0360_36, v0x55dd1dbb0360_37, v0x55dd1dbb0360_38, v0x55dd1dbb0360_39;
v0x55dd1dbb0360_40 .array/port v0x55dd1dbb0360, 40;
v0x55dd1dbb0360_41 .array/port v0x55dd1dbb0360, 41;
v0x55dd1dbb0360_42 .array/port v0x55dd1dbb0360, 42;
v0x55dd1dbb0360_43 .array/port v0x55dd1dbb0360, 43;
L_0x55dd1dbd8a50 .concat [ 8 8 8 8], v0x55dd1dbb0360_40, v0x55dd1dbb0360_41, v0x55dd1dbb0360_42, v0x55dd1dbb0360_43;
v0x55dd1dbb0360_44 .array/port v0x55dd1dbb0360, 44;
v0x55dd1dbb0360_45 .array/port v0x55dd1dbb0360, 45;
v0x55dd1dbb0360_46 .array/port v0x55dd1dbb0360, 46;
v0x55dd1dbb0360_47 .array/port v0x55dd1dbb0360, 47;
L_0x55dd1dbd8c10 .concat [ 8 8 8 8], v0x55dd1dbb0360_44, v0x55dd1dbb0360_45, v0x55dd1dbb0360_46, v0x55dd1dbb0360_47;
v0x55dd1dbb0360_48 .array/port v0x55dd1dbb0360, 48;
v0x55dd1dbb0360_49 .array/port v0x55dd1dbb0360, 49;
v0x55dd1dbb0360_50 .array/port v0x55dd1dbb0360, 50;
v0x55dd1dbb0360_51 .array/port v0x55dd1dbb0360, 51;
L_0x55dd1dbd8e40 .concat [ 8 8 8 8], v0x55dd1dbb0360_48, v0x55dd1dbb0360_49, v0x55dd1dbb0360_50, v0x55dd1dbb0360_51;
v0x55dd1dbb0360_52 .array/port v0x55dd1dbb0360, 52;
v0x55dd1dbb0360_53 .array/port v0x55dd1dbb0360, 53;
v0x55dd1dbb0360_54 .array/port v0x55dd1dbb0360, 54;
v0x55dd1dbb0360_55 .array/port v0x55dd1dbb0360, 55;
L_0x55dd1dbd9000 .concat [ 8 8 8 8], v0x55dd1dbb0360_52, v0x55dd1dbb0360_53, v0x55dd1dbb0360_54, v0x55dd1dbb0360_55;
v0x55dd1dbb0360_56 .array/port v0x55dd1dbb0360, 56;
v0x55dd1dbb0360_57 .array/port v0x55dd1dbb0360, 57;
v0x55dd1dbb0360_58 .array/port v0x55dd1dbb0360, 58;
v0x55dd1dbb0360_59 .array/port v0x55dd1dbb0360, 59;
L_0x55dd1dbd9240 .concat [ 8 8 8 8], v0x55dd1dbb0360_56, v0x55dd1dbb0360_57, v0x55dd1dbb0360_58, v0x55dd1dbb0360_59;
v0x55dd1dbb0360_60 .array/port v0x55dd1dbb0360, 60;
v0x55dd1dbb0360_61 .array/port v0x55dd1dbb0360, 61;
v0x55dd1dbb0360_62 .array/port v0x55dd1dbb0360, 62;
v0x55dd1dbb0360_63 .array/port v0x55dd1dbb0360, 63;
L_0x55dd1dbd9400 .concat [ 8 8 8 8], v0x55dd1dbb0360_60, v0x55dd1dbb0360_61, v0x55dd1dbb0360_62, v0x55dd1dbb0360_63;
v0x55dd1dbb0360_64 .array/port v0x55dd1dbb0360, 64;
v0x55dd1dbb0360_65 .array/port v0x55dd1dbb0360, 65;
v0x55dd1dbb0360_66 .array/port v0x55dd1dbb0360, 66;
v0x55dd1dbb0360_67 .array/port v0x55dd1dbb0360, 67;
L_0x55dd1dbd9650 .concat [ 8 8 8 8], v0x55dd1dbb0360_64, v0x55dd1dbb0360_65, v0x55dd1dbb0360_66, v0x55dd1dbb0360_67;
v0x55dd1dbb0360_68 .array/port v0x55dd1dbb0360, 68;
v0x55dd1dbb0360_69 .array/port v0x55dd1dbb0360, 69;
v0x55dd1dbb0360_70 .array/port v0x55dd1dbb0360, 70;
v0x55dd1dbb0360_71 .array/port v0x55dd1dbb0360, 71;
L_0x55dd1dbd9810 .concat [ 8 8 8 8], v0x55dd1dbb0360_68, v0x55dd1dbb0360_69, v0x55dd1dbb0360_70, v0x55dd1dbb0360_71;
v0x55dd1dbb0360_72 .array/port v0x55dd1dbb0360, 72;
v0x55dd1dbb0360_73 .array/port v0x55dd1dbb0360, 73;
v0x55dd1dbb0360_74 .array/port v0x55dd1dbb0360, 74;
v0x55dd1dbb0360_75 .array/port v0x55dd1dbb0360, 75;
L_0x55dd1dbd9a70 .concat [ 8 8 8 8], v0x55dd1dbb0360_72, v0x55dd1dbb0360_73, v0x55dd1dbb0360_74, v0x55dd1dbb0360_75;
v0x55dd1dbb0360_76 .array/port v0x55dd1dbb0360, 76;
v0x55dd1dbb0360_77 .array/port v0x55dd1dbb0360, 77;
v0x55dd1dbb0360_78 .array/port v0x55dd1dbb0360, 78;
v0x55dd1dbb0360_79 .array/port v0x55dd1dbb0360, 79;
L_0x55dd1dbd9c30 .concat [ 8 8 8 8], v0x55dd1dbb0360_76, v0x55dd1dbb0360_77, v0x55dd1dbb0360_78, v0x55dd1dbb0360_79;
v0x55dd1dbb0360_80 .array/port v0x55dd1dbb0360, 80;
v0x55dd1dbb0360_81 .array/port v0x55dd1dbb0360, 81;
v0x55dd1dbb0360_82 .array/port v0x55dd1dbb0360, 82;
v0x55dd1dbb0360_83 .array/port v0x55dd1dbb0360, 83;
L_0x55dd1dbd99d0 .concat [ 8 8 8 8], v0x55dd1dbb0360_80, v0x55dd1dbb0360_81, v0x55dd1dbb0360_82, v0x55dd1dbb0360_83;
v0x55dd1dbb0360_84 .array/port v0x55dd1dbb0360, 84;
v0x55dd1dbb0360_85 .array/port v0x55dd1dbb0360, 85;
v0x55dd1dbb0360_86 .array/port v0x55dd1dbb0360, 86;
v0x55dd1dbb0360_87 .array/port v0x55dd1dbb0360, 87;
L_0x55dd1dbd9fc0 .concat [ 8 8 8 8], v0x55dd1dbb0360_84, v0x55dd1dbb0360_85, v0x55dd1dbb0360_86, v0x55dd1dbb0360_87;
v0x55dd1dbb0360_88 .array/port v0x55dd1dbb0360, 88;
v0x55dd1dbb0360_89 .array/port v0x55dd1dbb0360, 89;
v0x55dd1dbb0360_90 .array/port v0x55dd1dbb0360, 90;
v0x55dd1dbb0360_91 .array/port v0x55dd1dbb0360, 91;
L_0x55dd1dbda240 .concat [ 8 8 8 8], v0x55dd1dbb0360_88, v0x55dd1dbb0360_89, v0x55dd1dbb0360_90, v0x55dd1dbb0360_91;
v0x55dd1dbb0360_92 .array/port v0x55dd1dbb0360, 92;
v0x55dd1dbb0360_93 .array/port v0x55dd1dbb0360, 93;
v0x55dd1dbb0360_94 .array/port v0x55dd1dbb0360, 94;
v0x55dd1dbb0360_95 .array/port v0x55dd1dbb0360, 95;
L_0x55dd1dbda400 .concat [ 8 8 8 8], v0x55dd1dbb0360_92, v0x55dd1dbb0360_93, v0x55dd1dbb0360_94, v0x55dd1dbb0360_95;
v0x55dd1dbb0360_96 .array/port v0x55dd1dbb0360, 96;
v0x55dd1dbb0360_97 .array/port v0x55dd1dbb0360, 97;
v0x55dd1dbb0360_98 .array/port v0x55dd1dbb0360, 98;
v0x55dd1dbb0360_99 .array/port v0x55dd1dbb0360, 99;
L_0x55dd1dbda690 .concat [ 8 8 8 8], v0x55dd1dbb0360_96, v0x55dd1dbb0360_97, v0x55dd1dbb0360_98, v0x55dd1dbb0360_99;
v0x55dd1dbb0360_100 .array/port v0x55dd1dbb0360, 100;
v0x55dd1dbb0360_101 .array/port v0x55dd1dbb0360, 101;
v0x55dd1dbb0360_102 .array/port v0x55dd1dbb0360, 102;
v0x55dd1dbb0360_103 .array/port v0x55dd1dbb0360, 103;
L_0x55dd1dbda850 .concat [ 8 8 8 8], v0x55dd1dbb0360_100, v0x55dd1dbb0360_101, v0x55dd1dbb0360_102, v0x55dd1dbb0360_103;
v0x55dd1dbb0360_104 .array/port v0x55dd1dbb0360, 104;
v0x55dd1dbb0360_105 .array/port v0x55dd1dbb0360, 105;
v0x55dd1dbb0360_106 .array/port v0x55dd1dbb0360, 106;
v0x55dd1dbb0360_107 .array/port v0x55dd1dbb0360, 107;
L_0x55dd1dbdaaf0 .concat [ 8 8 8 8], v0x55dd1dbb0360_104, v0x55dd1dbb0360_105, v0x55dd1dbb0360_106, v0x55dd1dbb0360_107;
v0x55dd1dbb0360_108 .array/port v0x55dd1dbb0360, 108;
v0x55dd1dbb0360_109 .array/port v0x55dd1dbb0360, 109;
v0x55dd1dbb0360_110 .array/port v0x55dd1dbb0360, 110;
v0x55dd1dbb0360_111 .array/port v0x55dd1dbb0360, 111;
L_0x55dd1dbdacb0 .concat [ 8 8 8 8], v0x55dd1dbb0360_108, v0x55dd1dbb0360_109, v0x55dd1dbb0360_110, v0x55dd1dbb0360_111;
v0x55dd1dbb0360_112 .array/port v0x55dd1dbb0360, 112;
v0x55dd1dbb0360_113 .array/port v0x55dd1dbb0360, 113;
v0x55dd1dbb0360_114 .array/port v0x55dd1dbb0360, 114;
v0x55dd1dbb0360_115 .array/port v0x55dd1dbb0360, 115;
L_0x55dd1dbdaf60 .concat [ 8 8 8 8], v0x55dd1dbb0360_112, v0x55dd1dbb0360_113, v0x55dd1dbb0360_114, v0x55dd1dbb0360_115;
v0x55dd1dbb0360_116 .array/port v0x55dd1dbb0360, 116;
v0x55dd1dbb0360_117 .array/port v0x55dd1dbb0360, 117;
v0x55dd1dbb0360_118 .array/port v0x55dd1dbb0360, 118;
v0x55dd1dbb0360_119 .array/port v0x55dd1dbb0360, 119;
L_0x55dd1dbdb120 .concat [ 8 8 8 8], v0x55dd1dbb0360_116, v0x55dd1dbb0360_117, v0x55dd1dbb0360_118, v0x55dd1dbb0360_119;
v0x55dd1dbb0360_120 .array/port v0x55dd1dbb0360, 120;
v0x55dd1dbb0360_121 .array/port v0x55dd1dbb0360, 121;
v0x55dd1dbb0360_122 .array/port v0x55dd1dbb0360, 122;
v0x55dd1dbb0360_123 .array/port v0x55dd1dbb0360, 123;
L_0x55dd1dbdb3e0 .concat [ 8 8 8 8], v0x55dd1dbb0360_120, v0x55dd1dbb0360_121, v0x55dd1dbb0360_122, v0x55dd1dbb0360_123;
v0x55dd1dbb0360_124 .array/port v0x55dd1dbb0360, 124;
v0x55dd1dbb0360_125 .array/port v0x55dd1dbb0360, 125;
v0x55dd1dbb0360_126 .array/port v0x55dd1dbb0360, 126;
v0x55dd1dbb0360_127 .array/port v0x55dd1dbb0360, 127;
L_0x55dd1dbdb5a0 .concat [ 8 8 8 8], v0x55dd1dbb0360_124, v0x55dd1dbb0360_125, v0x55dd1dbb0360_126, v0x55dd1dbb0360_127;
L_0x55dd1dbdb870 .array/port v0x55dd1dbb0360, L_0x55dd1dbdbb90;
L_0x55dd1dbdb970 .concat [ 32 1 0 0], v0x55dd1dbb4b90_0, L_0x7f525151b258;
L_0x55dd1dbdbb90 .arith/sum 33, L_0x55dd1dbdb970, L_0x7f525151b2a0;
L_0x55dd1dbdbcd0 .array/port v0x55dd1dbb0360, L_0x55dd1dbdbea0;
L_0x55dd1dbdba70 .concat [ 32 1 0 0], v0x55dd1dbb4b90_0, L_0x7f525151b2e8;
L_0x55dd1dbdbea0 .arith/sum 33, L_0x55dd1dbdba70, L_0x7f525151b330;
L_0x55dd1dbdc170 .array/port v0x55dd1dbb0360, L_0x55dd1dbdc480;
L_0x55dd1dbdc210 .concat [ 32 1 0 0], v0x55dd1dbb4b90_0, L_0x7f525151b378;
L_0x55dd1dbdc480 .arith/sum 33, L_0x55dd1dbdc210, L_0x7f525151b3c0;
L_0x55dd1dbdc610 .array/port v0x55dd1dbb0360, v0x55dd1dbb4b90_0;
L_0x55dd1dbdc810 .concat [ 8 8 8 8], L_0x55dd1dbdc610, L_0x55dd1dbdc170, L_0x55dd1dbdbcd0, L_0x55dd1dbdb870;
L_0x55dd1dbdc9f0 .functor MUXZ 32, L_0x7f525151b408, L_0x55dd1dbdc810, L_0x55dd1dbdcca0, C4<>;
S_0x55dd1dbb34b0 .scope module, "Decoder" "Decoder" 3 149, 7 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "instr_i"
    .port_info 1 /OUTPUT 1 "Branch"
    .port_info 2 /OUTPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 1 "RegWrite"
    .port_info 4 /OUTPUT 2 "ALUOp"
    .port_info 5 /OUTPUT 1 "MemRead"
    .port_info 6 /OUTPUT 1 "MemWrite"
    .port_info 7 /OUTPUT 1 "MemtoReg"
    .port_info 8 /OUTPUT 1 "Jump"
L_0x55dd1dbd5c50 .functor BUFZ 7, L_0x55dd1dbd5cc0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x55dd1dbb37a0_0 .var "ALUOp", 1 0;
v0x55dd1dbb38a0_0 .var "ALUSrc", 0 0;
v0x55dd1dbb3960_0 .var "Branch", 0 0;
v0x55dd1dbb3a00_0 .var "Jump", 0 0;
v0x55dd1dbb3ac0_0 .var "MemRead", 0 0;
v0x55dd1dbb3bd0_0 .var "MemWrite", 0 0;
v0x55dd1dbb3c90_0 .var "MemtoReg", 0 0;
v0x55dd1dbb3d50_0 .var "RegWrite", 0 0;
v0x55dd1dbb3e10_0 .net "instr_i", 6 0, L_0x55dd1dbd5cc0;  1 drivers
v0x55dd1dbb3ef0_0 .net "opcode", 6 0, L_0x55dd1dbd5c50;  1 drivers
E_0x55dd1dbace90 .event edge, v0x55dd1dbb3ef0_0;
S_0x55dd1dbb40f0 .scope module, "EXEtoMEM" "EXEMEM_register" 3 264, 8 2 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 1 "zero_i"
    .port_info 6 /INPUT 32 "alu_ans_i"
    .port_info 7 /INPUT 32 "rtdata_i"
    .port_info 8 /INPUT 5 "WBreg_i"
    .port_info 9 /INPUT 32 "pc_add4_i"
    .port_info 10 /OUTPUT 32 "instr_o"
    .port_info 11 /OUTPUT 3 "WB_o"
    .port_info 12 /OUTPUT 2 "Mem_o"
    .port_info 13 /OUTPUT 1 "zero_o"
    .port_info 14 /OUTPUT 32 "alu_ans_o"
    .port_info 15 /OUTPUT 32 "rtdata_o"
    .port_info 16 /OUTPUT 5 "WBreg_o"
    .port_info 17 /OUTPUT 32 "pc_add4_o"
v0x55dd1dbb4520_0 .net "Mem_i", 1 0, v0x55dd1dbb73f0_0;  alias, 1 drivers
v0x55dd1dbb4620_0 .var "Mem_o", 1 0;
v0x55dd1dbb4700_0 .net "WB_i", 2 0, v0x55dd1dbb75f0_0;  alias, 1 drivers
v0x55dd1dbb47c0_0 .var "WB_o", 2 0;
v0x55dd1dbb48a0_0 .net "WBreg_i", 4 0, v0x55dd1dbb7770_0;  alias, 1 drivers
v0x55dd1dbb49d0_0 .var "WBreg_o", 4 0;
v0x55dd1dbb4ab0_0 .net "alu_ans_i", 31 0, v0x55dd1dbc0670_0;  alias, 1 drivers
v0x55dd1dbb4b90_0 .var "alu_ans_o", 31 0;
v0x55dd1dbb4c50_0 .net "clk_i", 0 0, v0x55dd1dbc4d90_0;  alias, 1 drivers
v0x55dd1dbb4d80_0 .net "instr_i", 31 0, v0x55dd1dbb8190_0;  alias, 1 drivers
v0x55dd1dbb4e20_0 .var "instr_o", 31 0;
v0x55dd1dbb4f00_0 .net "pc_add4_i", 31 0, v0x55dd1dbb8340_0;  alias, 1 drivers
v0x55dd1dbb4fe0_0 .var "pc_add4_o", 31 0;
v0x55dd1dbb50c0_0 .net "rst_i", 0 0, v0x55dd1dbc4fd0_0;  alias, 1 drivers
v0x55dd1dbb5180_0 .net "rtdata_i", 31 0, v0x55dd1dbb7d40_0;  alias, 1 drivers
v0x55dd1dbb5260_0 .var "rtdata_o", 31 0;
v0x55dd1dbb5320_0 .net "zero_i", 0 0, L_0x55dd1dbd7770;  alias, 1 drivers
v0x55dd1dbb54d0_0 .var "zero_o", 0 0;
S_0x55dd1dbb5870 .scope module, "FWUnit" "ForwardingUnit" 3 222, 9 2 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IDEXE_RS1"
    .port_info 1 /INPUT 5 "IDEXE_RS2"
    .port_info 2 /INPUT 5 "EXEMEM_RD"
    .port_info 3 /INPUT 5 "MEMWB_RD"
    .port_info 4 /INPUT 1 "EXEMEM_RegWrite"
    .port_info 5 /INPUT 1 "MEMWB_RegWrite"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x55dd1dbb42c0_0 .net "EXEMEM_RD", 4 0, v0x55dd1dbb49d0_0;  alias, 1 drivers
v0x55dd1dbb5bf0_0 .net "EXEMEM_RegWrite", 0 0, L_0x55dd1dbd7240;  1 drivers
v0x55dd1dbb5c90_0 .var "ForwardA", 1 0;
v0x55dd1dbb5d80_0 .var "ForwardB", 1 0;
v0x55dd1dbb5e60_0 .net "IDEXE_RS1", 4 0, L_0x55dd1dbd72e0;  1 drivers
v0x55dd1dbb5f90_0 .net "IDEXE_RS2", 4 0, L_0x55dd1dbd7380;  1 drivers
v0x55dd1dbb6070_0 .net "MEMWB_RD", 4 0, v0x55dd1dbba960_0;  alias, 1 drivers
v0x55dd1dbb6150_0 .net "MEMWB_RegWrite", 0 0, L_0x55dd1dbd74d0;  1 drivers
E_0x55dd1dbb5b10/0 .event edge, v0x55dd1dbb5bf0_0, v0x55dd1dbb49d0_0, v0x55dd1dbb5e60_0, v0x55dd1dbb6150_0;
E_0x55dd1dbb5b10/1 .event edge, v0x55dd1dbb6070_0, v0x55dd1dbb5f90_0;
E_0x55dd1dbb5b10 .event/or E_0x55dd1dbb5b10/0, E_0x55dd1dbb5b10/1;
S_0x55dd1dbb6360 .scope module, "Hazard_detection_obj" "Hazard_detection" 3 132, 10 2 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IFID_regRs"
    .port_info 1 /INPUT 5 "IFID_regRt"
    .port_info 2 /INPUT 5 "IDEXE_regRd"
    .port_info 3 /INPUT 1 "IDEXE_memRead"
    .port_info 4 /OUTPUT 1 "PC_write"
    .port_info 5 /OUTPUT 1 "IFID_write"
    .port_info 6 /OUTPUT 1 "control_output_select"
v0x55dd1dbb6660_0 .net "IDEXE_memRead", 0 0, L_0x55dd1dbd57b0;  1 drivers
v0x55dd1dbb6740_0 .net "IDEXE_regRd", 4 0, v0x55dd1dbb7770_0;  alias, 1 drivers
v0x55dd1dbb6800_0 .net "IFID_regRs", 4 0, L_0x55dd1dbd5670;  1 drivers
v0x55dd1dbb68d0_0 .net "IFID_regRt", 4 0, L_0x55dd1dbd5710;  1 drivers
v0x55dd1dbb69b0_0 .var "IFID_write", 0 0;
v0x55dd1dbb6ac0_0 .var "PC_write", 0 0;
v0x55dd1dbb6b80_0 .var "control_output_select", 0 0;
E_0x55dd1dbb65d0 .event edge, v0x55dd1dbb6660_0, v0x55dd1dbb48a0_0, v0x55dd1dbb6800_0, v0x55dd1dbb68d0_0;
S_0x55dd1dbb6d60 .scope module, "IDtoEXE" "IDEXE_register" 3 189, 11 2 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 3 "Exe_i"
    .port_info 6 /INPUT 32 "data1_i"
    .port_info 7 /INPUT 32 "data2_i"
    .port_info 8 /INPUT 32 "immgen_i"
    .port_info 9 /INPUT 4 "alu_ctrl_instr"
    .port_info 10 /INPUT 5 "WBreg_i"
    .port_info 11 /INPUT 32 "pc_add4_i"
    .port_info 12 /OUTPUT 32 "instr_o"
    .port_info 13 /OUTPUT 3 "WB_o"
    .port_info 14 /OUTPUT 2 "Mem_o"
    .port_info 15 /OUTPUT 3 "Exe_o"
    .port_info 16 /OUTPUT 32 "data1_o"
    .port_info 17 /OUTPUT 32 "data2_o"
    .port_info 18 /OUTPUT 32 "immgen_o"
    .port_info 19 /OUTPUT 4 "alu_ctrl_input"
    .port_info 20 /OUTPUT 5 "WBreg_o"
    .port_info 21 /OUTPUT 32 "pc_add4_o"
v0x55dd1dbb7150_0 .net "Exe_i", 2 0, L_0x55dd1dbd6c40;  1 drivers
v0x55dd1dbb7250_0 .var "Exe_o", 2 0;
v0x55dd1dbb7330_0 .net "Mem_i", 1 0, L_0x55dd1dbd6b30;  1 drivers
v0x55dd1dbb73f0_0 .var "Mem_o", 1 0;
v0x55dd1dbb74e0_0 .net "WB_i", 2 0, L_0x55dd1dbd6a40;  1 drivers
v0x55dd1dbb75f0_0 .var "WB_o", 2 0;
v0x55dd1dbb76b0_0 .net "WBreg_i", 4 0, L_0x55dd1dbd70b0;  1 drivers
v0x55dd1dbb7770_0 .var "WBreg_o", 4 0;
v0x55dd1dbb7880_0 .var "alu_ctrl_input", 3 0;
v0x55dd1dbb7940_0 .net "alu_ctrl_instr", 3 0, L_0x55dd1dbd6f30;  1 drivers
v0x55dd1dbb7a00_0 .net "clk_i", 0 0, v0x55dd1dbc4d90_0;  alias, 1 drivers
v0x55dd1dbb7aa0_0 .net "data1_i", 31 0, L_0x55dd1dbd5fe0;  alias, 1 drivers
v0x55dd1dbb7b80_0 .var "data1_o", 31 0;
v0x55dd1dbb7c60_0 .net "data2_i", 31 0, L_0x55dd1dbd6230;  alias, 1 drivers
v0x55dd1dbb7d40_0 .var "data2_o", 31 0;
v0x55dd1dbb7e00_0 .net "immgen_i", 31 0, v0x55dd1dbb9ec0_0;  alias, 1 drivers
v0x55dd1dbb7ec0_0 .var "immgen_o", 31 0;
v0x55dd1dbb80b0_0 .net "instr_i", 31 0, v0x55dd1dbb8f20_0;  alias, 1 drivers
v0x55dd1dbb8190_0 .var "instr_o", 31 0;
v0x55dd1dbb8280_0 .net "pc_add4_i", 31 0, v0x55dd1dbb90a0_0;  alias, 1 drivers
v0x55dd1dbb8340_0 .var "pc_add4_o", 31 0;
v0x55dd1dbb8430_0 .net "rst_i", 0 0, v0x55dd1dbc4fd0_0;  alias, 1 drivers
S_0x55dd1dbb8780 .scope module, "IFtoID" "IFID_register" 3 118, 12 2 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "flush"
    .port_info 3 /INPUT 1 "IFID_write"
    .port_info 4 /INPUT 32 "address_i"
    .port_info 5 /INPUT 32 "instr_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 32 "address_o"
    .port_info 8 /OUTPUT 32 "instr_o"
    .port_info 9 /OUTPUT 32 "pc_add4_o"
v0x55dd1dbb8a50_0 .net "IFID_write", 0 0, v0x55dd1dbb69b0_0;  alias, 1 drivers
v0x55dd1dbb8b40_0 .net "address_i", 31 0, v0x55dd1dbbe1a0_0;  alias, 1 drivers
v0x55dd1dbb8c00_0 .var "address_o", 31 0;
v0x55dd1dbb8d00_0 .net "clk_i", 0 0, v0x55dd1dbc4d90_0;  alias, 1 drivers
v0x55dd1dbb8da0_0 .net "flush", 0 0, L_0x55dd1db9cd60;  alias, 1 drivers
v0x55dd1dbb8e40_0 .net "instr_i", 31 0, L_0x55dd1db9cdd0;  alias, 1 drivers
v0x55dd1dbb8f20_0 .var "instr_o", 31 0;
v0x55dd1dbb8fe0_0 .net "pc_add4_i", 31 0, v0x55dd1dbbe830_0;  alias, 1 drivers
v0x55dd1dbb90a0_0 .var "pc_add4_o", 31 0;
v0x55dd1dbb9220_0 .net "rst_i", 0 0, v0x55dd1dbc4fd0_0;  alias, 1 drivers
S_0x55dd1dbb93e0 .scope module, "IM" "Instr_Memory" 3 113, 13 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x55dd1db9cdd0 .functor BUFZ 32, L_0x55dd1dbd5420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd1dbb95d0_0 .net *"_s0", 31 0, L_0x55dd1dbd5420;  1 drivers
L_0x7f525151b060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55dd1dbb96d0_0 .net/2u *"_s2", 31 0, L_0x7f525151b060;  1 drivers
v0x55dd1dbb97b0_0 .net *"_s4", 31 0, L_0x55dd1dbd54e0;  1 drivers
v0x55dd1dbb9870_0 .net "addr_i", 31 0, v0x55dd1dbbe1a0_0;  alias, 1 drivers
v0x55dd1dbb9960_0 .var/i "i", 31 0;
v0x55dd1dbb9a70_0 .net "instr_o", 31 0, L_0x55dd1db9cdd0;  alias, 1 drivers
v0x55dd1dbb9b30 .array "instruction_file", 31 0, 31 0;
L_0x55dd1dbd5420 .array/port v0x55dd1dbb9b30, L_0x55dd1dbd54e0;
L_0x55dd1dbd54e0 .arith/div 32, v0x55dd1dbbe1a0_0, L_0x7f525151b060;
S_0x55dd1dbb9c30 .scope module, "ImmGen" "Imm_Gen" 3 173, 14 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 32 "Imm_Gen_o"
v0x55dd1dbb9ec0_0 .var "Imm_Gen_o", 31 0;
v0x55dd1dbb9fd0_0 .net "func3", 2 0, L_0x55dd1dbd6860;  1 drivers
v0x55dd1dbba090_0 .net "instr_i", 31 0, v0x55dd1dbb8f20_0;  alias, 1 drivers
v0x55dd1dbba1b0_0 .net "opcode", 6 0, L_0x55dd1dbd67c0;  1 drivers
E_0x55dd1dbb9e40 .event edge, v0x55dd1dbba1b0_0, v0x55dd1dbb80b0_0;
L_0x55dd1dbd67c0 .part v0x55dd1dbb8f20_0, 0, 7;
L_0x55dd1dbd6860 .part v0x55dd1dbb8f20_0, 12, 3;
S_0x55dd1dbba2f0 .scope module, "MEMtoWB" "MEMWB_register" 3 295, 15 2 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 3 "WB_i"
    .port_info 3 /INPUT 32 "DM_i"
    .port_info 4 /INPUT 32 "alu_ans_i"
    .port_info 5 /INPUT 5 "WBreg_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 3 "WB_o"
    .port_info 8 /OUTPUT 32 "DM_o"
    .port_info 9 /OUTPUT 32 "alu_ans_o"
    .port_info 10 /OUTPUT 5 "WBreg_o"
    .port_info 11 /OUTPUT 32 "pc_add4_o"
v0x55dd1dbba4c0_0 .net "DM_i", 31 0, L_0x55dd1dbdc9f0;  alias, 1 drivers
v0x55dd1dbba580_0 .var "DM_o", 31 0;
v0x55dd1dbba640_0 .net "WB_i", 2 0, v0x55dd1dbb47c0_0;  alias, 1 drivers
v0x55dd1dbba740_0 .var "WB_o", 2 0;
v0x55dd1dbba800_0 .net "WBreg_i", 4 0, v0x55dd1dbb49d0_0;  alias, 1 drivers
v0x55dd1dbba960_0 .var "WBreg_o", 4 0;
v0x55dd1dbbaa20_0 .net "alu_ans_i", 31 0, v0x55dd1dbb4b90_0;  alias, 1 drivers
v0x55dd1dbbab10_0 .var "alu_ans_o", 31 0;
v0x55dd1dbbabf0_0 .net "clk_i", 0 0, v0x55dd1dbc4d90_0;  alias, 1 drivers
v0x55dd1dbbadb0_0 .net "pc_add4_i", 31 0, v0x55dd1dbb4fe0_0;  alias, 1 drivers
v0x55dd1dbbae70_0 .var "pc_add4_o", 31 0;
v0x55dd1dbbaf30_0 .net "rst_i", 0 0, v0x55dd1dbc4fd0_0;  alias, 1 drivers
S_0x55dd1dbbb150 .scope module, "MUX_ALUSrc" "MUX_2to1" 3 215, 16 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55dd1dbbb350_0 .net "data0_i", 31 0, v0x55dd1dbb7d40_0;  alias, 1 drivers
v0x55dd1dbbb430_0 .net "data1_i", 31 0, v0x55dd1dbb7ec0_0;  alias, 1 drivers
v0x55dd1dbbb4f0_0 .var "data_o", 31 0;
v0x55dd1dbbb5c0_0 .net "select_i", 0 0, L_0x55dd1dbd7150;  1 drivers
E_0x55dd1dbbb2d0 .event edge, v0x55dd1dbbb5c0_0, v0x55dd1dbb5180_0, v0x55dd1dbb7ec0_0;
S_0x55dd1dbbb730 .scope module, "MUX_ALU_src1" "MUX_3to1" 3 233, 17 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55dd1dbbb990_0 .net "data0_i", 31 0, v0x55dd1dbb7b80_0;  alias, 1 drivers
v0x55dd1dbbbaa0_0 .net "data1_i", 31 0, v0x55dd1dbbcc60_0;  alias, 1 drivers
v0x55dd1dbbbb60_0 .net "data2_i", 31 0, v0x55dd1dbb4b90_0;  alias, 1 drivers
v0x55dd1dbbbc30_0 .var "data_o", 31 0;
v0x55dd1dbbbd10_0 .net "select_i", 1 0, v0x55dd1dbb5c90_0;  alias, 1 drivers
E_0x55dd1dbbb900 .event edge, v0x55dd1dbb5c90_0, v0x55dd1dbb7b80_0, v0x55dd1dbbbaa0_0, v0x55dd1dbb29a0_0;
S_0x55dd1dbbbed0 .scope module, "MUX_ALU_src2" "MUX_3to1" 3 241, 17 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55dd1dbbc130_0 .net "data0_i", 31 0, v0x55dd1dbbb4f0_0;  alias, 1 drivers
v0x55dd1dbbc240_0 .net "data1_i", 31 0, v0x55dd1dbbcc60_0;  alias, 1 drivers
v0x55dd1dbbc310_0 .net "data2_i", 31 0, v0x55dd1dbb4b90_0;  alias, 1 drivers
v0x55dd1dbbc470_0 .var "data_o", 31 0;
v0x55dd1dbbc530_0 .net "select_i", 1 0, v0x55dd1dbb5d80_0;  alias, 1 drivers
E_0x55dd1dbbc0a0 .event edge, v0x55dd1dbb5d80_0, v0x55dd1dbbb4f0_0, v0x55dd1dbbbaa0_0, v0x55dd1dbb29a0_0;
S_0x55dd1dbbc6a0 .scope module, "MUX_MemtoReg" "MUX_3to1" 3 311, 17 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55dd1dbbc980_0 .net "data0_i", 31 0, v0x55dd1dbbab10_0;  alias, 1 drivers
v0x55dd1dbbca90_0 .net "data1_i", 31 0, v0x55dd1dbba580_0;  alias, 1 drivers
v0x55dd1dbbcb60_0 .net "data2_i", 31 0, v0x55dd1dbbae70_0;  alias, 1 drivers
v0x55dd1dbbcc60_0 .var "data_o", 31 0;
v0x55dd1dbbcd50_0 .net "select_i", 1 0, L_0x55dd1dbdd170;  1 drivers
E_0x55dd1dbbc8f0 .event edge, v0x55dd1dbbcd50_0, v0x55dd1dbbab10_0, v0x55dd1dbba580_0, v0x55dd1dbbae70_0;
S_0x55dd1dbbcf00 .scope module, "MUX_PCSrc" "MUX_2to1" 3 92, 16 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55dd1dbbd260_0 .net "data0_i", 31 0, v0x55dd1dbbe830_0;  alias, 1 drivers
v0x55dd1dbbd340_0 .net "data1_i", 31 0, v0x55dd1dbaff50_0;  alias, 1 drivers
v0x55dd1dbbd410_0 .var "data_o", 31 0;
v0x55dd1dbbd4e0_0 .net "select_i", 0 0, L_0x55dd1db9cd60;  alias, 1 drivers
E_0x55dd1dbbd1e0 .event edge, v0x55dd1dbb8da0_0, v0x55dd1dbb8fe0_0, v0x55dd1dbaff50_0;
S_0x55dd1dbbd640 .scope module, "MUX_control" "MUX_2to1" 3 142, 16 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55dd1dbbd890_0 .net "data0_i", 31 0, L_0x55dd1dbd5ad0;  1 drivers
L_0x7f525151b0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd1dbbd990_0 .net "data1_i", 31 0, L_0x7f525151b0f0;  1 drivers
v0x55dd1dbbda70_0 .var "data_o", 31 0;
v0x55dd1dbbdb60_0 .net "select_i", 0 0, v0x55dd1dbb6b80_0;  alias, 1 drivers
E_0x55dd1dbbd810 .event edge, v0x55dd1dbb6b80_0, v0x55dd1dbbd890_0, v0x55dd1dbbd990_0;
S_0x55dd1dbbdcc0 .scope module, "PC" "ProgramCounter" 3 99, 18 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "PC_write"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x55dd1dbbdf10_0 .net "PC_write", 0 0, v0x55dd1dbb6ac0_0;  alias, 1 drivers
v0x55dd1dbbe000_0 .net "clk_i", 0 0, v0x55dd1dbc4d90_0;  alias, 1 drivers
v0x55dd1dbbe0a0_0 .net "pc_i", 31 0, v0x55dd1dbbd410_0;  alias, 1 drivers
v0x55dd1dbbe1a0_0 .var "pc_o", 31 0;
v0x55dd1dbbe290_0 .net "rst_i", 0 0, v0x55dd1dbc4fd0_0;  alias, 1 drivers
S_0x55dd1dbbe400 .scope module, "PC_plus_4_Adder" "Adder" 3 107, 5 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x55dd1dbbe670_0 .net "src1_i", 31 0, v0x55dd1dbbe1a0_0;  alias, 1 drivers
v0x55dd1dbbe750_0 .net "src2_i", 31 0, L_0x7f525151b018;  alias, 1 drivers
v0x55dd1dbbe830_0 .var "sum_o", 31 0;
E_0x55dd1dbbe5f0 .event edge, v0x55dd1dbb8b40_0, v0x55dd1dbbe750_0;
S_0x55dd1dbbe9a0 .scope module, "RF" "Reg_File" 3 161, 19 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
L_0x55dd1dbd5fe0 .functor BUFZ 32, L_0x55dd1dbd5db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dd1dbd6230 .functor BUFZ 32, L_0x55dd1dbd6050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd1dbbed00_0 .net "RDaddr_i", 4 0, v0x55dd1dbba960_0;  alias, 1 drivers
v0x55dd1dbbee30_0 .net "RDdata_i", 31 0, v0x55dd1dbbcc60_0;  alias, 1 drivers
v0x55dd1dbbeef0_0 .net "RSaddr_i", 4 0, L_0x55dd1dbd6330;  1 drivers
v0x55dd1dbbefb0_0 .net "RSdata_o", 31 0, L_0x55dd1dbd5fe0;  alias, 1 drivers
v0x55dd1dbbf070_0 .net "RTaddr_i", 4 0, L_0x55dd1dbd6470;  1 drivers
v0x55dd1dbbf180_0 .net "RTdata_o", 31 0, L_0x55dd1dbd6230;  alias, 1 drivers
v0x55dd1dbbf240_0 .net "RegWrite_i", 0 0, L_0x55dd1dbd6670;  1 drivers
v0x55dd1dbbf2e0 .array/s "Reg_File", 31 0, 31 0;
v0x55dd1dbbf3a0_0 .net *"_s0", 31 0, L_0x55dd1dbd5db0;  1 drivers
v0x55dd1dbbf510_0 .net *"_s10", 6 0, L_0x55dd1dbd60f0;  1 drivers
L_0x7f525151b180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dd1dbbf5f0_0 .net *"_s13", 1 0, L_0x7f525151b180;  1 drivers
v0x55dd1dbbf6d0_0 .net *"_s2", 6 0, L_0x55dd1dbd5e50;  1 drivers
L_0x7f525151b138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dd1dbbf7b0_0 .net *"_s5", 1 0, L_0x7f525151b138;  1 drivers
v0x55dd1dbbf890_0 .net *"_s8", 31 0, L_0x55dd1dbd6050;  1 drivers
v0x55dd1dbbf970_0 .net "clk_i", 0 0, v0x55dd1dbc4d90_0;  alias, 1 drivers
v0x55dd1dbbfa10_0 .net "rst_i", 0 0, v0x55dd1dbc4fd0_0;  alias, 1 drivers
E_0x55dd1dbbeca0 .event negedge, v0x55dd1dbb2a80_0;
L_0x55dd1dbd5db0 .array/port v0x55dd1dbbf2e0, L_0x55dd1dbd5e50;
L_0x55dd1dbd5e50 .concat [ 5 2 0 0], L_0x55dd1dbd6330, L_0x7f525151b138;
L_0x55dd1dbd6050 .array/port v0x55dd1dbbf2e0, L_0x55dd1dbd60f0;
L_0x55dd1dbd60f0 .concat [ 5 2 0 0], L_0x55dd1dbd6470, L_0x7f525151b180;
S_0x55dd1dbbfbd0 .scope module, "SL1" "Shift_Left_1" 3 178, 20 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x55dd1dbbfdb0_0 .net *"_s1", 30 0, L_0x55dd1dbd6900;  1 drivers
L_0x7f525151b1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dd1dbbfeb0_0 .net/2u *"_s2", 0 0, L_0x7f525151b1c8;  1 drivers
v0x55dd1dbbff90_0 .net "data_i", 31 0, v0x55dd1dbb9ec0_0;  alias, 1 drivers
v0x55dd1dbc0080_0 .net "data_o", 31 0, L_0x55dd1dbd69a0;  alias, 1 drivers
L_0x55dd1dbd6900 .part v0x55dd1dbb9ec0_0, 0, 31;
L_0x55dd1dbd69a0 .concat [ 1 31 0 0], L_0x7f525151b1c8, L_0x55dd1dbd6900;
S_0x55dd1dbc0180 .scope module, "alu" "alu" 3 255, 21 3 0, S_0x55dd1da91b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 32 "src1"
    .port_info 2 /INPUT 32 "src2"
    .port_info 3 /INPUT 4 "ALU_control"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /OUTPUT 1 "zero"
v0x55dd1dbc04a0_0 .net "ALU_control", 3 0, v0x55dd1db94100_0;  alias, 1 drivers
L_0x7f525151b210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd1dbc05b0_0 .net/2u *"_s0", 31 0, L_0x7f525151b210;  1 drivers
v0x55dd1dbc0670_0 .var "result", 31 0;
v0x55dd1dbc0770_0 .net "rst_n", 0 0, v0x55dd1dbc4fd0_0;  alias, 1 drivers
v0x55dd1dbc0810_0 .net "src1", 31 0, v0x55dd1dbbbc30_0;  alias, 1 drivers
v0x55dd1dbc0900_0 .net "src2", 31 0, v0x55dd1dbbc470_0;  alias, 1 drivers
v0x55dd1dbc09d0_0 .net "zero", 0 0, L_0x55dd1dbd7770;  alias, 1 drivers
E_0x55dd1dbc0430/0 .event edge, v0x55dd1dbb50c0_0, v0x55dd1db94100_0, v0x55dd1dbbbc30_0, v0x55dd1dbbc470_0;
E_0x55dd1dbc0430/1 .event edge, v0x55dd1dbb4ab0_0;
E_0x55dd1dbc0430 .event/or E_0x55dd1dbc0430/0, E_0x55dd1dbc0430/1;
L_0x55dd1dbd7770 .cmp/eq 32, v0x55dd1dbc0670_0, L_0x7f525151b210;
    .scope S_0x55dd1dbbcf00;
T_0 ;
    %wait E_0x55dd1dbbd1e0;
    %load/vec4 v0x55dd1dbbd4e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x55dd1dbbd260_0;
    %assign/vec4 v0x55dd1dbbd410_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55dd1dbbd340_0;
    %assign/vec4 v0x55dd1dbbd410_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55dd1dbbdcc0;
T_1 ;
    %wait E_0x55dd1dbb0300;
    %load/vec4 v0x55dd1dbbe290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbbe1a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55dd1dbbdf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55dd1dbbe0a0_0;
    %assign/vec4 v0x55dd1dbbe1a0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55dd1dbbe400;
T_2 ;
    %wait E_0x55dd1dbbe5f0;
    %load/vec4 v0x55dd1dbbe670_0;
    %load/vec4 v0x55dd1dbbe750_0;
    %add;
    %assign/vec4 v0x55dd1dbbe830_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55dd1dbb93e0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dd1dbb9960_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55dd1dbb9960_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55dd1dbb9960_0;
    %store/vec4a v0x55dd1dbb9b30, 4, 0;
    %load/vec4 v0x55dd1dbb9960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dd1dbb9960_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 13 14 "$readmemb", "test_data/CO_test_data13.txt", v0x55dd1dbb9b30 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55dd1dbb8780;
T_4 ;
    %wait E_0x55dd1dbb0300;
    %load/vec4 v0x55dd1dbb9220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb8c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb8f20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb90a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55dd1dbb8da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb8c00_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x55dd1dbb8f20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb90a0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55dd1dbb8a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55dd1dbb8b40_0;
    %assign/vec4 v0x55dd1dbb8c00_0, 0;
    %load/vec4 v0x55dd1dbb8e40_0;
    %assign/vec4 v0x55dd1dbb8f20_0, 0;
    %load/vec4 v0x55dd1dbb8fe0_0;
    %assign/vec4 v0x55dd1dbb90a0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb8c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb90a0_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55dd1dbb6360;
T_5 ;
    %wait E_0x55dd1dbb65d0;
    %load/vec4 v0x55dd1dbb6660_0;
    %load/vec4 v0x55dd1dbb6740_0;
    %load/vec4 v0x55dd1dbb6800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dd1dbb6740_0;
    %load/vec4 v0x55dd1dbb68d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd1dbb6ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd1dbb69b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd1dbb6b80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd1dbb6ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd1dbb69b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd1dbb6b80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55dd1dbbd640;
T_6 ;
    %wait E_0x55dd1dbbd810;
    %load/vec4 v0x55dd1dbbdb60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55dd1dbbd890_0;
    %assign/vec4 v0x55dd1dbbda70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55dd1dbbd990_0;
    %assign/vec4 v0x55dd1dbbda70_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55dd1dbb34b0;
T_7 ;
    %wait E_0x55dd1dbace90;
    %load/vec4 v0x55dd1dbb3ef0_0;
    %parti/s 4, 2, 3;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %assign/vec4 v0x55dd1dbb3d50_0, 0;
    %load/vec4 v0x55dd1dbb3ef0_0;
    %cmpi/e 99, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %assign/vec4 v0x55dd1dbb3960_0, 0;
    %load/vec4 v0x55dd1dbb3ef0_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %assign/vec4 v0x55dd1dbb3a00_0, 0;
    %load/vec4 v0x55dd1dbb3ef0_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %assign/vec4 v0x55dd1dbb3ac0_0, 0;
    %load/vec4 v0x55dd1dbb3ef0_0;
    %cmpi/e 35, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %assign/vec4 v0x55dd1dbb3bd0_0, 0;
    %load/vec4 v0x55dd1dbb3ef0_0;
    %parti/s 3, 4, 4;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x55dd1dbb3ef0_0;
    %parti/s 3, 4, 4;
    %cmpi/e 0, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55dd1dbb3ef0_0;
    %parti/s 3, 4, 4;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %assign/vec4 v0x55dd1dbb38a0_0, 0;
    %load/vec4 v0x55dd1dbb3ef0_0;
    %parti/s 3, 4, 4;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %load/vec4 v0x55dd1dbb3ef0_0;
    %parti/s 3, 4, 4;
    %cmpi/e 1, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_7.14, 9;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.15, 9;
T_7.14 ; End of true expr.
    %load/vec4 v0x55dd1dbb3ef0_0;
    %parti/s 3, 4, 4;
    %cmpi/e 6, 0, 3;
    %flag_mov 10, 4;
    %jmp/0 T_7.16, 10;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.17, 10;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.17, 10;
 ; End of false expr.
    %blend;
T_7.17;
    %jmp/0 T_7.15, 9;
 ; End of false expr.
    %blend;
T_7.15;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %assign/vec4 v0x55dd1dbb37a0_0, 0;
    %load/vec4 v0x55dd1dbb3ef0_0;
    %parti/s 3, 4, 4;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x55dd1dbb3ef0_0;
    %parti/s 3, 2, 3;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.18, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %assign/vec4 v0x55dd1dbb3c90_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55dd1dbbe9a0;
T_8 ;
    %wait E_0x55dd1dbbeca0;
    %load/vec4 v0x55dd1dbbfa10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55dd1dbbf240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55dd1dbbee30_0;
    %load/vec4 v0x55dd1dbbed00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55dd1dbbed00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55dd1dbbf2e0, 4;
    %load/vec4 v0x55dd1dbbed00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbbf2e0, 0, 4;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55dd1dbb9c30;
T_9 ;
    %wait E_0x55dd1dbb9e40;
    %load/vec4 v0x55dd1dbba1b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb9ec0_0, 0;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb9ec0_0, 0;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dd1dbb9ec0_0, 0;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dd1dbb9ec0_0, 0;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dd1dbb9ec0_0, 0;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dd1dbb9ec0_0, 0;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dd1dbb9ec0_0, 0;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dd1dbba090_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dd1dbb9ec0_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55dd1dbafbb0;
T_10 ;
    %wait E_0x55dd1dbac480;
    %load/vec4 v0x55dd1db9d070_0;
    %load/vec4 v0x55dd1dbafe70_0;
    %add;
    %assign/vec4 v0x55dd1dbaff50_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55dd1dbb6d60;
T_11 ;
    %wait E_0x55dd1dbb0300;
    %load/vec4 v0x55dd1dbb8430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb8190_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dd1dbb75f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dd1dbb73f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dd1dbb7250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb7b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb7d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb7ec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55dd1dbb7880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dd1dbb7770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb8340_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55dd1dbb80b0_0;
    %assign/vec4 v0x55dd1dbb8190_0, 0;
    %load/vec4 v0x55dd1dbb74e0_0;
    %assign/vec4 v0x55dd1dbb75f0_0, 0;
    %load/vec4 v0x55dd1dbb7330_0;
    %assign/vec4 v0x55dd1dbb73f0_0, 0;
    %load/vec4 v0x55dd1dbb7150_0;
    %assign/vec4 v0x55dd1dbb7250_0, 0;
    %load/vec4 v0x55dd1dbb7aa0_0;
    %assign/vec4 v0x55dd1dbb7b80_0, 0;
    %load/vec4 v0x55dd1dbb7c60_0;
    %assign/vec4 v0x55dd1dbb7d40_0, 0;
    %load/vec4 v0x55dd1dbb7e00_0;
    %assign/vec4 v0x55dd1dbb7ec0_0, 0;
    %load/vec4 v0x55dd1dbb7940_0;
    %assign/vec4 v0x55dd1dbb7880_0, 0;
    %load/vec4 v0x55dd1dbb76b0_0;
    %assign/vec4 v0x55dd1dbb7770_0, 0;
    %load/vec4 v0x55dd1dbb8280_0;
    %assign/vec4 v0x55dd1dbb8340_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55dd1dbbb150;
T_12 ;
    %wait E_0x55dd1dbbb2d0;
    %load/vec4 v0x55dd1dbbb5c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55dd1dbbb350_0;
    %assign/vec4 v0x55dd1dbbb4f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55dd1dbbb430_0;
    %assign/vec4 v0x55dd1dbbb4f0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55dd1dbb5870;
T_13 ;
    %wait E_0x55dd1dbb5b10;
    %load/vec4 v0x55dd1dbb5bf0_0;
    %load/vec4 v0x55dd1dbb42c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55dd1dbb42c0_0;
    %load/vec4 v0x55dd1dbb5e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55dd1dbb5c90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55dd1dbb6150_0;
    %load/vec4 v0x55dd1dbb6070_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55dd1dbb6070_0;
    %load/vec4 v0x55dd1dbb5e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dd1dbb42c0_0;
    %load/vec4 v0x55dd1dbb5e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55dd1dbb5c90_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dd1dbb5c90_0, 0;
T_13.3 ;
T_13.1 ;
    %load/vec4 v0x55dd1dbb5bf0_0;
    %load/vec4 v0x55dd1dbb42c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55dd1dbb42c0_0;
    %load/vec4 v0x55dd1dbb5f90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55dd1dbb5d80_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x55dd1dbb6150_0;
    %load/vec4 v0x55dd1dbb6070_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55dd1dbb6070_0;
    %load/vec4 v0x55dd1dbb5f90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dd1dbb42c0_0;
    %load/vec4 v0x55dd1dbb5f90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55dd1dbb5d80_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dd1dbb5d80_0, 0;
T_13.7 ;
T_13.5 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55dd1dbbb730;
T_14 ;
    %wait E_0x55dd1dbbb900;
    %load/vec4 v0x55dd1dbbbd10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x55dd1dbbb990_0;
    %assign/vec4 v0x55dd1dbbbc30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55dd1dbbbd10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x55dd1dbbbaa0_0;
    %assign/vec4 v0x55dd1dbbbc30_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55dd1dbbbb60_0;
    %assign/vec4 v0x55dd1dbbbc30_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55dd1dbbbed0;
T_15 ;
    %wait E_0x55dd1dbbc0a0;
    %load/vec4 v0x55dd1dbbc530_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x55dd1dbbc130_0;
    %assign/vec4 v0x55dd1dbbc470_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55dd1dbbc530_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x55dd1dbbc240_0;
    %assign/vec4 v0x55dd1dbbc470_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55dd1dbbc310_0;
    %assign/vec4 v0x55dd1dbbc470_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55dd1da8ffa0;
T_16 ;
    %wait E_0x55dd1dbac420;
    %load/vec4 v0x55dd1db61c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %jmp T_16.3;
T_16.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55dd1db54e30_0, 0;
    %jmp T_16.3;
T_16.1 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55dd1db54e30_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55dd1db54e30_0, 0;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55dd1da8ffa0;
T_17 ;
    %wait E_0x55dd1dbac3e0;
    %load/vec4 v0x55dd1dac87a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %jmp T_17.6;
T_17.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55dd1db3fdf0_0, 0;
    %jmp T_17.6;
T_17.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55dd1db3fdf0_0, 0;
    %jmp T_17.6;
T_17.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55dd1db3fdf0_0, 0;
    %jmp T_17.6;
T_17.3 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55dd1db3fdf0_0, 0;
    %jmp T_17.6;
T_17.4 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55dd1db3fdf0_0, 0;
    %jmp T_17.6;
T_17.5 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55dd1db3fdf0_0, 0;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55dd1da8ffa0;
T_18 ;
    %wait E_0x55dd1dbac2a0;
    %load/vec4 v0x55dd1db3c290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55dd1db94100_0, 0;
    %jmp T_18.5;
T_18.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55dd1db94100_0, 0;
    %jmp T_18.5;
T_18.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55dd1db94100_0, 0;
    %jmp T_18.5;
T_18.2 ;
    %load/vec4 v0x55dd1db3fdf0_0;
    %assign/vec4 v0x55dd1db94100_0, 0;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v0x55dd1db54e30_0;
    %assign/vec4 v0x55dd1db94100_0, 0;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55dd1dbc0180;
T_19 ;
    %wait E_0x55dd1dbc0430;
    %load/vec4 v0x55dd1dbc0770_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbc0670_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55dd1dbc04a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %load/vec4 v0x55dd1dbc0670_0;
    %assign/vec4 v0x55dd1dbc0670_0, 0;
    %jmp T_19.10;
T_19.2 ;
    %load/vec4 v0x55dd1dbc0810_0;
    %load/vec4 v0x55dd1dbc0900_0;
    %add;
    %assign/vec4 v0x55dd1dbc0670_0, 0;
    %jmp T_19.10;
T_19.3 ;
    %load/vec4 v0x55dd1dbc0810_0;
    %load/vec4 v0x55dd1dbc0900_0;
    %sub;
    %assign/vec4 v0x55dd1dbc0670_0, 0;
    %jmp T_19.10;
T_19.4 ;
    %load/vec4 v0x55dd1dbc0810_0;
    %load/vec4 v0x55dd1dbc0900_0;
    %and;
    %assign/vec4 v0x55dd1dbc0670_0, 0;
    %jmp T_19.10;
T_19.5 ;
    %load/vec4 v0x55dd1dbc0810_0;
    %load/vec4 v0x55dd1dbc0900_0;
    %or;
    %assign/vec4 v0x55dd1dbc0670_0, 0;
    %jmp T_19.10;
T_19.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55dd1dbc0810_0;
    %load/vec4 v0x55dd1dbc0900_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dd1dbc0670_0, 0;
    %jmp T_19.10;
T_19.7 ;
    %load/vec4 v0x55dd1dbc0810_0;
    %load/vec4 v0x55dd1dbc0900_0;
    %xor;
    %assign/vec4 v0x55dd1dbc0670_0, 0;
    %jmp T_19.10;
T_19.8 ;
    %load/vec4 v0x55dd1dbc0810_0;
    %ix/getv 4, v0x55dd1dbc0900_0;
    %shiftl 4;
    %assign/vec4 v0x55dd1dbc0670_0, 0;
    %jmp T_19.10;
T_19.10 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55dd1dbb40f0;
T_20 ;
    %wait E_0x55dd1dbb0300;
    %load/vec4 v0x55dd1dbb50c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb4e20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dd1dbb47c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dd1dbb4620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd1dbb54d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb4b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb5260_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dd1dbb49d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbb4fe0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55dd1dbb4d80_0;
    %assign/vec4 v0x55dd1dbb4e20_0, 0;
    %load/vec4 v0x55dd1dbb4700_0;
    %assign/vec4 v0x55dd1dbb47c0_0, 0;
    %load/vec4 v0x55dd1dbb4520_0;
    %assign/vec4 v0x55dd1dbb4620_0, 0;
    %load/vec4 v0x55dd1dbb5320_0;
    %assign/vec4 v0x55dd1dbb54d0_0, 0;
    %load/vec4 v0x55dd1dbb4ab0_0;
    %assign/vec4 v0x55dd1dbb4b90_0, 0;
    %load/vec4 v0x55dd1dbb5180_0;
    %assign/vec4 v0x55dd1dbb5260_0, 0;
    %load/vec4 v0x55dd1dbb48a0_0;
    %assign/vec4 v0x55dd1dbb49d0_0, 0;
    %load/vec4 v0x55dd1dbb4f00_0;
    %assign/vec4 v0x55dd1dbb4fe0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55dd1dbb0090;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dd1dbb2d00_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x55dd1dbb2d00_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55dd1dbb2d00_0;
    %store/vec4a v0x55dd1dbb0360, 4, 0;
    %load/vec4 v0x55dd1dbb2d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dd1dbb2d00_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd1dbb0360, 4, 0;
    %end;
    .thread T_21;
    .scope S_0x55dd1dbb0090;
T_22 ;
    %wait E_0x55dd1dbb0300;
    %load/vec4 v0x55dd1dbb18f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x55dd1dbb2b40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55dd1dbb29a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbb0360, 0, 4;
    %load/vec4 v0x55dd1dbb2b40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55dd1dbb29a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbb0360, 0, 4;
    %load/vec4 v0x55dd1dbb2b40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55dd1dbb29a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbb0360, 0, 4;
    %load/vec4 v0x55dd1dbb2b40_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x55dd1dbb29a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd1dbb0360, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55dd1dbba2f0;
T_23 ;
    %wait E_0x55dd1dbb0300;
    %load/vec4 v0x55dd1dbbaf30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dd1dbba740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbba580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbbab10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dd1dbba960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd1dbbae70_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55dd1dbba640_0;
    %assign/vec4 v0x55dd1dbba740_0, 0;
    %load/vec4 v0x55dd1dbba4c0_0;
    %assign/vec4 v0x55dd1dbba580_0, 0;
    %load/vec4 v0x55dd1dbbaa20_0;
    %assign/vec4 v0x55dd1dbbab10_0, 0;
    %load/vec4 v0x55dd1dbba800_0;
    %assign/vec4 v0x55dd1dbba960_0, 0;
    %load/vec4 v0x55dd1dbbadb0_0;
    %assign/vec4 v0x55dd1dbbae70_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55dd1dbbc6a0;
T_24 ;
    %wait E_0x55dd1dbbc8f0;
    %load/vec4 v0x55dd1dbbcd50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x55dd1dbbc980_0;
    %assign/vec4 v0x55dd1dbbcc60_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55dd1dbbcd50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v0x55dd1dbbca90_0;
    %assign/vec4 v0x55dd1dbbcc60_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x55dd1dbbcb60_0;
    %assign/vec4 v0x55dd1dbbcc60_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55dd1db3b160;
T_25 ;
    %delay 25000, 0;
    %load/vec4 v0x55dd1dbc4d90_0;
    %inv;
    %store/vec4 v0x55dd1dbc4d90_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55dd1db3b160;
T_26 ;
    %vpi_call 2 18 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55dd1db3b160 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x55dd1db3b160;
T_27 ;
    %vpi_func 2 24 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v0x55dd1dbc4f10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd1dbc4d90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dd1dbc4e30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd1dbc4fd0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd1dbc4fd0_0, 0, 1;
    %delay 1750000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %vpi_call 2 31 "$fclose", v0x55dd1dbc4f10_0 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x55dd1db3b160;
T_28 ;
    %wait E_0x55dd1dbb0300;
    %load/vec4 v0x55dd1dbc4e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dd1dbc4e30_0, 0, 32;
    %load/vec4 v0x55dd1dbc4e30_0;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %vpi_call 2 37 "$display", "PC = %d", v0x55dd1dbbe1a0_0 {0 0 0};
    %vpi_call 2 38 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55dd1dbb2de0_0, v0x55dd1dbb2de0_1, v0x55dd1dbb2de0_2, v0x55dd1dbb2de0_3, v0x55dd1dbb2de0_4, v0x55dd1dbb2de0_5, v0x55dd1dbb2de0_6, v0x55dd1dbb2de0_7 {0 0 0};
    %vpi_call 2 39 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55dd1dbb2de0_8, v0x55dd1dbb2de0_9, v0x55dd1dbb2de0_10, v0x55dd1dbb2de0_11, v0x55dd1dbb2de0_12, v0x55dd1dbb2de0_13, v0x55dd1dbb2de0_14, v0x55dd1dbb2de0_15 {0 0 0};
    %vpi_call 2 40 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55dd1dbb2de0_16, v0x55dd1dbb2de0_17, v0x55dd1dbb2de0_18, v0x55dd1dbb2de0_19, v0x55dd1dbb2de0_20, v0x55dd1dbb2de0_21, v0x55dd1dbb2de0_22, v0x55dd1dbb2de0_23 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55dd1dbb2de0_24, v0x55dd1dbb2de0_25, v0x55dd1dbb2de0_26, v0x55dd1dbb2de0_27, v0x55dd1dbb2de0_28, v0x55dd1dbb2de0_29, v0x55dd1dbb2de0_30, v0x55dd1dbb2de0_31 {0 0 0};
    %vpi_call 2 42 "$display", "Registers" {0 0 0};
    %vpi_call 2 43 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v0x55dd1dbbf2e0, 0>, &A<v0x55dd1dbbf2e0, 1>, &A<v0x55dd1dbbf2e0, 2>, &A<v0x55dd1dbbf2e0, 3>, &A<v0x55dd1dbbf2e0, 4>, &A<v0x55dd1dbbf2e0, 5>, &A<v0x55dd1dbbf2e0, 6>, &A<v0x55dd1dbbf2e0, 7> {0 0 0};
    %vpi_call 2 44 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v0x55dd1dbbf2e0, 8>, &A<v0x55dd1dbbf2e0, 9>, &A<v0x55dd1dbbf2e0, 10>, &A<v0x55dd1dbbf2e0, 11>, &A<v0x55dd1dbbf2e0, 12>, &A<v0x55dd1dbbf2e0, 13>, &A<v0x55dd1dbbf2e0, 14>, &A<v0x55dd1dbbf2e0, 15> {0 0 0};
    %vpi_call 2 45 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v0x55dd1dbbf2e0, 16>, &A<v0x55dd1dbbf2e0, 17>, &A<v0x55dd1dbbf2e0, 18>, &A<v0x55dd1dbbf2e0, 19>, &A<v0x55dd1dbbf2e0, 20>, &A<v0x55dd1dbbf2e0, 21>, &A<v0x55dd1dbbf2e0, 22>, &A<v0x55dd1dbbf2e0, 23> {0 0 0};
    %vpi_call 2 46 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x55dd1dbbf2e0, 24>, &A<v0x55dd1dbbf2e0, 25>, &A<v0x55dd1dbbf2e0, 26>, &A<v0x55dd1dbbf2e0, 27>, &A<v0x55dd1dbbf2e0, 28>, &A<v0x55dd1dbbf2e0, 29>, &A<v0x55dd1dbbf2e0, 30>, &A<v0x55dd1dbbf2e0, 31> {0 0 0};
    %vpi_call 2 47 "$fwrite", v0x55dd1dbc4f10_0, "PC = %d\012", v0x55dd1dbbe1a0_0 {0 0 0};
    %vpi_call 2 48 "$fwrite", v0x55dd1dbc4f10_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55dd1dbb2de0_0, v0x55dd1dbb2de0_1, v0x55dd1dbb2de0_2, v0x55dd1dbb2de0_3, v0x55dd1dbb2de0_4, v0x55dd1dbb2de0_5, v0x55dd1dbb2de0_6, v0x55dd1dbb2de0_7 {0 0 0};
    %vpi_call 2 49 "$fwrite", v0x55dd1dbc4f10_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55dd1dbb2de0_8, v0x55dd1dbb2de0_9, v0x55dd1dbb2de0_10, v0x55dd1dbb2de0_11, v0x55dd1dbb2de0_12, v0x55dd1dbb2de0_13, v0x55dd1dbb2de0_14, v0x55dd1dbb2de0_15 {0 0 0};
    %vpi_call 2 50 "$fwrite", v0x55dd1dbc4f10_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55dd1dbb2de0_16, v0x55dd1dbb2de0_17, v0x55dd1dbb2de0_18, v0x55dd1dbb2de0_19, v0x55dd1dbb2de0_20, v0x55dd1dbb2de0_21, v0x55dd1dbb2de0_22, v0x55dd1dbb2de0_23 {0 0 0};
    %vpi_call 2 51 "$fwrite", v0x55dd1dbc4f10_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55dd1dbb2de0_24, v0x55dd1dbb2de0_25, v0x55dd1dbb2de0_26, v0x55dd1dbb2de0_27, v0x55dd1dbb2de0_28, v0x55dd1dbb2de0_29, v0x55dd1dbb2de0_30, v0x55dd1dbb2de0_31 {0 0 0};
    %vpi_call 2 52 "$fwrite", v0x55dd1dbc4f10_0, "Registers\012" {0 0 0};
    %vpi_call 2 53 "$fwrite", v0x55dd1dbc4f10_0, "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", &A<v0x55dd1dbbf2e0, 0>, &A<v0x55dd1dbbf2e0, 1>, &A<v0x55dd1dbbf2e0, 2>, &A<v0x55dd1dbbf2e0, 3>, &A<v0x55dd1dbbf2e0, 4>, &A<v0x55dd1dbbf2e0, 5>, &A<v0x55dd1dbbf2e0, 6>, &A<v0x55dd1dbbf2e0, 7> {0 0 0};
    %vpi_call 2 54 "$fwrite", v0x55dd1dbc4f10_0, "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d\012", &A<v0x55dd1dbbf2e0, 8>, &A<v0x55dd1dbbf2e0, 9>, &A<v0x55dd1dbbf2e0, 10>, &A<v0x55dd1dbbf2e0, 11>, &A<v0x55dd1dbbf2e0, 12>, &A<v0x55dd1dbbf2e0, 13>, &A<v0x55dd1dbbf2e0, 14>, &A<v0x55dd1dbbf2e0, 15> {0 0 0};
    %vpi_call 2 55 "$fwrite", v0x55dd1dbc4f10_0, "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d\012", &A<v0x55dd1dbbf2e0, 16>, &A<v0x55dd1dbbf2e0, 17>, &A<v0x55dd1dbbf2e0, 18>, &A<v0x55dd1dbbf2e0, 19>, &A<v0x55dd1dbbf2e0, 20>, &A<v0x55dd1dbbf2e0, 21>, &A<v0x55dd1dbbf2e0, 22>, &A<v0x55dd1dbbf2e0, 23> {0 0 0};
    %vpi_call 2 56 "$fwrite", v0x55dd1dbc4f10_0, "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x55dd1dbbf2e0, 24>, &A<v0x55dd1dbbf2e0, 25>, &A<v0x55dd1dbbf2e0, 26>, &A<v0x55dd1dbbf2e0, 27>, &A<v0x55dd1dbbf2e0, 28>, &A<v0x55dd1dbbf2e0, 29>, &A<v0x55dd1dbbf2e0, 30>, &A<v0x55dd1dbbf2e0, 31> {0 0 0};
T_28.0 ;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "EXEMEM_register.v";
    "ForwardingUnit.v";
    "Hazard_detection.v";
    "IDEXE_register.v";
    "IFID_register.v";
    "Instr_Memory.v";
    "Imm_Gen.v";
    "MEMWB_register.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_1.v";
    "alu.v";
