[
    {
        "line": 4,
        "fullcodeline": "unsigned long pmcr = armv6_pmcr_read();"
    },
    {
        "line": 13,
        "fullcodeline": "regs = get_irq_regs();"
    },
    {
        "line": 20,
        "fullcodeline": "armv6_pmcr_write(pmcr);"
    },
    {
        "line": 22,
        "fullcodeline": "perf_sample_data_init(&data, 0);"
    },
    {
        "line": 24,
        "fullcodeline": "cpuc = &__get_cpu_var(cpu_hw_events);"
    },
    {
        "line": 56,
        "fullcodeline": "irq_work_run();"
    },
    {
        "line": 10,
        "fullcodeline": "if (!armv6_pmcr_has_overflowed(pmcr))"
    },
    {
        "line": 25,
        "fullcodeline": "for (idx = 0; idx <= armpmu->num_events; ++idx) {"
    },
    {
        "line": 39,
        "fullcodeline": "hwc = &event->hw;"
    },
    {
        "line": 40,
        "fullcodeline": "armpmu_event_update(event, hwc, idx, 1);"
    },
    {
        "line": 29,
        "fullcodeline": "if (!test_bit(idx, cpuc->active_mask))"
    },
    {
        "line": 36,
        "fullcodeline": "if (!armv6_pmcr_counter_has_overflowed(pmcr, idx))"
    },
    {
        "line": 42,
        "fullcodeline": "if (!armpmu_event_set_period(event, hwc, idx))"
    },
    {
        "line": 45,
        "fullcodeline": "if (perf_event_overflow(event, &data, regs))"
    },
    {
        "line": 46,
        "fullcodeline": "armpmu->disable(hwc, idx);"
    }
]