#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdd24d6fed0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7fdd24e124f0_0 .var "Clk", 0 0;
v0x7fdd24e12680_0 .var "Start", 0 0;
v0x7fdd24e12710_0 .var/i "counter", 31 0;
v0x7fdd24e127a0_0 .var/i "flush", 31 0;
v0x7fdd24e12830_0 .var/i "i", 31 0;
v0x7fdd24e128c0_0 .var/i "outfile", 31 0;
v0x7fdd24e12950_0 .var/i "stall", 31 0;
S_0x7fdd24d876c0 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x7fdd24d6fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "start_i"
v0x7fdd24e0f3e0_0 .net *"_s1", 3 0, L_0x7fdd24e12ca0;  1 drivers
v0x7fdd24e0f490_0 .net *"_s23", 0 0, L_0x7fdd24e15b30;  1 drivers
v0x7fdd24e0f540_0 .net *"_s25", 0 0, L_0x7fdd24e15bd0;  1 drivers
v0x7fdd24e0f600_0 .net *"_s3", 27 0, L_0x7fdd24e12dc0;  1 drivers
v0x7fdd24e0f6b0_0 .net "clk_i", 0 0, v0x7fdd24e124f0_0;  1 drivers
v0x7fdd24e0f780_0 .net "start_i", 0 0, v0x7fdd24e12680_0;  1 drivers
v0x7fdd24e0f810_0 .net "wire_add_br", 31 0, L_0x7fdd24e13f50;  1 drivers
v0x7fdd24e0f8e0_0 .net "wire_alu_ctrl", 2 0, L_0x7fdd24e16520;  1 drivers
v0x7fdd24e0f9c0_0 .net "wire_alu_op", 1 0, v0x7fdd24c01bb0_0;  1 drivers
v0x7fdd24e0faf0_0 .net "wire_alu_out", 31 0, L_0x7fdd24e16490;  1 drivers
v0x7fdd24e0fb80_0 .net "wire_alu_src", 0 0, v0x7fdd24c01c60_0;  1 drivers
v0x7fdd24e0fc10_0 .net "wire_ctrl_br", 0 0, v0x7fdd24c01d00_0;  1 drivers
v0x7fdd24e0fce0_0 .net "wire_ctrl_j", 0 0, v0x7fdd24c01da0_0;  1 drivers
v0x7fdd24e0fd70_0 .net "wire_ctrl_mr", 0 0, v0x7fdd24c01e40_0;  1 drivers
v0x7fdd24e0fe20_0 .net "wire_ctrl_mtr", 0 0, v0x7fdd24c01f80_0;  1 drivers
v0x7fdd24e0fed0_0 .net "wire_ctrl_mw", 0 0, v0x7fdd24c01ee0_0;  1 drivers
v0x7fdd24e0ff80_0 .net "wire_data1", 31 0, L_0x7fdd24e14520;  1 drivers
v0x7fdd24e10120_0 .net "wire_data2", 31 0, L_0x7fdd24e14a20;  1 drivers
v0x7fdd24e101c0_0 .net "wire_exmem_alu_out", 31 0, L_0x7fdd24e16bc0;  1 drivers
v0x7fdd24e10260_0 .net "wire_exmem_ctrl_mr", 0 0, L_0x7fdd24e16930;  1 drivers
v0x7fdd24e10330_0 .net "wire_exmem_ctrl_mw", 0 0, L_0x7fdd24e16240;  1 drivers
v0x7fdd24e103c0_0 .net "wire_exmem_data2", 31 0, L_0x7fdd24e16c60;  1 drivers
v0x7fdd24e10450_0 .net "wire_exmem_wb", 1 0, v0x7fdd24e04030_0;  1 drivers
v0x7fdd24e10520_0 .net "wire_exmem_wr_reg", 4 0, L_0x7fdd24e16ad0;  1 drivers
v0x7fdd24e105b0_0 .net "wire_flush", 0 0, L_0x7fdd24e12ad0;  1 drivers
v0x7fdd24e10680_0 .net "wire_fw_out1", 31 0, L_0x7fdd24e15ed0;  1 drivers
v0x7fdd24e10750_0 .net "wire_fw_out2", 31 0, L_0x7fdd24e16080;  1 drivers
v0x7fdd24e107e0_0 .net "wire_fw_sel1", 1 0, L_0x7fdd24e166f0;  1 drivers
v0x7fdd24e108b0_0 .net "wire_fw_sel2", 1 0, L_0x7fdd24e16780;  1 drivers
v0x7fdd24e10980_0 .net "wire_idex_ctrl_aluop", 1 0, L_0x7fdd24e15560;  1 drivers
v0x7fdd24e10a50_0 .net "wire_idex_ctrl_alusrc", 0 0, L_0x7fdd24e154f0;  1 drivers
v0x7fdd24e10b20_0 .net "wire_idex_ctrl_rd", 0 0, L_0x7fdd24e155f0;  1 drivers
v0x7fdd24e10bf0_0 .net "wire_idex_data1", 31 0, L_0x7fdd24e15740;  1 drivers
v0x7fdd24e10050_0 .net "wire_idex_data2", 31 0, L_0x7fdd24e15810;  1 drivers
v0x7fdd24e10ec0_0 .net "wire_idex_m", 1 0, v0x7fdd24e06c60_0;  1 drivers
v0x7fdd24e10f90_0 .net "wire_idex_rdaddr", 4 0, L_0x7fdd24e15ac0;  1 drivers
v0x7fdd24e11060_0 .net "wire_idex_rsaddr", 4 0, L_0x7fdd24e15960;  1 drivers
v0x7fdd24e11130_0 .net "wire_idex_rtaddr", 4 0, L_0x7fdd24e159f0;  1 drivers
v0x7fdd24e11240_0 .net "wire_idex_signext", 31 0, v0x7fdd24e06640_0;  1 drivers
v0x7fdd24e112d0_0 .net "wire_idex_wb", 1 0, L_0x7fdd24e15390;  1 drivers
v0x7fdd24e113a0_0 .net "wire_ifid_inst", 31 0, v0x7fdd24e07da0_0;  1 drivers
v0x7fdd24e11430_0 .net "wire_ifid_pc_ret", 31 0, v0x7fdd24e07d00_0;  1 drivers
v0x7fdd24e11500_0 .net "wire_ifid_stall", 0 0, L_0x7fdd24e14fb0;  1 drivers
v0x7fdd24e115d0_0 .net "wire_inst", 31 0, L_0x7fdd24e133c0;  1 drivers
v0x7fdd24e116a0_0 .net "wire_isbr", 0 0, L_0x7fdd24e129e0;  1 drivers
v0x7fdd24e11730_0 .net "wire_mem_out", 31 0, L_0x7fdd24e16cd0;  1 drivers
v0x7fdd24e11800_0 .net "wire_memwb_alu_out", 31 0, L_0x7fdd24e16f10;  1 drivers
v0x7fdd24e118d0_0 .net "wire_memwb_ctrl_mtr", 0 0, L_0x7fdd24e16dd0;  1 drivers
v0x7fdd24e119a0_0 .net "wire_memwb_ctrl_rw", 0 0, v0x7fdd24e09390_0;  1 drivers
v0x7fdd24e11a30_0 .net "wire_memwb_mem_out", 31 0, L_0x7fdd24e16e60;  1 drivers
v0x7fdd24e11b00_0 .net "wire_memwb_wr_reg", 4 0, v0x7fdd24e09250_0;  1 drivers
v0x7fdd24e11b90_0 .net "wire_mux32_alusrc", 31 0, L_0x7fdd24e16390;  1 drivers
v0x7fdd24e11c60_0 .net "wire_mux32_br", 31 0, v0x7fdd24e0a780_0;  1 drivers
v0x7fdd24e11d30_0 .net "wire_mux32_j", 31 0, L_0x7fdd24e12c30;  1 drivers
v0x7fdd24e11dc0_0 .net "wire_mux32_wbsrc", 31 0, v0x7fdd24e0ca10_0;  1 drivers
v0x7fdd24e11ed0_0 .net "wire_mux8_data_o", 7 0, v0x7fdd24e09a00_0;  1 drivers
v0x7fdd24e11f60_0 .net "wire_mux8_stall", 0 0, L_0x7fdd24e15020;  1 drivers
v0x7fdd24e11ff0_0 .net "wire_pc", 31 0, v0x7fdd24e0d330_0;  1 drivers
v0x7fdd24e12080_0 .net "wire_pc_ret", 31 0, L_0x7fdd24e12f00;  1 drivers
v0x7fdd24e12110_0 .net "wire_pc_stall", 0 0, L_0x7fdd24e14f40;  1 drivers
v0x7fdd24e121e0_0 .net "wire_reg_dst", 0 0, v0x7fdd24c02110_0;  1 drivers
v0x7fdd24e12270_0 .net "wire_reg_wr", 0 0, v0x7fdd24c021a0_0;  1 drivers
v0x7fdd24e12300_0 .net "wire_sign_ext", 31 0, v0x7fdd24e0ea70_0;  1 drivers
v0x7fdd24e12390_0 .net "wire_sll_br", 31 0, L_0x7fdd24e13e30;  1 drivers
v0x7fdd24e12460_0 .net "wire_sll_j", 31 0, L_0x7fdd24e13d50;  1 drivers
v0x7fdd24e10c80_0 .net "wire_wr_reg", 4 0, L_0x7fdd24e16400;  1 drivers
v0x7fdd24e10d50_0 .net "wire_zero", 0 0, v0x7fdd24e02e50_0;  1 drivers
L_0x7fdd24e12ca0 .part v0x7fdd24e0a780_0, 28, 4;
L_0x7fdd24e12dc0 .part L_0x7fdd24e13d50, 0, 28;
L_0x7fdd24e12e60 .concat [ 28 4 0 0], L_0x7fdd24e12dc0, L_0x7fdd24e12ca0;
L_0x7fdd24e13cb0 .part v0x7fdd24e07da0_0, 26, 6;
L_0x7fdd24e14b80 .part v0x7fdd24e07da0_0, 21, 5;
L_0x7fdd24e14c20 .part v0x7fdd24e07da0_0, 16, 5;
L_0x7fdd24e14ea0 .part v0x7fdd24e07da0_0, 0, 16;
L_0x7fdd24e150b0 .part v0x7fdd24e06c60_0, 0, 1;
LS_0x7fdd24e15220_0_0 .concat [ 1 1 1 1], v0x7fdd24c01f80_0, v0x7fdd24c01e40_0, v0x7fdd24c01ee0_0, v0x7fdd24c021a0_0;
LS_0x7fdd24e15220_0_4 .concat [ 1 2 1 0], v0x7fdd24c01c60_0, v0x7fdd24c01bb0_0, v0x7fdd24c02110_0;
L_0x7fdd24e15220 .concat [ 4 4 0 0], LS_0x7fdd24e15220_0_0, LS_0x7fdd24e15220_0_4;
L_0x7fdd24e15b30 .part v0x7fdd24e09a00_0, 0, 1;
L_0x7fdd24e15bd0 .part v0x7fdd24e09a00_0, 3, 1;
L_0x7fdd24e15d50 .concat [ 1 1 0 0], L_0x7fdd24e15bd0, L_0x7fdd24e15b30;
L_0x7fdd24e15e30 .part v0x7fdd24e09a00_0, 1, 2;
L_0x7fdd24e15f40 .part v0x7fdd24e09a00_0, 4, 4;
L_0x7fdd24e15fe0 .part v0x7fdd24e07da0_0, 21, 5;
L_0x7fdd24e16100 .part v0x7fdd24e07da0_0, 16, 5;
L_0x7fdd24e161a0 .part v0x7fdd24e07da0_0, 11, 5;
L_0x7fdd24e165b0 .part v0x7fdd24e06640_0, 0, 6;
L_0x7fdd24e167f0 .part v0x7fdd24e04030_0, 0, 1;
S_0x7fdd24d82020 .scope module, "ALU" "ALU" 3 266, 4 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
L_0x7fdd24e16490 .functor BUFZ 32, v0x7fdd24e02a30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdd24d7dc10_0 .net "ALUCtrl_i", 2 0, L_0x7fdd24e16520;  alias, 1 drivers
L_0x10e2eb200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdd24e027a0_0 .net "Zero_o", 0 0, L_0x10e2eb200;  1 drivers
v0x7fdd24e02830_0 .net "data1_i", 31 0, L_0x7fdd24e15ed0;  alias, 1 drivers
v0x7fdd24e028c0_0 .net "data2_i", 31 0, L_0x7fdd24e16390;  alias, 1 drivers
v0x7fdd24e02950_0 .net "data_o", 31 0, L_0x7fdd24e16490;  alias, 1 drivers
v0x7fdd24e02a30_0 .var "tmpdata_o", 31 0;
E_0x7fdd24d70300 .event edge, v0x7fdd24d7dc10_0, v0x7fdd24e02830_0, v0x7fdd24e028c0_0;
S_0x7fdd24e02b60 .scope module, "ALU_Control" "ALU_Control" 3 274, 5 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
L_0x7fdd24e16520 .functor BUFZ 3, v0x7fdd24c002c0_0, C4<000>, C4<000>, C4<000>;
v0x7fdd24da3de0_0 .net "ALUCtrl_o", 2 0, L_0x7fdd24e16520;  alias, 1 drivers
v0x7fdd24c00150_0 .net "ALUOp_i", 1 0, L_0x7fdd24e15560;  alias, 1 drivers
v0x7fdd24c00200_0 .net "funct_i", 5 0, L_0x7fdd24e165b0;  1 drivers
v0x7fdd24c002c0_0 .var "tmp", 2 0;
E_0x7fdd24e02d70 .event edge, v0x7fdd24c00150_0, v0x7fdd24c00200_0;
S_0x7fdd24c003c0 .scope module, "AND_Branch" "AND" 3 82, 6 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_i"
    .port_info 1 /INPUT 1 "data2_i"
    .port_info 2 /OUTPUT 1 "and_o"
L_0x7fdd24e129e0 .functor AND 1, v0x7fdd24c01d00_0, v0x7fdd24e02e50_0, C4<1>, C4<1>;
v0x7fdd24c00600_0 .net "and_o", 0 0, L_0x7fdd24e129e0;  alias, 1 drivers
v0x7fdd24c006b0_0 .net "data1_i", 0 0, v0x7fdd24c01d00_0;  alias, 1 drivers
v0x7fdd24c00750_0 .net "data2_i", 0 0, v0x7fdd24e02e50_0;  alias, 1 drivers
S_0x7fdd24c00850 .scope module, "Add_Branch" "Adder" 3 161, 7 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fdd24c00a50_0 .net "data1_i", 31 0, L_0x7fdd24e13e30;  alias, 1 drivers
v0x7fdd24c00b10_0 .net "data2_i", 31 0, v0x7fdd24e07d00_0;  alias, 1 drivers
v0x7fdd24c00bc0_0 .net "data_o", 31 0, L_0x7fdd24e13f50;  alias, 1 drivers
L_0x7fdd24e13f50 .arith/sum 32, L_0x7fdd24e13e30, v0x7fdd24e07d00_0;
S_0x7fdd24c00cd0 .scope module, "Add_PC" "Adder" 3 117, 7 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fdd24c00f10_0 .net "data1_i", 31 0, v0x7fdd24e0d330_0;  alias, 1 drivers
L_0x10e2eb008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fdd24c00fb0_0 .net "data2_i", 31 0, L_0x10e2eb008;  1 drivers
v0x7fdd24c01060_0 .net "data_o", 31 0, L_0x7fdd24e12f00;  alias, 1 drivers
L_0x7fdd24e12f00 .arith/sum 32, v0x7fdd24e0d330_0, L_0x10e2eb008;
S_0x7fdd24c01170 .scope module, "Control" "Control" 3 138, 8 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 1 "RegDst_o"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 1 "MemWrite_o"
    .port_info 6 /OUTPUT 1 "MemRead_o"
    .port_info 7 /OUTPUT 1 "MemtoReg_o"
    .port_info 8 /OUTPUT 1 "Branch_o"
    .port_info 9 /OUTPUT 1 "Jump_o"
v0x7fdd24c014b0_0 .net "ALUOp_o", 1 0, v0x7fdd24c01bb0_0;  alias, 1 drivers
v0x7fdd24c01570_0 .net "ALUSrc_o", 0 0, v0x7fdd24c01c60_0;  alias, 1 drivers
v0x7fdd24c01610_0 .net "Branch_o", 0 0, v0x7fdd24c01d00_0;  alias, 1 drivers
v0x7fdd24c016c0_0 .net "Jump_o", 0 0, v0x7fdd24c01da0_0;  alias, 1 drivers
v0x7fdd24c01750_0 .net "MemRead_o", 0 0, v0x7fdd24c01e40_0;  alias, 1 drivers
v0x7fdd24c01820_0 .net "MemWrite_o", 0 0, v0x7fdd24c01ee0_0;  alias, 1 drivers
v0x7fdd24c018c0_0 .net "MemtoReg_o", 0 0, v0x7fdd24c01f80_0;  alias, 1 drivers
v0x7fdd24c01960_0 .net "Op_i", 5 0, L_0x7fdd24e13cb0;  1 drivers
v0x7fdd24c01a10_0 .net "RegDst_o", 0 0, v0x7fdd24c02110_0;  alias, 1 drivers
v0x7fdd24c01b20_0 .net "RegWrite_o", 0 0, v0x7fdd24c021a0_0;  alias, 1 drivers
v0x7fdd24c01bb0_0 .var "tmpALUOp_o", 1 0;
v0x7fdd24c01c60_0 .var "tmpALUSrc_o", 0 0;
v0x7fdd24c01d00_0 .var "tmpBranch_o", 0 0;
v0x7fdd24c01da0_0 .var "tmpJump_o", 0 0;
v0x7fdd24c01e40_0 .var "tmpMemRead_o", 0 0;
v0x7fdd24c01ee0_0 .var "tmpMemWrite_o", 0 0;
v0x7fdd24c01f80_0 .var "tmpMemtoReg_o", 0 0;
v0x7fdd24c02110_0 .var "tmpRegDst_o", 0 0;
v0x7fdd24c021a0_0 .var "tmpRegWrite_o", 0 0;
E_0x7fdd24c01460 .event edge, v0x7fdd24c01960_0;
S_0x7fdd24c02310 .scope module, "Data_Memory" "Data_Memory" 3 306, 9 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 1 "MemRead_i"
    .port_info 5 /OUTPUT 32 "data_o"
L_0x7fdd24e16cd0 .functor BUFZ 32, v0x7fdd24c02a30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdd24c02540_0 .net "MemRead_i", 0 0, L_0x7fdd24e16930;  alias, 1 drivers
v0x7fdd24c025f0_0 .net "MemWrite_i", 0 0, L_0x7fdd24e16240;  alias, 1 drivers
v0x7fdd24c02690_0 .net "addr_i", 31 0, L_0x7fdd24e16bc0;  alias, 1 drivers
v0x7fdd24c02750_0 .net "clk_i", 0 0, v0x7fdd24e124f0_0;  alias, 1 drivers
v0x7fdd24c027f0_0 .net "data_i", 31 0, L_0x7fdd24e16c60;  alias, 1 drivers
v0x7fdd24c028e0_0 .net "data_o", 31 0, L_0x7fdd24e16cd0;  alias, 1 drivers
v0x7fdd24c02990 .array "memory", 31 0, 7 0;
v0x7fdd24c02a30_0 .var "tmpdata_o", 31 0;
E_0x7fdd24c01ad0 .event negedge, v0x7fdd24c02750_0;
E_0x7fdd24c02500 .event posedge, v0x7fdd24c02750_0;
S_0x7fdd24c02b70 .scope module, "EQUAL" "EQUAL" 3 178, 10 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 1 "eq_o"
v0x7fdd24c02d90_0 .net "data1_i", 31 0, L_0x7fdd24e14520;  alias, 1 drivers
v0x7fdd24c02e50_0 .net "data2_i", 31 0, L_0x7fdd24e14a20;  alias, 1 drivers
v0x7fdd24e02da0_0 .net "eq_o", 0 0, v0x7fdd24e02e50_0;  alias, 1 drivers
v0x7fdd24e02e50_0 .var "tmpeq_o", 0 0;
E_0x7fdd24c01aa0 .event edge, v0x7fdd24c02d90_0, v0x7fdd24c02e50_0;
S_0x7fdd24e02f30 .scope module, "EXMEM" "EX_MEM" 3 291, 11 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 2 "M_i"
    .port_info 3 /INPUT 32 "RegData_i"
    .port_info 4 /INPUT 32 "MemData_i"
    .port_info 5 /INPUT 5 "RegAddr_i"
    .port_info 6 /OUTPUT 2 "WB_o"
    .port_info 7 /OUTPUT 1 "MemRead_o"
    .port_info 8 /OUTPUT 1 "MemWrite_o"
    .port_info 9 /OUTPUT 32 "RegData_o"
    .port_info 10 /OUTPUT 32 "MemData_o"
    .port_info 11 /OUTPUT 5 "RegAddr_o"
L_0x7fdd24e16930 .functor BUFZ 1, v0x7fdd24e03cb0_0, C4<0>, C4<0>, C4<0>;
L_0x7fdd24e16240 .functor BUFZ 1, v0x7fdd24e03d50_0, C4<0>, C4<0>, C4<0>;
L_0x7fdd24e16ad0 .functor BUFZ 5, v0x7fdd24e03df0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fdd24e16bc0 .functor BUFZ 32, v0x7fdd24e03ea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdd24e16c60 .functor BUFZ 32, v0x7fdd24e03c00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdd24e032e0_0 .net "M_i", 1 0, v0x7fdd24e06c60_0;  alias, 1 drivers
v0x7fdd24e033a0_0 .net "MemData_i", 31 0, L_0x7fdd24e16080;  alias, 1 drivers
v0x7fdd24e03450_0 .net "MemData_o", 31 0, L_0x7fdd24e16c60;  alias, 1 drivers
v0x7fdd24e03520_0 .net "MemRead_o", 0 0, L_0x7fdd24e16930;  alias, 1 drivers
v0x7fdd24e035d0_0 .net "MemWrite_o", 0 0, L_0x7fdd24e16240;  alias, 1 drivers
v0x7fdd24e036a0_0 .net "RegAddr_i", 4 0, L_0x7fdd24e16400;  alias, 1 drivers
v0x7fdd24e03750_0 .net "RegAddr_o", 4 0, L_0x7fdd24e16ad0;  alias, 1 drivers
v0x7fdd24e03800_0 .net "RegData_i", 31 0, L_0x7fdd24e16490;  alias, 1 drivers
v0x7fdd24e038c0_0 .net "RegData_o", 31 0, L_0x7fdd24e16bc0;  alias, 1 drivers
v0x7fdd24e039f0_0 .net "WB_i", 1 0, L_0x7fdd24e15390;  alias, 1 drivers
v0x7fdd24e03aa0_0 .net "WB_o", 1 0, v0x7fdd24e04030_0;  alias, 1 drivers
v0x7fdd24e03b50_0 .net "clk_i", 0 0, v0x7fdd24e124f0_0;  alias, 1 drivers
v0x7fdd24e03c00_0 .var "tmpMemData_o", 31 0;
v0x7fdd24e03cb0_0 .var "tmpMemRead_o", 0 0;
v0x7fdd24e03d50_0 .var "tmpMemWrite_o", 0 0;
v0x7fdd24e03df0_0 .var "tmpRegAddr_o", 4 0;
v0x7fdd24e03ea0_0 .var "tmpRegData_o", 31 0;
v0x7fdd24e04030_0 .var "tmpWB_o", 1 0;
S_0x7fdd24e041e0 .scope module, "FWD" "FWD" 3 280, 12 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IDEX_RegRs_i"
    .port_info 1 /INPUT 5 "IDEX_RegRt_i"
    .port_info 2 /INPUT 5 "EXMEM_RegRd_i"
    .port_info 3 /INPUT 1 "EXMEM_RegWr_i"
    .port_info 4 /INPUT 5 "MEMWB_RegRd_i"
    .port_info 5 /INPUT 1 "MEMWB_RegWr_i"
    .port_info 6 /OUTPUT 2 "Fw1_o"
    .port_info 7 /OUTPUT 2 "Fw2_o"
L_0x7fdd24e166f0 .functor BUFZ 2, v0x7fdd24e049e0_0, C4<00>, C4<00>, C4<00>;
L_0x7fdd24e16780 .functor BUFZ 2, v0x7fdd24e04af0_0, C4<00>, C4<00>, C4<00>;
v0x7fdd24e04480_0 .net "EXMEM_RegRd_i", 4 0, L_0x7fdd24e16ad0;  alias, 1 drivers
v0x7fdd24e04550_0 .net "EXMEM_RegWr_i", 0 0, L_0x7fdd24e167f0;  1 drivers
v0x7fdd24e045e0_0 .net "Fw1_o", 1 0, L_0x7fdd24e166f0;  alias, 1 drivers
v0x7fdd24e04670_0 .net "Fw2_o", 1 0, L_0x7fdd24e16780;  alias, 1 drivers
v0x7fdd24e04700_0 .net "IDEX_RegRs_i", 4 0, L_0x7fdd24e15960;  alias, 1 drivers
v0x7fdd24e047e0_0 .net "IDEX_RegRt_i", 4 0, L_0x7fdd24e159f0;  alias, 1 drivers
v0x7fdd24e04890_0 .net "MEMWB_RegRd_i", 4 0, v0x7fdd24e09250_0;  alias, 1 drivers
v0x7fdd24e04940_0 .net "MEMWB_RegWr_i", 0 0, v0x7fdd24e09390_0;  alias, 1 drivers
v0x7fdd24e049e0_0 .var "tmpFw1_o", 1 0;
v0x7fdd24e04af0_0 .var "tmpFw2_o", 1 0;
E_0x7fdd24e039a0/0 .event edge, v0x7fdd24e04550_0, v0x7fdd24e03750_0, v0x7fdd24e04700_0, v0x7fdd24e04940_0;
E_0x7fdd24e039a0/1 .event edge, v0x7fdd24e04890_0, v0x7fdd24e047e0_0;
E_0x7fdd24e039a0 .event/or E_0x7fdd24e039a0/0, E_0x7fdd24e039a0/1;
S_0x7fdd24e04c20 .scope module, "HD" "HD" 3 191, 13 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /INPUT 5 "ID_EX_RegRt_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /OUTPUT 1 "PC_o"
    .port_info 4 /OUTPUT 1 "IF_ID_o"
    .port_info 5 /OUTPUT 1 "mux8_o"
L_0x7fdd24e14f40 .functor BUFZ 1, v0x7fdd24e05390_0, C4<0>, C4<0>, C4<0>;
L_0x7fdd24e14fb0 .functor BUFZ 1, v0x7fdd24e052f0_0, C4<0>, C4<0>, C4<0>;
L_0x7fdd24e15020 .functor BUFZ 1, v0x7fdd24e05430_0, C4<0>, C4<0>, C4<0>;
v0x7fdd24e04ef0_0 .net "ID_EX_RegRt_i", 4 0, L_0x7fdd24e159f0;  alias, 1 drivers
v0x7fdd24e04fc0_0 .net "IF_ID_o", 0 0, L_0x7fdd24e14fb0;  alias, 1 drivers
v0x7fdd24e05050_0 .net "MemRead_i", 0 0, L_0x7fdd24e150b0;  1 drivers
v0x7fdd24e050e0_0 .net "PC_o", 0 0, L_0x7fdd24e14f40;  alias, 1 drivers
v0x7fdd24e05170_0 .net "instr_i", 31 0, v0x7fdd24e07da0_0;  alias, 1 drivers
v0x7fdd24e05250_0 .net "mux8_o", 0 0, L_0x7fdd24e15020;  alias, 1 drivers
v0x7fdd24e052f0_0 .var "tmpIF_ID_o", 0 0;
v0x7fdd24e05390_0 .var "tmpPC_o", 0 0;
v0x7fdd24e05430_0 .var "tmpmux8_o", 0 0;
E_0x7fdd24e04e90 .event edge, v0x7fdd24e05050_0, v0x7fdd24e047e0_0, v0x7fdd24e05170_0;
S_0x7fdd24e055c0 .scope module, "IDEX" "ID_EX" 3 207, 14 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 2 "M_i"
    .port_info 3 /INPUT 4 "EX_i"
    .port_info 4 /INPUT 32 "PC_i"
    .port_info 5 /INPUT 32 "RegData1_i"
    .port_info 6 /INPUT 32 "RegData2_i"
    .port_info 7 /INPUT 32 "SignExt_i"
    .port_info 8 /INPUT 5 "RegAddrRs_i"
    .port_info 9 /INPUT 5 "RegAddrRt_i"
    .port_info 10 /INPUT 5 "RegAddrRd_i"
    .port_info 11 /OUTPUT 2 "WB_o"
    .port_info 12 /OUTPUT 2 "M_o"
    .port_info 13 /OUTPUT 1 "ALUSrc_o"
    .port_info 14 /OUTPUT 2 "ALUOp_o"
    .port_info 15 /OUTPUT 1 "RegDst_o"
    .port_info 16 /OUTPUT 32 "PC_o"
    .port_info 17 /OUTPUT 32 "RegData1_o"
    .port_info 18 /OUTPUT 32 "RegData2_o"
    .port_info 19 /OUTPUT 32 "SignExt_o"
    .port_info 20 /OUTPUT 5 "RegAddrRs_o"
    .port_info 21 /OUTPUT 5 "RegAddrRt_o"
    .port_info 22 /OUTPUT 5 "RegAddrRd_o"
L_0x7fdd24e15390 .functor BUFZ 2, v0x7fdd24e073a0_0, C4<00>, C4<00>, C4<00>;
L_0x7fdd24e154f0 .functor BUFZ 1, v0x7fdd24e06bd0_0, C4<0>, C4<0>, C4<0>;
L_0x7fdd24e15560 .functor BUFZ 2, v0x7fdd24e06b40_0, C4<00>, C4<00>, C4<00>;
L_0x7fdd24e155f0 .functor BUFZ 1, v0x7fdd24e07110_0, C4<0>, C4<0>, C4<0>;
L_0x7fdd24e156b0 .functor BUFZ 32, v0x7fdd24e06cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdd24e15740 .functor BUFZ 32, v0x7fdd24e06fb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdd24e15810 .functor BUFZ 32, v0x7fdd24e07060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdd24e15960 .functor BUFZ 5, v0x7fdd24e06e50_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fdd24e159f0 .functor BUFZ 5, v0x7fdd24e06f00_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fdd24e15ac0 .functor BUFZ 5, v0x7fdd24e06da0_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fdd24e05a60_0 .net "ALUOp_o", 1 0, L_0x7fdd24e15560;  alias, 1 drivers
v0x7fdd24e05af0_0 .net "ALUSrc_o", 0 0, L_0x7fdd24e154f0;  alias, 1 drivers
v0x7fdd24e05b90_0 .net "EX_i", 3 0, L_0x7fdd24e15f40;  1 drivers
v0x7fdd24e05c20_0 .net "M_i", 1 0, L_0x7fdd24e15e30;  1 drivers
v0x7fdd24e05cd0_0 .net "M_o", 1 0, v0x7fdd24e06c60_0;  alias, 1 drivers
o0x10e2baa48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdd24e05db0_0 .net "PC_i", 31 0, o0x10e2baa48;  0 drivers
v0x7fdd24e05e50_0 .net "PC_o", 31 0, L_0x7fdd24e156b0;  1 drivers
v0x7fdd24e05f00_0 .net "RegAddrRd_i", 4 0, L_0x7fdd24e161a0;  1 drivers
v0x7fdd24e05fb0_0 .net "RegAddrRd_o", 4 0, L_0x7fdd24e15ac0;  alias, 1 drivers
v0x7fdd24e060e0_0 .net "RegAddrRs_i", 4 0, L_0x7fdd24e15fe0;  1 drivers
v0x7fdd24e06190_0 .net "RegAddrRs_o", 4 0, L_0x7fdd24e15960;  alias, 1 drivers
v0x7fdd24e06250_0 .net "RegAddrRt_i", 4 0, L_0x7fdd24e16100;  1 drivers
v0x7fdd24e062e0_0 .net "RegAddrRt_o", 4 0, L_0x7fdd24e159f0;  alias, 1 drivers
v0x7fdd24e063b0_0 .net "RegData1_i", 31 0, L_0x7fdd24e14520;  alias, 1 drivers
v0x7fdd24e06440_0 .net "RegData1_o", 31 0, L_0x7fdd24e15740;  alias, 1 drivers
v0x7fdd24e064e0_0 .net "RegData2_i", 31 0, L_0x7fdd24e14a20;  alias, 1 drivers
v0x7fdd24e065a0_0 .net "RegData2_o", 31 0, L_0x7fdd24e15810;  alias, 1 drivers
v0x7fdd24e06740_0 .net "RegDst_o", 0 0, L_0x7fdd24e155f0;  alias, 1 drivers
v0x7fdd24e067e0_0 .net "SignExt_i", 31 0, v0x7fdd24e0ea70_0;  alias, 1 drivers
v0x7fdd24e06890_0 .net "SignExt_o", 31 0, v0x7fdd24e06640_0;  alias, 1 drivers
v0x7fdd24e06940_0 .net "WB_i", 1 0, L_0x7fdd24e15d50;  1 drivers
v0x7fdd24e069f0_0 .net "WB_o", 1 0, L_0x7fdd24e15390;  alias, 1 drivers
v0x7fdd24e06ab0_0 .net "clk_i", 0 0, v0x7fdd24e124f0_0;  alias, 1 drivers
v0x7fdd24e06b40_0 .var "tmpALUOp_o", 1 0;
v0x7fdd24e06bd0_0 .var "tmpALUSrc_o", 0 0;
v0x7fdd24e06c60_0 .var "tmpM_o", 1 0;
v0x7fdd24e06cf0_0 .var "tmpPC_o", 31 0;
v0x7fdd24e06da0_0 .var "tmpRegAddrRd_o", 4 0;
v0x7fdd24e06e50_0 .var "tmpRegAddrRs_o", 4 0;
v0x7fdd24e06f00_0 .var "tmpRegAddrRt_o", 4 0;
v0x7fdd24e06fb0_0 .var "tmpRegData1_o", 31 0;
v0x7fdd24e07060_0 .var "tmpRegData2_o", 31 0;
v0x7fdd24e07110_0 .var "tmpRegDst_o", 0 0;
v0x7fdd24e06640_0 .var "tmpSignExt_o", 31 0;
v0x7fdd24e073a0_0 .var "tmpWB_o", 1 0;
S_0x7fdd24e07640 .scope module, "IFID" "IF_ID" 3 128, 15 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "Stall_i"
    .port_info 2 /INPUT 32 "PC_i"
    .port_info 3 /INPUT 32 "instruction_i"
    .port_info 4 /INPUT 1 "Flush_i"
    .port_info 5 /OUTPUT 32 "PC_o"
    .port_info 6 /OUTPUT 32 "instruction_o"
v0x7fdd24e078e0_0 .net "Flush_i", 0 0, L_0x7fdd24e12ad0;  alias, 1 drivers
v0x7fdd24e07970_0 .net "PC_i", 31 0, L_0x7fdd24e12f00;  alias, 1 drivers
v0x7fdd24e05790_0 .net "PC_o", 31 0, v0x7fdd24e07d00_0;  alias, 1 drivers
v0x7fdd24e07a50_0 .net "Stall_i", 0 0, L_0x7fdd24e14fb0;  alias, 1 drivers
v0x7fdd24e07b00_0 .net "clk_i", 0 0, v0x7fdd24e124f0_0;  alias, 1 drivers
v0x7fdd24e07bd0_0 .net "instruction_i", 31 0, L_0x7fdd24e133c0;  alias, 1 drivers
v0x7fdd24e07c60_0 .net "instruction_o", 31 0, v0x7fdd24e07da0_0;  alias, 1 drivers
v0x7fdd24e07d00_0 .var "tmpPC_o", 31 0;
v0x7fdd24e07da0_0 .var "tmpinstruction_o", 31 0;
S_0x7fdd24e07f40 .scope module, "Instruction_Memory" "Instruction_Memory" 3 123, 16 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fdd24e133c0 .functor BUFZ 32, L_0x7fdd24e13100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdd24e08130_0 .net *"_s0", 31 0, L_0x7fdd24e13100;  1 drivers
v0x7fdd24e081f0_0 .net *"_s2", 31 0, L_0x7fdd24e13240;  1 drivers
v0x7fdd24e08290_0 .net *"_s4", 29 0, L_0x7fdd24e131a0;  1 drivers
L_0x10e2eb050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdd24e08320_0 .net *"_s6", 1 0, L_0x10e2eb050;  1 drivers
v0x7fdd24e083d0_0 .net "addr_i", 31 0, v0x7fdd24e0d330_0;  alias, 1 drivers
v0x7fdd24e084b0_0 .net "instr_o", 31 0, L_0x7fdd24e133c0;  alias, 1 drivers
v0x7fdd24e08570 .array "memory", 255 0, 31 0;
L_0x7fdd24e13100 .array/port v0x7fdd24e08570, L_0x7fdd24e13240;
L_0x7fdd24e131a0 .part v0x7fdd24e0d330_0, 2, 30;
L_0x7fdd24e13240 .concat [ 30 2 0 0], L_0x7fdd24e131a0, L_0x10e2eb050;
S_0x7fdd24e08630 .scope module, "MEMWB" "MEM_WB" 3 315, 17 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 32 "MemData_i"
    .port_info 3 /INPUT 32 "RegData_i"
    .port_info 4 /INPUT 5 "RegAddr_i"
    .port_info 5 /OUTPUT 1 "RegWrite_o"
    .port_info 6 /OUTPUT 1 "MemtoReg_o"
    .port_info 7 /OUTPUT 32 "MemData_o"
    .port_info 8 /OUTPUT 32 "RegData_o"
    .port_info 9 /OUTPUT 5 "RegAddr_o"
L_0x7fdd24e16dd0 .functor BUFZ 1, v0x7fdd24e091c0_0, C4<0>, C4<0>, C4<0>;
L_0x7fdd24e16e60 .functor BUFZ 32, v0x7fdd24e09130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdd24e16f10 .functor BUFZ 32, v0x7fdd24e092e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdd24e08920_0 .net "MemData_i", 31 0, L_0x7fdd24e16cd0;  alias, 1 drivers
v0x7fdd24e089e0_0 .net "MemData_o", 31 0, L_0x7fdd24e16e60;  alias, 1 drivers
v0x7fdd24e08a90_0 .net "MemtoReg_o", 0 0, L_0x7fdd24e16dd0;  alias, 1 drivers
v0x7fdd24e08b40_0 .net "RegAddr_i", 4 0, L_0x7fdd24e16ad0;  alias, 1 drivers
v0x7fdd24e08c20_0 .net "RegAddr_o", 4 0, v0x7fdd24e09250_0;  alias, 1 drivers
v0x7fdd24e08cf0_0 .net "RegData_i", 31 0, L_0x7fdd24e16bc0;  alias, 1 drivers
v0x7fdd24e08dc0_0 .net "RegData_o", 31 0, L_0x7fdd24e16f10;  alias, 1 drivers
v0x7fdd24e08e60_0 .net "RegWrite_o", 0 0, v0x7fdd24e09390_0;  alias, 1 drivers
v0x7fdd24e08ef0_0 .net "WB_i", 1 0, v0x7fdd24e04030_0;  alias, 1 drivers
v0x7fdd24e09020_0 .net "clk_i", 0 0, v0x7fdd24e124f0_0;  alias, 1 drivers
v0x7fdd24e09130_0 .var "tmpMemData_o", 31 0;
v0x7fdd24e091c0_0 .var "tmpMemtoReg_o", 0 0;
v0x7fdd24e09250_0 .var "tmpRegAddr_o", 4 0;
v0x7fdd24e092e0_0 .var "tmpRegData_o", 31 0;
v0x7fdd24e09390_0 .var "tmpRegWrite_o", 0 0;
S_0x7fdd24e09520 .scope module, "MUX8" "MUX8" 3 200, 18 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1_i"
    .port_info 1 /INPUT 8 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 8 "data_o"
v0x7fdd24e09730_0 .net "data1_i", 7 0, L_0x7fdd24e15220;  1 drivers
L_0x10e2eb1b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd24e097e0_0 .net "data2_i", 7 0, L_0x10e2eb1b8;  1 drivers
v0x7fdd24e09890_0 .net "data_o", 7 0, v0x7fdd24e09a00_0;  alias, 1 drivers
v0x7fdd24e09950_0 .net "select_i", 0 0, L_0x7fdd24e15020;  alias, 1 drivers
v0x7fdd24e09a00_0 .var "tmpdata_o", 7 0;
E_0x7fdd24e096e0 .event edge, v0x7fdd24e05250_0, v0x7fdd24e097e0_0, v0x7fdd24e09730_0;
S_0x7fdd24e09b20 .scope module, "MUX_ALUSrc" "MUX32" 3 252, 19 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7fdd24e16390 .functor BUFZ 32, v0x7fdd24e0a110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdd24e09e90_0 .net "data1_i", 31 0, L_0x7fdd24e16080;  alias, 1 drivers
v0x7fdd24e09f60_0 .net "data2_i", 31 0, v0x7fdd24e06640_0;  alias, 1 drivers
v0x7fdd24e09ff0_0 .net "data_o", 31 0, L_0x7fdd24e16390;  alias, 1 drivers
v0x7fdd24e0a080_0 .net "select_i", 0 0, L_0x7fdd24e154f0;  alias, 1 drivers
v0x7fdd24e0a110_0 .var "tmpdata_o", 31 0;
E_0x7fdd24e09e30 .event edge, v0x7fdd24e05af0_0, v0x7fdd24e06890_0, v0x7fdd24e033a0_0;
S_0x7fdd24e0a210 .scope module, "MUX_Branch" "MUX32" 3 94, 19 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fdd24e0a480_0 .net "data1_i", 31 0, L_0x7fdd24e12f00;  alias, 1 drivers
v0x7fdd24e0a570_0 .net "data2_i", 31 0, L_0x7fdd24e13f50;  alias, 1 drivers
v0x7fdd24e0a610_0 .net "data_o", 31 0, v0x7fdd24e0a780_0;  alias, 1 drivers
v0x7fdd24e0a6d0_0 .net "select_i", 0 0, L_0x7fdd24e129e0;  alias, 1 drivers
v0x7fdd24e0a780_0 .var "tmpdata_o", 31 0;
E_0x7fdd24e0a420 .event edge, v0x7fdd24c00600_0, v0x7fdd24c00bc0_0, v0x7fdd24c01060_0;
S_0x7fdd24e0a8b0 .scope module, "MUX_FW1" "MUX32_3" 3 236, 20 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
L_0x7fdd24e15ed0 .functor BUFZ 32, v0x7fdd24e0af00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdd24e0ab50_0 .net "data1_i", 31 0, L_0x7fdd24e15740;  alias, 1 drivers
v0x7fdd24e0ac20_0 .net "data2_i", 31 0, v0x7fdd24e0ca10_0;  alias, 1 drivers
v0x7fdd24e0acc0_0 .net "data3_i", 31 0, L_0x7fdd24e16bc0;  alias, 1 drivers
v0x7fdd24e0ad70_0 .net "data_o", 31 0, L_0x7fdd24e15ed0;  alias, 1 drivers
v0x7fdd24e0ae30_0 .net "select_i", 1 0, L_0x7fdd24e166f0;  alias, 1 drivers
v0x7fdd24e0af00_0 .var "tmpdata_o", 31 0;
E_0x7fdd24e0ab10 .event edge, v0x7fdd24e045e0_0, v0x7fdd24e06440_0, v0x7fdd24e0ac20_0, v0x7fdd24c02690_0;
S_0x7fdd24e0b020 .scope module, "MUX_FW2" "MUX32_3" 3 244, 20 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
L_0x7fdd24e16080 .functor BUFZ 32, v0x7fdd24e0b6c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdd24e0b2b0_0 .net "data1_i", 31 0, L_0x7fdd24e15810;  alias, 1 drivers
v0x7fdd24e0b380_0 .net "data2_i", 31 0, v0x7fdd24e0ca10_0;  alias, 1 drivers
v0x7fdd24e0b430_0 .net "data3_i", 31 0, L_0x7fdd24e16bc0;  alias, 1 drivers
v0x7fdd24e0b560_0 .net "data_o", 31 0, L_0x7fdd24e16080;  alias, 1 drivers
v0x7fdd24e0b5f0_0 .net "select_i", 1 0, L_0x7fdd24e16780;  alias, 1 drivers
v0x7fdd24e0b6c0_0 .var "tmpdata_o", 31 0;
E_0x7fdd24e0b250 .event edge, v0x7fdd24e04670_0, v0x7fdd24e065a0_0, v0x7fdd24e0ac20_0, v0x7fdd24c02690_0;
S_0x7fdd24e0b7d0 .scope module, "MUX_Jump" "MUX32" 3 101, 19 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7fdd24e12c30 .functor BUFZ 32, v0x7fdd24e0bd10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdd24e0ba30_0 .net "data1_i", 31 0, v0x7fdd24e0a780_0;  alias, 1 drivers
v0x7fdd24e0bb00_0 .net "data2_i", 31 0, L_0x7fdd24e12e60;  1 drivers
v0x7fdd24e0bba0_0 .net "data_o", 31 0, L_0x7fdd24e12c30;  alias, 1 drivers
v0x7fdd24e0bc60_0 .net "select_i", 0 0, v0x7fdd24c01da0_0;  alias, 1 drivers
v0x7fdd24e0bd10_0 .var "tmpdata_o", 31 0;
E_0x7fdd24e0aa60 .event edge, v0x7fdd24c016c0_0, v0x7fdd24e0bb00_0, v0x7fdd24e0a610_0;
S_0x7fdd24e0be40 .scope module, "MUX_RegDst" "MUX5" 3 259, 21 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
L_0x7fdd24e16400 .functor BUFZ 5, v0x7fdd24e0c3a0_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fdd24e0c0b0_0 .net "data1_i", 4 0, L_0x7fdd24e159f0;  alias, 1 drivers
v0x7fdd24e0c160_0 .net "data2_i", 4 0, L_0x7fdd24e15ac0;  alias, 1 drivers
v0x7fdd24e0c220_0 .net "data_o", 4 0, L_0x7fdd24e16400;  alias, 1 drivers
v0x7fdd24e0c2f0_0 .net "select_i", 0 0, L_0x7fdd24e155f0;  alias, 1 drivers
v0x7fdd24e0c3a0_0 .var "tmpdata_o", 4 0;
E_0x7fdd24e0c050 .event edge, v0x7fdd24e06740_0, v0x7fdd24e05fb0_0, v0x7fdd24e047e0_0;
S_0x7fdd24e0c4a0 .scope module, "MUX_WBSrc" "MUX32" 3 328, 19 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fdd24e0c710_0 .net "data1_i", 31 0, L_0x7fdd24e16f10;  alias, 1 drivers
v0x7fdd24e0c7e0_0 .net "data2_i", 31 0, L_0x7fdd24e16e60;  alias, 1 drivers
v0x7fdd24e0c890_0 .net "data_o", 31 0, v0x7fdd24e0ca10_0;  alias, 1 drivers
v0x7fdd24e0c980_0 .net "select_i", 0 0, L_0x7fdd24e16dd0;  alias, 1 drivers
v0x7fdd24e0ca10_0 .var "tmpdata_o", 31 0;
E_0x7fdd24e0c6b0 .event edge, v0x7fdd24e08a90_0, v0x7fdd24e089e0_0, v0x7fdd24e08dc0_0;
S_0x7fdd24e0cb20 .scope module, "OR_Flush" "OR" 3 88, 22 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_i"
    .port_info 1 /INPUT 1 "data2_i"
    .port_info 2 /OUTPUT 1 "or_o"
L_0x7fdd24e12ad0 .functor OR 1, v0x7fdd24c01da0_0, L_0x7fdd24e129e0, C4<0>, C4<0>;
v0x7fdd24e0cd20_0 .net "data1_i", 0 0, v0x7fdd24c01da0_0;  alias, 1 drivers
v0x7fdd24e0ce00_0 .net "data2_i", 0 0, L_0x7fdd24e129e0;  alias, 1 drivers
v0x7fdd24e0cee0_0 .net "or_o", 0 0, L_0x7fdd24e12ad0;  alias, 1 drivers
S_0x7fdd24e0cf90 .scope module, "PC" "PC" 3 108, 23 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "start_i"
    .port_info 2 /INPUT 1 "stall_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x7fdd24e0d1f0_0 .net "clk_i", 0 0, v0x7fdd24e124f0_0;  alias, 1 drivers
v0x7fdd24e0d290_0 .net "pc_i", 31 0, L_0x7fdd24e12c30;  alias, 1 drivers
v0x7fdd24e0d330_0 .var "pc_o", 31 0;
v0x7fdd24e0d420_0 .net "stall_i", 0 0, L_0x7fdd24e14f40;  alias, 1 drivers
v0x7fdd24e0d4b0_0 .net "start_i", 0 0, v0x7fdd24e12680_0;  alias, 1 drivers
S_0x7fdd24e0d5f0 .scope module, "Registers" "Registers" 3 167, 24 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7fdd24e14270 .functor AND 1, v0x7fdd24e09390_0, L_0x7fdd24e14150, C4<1>, C4<1>;
L_0x7fdd24e14710 .functor AND 1, v0x7fdd24e09390_0, L_0x7fdd24e14640, C4<1>, C4<1>;
v0x7fdd24e0d8a0_0 .net "RDaddr_i", 4 0, v0x7fdd24e09250_0;  alias, 1 drivers
v0x7fdd24e0d970_0 .net "RDdata_i", 31 0, v0x7fdd24e0ca10_0;  alias, 1 drivers
v0x7fdd24e0da00_0 .net "RSaddr_i", 4 0, L_0x7fdd24e14b80;  1 drivers
v0x7fdd24e0da90_0 .net "RSdata_o", 31 0, L_0x7fdd24e14520;  alias, 1 drivers
v0x7fdd24e0db60_0 .net "RTaddr_i", 4 0, L_0x7fdd24e14c20;  1 drivers
v0x7fdd24e0dc30_0 .net "RTdata_o", 31 0, L_0x7fdd24e14a20;  alias, 1 drivers
v0x7fdd24e0dd10_0 .net "RegWrite_i", 0 0, v0x7fdd24e09390_0;  alias, 1 drivers
v0x7fdd24e0dde0_0 .net *"_s0", 0 0, L_0x7fdd24e14150;  1 drivers
v0x7fdd24e0de70_0 .net *"_s12", 0 0, L_0x7fdd24e14640;  1 drivers
v0x7fdd24e0df80_0 .net *"_s14", 0 0, L_0x7fdd24e14710;  1 drivers
v0x7fdd24e0e010_0 .net *"_s16", 31 0, L_0x7fdd24e147c0;  1 drivers
v0x7fdd24e0e0a0_0 .net *"_s18", 6 0, L_0x7fdd24e14860;  1 drivers
v0x7fdd24e0e140_0 .net *"_s2", 0 0, L_0x7fdd24e14270;  1 drivers
L_0x10e2eb170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdd24e0e1e0_0 .net *"_s21", 1 0, L_0x10e2eb170;  1 drivers
v0x7fdd24e0e290_0 .net *"_s4", 31 0, L_0x7fdd24e14360;  1 drivers
v0x7fdd24e0e340_0 .net *"_s6", 6 0, L_0x7fdd24e14400;  1 drivers
L_0x10e2eb128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdd24e0e3f0_0 .net *"_s9", 1 0, L_0x10e2eb128;  1 drivers
v0x7fdd24e0e580_0 .net "clk_i", 0 0, v0x7fdd24e124f0_0;  alias, 1 drivers
v0x7fdd24e0e610 .array "register", 31 0, 31 0;
L_0x7fdd24e14150 .cmp/eq 5, L_0x7fdd24e14b80, v0x7fdd24e09250_0;
L_0x7fdd24e14360 .array/port v0x7fdd24e0e610, L_0x7fdd24e14400;
L_0x7fdd24e14400 .concat [ 5 2 0 0], L_0x7fdd24e14b80, L_0x10e2eb128;
L_0x7fdd24e14520 .functor MUXZ 32, L_0x7fdd24e14360, v0x7fdd24e0ca10_0, L_0x7fdd24e14270, C4<>;
L_0x7fdd24e14640 .cmp/eq 5, L_0x7fdd24e14c20, v0x7fdd24e09250_0;
L_0x7fdd24e147c0 .array/port v0x7fdd24e0e610, L_0x7fdd24e14860;
L_0x7fdd24e14860 .concat [ 5 2 0 0], L_0x7fdd24e14c20, L_0x10e2eb170;
L_0x7fdd24e14a20 .functor MUXZ 32, L_0x7fdd24e147c0, v0x7fdd24e0ca10_0, L_0x7fdd24e14710, C4<>;
S_0x7fdd24e0e750 .scope module, "Sign_Extend" "Sign_Extend" 3 184, 25 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fdd24e0e910_0 .net "data_i", 15 0, L_0x7fdd24e14ea0;  1 drivers
v0x7fdd24e0e9d0_0 .net "data_o", 31 0, v0x7fdd24e0ea70_0;  alias, 1 drivers
v0x7fdd24e0ea70_0 .var "tmpdata_o", 31 0;
E_0x7fdd24e0e8e0 .event edge, v0x7fdd24e0e910_0;
S_0x7fdd24e0eb30 .scope module, "Sll_Branch" "Shift_Left" 3 156, 26 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
L_0x10e2eb0e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fdd24e0ed10_0 .net/2u *"_s0", 31 0, L_0x10e2eb0e0;  1 drivers
v0x7fdd24e0edd0_0 .net "data_i", 31 0, v0x7fdd24e0ea70_0;  alias, 1 drivers
v0x7fdd24e0eeb0_0 .net "data_o", 31 0, L_0x7fdd24e13e30;  alias, 1 drivers
L_0x7fdd24e13e30 .arith/mult 32, v0x7fdd24e0ea70_0, L_0x10e2eb0e0;
S_0x7fdd24e0ef90 .scope module, "Sll_Jump" "Shift_Left" 3 151, 26 1 0, S_0x7fdd24d876c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
L_0x10e2eb098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fdd24e0f170_0 .net/2u *"_s0", 31 0, L_0x10e2eb098;  1 drivers
v0x7fdd24e0f230_0 .net "data_i", 31 0, v0x7fdd24e07da0_0;  alias, 1 drivers
v0x7fdd24e0f310_0 .net "data_o", 31 0, L_0x7fdd24e13d50;  alias, 1 drivers
L_0x7fdd24e13d50 .arith/mult 32, v0x7fdd24e07da0_0, L_0x10e2eb098;
    .scope S_0x7fdd24e0a210;
T_0 ;
    %wait E_0x7fdd24e0a420;
    %load/vec4 v0x7fdd24e0a6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fdd24e0a570_0;
    %store/vec4 v0x7fdd24e0a780_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fdd24e0a480_0;
    %store/vec4 v0x7fdd24e0a780_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fdd24e0b7d0;
T_1 ;
    %wait E_0x7fdd24e0aa60;
    %load/vec4 v0x7fdd24e0bc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fdd24e0bb00_0;
    %store/vec4 v0x7fdd24e0bd10_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fdd24e0ba30_0;
    %store/vec4 v0x7fdd24e0bd10_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fdd24e0cf90;
T_2 ;
    %wait E_0x7fdd24c02500;
    %load/vec4 v0x7fdd24e0d4b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdd24e0d330_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fdd24e0d4b0_0;
    %load/vec4 v0x7fdd24e0d420_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fdd24e0d290_0;
    %assign/vec4 v0x7fdd24e0d330_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fdd24e0d330_0;
    %assign/vec4 v0x7fdd24e0d330_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fdd24e07640;
T_3 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e07d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e07da0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7fdd24e07640;
T_4 ;
    %wait E_0x7fdd24c02500;
    %load/vec4 v0x7fdd24e07a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fdd24e05790_0;
    %assign/vec4 v0x7fdd24e07d00_0, 0;
    %load/vec4 v0x7fdd24e07c60_0;
    %assign/vec4 v0x7fdd24e07da0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fdd24e078e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdd24e07d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdd24e07da0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fdd24e07970_0;
    %assign/vec4 v0x7fdd24e07d00_0, 0;
    %load/vec4 v0x7fdd24e07bd0_0;
    %assign/vec4 v0x7fdd24e07da0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fdd24c01170;
T_5 ;
    %wait E_0x7fdd24c01460;
    %load/vec4 v0x7fdd24c01960_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c02110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdd24c01bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24c01c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24c021a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01da0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fdd24c01960_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24c02110_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdd24c01bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24c021a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01da0_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fdd24c01960_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c02110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdd24c01bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24c01c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24c021a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24c01e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24c01f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01da0_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fdd24c01960_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c02110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdd24c01bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24c01c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c021a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24c01ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24c01f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01da0_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7fdd24c01960_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c02110_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdd24c01bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c021a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24c01d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01da0_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x7fdd24c01960_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c02110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdd24c01bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c021a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24c01da0_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c02110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdd24c01bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c021a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24c01da0_0, 0, 1;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fdd24e0d5f0;
T_6 ;
    %wait E_0x7fdd24c02500;
    %load/vec4 v0x7fdd24e0dd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fdd24e0d970_0;
    %load/vec4 v0x7fdd24e0d8a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdd24e0e610, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fdd24c02b70;
T_7 ;
    %wait E_0x7fdd24c01aa0;
    %load/vec4 v0x7fdd24c02d90_0;
    %load/vec4 v0x7fdd24c02e50_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24e02e50_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24e02e50_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fdd24e0e750;
T_8 ;
    %wait E_0x7fdd24e0e8e0;
    %load/vec4 v0x7fdd24e0e910_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdd24e0ea70_0, 4, 16;
    %load/vec4 v0x7fdd24e0e910_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 255, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdd24e0ea70_0, 4, 16;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdd24e0ea70_0, 4, 16;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fdd24e04c20;
T_9 ;
    %wait E_0x7fdd24e04e90;
    %load/vec4 v0x7fdd24e05050_0;
    %load/vec4 v0x7fdd24e04ef0_0;
    %load/vec4 v0x7fdd24e05170_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdd24e04ef0_0;
    %load/vec4 v0x7fdd24e05170_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24e05390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24e052f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24e05430_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24e05390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24e052f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24e05430_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fdd24e09520;
T_10 ;
    %wait E_0x7fdd24e096e0;
    %load/vec4 v0x7fdd24e09950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fdd24e097e0_0;
    %store/vec4 v0x7fdd24e09a00_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fdd24e09730_0;
    %store/vec4 v0x7fdd24e09a00_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fdd24e055c0;
T_11 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdd24e073a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdd24e06c60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24e06bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdd24e06b40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24e07110_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e06cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e06fb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e07060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e06640_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdd24e06e50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdd24e06f00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdd24e06da0_0, 0, 5;
    %end;
    .thread T_11;
    .scope S_0x7fdd24e055c0;
T_12 ;
    %wait E_0x7fdd24c02500;
    %load/vec4 v0x7fdd24e06940_0;
    %assign/vec4 v0x7fdd24e073a0_0, 0;
    %load/vec4 v0x7fdd24e05c20_0;
    %assign/vec4 v0x7fdd24e06c60_0, 0;
    %load/vec4 v0x7fdd24e05b90_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fdd24e06bd0_0, 0;
    %load/vec4 v0x7fdd24e05b90_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x7fdd24e06b40_0, 0;
    %load/vec4 v0x7fdd24e05b90_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7fdd24e07110_0, 0;
    %load/vec4 v0x7fdd24e05db0_0;
    %assign/vec4 v0x7fdd24e06cf0_0, 0;
    %load/vec4 v0x7fdd24e063b0_0;
    %assign/vec4 v0x7fdd24e06fb0_0, 0;
    %load/vec4 v0x7fdd24e064e0_0;
    %assign/vec4 v0x7fdd24e07060_0, 0;
    %load/vec4 v0x7fdd24e067e0_0;
    %assign/vec4 v0x7fdd24e06640_0, 0;
    %load/vec4 v0x7fdd24e060e0_0;
    %assign/vec4 v0x7fdd24e06e50_0, 0;
    %load/vec4 v0x7fdd24e06250_0;
    %assign/vec4 v0x7fdd24e06f00_0, 0;
    %load/vec4 v0x7fdd24e05f00_0;
    %assign/vec4 v0x7fdd24e06da0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fdd24e0a8b0;
T_13 ;
    %wait E_0x7fdd24e0ab10;
    %load/vec4 v0x7fdd24e0ae30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fdd24e0ab50_0;
    %store/vec4 v0x7fdd24e0af00_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fdd24e0ae30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x7fdd24e0ac20_0;
    %store/vec4 v0x7fdd24e0af00_0, 0, 32;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7fdd24e0acc0_0;
    %store/vec4 v0x7fdd24e0af00_0, 0, 32;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fdd24e0b020;
T_14 ;
    %wait E_0x7fdd24e0b250;
    %load/vec4 v0x7fdd24e0b5f0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7fdd24e0b2b0_0;
    %store/vec4 v0x7fdd24e0b6c0_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fdd24e0b5f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7fdd24e0b380_0;
    %store/vec4 v0x7fdd24e0b6c0_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7fdd24e0b430_0;
    %store/vec4 v0x7fdd24e0b6c0_0, 0, 32;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fdd24e09b20;
T_15 ;
    %wait E_0x7fdd24e09e30;
    %load/vec4 v0x7fdd24e0a080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fdd24e09f60_0;
    %store/vec4 v0x7fdd24e0a110_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fdd24e09e90_0;
    %store/vec4 v0x7fdd24e0a110_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fdd24e0be40;
T_16 ;
    %wait E_0x7fdd24e0c050;
    %load/vec4 v0x7fdd24e0c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x7fdd24e0c160_0;
    %store/vec4 v0x7fdd24e0c3a0_0, 0, 5;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fdd24e0c0b0_0;
    %store/vec4 v0x7fdd24e0c3a0_0, 0, 5;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fdd24d82020;
T_17 ;
    %wait E_0x7fdd24d70300;
    %load/vec4 v0x7fdd24d7dc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %jmp T_17.5;
T_17.0 ;
    %load/vec4 v0x7fdd24e02830_0;
    %load/vec4 v0x7fdd24e028c0_0;
    %add;
    %store/vec4 v0x7fdd24e02a30_0, 0, 32;
    %jmp T_17.5;
T_17.1 ;
    %load/vec4 v0x7fdd24e02830_0;
    %load/vec4 v0x7fdd24e028c0_0;
    %sub;
    %store/vec4 v0x7fdd24e02a30_0, 0, 32;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v0x7fdd24e02830_0;
    %load/vec4 v0x7fdd24e028c0_0;
    %and;
    %store/vec4 v0x7fdd24e02a30_0, 0, 32;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v0x7fdd24e02830_0;
    %load/vec4 v0x7fdd24e028c0_0;
    %or;
    %store/vec4 v0x7fdd24e02a30_0, 0, 32;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x7fdd24e02830_0;
    %load/vec4 v0x7fdd24e028c0_0;
    %mul;
    %store/vec4 v0x7fdd24e02a30_0, 0, 32;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fdd24e02b60;
T_18 ;
    %wait E_0x7fdd24e02d70;
    %load/vec4 v0x7fdd24c00150_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdd24c002c0_0, 0, 3;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fdd24c00150_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdd24c002c0_0, 0, 3;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x7fdd24c00150_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0x7fdd24c00200_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %jmp T_18.11;
T_18.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdd24c002c0_0, 0, 3;
    %jmp T_18.11;
T_18.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdd24c002c0_0, 0, 3;
    %jmp T_18.11;
T_18.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdd24c002c0_0, 0, 3;
    %jmp T_18.11;
T_18.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdd24c002c0_0, 0, 3;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fdd24c002c0_0, 0, 3;
    %jmp T_18.11;
T_18.11 ;
    %pop/vec4 1;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fdd24e041e0;
T_19 ;
    %wait E_0x7fdd24e039a0;
    %load/vec4 v0x7fdd24e04550_0;
    %load/vec4 v0x7fdd24e04480_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fdd24e04700_0;
    %load/vec4 v0x7fdd24e04480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdd24e049e0_0, 0, 2;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fdd24e04940_0;
    %load/vec4 v0x7fdd24e04890_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fdd24e04700_0;
    %load/vec4 v0x7fdd24e04890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdd24e049e0_0, 0, 2;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdd24e049e0_0, 0, 2;
T_19.3 ;
T_19.1 ;
    %load/vec4 v0x7fdd24e04550_0;
    %load/vec4 v0x7fdd24e04480_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fdd24e047e0_0;
    %load/vec4 v0x7fdd24e04480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdd24e04af0_0, 0, 2;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x7fdd24e04940_0;
    %load/vec4 v0x7fdd24e04940_0;
    %and;
    %load/vec4 v0x7fdd24e047e0_0;
    %load/vec4 v0x7fdd24e04890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdd24e04af0_0, 0, 2;
    %jmp T_19.7;
T_19.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdd24e04af0_0, 0, 2;
T_19.7 ;
T_19.5 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fdd24e02f30;
T_20 ;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24e03cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24e03d50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdd24e04030_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdd24e03df0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e03ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e03c00_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_0x7fdd24e02f30;
T_21 ;
    %wait E_0x7fdd24c02500;
    %load/vec4 v0x7fdd24e032e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fdd24e03cb0_0, 0;
    %load/vec4 v0x7fdd24e032e0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fdd24e03d50_0, 0;
    %load/vec4 v0x7fdd24e039f0_0;
    %assign/vec4 v0x7fdd24e04030_0, 0;
    %load/vec4 v0x7fdd24e036a0_0;
    %assign/vec4 v0x7fdd24e03df0_0, 0;
    %load/vec4 v0x7fdd24e03800_0;
    %assign/vec4 v0x7fdd24e03ea0_0, 0;
    %load/vec4 v0x7fdd24e033a0_0;
    %assign/vec4 v0x7fdd24e03c00_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fdd24c02310;
T_22 ;
    %wait E_0x7fdd24c02500;
    %load/vec4 v0x7fdd24c025f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x7fdd24c027f0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7fdd24c02690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdd24c02990, 0, 4;
    %load/vec4 v0x7fdd24c027f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fdd24c02690_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdd24c02990, 0, 4;
    %load/vec4 v0x7fdd24c027f0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fdd24c02690_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdd24c02990, 0, 4;
    %load/vec4 v0x7fdd24c027f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fdd24c02690_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdd24c02990, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fdd24c02310;
T_23 ;
    %wait E_0x7fdd24c01ad0;
    %load/vec4 v0x7fdd24c02540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %ix/getv 4, v0x7fdd24c02690_0;
    %load/vec4a v0x7fdd24c02990, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdd24c02a30_0, 4, 5;
    %load/vec4 v0x7fdd24c02690_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fdd24c02990, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdd24c02a30_0, 4, 5;
    %load/vec4 v0x7fdd24c02690_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fdd24c02990, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdd24c02a30_0, 4, 5;
    %load/vec4 v0x7fdd24c02690_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fdd24c02990, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdd24c02a30_0, 4, 5;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fdd24e08630;
T_24 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24e09390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24e091c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e09130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e092e0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdd24e09250_0, 0, 5;
    %end;
    .thread T_24;
    .scope S_0x7fdd24e08630;
T_25 ;
    %wait E_0x7fdd24c02500;
    %load/vec4 v0x7fdd24e08ef0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fdd24e09390_0, 0;
    %load/vec4 v0x7fdd24e08ef0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fdd24e091c0_0, 0;
    %load/vec4 v0x7fdd24e08920_0;
    %assign/vec4 v0x7fdd24e09130_0, 0;
    %load/vec4 v0x7fdd24e08cf0_0;
    %assign/vec4 v0x7fdd24e092e0_0, 0;
    %load/vec4 v0x7fdd24e08b40_0;
    %assign/vec4 v0x7fdd24e09250_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fdd24e0c4a0;
T_26 ;
    %wait E_0x7fdd24e0c6b0;
    %load/vec4 v0x7fdd24e0c980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x7fdd24e0c7e0_0;
    %store/vec4 v0x7fdd24e0ca10_0, 0, 32;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fdd24e0c710_0;
    %store/vec4 v0x7fdd24e0ca10_0, 0, 32;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fdd24d6fed0;
T_27 ;
    %delay 25, 0;
    %load/vec4 v0x7fdd24e124f0_0;
    %inv;
    %store/vec4 v0x7fdd24e124f0_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fdd24d6fed0;
T_28 ;
    %vpi_call 2 18 "$dumpfile", "mytest.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e12710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e12950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e127a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e12830_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x7fdd24e12830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fdd24e12830_0;
    %store/vec4a v0x7fdd24e08570, 4, 0;
    %load/vec4 v0x7fdd24e12830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdd24e12830_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e12830_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x7fdd24e12830_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fdd24e12830_0;
    %store/vec4a v0x7fdd24c02990, 4, 0;
    %load/vec4 v0x7fdd24e12830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdd24e12830_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd24e12830_0, 0, 32;
T_28.4 ;
    %load/vec4 v0x7fdd24e12830_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fdd24e12830_0;
    %store/vec4a v0x7fdd24e0e610, 4, 0;
    %load/vec4 v0x7fdd24e12830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdd24e12830_0, 0, 32;
    %jmp T_28.4;
T_28.5 ;
    %vpi_call 2 40 "$readmemb", "instruction.txt", v0x7fdd24e08570 {0 0 0};
    %vpi_func 2 43 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fdd24e128c0_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdd24c02990, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24e124f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd24e12680_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd24e12680_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x7fdd24d6fed0;
T_29 ;
    %wait E_0x7fdd24c02500;
    %load/vec4 v0x7fdd24e12710_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %vpi_call 2 61 "$stop" {0 0 0};
T_29.0 ;
    %load/vec4 v0x7fdd24e05250_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdd24c016c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fdd24c01610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x7fdd24e12950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdd24e12950_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x7fdd24e0cee0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_29.4, 4;
    %load/vec4 v0x7fdd24e127a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdd24e127a0_0, 0, 32;
T_29.4 ;
    %vpi_call 2 69 "$fdisplay", v0x7fdd24e128c0_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7fdd24e12710_0, v0x7fdd24e12680_0, v0x7fdd24e12950_0, v0x7fdd24e127a0_0, v0x7fdd24e0d330_0 {0 0 0};
    %vpi_call 2 72 "$fdisplay", v0x7fdd24e128c0_0, "Registers" {0 0 0};
    %vpi_call 2 73 "$fdisplay", v0x7fdd24e128c0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7fdd24e0e610, 0>, &A<v0x7fdd24e0e610, 8>, &A<v0x7fdd24e0e610, 16>, &A<v0x7fdd24e0e610, 24> {0 0 0};
    %vpi_call 2 74 "$fdisplay", v0x7fdd24e128c0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7fdd24e0e610, 1>, &A<v0x7fdd24e0e610, 9>, &A<v0x7fdd24e0e610, 17>, &A<v0x7fdd24e0e610, 25> {0 0 0};
    %vpi_call 2 75 "$fdisplay", v0x7fdd24e128c0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7fdd24e0e610, 2>, &A<v0x7fdd24e0e610, 10>, &A<v0x7fdd24e0e610, 18>, &A<v0x7fdd24e0e610, 26> {0 0 0};
    %vpi_call 2 76 "$fdisplay", v0x7fdd24e128c0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7fdd24e0e610, 3>, &A<v0x7fdd24e0e610, 11>, &A<v0x7fdd24e0e610, 19>, &A<v0x7fdd24e0e610, 27> {0 0 0};
    %vpi_call 2 77 "$fdisplay", v0x7fdd24e128c0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7fdd24e0e610, 4>, &A<v0x7fdd24e0e610, 12>, &A<v0x7fdd24e0e610, 20>, &A<v0x7fdd24e0e610, 28> {0 0 0};
    %vpi_call 2 78 "$fdisplay", v0x7fdd24e128c0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7fdd24e0e610, 5>, &A<v0x7fdd24e0e610, 13>, &A<v0x7fdd24e0e610, 21>, &A<v0x7fdd24e0e610, 29> {0 0 0};
    %vpi_call 2 79 "$fdisplay", v0x7fdd24e128c0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7fdd24e0e610, 6>, &A<v0x7fdd24e0e610, 14>, &A<v0x7fdd24e0e610, 22>, &A<v0x7fdd24e0e610, 30> {0 0 0};
    %vpi_call 2 80 "$fdisplay", v0x7fdd24e128c0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7fdd24e0e610, 7>, &A<v0x7fdd24e0e610, 15>, &A<v0x7fdd24e0e610, 23>, &A<v0x7fdd24e0e610, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 83 "$fdisplay", v0x7fdd24e128c0_0, "Data Memory: 0x00 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 84 "$fdisplay", v0x7fdd24e128c0_0, "Data Memory: 0x04 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 85 "$fdisplay", v0x7fdd24e128c0_0, "Data Memory: 0x08 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 86 "$fdisplay", v0x7fdd24e128c0_0, "Data Memory: 0x0c = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 87 "$fdisplay", v0x7fdd24e128c0_0, "Data Memory: 0x10 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 88 "$fdisplay", v0x7fdd24e128c0_0, "Data Memory: 0x14 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 89 "$fdisplay", v0x7fdd24e128c0_0, "Data Memory: 0x18 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdd24c02990, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 90 "$fdisplay", v0x7fdd24e128c0_0, "Data Memory: 0x1c = %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 92 "$fdisplay", v0x7fdd24e128c0_0, "\012" {0 0 0};
    %load/vec4 v0x7fdd24e12710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdd24e12710_0, 0, 32;
    %jmp T_29;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "AND.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EQUAL.v";
    "EX_MEM.v";
    "FWD.v";
    "HD.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX8.v";
    "MUX32.v";
    "MUX32_3.v";
    "MUX5.v";
    "OR.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
    "Shift_Left.v";
