{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "10", "@timestamp": "2021-10-10T14:08:17.000017-04:00", "@year": "2021", "@month": "10"}, "ait:date-sort": {"@day": "27", "@year": "2014", "@month": "06"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "Estonian Science Foundation", "xocs:funding-id": "9251"}, "xocs:funding-addon-generated-timestamp": "2021-05-26T22:34:21.339Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Portugal", "@afid": "60024825", "@country": "prt", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "affiliation-id": {"@afid": "60024825", "@dptid": "107234934"}, "@dptid": "107234934"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:degrees": "Prof.", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:degrees": "Prof.", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Jo\u00e3o", "preferred-name": {"ce:given-name": "Jo\u00e3o", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "3", "ce:initials": "J.", "@_fa": "true", "@type": "auth", "ce:surname": "Silva", "@auid": "57212234933", "ce:indexed-name": "Silva J."}]}, {"affiliation": {"country": "Estonia", "@afid": "60068861", "@country": "est", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:degrees": "Prof.", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Design space exploration in multi-level computing systems", "abstracts": "Copyright \u00a9 2014 ACM.The paper is dedicated to the design space exploration for Xilinx devices from Zynq-7000 family with such architecture that includes a dual-core processing system and a programmable logic on the same microchip. The developed multi-level computing system enables three subsystems to be combined that are: a personal host computer, a Zynq-based hardware/software system and peripheral devices. Interactions with the host computer are provided through files that are used to supply data to the Zynq device and to get the results from the Zynq device. For interactions between software running in the Zynq processing system and hardware implemented in the Zynq programmable logic, different types of interfaces have been supported. A number of peripheral modules for using such devices as VGA monitors and keypads have been designed. The paper reports the results of integration of the developed components and proposals for using such system in practical applications.", "correspondence": {"affiliation": {"country": "Portugal", "@country": "prt", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "University of Aveiro"}]}, "person": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:degrees": "Prof.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Interfaces", "@xml:lang": "eng"}, {"$": "Peripheral devices", "@xml:lang": "eng"}, {"$": "Processing system", "@xml:lang": "eng"}, {"$": "Programmable logic", "@xml:lang": "eng"}, {"$": "Programmable system-on-chip", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"website": {"ce:e-address": {"$": "http://portal.acm.org/", "@type": "email"}}, "translated-sourcetitle": {"$": "ACM International Conference Proceeding Series", "@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "883"}, "pagerange": {"@first": "40", "@last": "47"}}, "@type": "p", "isbn": {"@level": "volume", "$": "9781450327534", "@type": "electronic", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpartno": "1of1"}, "confevent": {"confname": "15th International Conference on Computer Systems and Technologies, CompSysTech 2014", "confsponsors": {"confsponsor": [{"$": "Querbie"}, {"$": "University of Ruse (UORB)"}], "@complete": "n"}, "conforganization": "Academic Society of Computer Systems and Information Technology and by the Association for Computing Machinery", "confseriestitle": "International Conference on Computer Systems and Technologies", "conflocation": {"@country": "bgr", "city": "Ruse"}, "confcode": "108747", "confdate": {"enddate": {"@day": "28", "@year": "2014", "@month": "06"}, "startdate": {"@day": "27", "@year": "2014", "@month": "06"}}}}}, "sourcetitle": "ACM International Conference Proceeding Series", "contributor-group": [{"contributor": {"ce:given-name": "Boris", "@seq": "1", "ce:initials": "B.", "ce:e-address": {"$": "Bob_Ra@acm.org", "@type": "email"}, "ce:surname": "Rachev", "@role": "edit", "ce:indexed-name": "Rachev B."}, "affiliation": {"address-part": "43 Mountain St", "@country": "usa", "city": "Woburn", "organization": {"$": "QUERBIE Inc."}, "state": "MA"}}, {"contributor": {"ce:given-name": "Angel", "@seq": "1", "ce:initials": "A.", "ce:e-address": {"$": "ASmrikarov@ecs.uni-ruse.bg", "@type": "email"}, "ce:surname": "Smrikarov", "@role": "edit", "ce:indexed-name": "Smrikarov A."}, "affiliation": {"address-part": "8 Studentska St", "@country": "bgr", "city": "Ruse", "organization": {"$": "University of Ruse, Department of Computer Systems and Technologies"}}}], "publicationdate": {"month": "06", "year": "2014", "date-text": {"@xfab-added": "true", "$": "27 June 2014"}, "day": "27"}, "sourcetitle-abbrev": "ACM Int. Conf. Proc. Ser.", "@country": "usa", "publicationyear": {"@first": "2014"}, "publisher": {"publishername": "Association for Computing Machinery"}, "@srcid": "11600154611"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "714.2", "classification-description": "Semiconductor Devices and Integrated Circuits"}, {"classification-code": "721.1", "classification-description": "Computer Theory, Includes Computational Logic, Automata Theory, Switching Theory, Programming Theory"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722.2", "classification-description": "Computer Peripheral Equipment"}, {"classification-code": "951", "classification-description": "Materials Science"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "1712"}, {"$": "1709"}, {"$": "1707"}, {"$": "1705"}]}, {"@type": "SUBJABBR", "classification": "COMP"}]}}, "grantlist": {"@complete": "y", "grant": {"grant-id": "9251", "grant-acronym": "ETF", "grant-agency": "Estonian Science Foundation"}}}, "item-info": {"copyright": {"$": "Copyright 2021 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "27", "@timestamp": "BST 09:15:49", "@year": "2021", "@month": "09"}}, "itemidlist": {"itemid": [{"$": "600392326", "@idtype": "PUI"}, {"$": "629801229", "@idtype": "CAR-ID"}, {"$": "20144600190665", "@idtype": "CPX"}, {"$": "20141178737", "@idtype": "SCOPUS"}, {"$": "84908701584", "@idtype": "SCP"}, {"$": "84908701584", "@idtype": "SGR"}], "ce:doi": "10.1145/2659532.2659616"}}, "tail": {"bibliography": {"@refcount": "13", "reference": [{"ref-fulltext": "Estrin, G Organization of Computer Systems - The Fixed Plus Variable Structure Computer. Proceedings of Western Joint IRE-AIEE-ACM Computer Conference, New York, May 1960, pp. 33-40.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1960"}, "ref-title": {"ref-titletext": "Organization of computer systems - The fixed plus variable structure computer"}, "refd-itemidlist": {"itemid": {"$": "84959101495", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "40"}}, "ref-text": "New York, May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Estrin", "ce:indexed-name": "Estrin G."}]}, "ref-sourcetitle": "Proceedings of Western Joint IRE-AIEE-ACM Computer Conference"}}, {"ref-fulltext": "Xilinx, Inc. UG585 (v1.6.1) Zynq-7000 All Programmable SoC Technical Reference Manual, September 10, 2013.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "refd-itemidlist": {"itemid": {"$": "84908664041", "@idtype": "SGR"}}, "ref-text": "September 10", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx, Inc.", "ce:indexed-name": "Xilinx, Inc."}}, "ref-sourcetitle": "UG585 (v1.6.1) Zynq-7000 all Programmable SoC Technical Reference Manual"}}, {"ref-fulltext": "Sadri, M., Weis, C, When, N., Benini, L. Energy and Performance Exploration of Accelerator Coherency Port Using Xilinx ZYNQ. 10th FPGA World Conference - FPGA World'13, 2013, doi:10.1145/2513683.2513688.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Energy and performance exploration of accelerator coherency port using xilinx ZYNQ"}, "refd-itemidlist": {"itemid": {"$": "84885922370", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sadri", "ce:indexed-name": "Sadri M."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Weis", "ce:indexed-name": "Weis C."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "When", "ce:indexed-name": "When N."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Benini", "ce:indexed-name": "Benini L."}]}, "ref-sourcetitle": "10th FPGA World Conference - FPGA World'13"}}, {"ref-fulltext": "McDougall, J. Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors. Xilinx XAPP1078 (v1.0) February 14, 2013. Available at: http://www.xilinx.com/support/documentation/applicationnotes/xapp1078-amp-linux-bare-metal.pdf.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/applicationnotes/xapp1078-amp-linux-bare-metal.pdf", "@type": "email"}}, "ref-title": {"ref-titletext": "Running linux and bare-metal system on both zynq SoC processors"}, "refd-itemidlist": {"itemid": {"$": "84908687951", "@idtype": "SGR"}}, "ref-text": "February 14 Available at:", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "McDougall", "ce:indexed-name": "McDougall J."}, {"@seq": "2", "ce:initials": "A.M.P.", "@_fa": "true", "ce:surname": "Simple", "ce:indexed-name": "Simple A.M.P."}]}, "ref-sourcetitle": "Xilinx XAPP1078 (v1.0)"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., Barkalov, A., Titarenko, L. Synthesis and Optimization of FPGA-based Systems. Switzerland: Springer, 2014.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Switzerland: Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of FPGA-based Systems"}}, {"ref-fulltext": "Skliarova, I., Sklyarov, V., Sudnitson, A. Design of FPGA-based Circuits using Hierarchical Finite State Machines. Tallinn: TUT Press, 2012.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "refd-itemidlist": {"itemid": {"$": "84872874314", "@idtype": "SGR"}}, "ref-text": "Tallinn: TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Design of FPGA-based Circuits Using Hierarchical Finite State Machines"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I. Parallel Processing in FPGA-based Digital Circuits and Systems. Tallinn: TUT Press, 2013.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "refd-itemidlist": {"itemid": {"$": "84885611286", "@idtype": "SGR"}}, "ref-text": "Tallinn: TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Parallel Processing in FPGA-based Digital Circuits and Systems"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., Silva, J., Rjabov, A., Sudnitson, A., Cardoso, C. Hardware/Software Co-design for Programmable Systems-on-Chip. Tallinn: TUT Press, 2014.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "Tallinn: TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-design for Programmable Systems-on-Chip"}}, {"ref-fulltext": "Xilinx, Inc. Vivado Design Suite. Available at: www.xilinx.com.", "@id": "9", "ref-info": {"ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "www.xilinx.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84886697998", "@idtype": "SGR"}}, "ref-text": "Available at", "ref-sourcetitle": "Vivado Design Suite"}}, {"ref-fulltext": "ZedBoard (Zynq\u2122 Evaluation and Development Hardware User's Guide), Version 2.2, 27 January, 2014. Available at: http://www.zedboard.org/sites/default/files/documentations/ZedBoardHWUGv22.pdf.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "ZedBoard", "ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/documentations/ZedBoardHWUGv22.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936941768", "@idtype": "SGR"}}, "ref-text": "27 January Available at:", "ref-sourcetitle": "(Zynq\u2122 Evaluation and Development Hardware User's Guide), Version 2.2"}}, {"ref-fulltext": "ZyBo Reference Manual. February 14, 2014. Available at: http://digilentinc.com/Data/Products/ZYBO/ZYBORMBV6.pdf.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://digilentinc.com/Data/Products/ZYBO/ZYBORMBV6.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84908695399", "@idtype": "SGR"}}, "ref-text": "February 14 Available at:", "ref-sourcetitle": "ZyBo Reference Manual"}}, {"ref-fulltext": "Sklyarov, V, Skliarova, I., Neves, A. Modeling and Implementation of Automatic System for Garage Control. Proceedings of ICROS-SICE International Joint Conference - ICCAS-SICE'2009, Fukuoka, Japan, August 2009, pp. 4295-4300.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling and implementation of automatic system for garage control"}, "refd-itemidlist": {"itemid": {"$": "77951104922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "4295", "@last": "4300"}}, "ref-text": "Fukuoka, Japan, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Neves", "ce:indexed-name": "Neves A."}]}, "ref-sourcetitle": "Proceedings of ICROS-SICE International Joint Conference - ICCAS-SICE'2009"}}, {"ref-fulltext": "Sklyarov, V. Hardware/Software Modeling of FPGA-based Systems. Parallel Algorithms and Applications, 2002, 17/1, pp. 19-39.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Hardware/Software modeling of FPGA-based systems"}, "refd-itemidlist": {"itemid": {"$": "20344405844", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "17", "@issue": "1"}, "pagerange": {"@first": "19", "@last": "39"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Parallel Algorithms and Applications"}}]}}}}, "affiliation": [{"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}, {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84908701584", "dc:description": "Copyright \u00a9 2014 ACM.The paper is dedicated to the design space exploration for Xilinx devices from Zynq-7000 family with such architecture that includes a dual-core processing system and a programmable logic on the same microchip. The developed multi-level computing system enables three subsystems to be combined that are: a personal host computer, a Zynq-based hardware/software system and peripheral devices. Interactions with the host computer are provided through files that are used to supply data to the Zynq device and to get the results from the Zynq device. For interactions between software running in the Zynq processing system and hardware implemented in the Zynq programmable logic, different types of interfaces have been supported. A number of peripheral modules for using such devices as VGA monitors and keypads have been designed. The paper reports the results of integration of the developed components and proposals for using such system in practical applications.", "prism:coverDate": "2014-06-27", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84908701584", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:degrees": "Prof.", "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84908701584"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84908701584&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84908701584&origin=inward"}], "prism:isbn": "9781450327534", "prism:publicationName": "ACM International Conference Proceeding Series", "source-id": "11600154611", "citedby-count": "3", "prism:volume": "883", "subtype": "cp", "prism:pageRange": "40-47", "dc:title": "Design space exploration in multi-level computing systems", "prism:endingPage": "47", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1145/2659532.2659616", "prism:startingPage": "40", "dc:identifier": "SCOPUS_ID:84908701584", "dc:publisher": "Association for Computing Machinery"}, "idxterms": {"mainterm": [{"$": "Computing system", "@weight": "b", "@candidate": "n"}, {"$": "Design space exploration", "@weight": "b", "@candidate": "n"}, {"$": "Hardware/software systems", "@weight": "b", "@candidate": "n"}, {"$": "Host computers", "@weight": "b", "@candidate": "n"}, {"$": "Peripheral devices", "@weight": "b", "@candidate": "n"}, {"$": "Processing systems", "@weight": "b", "@candidate": "n"}, {"$": "Programmable logic", "@weight": "b", "@candidate": "n"}, {"$": "Programmable system on chips", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Interfaces"}, {"@_fa": "true", "$": "Peripheral devices"}, {"@_fa": "true", "$": "Processing system"}, {"@_fa": "true", "$": "Programmable logic"}, {"@_fa": "true", "$": "Programmable system-on-chip"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Software", "@code": "1712", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Human-Computer Interaction", "@code": "1709", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Vision and Pattern Recognition", "@code": "1707", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:degrees": "Prof.", "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:degrees": "Prof.", "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Jo\u00e3o", "preferred-name": {"ce:given-name": "Jo\u00e3o", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "3", "ce:initials": "J.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Silva", "@auid": "57212234933", "author-url": "https://api.elsevier.com/content/author/author_id/57212234933", "ce:indexed-name": "Silva J."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:degrees": "Prof.", "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}