#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 24 19:44:47 2018
# Process ID: 3884
# Current directory: D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11532 D:\4_WORK\1_svn\FPGA\SDHW-CCU-FPGA-ZYNQ-I\SD_DA512_ZYNQ_FPGA.xpr
# Log file: D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/vivado.log
# Journal file: D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.xpr
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name AXI4_DEV_v1_0_project -directory D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.tmp/AXI4_DEV_v1_0_project d:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 124 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI4_DEV:1.0 [get_ips  CPU_AXI4_DEV_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CPU_AXI4_DEV_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd]
export_ip_user_files -of_objects [get_files D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd] -directory D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ip_user_files/sim_scripts -ip_user_files_dir D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ip_user_files -ipstatic_source_dir D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.cache/compile_simlib/modelsim} {questa=D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.cache/compile_simlib/questa} {riviera=D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.cache/compile_simlib/riviera} {activehdl=D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/impl_1/CPU_wrapper.sysdef D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk/CPU_wrapper.hdf

launch_sdk -workspace D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk -hwspec D:/4_WORK/1_svn/FPGA/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk/CPU_wrapper.hdf
