
---------- Begin Simulation Statistics ----------
final_tick                               454115640000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198973                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689900                       # Number of bytes of host memory used
host_op_rate                                   388515                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.13                       # Real time elapsed on the host
host_tick_rate                            18071233328                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       9763063                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.454116                       # Number of seconds simulated
sim_ticks                                454115640000                       # Number of ticks simulated
system.cpu.Branches                            839571                       # Number of branches fetched
system.cpu.committedInsts                     5000000                       # Number of instructions committed
system.cpu.committedOps                       9763063                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                       28138                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            17                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4713931                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         18089                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     7046677                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            55                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        454115640                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  454115640                       # Number of busy cycles
system.cpu.num_cc_register_reads              4270699                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3005738                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       801935                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                4629935                       # Number of float alu accesses
system.cpu.num_fp_insts                       4629935                       # number of float instructions
system.cpu.num_fp_register_reads              4630272                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 535                       # number of times the floating registers were written
system.cpu.num_func_calls                        3936                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9734168                       # Number of integer alu accesses
system.cpu.num_int_insts                      9734168                       # number of integer instructions
system.cpu.num_int_register_reads            21205526                       # number of times the integer registers were read
system.cpu.num_int_register_writes            4182068                       # number of times the integer registers were written
system.cpu.num_load_insts                       28131                       # Number of load instructions
system.cpu.num_mem_refs                       4742060                       # number of memory refs
system.cpu.num_store_insts                    4713929                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 33401      0.34%      0.34% # Class of executed instruction
system.cpu.op_class::IntAlu                   4995084     51.12%     51.46% # Class of executed instruction
system.cpu.op_class::IntMult                     1086      0.01%     51.47% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::FloatAdd                      11      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                      164      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdCmp                       14      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdCvt                       96      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdMisc                     155      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     51.47% # Class of executed instruction
system.cpu.op_class::MemRead                    27993      0.29%     51.76% # Class of executed instruction
system.cpu.op_class::MemWrite                   84607      0.87%     52.63% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 138      0.00%     52.63% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            4629322     47.37%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9772092                       # Class of executed instruction
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       579207                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops         1246                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests        1159290                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops             1246                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       563050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1142849                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                796                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       562745                       # Transaction distribution
system.membus.trans_dist::CleanEvict              305                       # Transaction distribution
system.membus.trans_dist::ReadExReq            579003                       # Transaction distribution
system.membus.trans_dist::ReadExResp           579003                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           796                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave      1722648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total      1722648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1722648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave     73122816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total     73122816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73122816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            579799                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  579799    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              579799                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3393829000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy         3064786250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          7045937                       # number of demand (read+write) hits
system.icache.demand_hits::total              7045937                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         7045937                       # number of overall hits
system.icache.overall_hits::total             7045937                       # number of overall hits
system.icache.demand_misses::.cpu.inst            740                       # number of demand (read+write) misses
system.icache.demand_misses::total                740                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst           740                       # number of overall misses
system.icache.overall_misses::total               740                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    421615000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    421615000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    421615000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    421615000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      7046677                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          7046677                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      7046677                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         7046677                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000105                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000105                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000105                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000105                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst       569750                       # average overall miss latency
system.icache.demand_avg_miss_latency::total       569750                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst       569750                       # average overall miss latency
system.icache.overall_avg_miss_latency::total       569750                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst          740                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total           740                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst          740                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total          740                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    420135000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    420135000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    420135000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    420135000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000105                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000105                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000105                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000105                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst       567750                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total       567750                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst       567750                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total       567750                       # average overall mshr miss latency
system.icache.replacements                        376                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         7045937                       # number of ReadReq hits
system.icache.ReadReq_hits::total             7045937                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst           740                       # number of ReadReq misses
system.icache.ReadReq_misses::total               740                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    421615000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    421615000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      7046677                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         7046677                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000105                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000105                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst       569750                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total       569750                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst          740                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total          740                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    420135000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    420135000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000105                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000105                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst       567750                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total       567750                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               363.499444                       # Cycle average of tags in use
system.icache.tags.total_refs                 7046677                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                   740                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs               9522.536486                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   363.499444                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.709960                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.709960                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               7047417                       # Number of tag accesses
system.icache.tags.data_accesses              7047417                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           36608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        37070528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            37107136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        36608                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          36608                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     36015680                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         36015680                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              572                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           579227                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               579799                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        562745                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              562745                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              80614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           81632352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               81712966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         80614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             80614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79309490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79309490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79309490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             80614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          81632352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             161022457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    562745.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       572.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    579227.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.009561625750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         31262                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         31262                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              1838987                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              531454                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       579799                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      562745                       # Number of write requests accepted
system.mem_ctrl.readBursts                     579799                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    562745                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              36268                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              36215                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              36160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              36119                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              36111                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              36187                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              36236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              36232                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              36343                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              36264                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             36284                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             36250                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             36236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             36244                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             36279                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             36371                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              35176                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              35076                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              35107                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              35086                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              35025                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              35148                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              35200                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              35200                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              35200                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              35204                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             35200                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             35200                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             35200                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             35209                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             35202                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             35283                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.84                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   13748458500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  2898995000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              24619689750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      23712.46                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 42462.46                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    492092                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   499694                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  84.87                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.80                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 579799                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                562745                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   579799                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   31263                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   31263                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   31263                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   31263                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   31263                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   31263                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   31263                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   31263                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   31263                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   31263                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   31263                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   31263                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   31263                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   31263                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   31262                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   31262                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   31262                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   31262                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       150728                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     485.115227                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    364.443295                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    325.590319                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          3347      2.22%      2.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        43363     28.77%     30.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        14971      9.93%     40.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        14333      9.51%     50.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        13743      9.12%     59.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        31180     20.69%     80.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          977      0.65%     80.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         1467      0.97%     81.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        27347     18.14%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        150728                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        31262                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.545998                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.011659                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      90.314275                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511          31260     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::15872-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          31262                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        31262                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18             31262    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          31262                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                37107136                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 36013824                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 37107136                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              36015680                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         81.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         79.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      81.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      79.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.26                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.64                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.62                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   454114961000                       # Total gap between requests
system.mem_ctrl.avgGap                      397459.49                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        36608                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     37070528                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     36013824                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 80613.827790648211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 81632352.499464675784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 79305403.354969233274                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          572                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       579227                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       562745                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17221750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  24602468000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 10451938445250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30107.95                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     42474.66                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  18573134.27                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     86.81                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             539619780                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             286814715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           2072534940                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy          1470463560                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      35847034080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      107632421700                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       83742576960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        231591465735                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         509.983461                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 216396514500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  15163720000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 222555405500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy             536585280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             285198045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           2067229920                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy          1466913960                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      35847034080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      106561784430                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       84644166240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        231408911955                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         509.581462                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 218750420250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  15163720000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 220201499750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             160                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             113                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 273                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            160                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            113                       # number of overall hits
system.l2cache.overall_hits::total                273                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           580                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        579230                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            579810                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          580                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       579230                       # number of overall misses
system.l2cache.overall_misses::total           579810                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    414550000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 428406223000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 428820773000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    414550000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 428406223000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 428820773000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          740                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       579343                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          580083                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          740                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       579343                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         580083                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.783784                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999805                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999529                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.783784                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999805                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999529                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 714741.379310                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 739613.319407                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 739588.439316                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 714741.379310                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 739613.319407                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 739588.439316                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         575035                       # number of writebacks
system.l2cache.writebacks::total               575035                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          580                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       579230                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       579810                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          580                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       579230                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       579810                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    402950000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 416821623000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 417224573000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    402950000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 416821623000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 417224573000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.783784                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999805                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999529                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.783784                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999805                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999529                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 694741.379310                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 719613.319407                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 719588.439316                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 694741.379310                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 719613.319407                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 719588.439316                       # average overall mshr miss latency
system.l2cache.replacements                    575746                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       578723                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       578723                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       578723                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       578723                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           73                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           73                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           20                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               20                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       579004                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         579004                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 428243292000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 428243292000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       579024                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       579024                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999965                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999965                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 739620.610566                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 739620.610566                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       579004                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       579004                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 416663212000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 416663212000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999965                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999965                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 719620.610566                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 719620.610566                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          160                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           93                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          253                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          580                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          226                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          806                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    414550000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    162931000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    577481000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          740                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          319                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1059                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.783784                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.708464                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.761095                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 714741.379310                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 720933.628319                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 716477.667494                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          580                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          226                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          806                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    402950000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    158411000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    561361000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.783784                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.708464                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.761095                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 694741.379310                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 700933.628319                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 696477.667494                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4060.656466                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1159216                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               579842                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.999193                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.334627                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     3.779441                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4056.542399                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000082                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.000923                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.990367                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.991371                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2811                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1739131                       # Number of tag accesses
system.l2cache.tags.data_accesses             1739131                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst                8                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data                2                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                   10                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst               8                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data               2                       # number of overall hits
system.l3Dram.overall_hits::total                  10                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            572                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data         579228                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total             579800                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           572                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data        579228                       # number of overall misses
system.l3Dram.overall_misses::total            579800                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    390362000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data 404657691000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total 405048053000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    390362000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data 404657691000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total 405048053000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst          580                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data       579230                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total           579810                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst          580                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data       579230                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total          579810                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.986207                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.999997                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.999983                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.986207                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.999997                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.999983                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 682451.048951                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 698615.555533                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 698599.608486                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 682451.048951                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 698615.555533                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 698599.608486                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks          570938                       # number of writebacks
system.l3Dram.writebacks::total                570938                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          572                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data       579228                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total        579800                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          572                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data       579228                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total       579800                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    361190000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data 375117063000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total 375478253000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    361190000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data 375117063000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total 375478253000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.986207                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.999983                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.986207                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.999983                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 631451.048951                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 647615.555533                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 647599.608486                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 631451.048951                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 647615.555533                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 647599.608486                       # average overall mshr miss latency
system.l3Dram.replacements                     571664                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks       575035                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total       575035                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks       575035                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total       575035                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks          141                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total          141                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.ReadExReq_hits::.cpu.data             1                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                 1                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data       579003                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total          579003                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data 404504077000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total 404504077000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data       579004                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total        579004                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.999998                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 698621.729076                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 698621.729076                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data       579003                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total       579003                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data 374974924000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total 374974924000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 647621.729076                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 647621.729076                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data            1                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total             9                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          572                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          225                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total          797                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    390362000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    153614000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total    543976000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst          580                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data          226                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total          806                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.986207                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.995575                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.988834                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 682451.048951                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 682728.888889                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 682529.485571                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          572                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          225                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total          797                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    361190000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    142139000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total    503329000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.986207                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.995575                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.988834                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 631451.048951                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 631728.888889                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 631529.485571                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              8087.385214                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                 1155019                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                579856                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.991907                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks     0.395466                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst     6.254741                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  8080.735006                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.000048                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.000764                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.986418                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.987230                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         6907                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses               1735016                       # Number of tag accesses
system.l3Dram.tags.data_accesses              1735016                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          4153599                       # number of demand (read+write) hits
system.dcache.demand_hits::total              4153599                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         4153599                       # number of overall hits
system.dcache.overall_hits::total             4153599                       # number of overall hits
system.dcache.demand_misses::.cpu.data         579343                       # number of demand (read+write) misses
system.dcache.demand_misses::total             579343                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        579441                       # number of overall misses
system.dcache.overall_misses::total            579441                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data 431294773000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total 431294773000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data 431294773000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total 431294773000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      4732942                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          4732942                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      4733040                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         4733040                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.122407                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.122407                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.122425                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.122425                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 744454.965366                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 744454.965366                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 744329.056798                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 744329.056798                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks          578723                       # number of writebacks
system.dcache.writebacks::total                578723                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data           98                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total              98                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data           98                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total             98                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data       579245                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        579245                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       579343                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       579343                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data 430075751000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total 430075751000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data 430146867000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total 430146867000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.122386                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.122386                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.122404                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.122404                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 742476.414988                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 742476.414988                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 742473.572650                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 742473.572650                       # average overall mshr miss latency
system.dcache.replacements                     578831                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data           27819                       # number of ReadReq hits
system.dcache.ReadReq_hits::total               27819                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data           221                       # number of ReadReq misses
system.dcache.ReadReq_misses::total               221                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data     95382000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total     95382000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data        28040                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total           28040                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.007882                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.007882                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 431592.760181                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 431592.760181                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data          221                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total          221                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data     94940000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total     94940000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007882                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.007882                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 429592.760181                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 429592.760181                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        4125780                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            4125780                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data       579122                       # number of WriteReq misses
system.dcache.WriteReq_misses::total           579122                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data 431199391000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total 431199391000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4704902                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4704902                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.123089                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.123089                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 744574.357389                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 744574.357389                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data           98                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total            98                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data       579024                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total       579024                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data 429980811000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total 429980811000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.123068                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.123068                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 742595.835406                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 742595.835406                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_misses::.cpu.data           98                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total              98                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data           98                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total            98                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data           98                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total           98                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     71116000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total     71116000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 725673.469388                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 725673.469388                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.991962                       # Cycle average of tags in use
system.dcache.tags.total_refs                 4732942                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                579343                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  8.169499                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1478000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.991962                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.998031                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.998031                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               5312383                       # Number of tag accesses
system.dcache.tags.data_accesses              5312383                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total              1                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.data            1                       # number of overall hits
system.DynamicCache.overall_hits::total             1                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst          572                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data       579227                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total       579799                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          572                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data       579227                       # number of overall misses
system.DynamicCache.overall_misses::total       579799                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    332018000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data 345576305000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total 345908323000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    332018000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data 345576305000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total 345908323000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          572                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data       579228                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total       579800                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          572                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data       579228                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total       579800                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.999998                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.999998                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.999998                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.999998                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580451.048951                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 596616.361116                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 596600.413247                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580451.048951                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 596616.361116                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 596600.413247                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks       562746                       # number of writebacks
system.DynamicCache.writebacks::total          562746                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          572                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data       579227                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total       579799                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          572                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data       579227                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total       579799                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    257658000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data 270276795000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total 270534453000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    257658000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data 270276795000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total 270534453000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.999998                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.999998                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450451.048951                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 466616.361116                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 466600.413247                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450451.048951                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 466616.361116                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 466600.413247                       # average overall mshr miss latency
system.DynamicCache.replacements              1126449                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks       570938                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total       570938                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks       570938                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total       570938                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total           12                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_misses::.cpu.data       579003                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total       579003                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data 345445771000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total 345445771000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data       579003                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total       579003                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 596621.729076                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 596621.729076                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data       579003                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total       579003                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data 270175381000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total 270175381000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 466621.729076                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 466621.729076                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.data            1                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          572                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          224                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total          796                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    332018000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    130534000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    462552000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          572                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          225                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total          797                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.995556                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.998745                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580451.048951                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 582741.071429                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 581095.477387                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          572                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          224                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total          796                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    257658000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    101414000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    359072000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.995556                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.998745                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450451.048951                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 452741.071429                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 451095.477387                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse       16059.317315                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs           1151032                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs         1142833                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.007174                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  7850.813455                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst    14.475071                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  8194.028790                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.958351                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.001767                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     1.000248                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     1.960366                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2         2312                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3        13814                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            2                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses         2293877                       # Number of tag accesses
system.DynamicCache.tags.data_accesses        2293877                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                1059                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty       2287442                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            565624                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq             579024                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp            579024                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq           1059                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side      1737517                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         1856                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                 1739373                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     74116224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        47360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 74163584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                           2273859                       # Total snoops (count)
system.l2bar.snoopTraffic                   109358016                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples            2853942                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.000437                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.020899                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                  2852695     99.96%     99.96% # Request fanout histogram
system.l2bar.snoop_fanout::1                     1247      0.04%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total              2853942                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy           2316736000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy             2220000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy          1738029000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 454115640000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 454115640000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
