library verilog;
use verilog.vl_types.all;
entity find_min_5_vals_cascading is
    port(
        input1          : in     vl_logic_vector(7 downto 0);
        input2          : in     vl_logic_vector(7 downto 0);
        input3          : in     vl_logic_vector(7 downto 0);
        input4          : in     vl_logic_vector(7 downto 0);
        input5          : in     vl_logic_vector(7 downto 0);
        output_index    : out    vl_logic_vector(2 downto 0)
    );
end find_min_5_vals_cascading;
