#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun May 26 22:10:11 2024
# Process ID: 11516
# Current directory: E:/GitHub Projects/216BProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22576 E:\GitHub Projects\216BProject\ECE216BNew.xpr
# Log file: E:/GitHub Projects/216BProject/vivado.log
# Journal file: E:/GitHub Projects/216BProject\vivado.jou
# Running On: Vicky-089f, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 16495 MB
#-----------------------------------------------------------
start_gui
open_project {E:/GitHub Projects/216BProject/ECE216BNew.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1478.133 ; gain = 183.262
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'startAddr_1' [E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v:84]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'strideInterval_1' [E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v:88]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1535.398 ; gain = 44.117
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'startAddr_1' [E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v:84]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'strideInterval_1' [E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v:88]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.824 ; gain = 10.352
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
Reading block design file <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:CADA_MEMControl:1.0 - CADA_MEMControl_0
Adding component instance block -- xilinx.com:module_ref:ArrayTop:1.0 - ArrayTop_0
Adding component instance block -- xilinx.com:module_ref:CADA_LaneSplit:1.0 - CADA_LaneSplit_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:module_ref:CADA_MEMControl:1.0 - CADA_MEMControl_1
Adding component instance block -- xilinx.com:module_ref:mem_to_array_1:1.0 - mem_to_array_1_0
Successfully read diagram <MEMDesign> from block design file <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd>
delete_bd_objs [get_bd_nets CADA_MEMControl_1_DataOut]
delete_bd_objs [get_bd_nets CADA_MEMControl_1_MEMout]
connect_bd_net [get_bd_pins CADA_MEMControl_1/DataOut] [get_bd_pins mem_to_array_1_0/from_mem]
connect_bd_net [get_bd_pins CADA_MEMControl_1/MEMout] [get_bd_pins blk_mem_gen_1/dina]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/dina> is being overridden by the user with net <CADA_MEMControl_1_MEMout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
save_bd_design
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ui/bd_b733f973.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
regenerate_bd_layout
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -fileset [get_filesets sources_1] -inst_template
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ui/bd_b733f973.ui> 
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -fileset [get_filesets sources_1] -inst_template
INFO: [BD 41-1662] The design 'MEMDesign.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ui/bd_b733f973.ui> 
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -top
INFO: [BD 41-1662] The design 'MEMDesign.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
generate_target Simulation [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}]
WARNING: [Vivado 12-818] No files matched 'E:/GitHub'
WARNING: [Vivado 12-818] No files matched 'Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
export_ip_user_files -of_objects [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'E:/GitHub'
WARNING: [Vivado 12-818] No files matched 'Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
export_simulation -of_objects [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -directory {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/sim_scripts} -ip_user_files_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files} -ipstatic_source_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/modelsim} {questa=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/questa} {riviera=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/riviera} {activehdl=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'MEMDesign.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
Exporting to file e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hw_handoff/MEMDesign.hwh
Generated Hardware Definition File e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2478.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 2478.938 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2478.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2478.938 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2478.938 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2478.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 2478.938 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2478.938 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2478.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Hw3Hw_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Hw3Hw_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Hw3Hw_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Hw3Hw_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/Hw3Hw_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hw3Hw_TB
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/Hw3Hw_TB.v:35]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Hw3Hw_TB_behav xil_defaultlib.Hw3Hw_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Hw3Hw_TB_behav xil_defaultlib.Hw3Hw_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'ComputeDataIn' on this module [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/Hw3Hw_TB.v:31]
ERROR: [VRFC 10-8530] module 'CADA_MEMControl(Data_bitWidth=144,addr_BW=4,stride_BW=3)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1572]
ERROR: [VRFC 10-8530] module 'blk_mem_gen_v8_4_7(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_INIT_FILE_NAME="no_coe_file_loaded",C_INIT_FILE="NONE",C_HAS_RSTA=1,C_WRITE_WIDTH_A=43,C_READ_WIDTH_A=43,C_WRITE_DEPTH_A=32,C_READ_DEPTH_A=32,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=43,C_READ_WIDTH_B=43,C_WRITE_DEPTH_B=32,C_READ_DEPTH_B=32,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_EN_SAFETY_CKT=1,C_COUNT_36K_BRAM="1",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____5.96135_mW")' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:3457]
ERROR: [VRFC 10-8530] module 'HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:133]
ERROR: [VRFC 10-8530] module 'CADA_IN(Data_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:207]
ERROR: [VRFC 10-8530] module 'HA_OW(DataIn_1_BW=16,DataOut_1_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1526]
ERROR: [VRFC 10-8530] module 'CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:31]
ERROR: [VRFC 10-8530] module 'CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:54]
ERROR: [VRFC 10-8530] module 'HA_2IM(Mux_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1119]
ERROR: [VRFC 10-8530] module 'HA_CReg(Inst_BW=2)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:189]
ERROR: [VRFC 10-8530] module 'HA_INW(DataIn_1_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1510]
ERROR: [VRFC 10-8530] module 'HA_TW(DataIn_1_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1518]
ERROR: [VRFC 10-8530] module 'HA_4IM(Mux_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1075]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Hw3Hw_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Hw3Hw_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Hw3Hw_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Hw3Hw_TB_behav xil_defaultlib.Hw3Hw_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Hw3Hw_TB_behav xil_defaultlib.Hw3Hw_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'ComputeDataIn' on this module [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/Hw3Hw_TB.v:31]
ERROR: [VRFC 10-8530] module 'CADA_MEMControl(Data_bitWidth=144,addr_BW=4,stride_BW=3)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1572]
ERROR: [VRFC 10-8530] module 'blk_mem_gen_v8_4_7(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_INIT_FILE_NAME="no_coe_file_loaded",C_INIT_FILE="NONE",C_HAS_RSTA=1,C_WRITE_WIDTH_A=43,C_READ_WIDTH_A=43,C_WRITE_DEPTH_A=32,C_READ_DEPTH_A=32,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=43,C_READ_WIDTH_B=43,C_WRITE_DEPTH_B=32,C_READ_DEPTH_B=32,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_EN_SAFETY_CKT=1,C_COUNT_36K_BRAM="1",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____5.96135_mW")' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:3457]
ERROR: [VRFC 10-8530] module 'HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:133]
ERROR: [VRFC 10-8530] module 'CADA_IN(Data_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:207]
ERROR: [VRFC 10-8530] module 'HA_OW(DataIn_1_BW=16,DataOut_1_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1526]
ERROR: [VRFC 10-8530] module 'CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:31]
ERROR: [VRFC 10-8530] module 'CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:54]
ERROR: [VRFC 10-8530] module 'HA_2IM(Mux_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1119]
ERROR: [VRFC 10-8530] module 'HA_CReg(Inst_BW=2)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:189]
ERROR: [VRFC 10-8530] module 'HA_INW(DataIn_1_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1510]
ERROR: [VRFC 10-8530] module 'HA_TW(DataIn_1_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1518]
ERROR: [VRFC 10-8530] module 'HA_4IM(Mux_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1075]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Hw3Hw_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Hw3Hw_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Hw3Hw_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Hw3Hw_TB_behav xil_defaultlib.Hw3Hw_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Hw3Hw_TB_behav xil_defaultlib.Hw3Hw_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'ComputeDataIn' on this module [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/Hw3Hw_TB.v:31]
ERROR: [VRFC 10-8530] module 'CADA_MEMControl(Data_bitWidth=144,addr_BW=4,stride_BW=3)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1572]
ERROR: [VRFC 10-8530] module 'blk_mem_gen_v8_4_7(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_INIT_FILE_NAME="no_coe_file_loaded",C_INIT_FILE="NONE",C_HAS_RSTA=1,C_WRITE_WIDTH_A=43,C_READ_WIDTH_A=43,C_WRITE_DEPTH_A=32,C_READ_DEPTH_A=32,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=43,C_READ_WIDTH_B=43,C_WRITE_DEPTH_B=32,C_READ_DEPTH_B=32,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_EN_SAFETY_CKT=1,C_COUNT_36K_BRAM="1",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____5.96135_mW")' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:3457]
ERROR: [VRFC 10-8530] module 'HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:133]
ERROR: [VRFC 10-8530] module 'CADA_IN(Data_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:207]
ERROR: [VRFC 10-8530] module 'HA_OW(DataIn_1_BW=16,DataOut_1_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1526]
ERROR: [VRFC 10-8530] module 'CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:31]
ERROR: [VRFC 10-8530] module 'CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:54]
ERROR: [VRFC 10-8530] module 'HA_2IM(Mux_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1119]
ERROR: [VRFC 10-8530] module 'HA_CReg(Inst_BW=2)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:189]
ERROR: [VRFC 10-8530] module 'HA_INW(DataIn_1_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1510]
ERROR: [VRFC 10-8530] module 'HA_TW(DataIn_1_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1518]
ERROR: [VRFC 10-8530] module 'HA_4IM(Mux_BW=16)' is ignored due to previous errors [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v:1075]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top tb2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2478.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2478.938 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2478.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2478.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2478.938 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2478.938 ; gain = 0.000
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
delete_bd_objs [get_bd_nets clk_1]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets clk_1]'
disconnect_bd_net /clk_1 [get_bd_pins CADA_MEMControl_1/clk]
create_bd_port -dir I clk_data
set_property location {-8 111} [get_bd_ports clk_data]
connect_bd_net [get_bd_ports clk_data] [get_bd_pins CADA_MEMControl_1/clk]
disconnect_bd_net /clk_1 [get_bd_pins blk_mem_gen_1/clka]
connect_bd_net [get_bd_ports clk_data] [get_bd_pins blk_mem_gen_1/clka]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/clka> is being overridden by the user with net </clk_data_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
save_bd_design
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ui/bd_b733f973.ui> 
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -top
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -fileset [get_filesets sources_1] -inst_template
INFO: [BD 41-1662] The design 'MEMDesign.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\GitHub Projects\216BProject\ECE216BNew.gen\sources_1\bd\MEMDesign\synth\MEMDesign.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}]
WARNING: [Vivado 12-818] No files matched 'E:/GitHub'
WARNING: [Vivado 12-818] No files matched 'Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
export_ip_user_files -of_objects [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'E:/GitHub'
WARNING: [Vivado 12-818] No files matched 'Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
export_simulation -of_objects [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -directory {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/sim_scripts} -ip_user_files_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files} -ipstatic_source_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/modelsim} {questa=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/questa} {riviera=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/riviera} {activehdl=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'MEMDesign.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
Exporting to file e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hw_handoff/MEMDesign.hwh
Generated Hardware Definition File e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2478.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2478.938 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2478.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2478.938 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2478.938 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2478.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2478.938 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2478.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference MEMDesign_mem_to_array_1_0_2
Upgrading 'E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
INFO: [IP_Flow 19-3420] Updated MEMDesign_mem_to_array_1_0_2 to use current project options
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -fileset [get_filesets sources_1] -inst_template
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
ERROR: [Common 17-180] Spawn failed: No error
generate_target Simulation [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}]
WARNING: [Vivado 12-818] No files matched 'E:/GitHub'
WARNING: [Vivado 12-818] No files matched 'Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
export_ip_user_files -of_objects [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'E:/GitHub'
WARNING: [Vivado 12-818] No files matched 'Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
export_simulation -of_objects [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -directory {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/sim_scripts} -ip_user_files_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files} -ipstatic_source_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/modelsim} {questa=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/questa} {riviera=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/riviera} {activehdl=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'MEMDesign.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ui/bd_b733f973.ui> 
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_to_array_1_0 .
Exporting to file e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hw_handoff/MEMDesign.hwh
Generated Hardware Definition File e:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2916.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2916.973 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2931.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2931.059 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2931.059 ; gain = 14.086
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2931.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 2931.059 ; gain = 0.000
current_wave_config {Hw3Hw_TB_behav.wcfg}
Hw3Hw_TB_behav.wcfg
add_wave {{/tb2/clk_data}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2931.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_bd_design [get_bd_designs MEMDesign]
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ui/bd_b733f973.ui> 
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
Reading block design file <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:CADA_MEMControl:1.0 - CADA_MEMControl_0
Adding component instance block -- xilinx.com:module_ref:ArrayTop:1.0 - ArrayTop_0
Adding component instance block -- xilinx.com:module_ref:CADA_LaneSplit:1.0 - CADA_LaneSplit_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:module_ref:CADA_MEMControl:1.0 - CADA_MEMControl_1
Adding component instance block -- xilinx.com:module_ref:mem_to_array_1:1.0 - mem_to_array_1_0
Successfully read diagram <MEMDesign> from block design file <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd>
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -fileset [get_filesets sources_1] -inst_template
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2931.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2931.059 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2931.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2931.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2931.059 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2931.059 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2931.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3156.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 3156.102 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3156.102 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3156.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3156.102 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3156.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3156.102 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 3156.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3156.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3156.102 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3156.102 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3156.102 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3156.102 ; gain = 0.000
run 1000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3161.590 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 3161.867 ; gain = 0.277
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3192.215 ; gain = 19.484
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3192.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3192.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
create_bd_design "MEMDesign2"
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign2\MEMDesign2.bd> 
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs MEMDesign]
current_bd_design [get_bd_designs MEMDesign2]
current_bd_design MEMDesign
set tmpCopyObjs [concat  [get_bd_cells {CADA_MEMControl_1 CADA_MEMControl_0 mem_to_array_1_0 blk_mem_gen_1 CADA_LaneSplit_0 ArrayTop_0 blk_mem_gen_0}] [get_bd_ports {clk_data rst valid_1 writeEn_1 clk valid writeEn ena gControlIn DataIn_1 startAddr_1 strideInterval_1 startLatency_1 endLatency_1 dataIn startAddr strideInterval startLatency endLatency dataOut}] [get_bd_nets {ArrayTop_0_dataOut CADA_LaneSplit_0_dataOut1 CADA_LaneSplit_0_dataOut2 CADA_MEMControl_0_DataOut CADA_MEMControl_0_MEMEn CADA_MEMControl_0_MEMout CADA_MEMControl_0_MWMWen CADA_MEMControl_0_addrOut CADA_MEMControl_1_DataOut CADA_MEMControl_1_MEMEn CADA_MEMControl_1_MEMout CADA_MEMControl_1_MWMWen CADA_MEMControl_1_addrOut DataIn_1_1 blk_mem_gen_0_douta blk_mem_gen_1_douta clk_data_1 clk_1 dataIn_1 endLatency_1 endLatency_1_1 gControlIn_1 mem_to_array_1_0_to_array rst_1 startAddr_1 startAddr_1_1 startLatency_1 startLatency_1_1 strideInterval_1 strideInterval_1_1 valid_1 valid_1_1 writeEn_1 writeEn_1_1}]]
current_bd_design MEMDesign2
copy_bd_objs -from_design MEMDesign / $tmpCopyObjs
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/ena> is being overridden by the user with net <CADA_MEMControl_0_MEMEn>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/dina> is being overridden by the user with net <CADA_MEMControl_0_MEMout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/wea> is being overridden by the user with net <CADA_MEMControl_0_MWMWen>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/addra> is being overridden by the user with net <CADA_MEMControl_0_addrOut>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/ena> is being overridden by the user with net <CADA_MEMControl_1_MEMEn>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/dina> is being overridden by the user with net <CADA_MEMControl_1_MEMout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/wea> is being overridden by the user with net <CADA_MEMControl_1_MWMWen>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/addra> is being overridden by the user with net <CADA_MEMControl_1_addrOut>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/douta> is being overridden by the user with net <blk_mem_gen_0_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/douta> is being overridden by the user with net <blk_mem_gen_1_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/clka> is being overridden by the user with net <clk_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/clka> is being overridden by the user with net <clk_data_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/rsta> is being overridden by the user with net <rst_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/rsta> is being overridden by the user with net <rst_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
regenerate_bd_layout
save_bd_design
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign2\MEMDesign2.bd> 
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign2/ui/bd_10b791ff.ui> 
copy_bd_objs /  [get_bd_cells {blk_mem_gen_1}]
set_property location {4 1070 158} [get_bd_cells blk_mem_gen_2]
set_property location {3.5 1506 189} [get_bd_cells blk_mem_gen_2]
copy_bd_objs /  [get_bd_cells {CADA_MEMControl_1}]
set_property location {4 1183 120} [get_bd_cells CADA_MEMControl_2]
set_property location {3 1240 181} [get_bd_cells CADA_MEMControl_2]
set_property location {4.5 1573 169} [get_bd_cells blk_mem_gen_2]
connect_bd_net [get_bd_ports rst] [get_bd_pins blk_mem_gen_2/rsta]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/rsta> is being overridden by the user with net </rst_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins blk_mem_gen_2/wea] [get_bd_pins CADA_MEMControl_2/MWMWen]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/wea> is being overridden by the user with net <CADA_MEMControl_2_MWMWen>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins CADA_MEMControl_2/MEMEn] [get_bd_pins blk_mem_gen_2/ena]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/ena> is being overridden by the user with net <CADA_MEMControl_2_MEMEn>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins CADA_MEMControl_2/MWMWen] [get_bd_pins blk_mem_gen_2/dina]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/dina> is being overridden by the user with net </CADA_MEMControl_2_MWMWen>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins CADA_MEMControl_2/MWMWen] [get_bd_pins blk_mem_gen_2/dina]'
connect_bd_net [get_bd_pins CADA_MEMControl_2/MWMWen] [get_bd_pins blk_mem_gen_2/dina]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/dina> is being overridden by the user with net </CADA_MEMControl_2_MWMWen>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins CADA_MEMControl_2/MWMWen] [get_bd_pins blk_mem_gen_2/dina]'
connect_bd_net [get_bd_pins CADA_MEMControl_2/MEMout] [get_bd_pins blk_mem_gen_2/dina]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/dina> is being overridden by the user with net <CADA_MEMControl_2_MEMout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins CADA_MEMControl_2/addrOut] [get_bd_pins blk_mem_gen_2/addra]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/addra> is being overridden by the user with net <CADA_MEMControl_2_addrOut>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins CADA_MEMControl_2/clk] [get_bd_pins blk_mem_gen_2/clka]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/clka> is being overridden by the user with net <Net>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins CADA_MEMControl_2/clk] [get_bd_pins blk_mem_gen_2/clka]'
connect_bd_net [get_bd_ports clk_data] [get_bd_pins CADA_MEMControl_2/clk]
connect_bd_net [get_bd_ports clk_data] [get_bd_pins blk_mem_gen_2/clka]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/clka> is being overridden by the user with net </clk_data_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins CADA_MEMControl_2/MEMin] [get_bd_pins blk_mem_gen_2/douta]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_2/douta> is being overridden by the user with net <blk_mem_gen_2_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
startgroup
set_property -dict [list \
  CONFIG.Load_Init_File {false} \
  CONFIG.Read_Width_A {32} \
  CONFIG.Write_Depth_A {20} \
  CONFIG.Write_Width_A {16} \
] [get_bd_cells blk_mem_gen_2]
endgroup
save_bd_design
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign2\MEMDesign2.bd> 
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign2/ui/bd_10b791ff.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'MEMDesign2_ArrayTop_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3192.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 3192.215 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3192.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3281.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 3281.184 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3281.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3289.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 3289.746 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3289.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3305.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 3305.238 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3305.238 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/layer1_im2col.coe' provided. It will be converted relative to IP Instance files '../../../../ECE216BNew.srcs/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/layer1_im2col.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/layer1_im2col.coe' provided. It will be converted relative to IP Instance files '../../../../ECE216BNew.srcs/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/layer1_im2col.coe'
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\new\mem_to_array_1.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [SIM-utils-43] Exported 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3491. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3636. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3708. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3752. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 2952. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3149. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3336. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 3324.051 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {{E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
WARNING: Simulation object /Hw3Hw_TB/clk was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/rst was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/valid was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/writeEnable was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataOut was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/inputData was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/endLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startLatency was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/startAddr was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/stride was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/ena was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/configIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/controlIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/dataIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/gcontrolIn was not found in the design.
WARNING: Simulation object /Hw3Hw_TB/selectedChannel was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 3324.051 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/GitHub Projects/216BProject/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/UCLA/Spring_24/216B/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3324.051 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property CONFIG.Read_Width_A {64} [get_bd_cells blk_mem_gen_2]
endgroup
save_bd_design
Wrote  : <E:\GitHub Projects\216BProject\ECE216BNew.srcs\sources_1\bd\MEMDesign2\MEMDesign2.bd> 
Wrote  : <E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign2/ui/bd_10b791ff.ui> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
