{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715075505904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715075505904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 19:51:45 2024 " "Processing started: Tue May  7 19:51:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715075505904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715075505904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Watch -c Watch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Watch -c Watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715075505904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715075506256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715075506256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSeg " "Found entity 1: SSeg" {  } { { "7Seg.v" "" { Text "D:/Verilog/Watch/7Seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715075512510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.v 1 1 " "Found 1 design units, including 1 entities, in source file flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flash " "Found entity 1: Flash" {  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715075512511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayHMS " "Found entity 1: DisplayHMS" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715075512512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttoncontrol.v 7 7 " "Found 7 design units, including 7 entities, in source file buttoncontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 RisingEdgeDetector " "Found entity 1: RisingEdgeDetector" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512514 ""} { "Info" "ISGN_ENTITY_NAME" "2 PressHold " "Found entity 2: PressHold" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512514 ""} { "Info" "ISGN_ENTITY_NAME" "3 ClockMode " "Found entity 3: ClockMode" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512514 ""} { "Info" "ISGN_ENTITY_NAME" "4 StopWatchMode " "Found entity 4: StopWatchMode" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512514 ""} { "Info" "ISGN_ENTITY_NAME" "5 CountdownMode " "Found entity 5: CountdownMode" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512514 ""} { "Info" "ISGN_ENTITY_NAME" "6 Buzzer " "Found entity 6: Buzzer" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512514 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mode " "Found entity 7: Mode" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715075512514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time.v 4 4 " "Found 4 design units, including 4 entities, in source file time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time " "Found entity 1: Time" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512515 ""} { "Info" "ISGN_ENTITY_NAME" "2 StopWatchTime " "Found entity 2: StopWatchTime" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512515 ""} { "Info" "ISGN_ENTITY_NAME" "3 CountdownTime " "Found entity 3: CountdownTime" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512515 ""} { "Info" "ISGN_ENTITY_NAME" "4 Counter " "Found entity 4: Counter" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715075512515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.v 4 4 " "Found 4 design units, including 4 entities, in source file watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Watch " "Found entity 1: Watch" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512517 ""} { "Info" "ISGN_ENTITY_NAME" "2 Clock " "Found entity 2: Clock" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512517 ""} { "Info" "ISGN_ENTITY_NAME" "3 StopWatch " "Found entity 3: StopWatch" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512517 ""} { "Info" "ISGN_ENTITY_NAME" "4 CountdownTimer " "Found entity 4: CountdownTimer" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715075512517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715075512517 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Watch.v(105) " "Verilog HDL Instantiation warning at Watch.v(105): instance has no name" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 105 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715075512518 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Watch.v(59) " "Verilog HDL Instantiation warning at Watch.v(59): instance has no name" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715075512518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Watch " "Elaborating entity \"Watch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715075512554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Watch.v(33) " "Verilog HDL assignment warning at Watch.v(33): truncated value with size 7 to match size of target (6)" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512554 "|Watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 Watch.v(35) " "Verilog HDL assignment warning at Watch.v(35): truncated value with size 6 to match size of target (5)" {  } { { "Watch.v" "" { Text "D:/Verilog/Watch/Watch.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512554 "|Watch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mode Mode:modek3 " "Elaborating entity \"Mode\" for hierarchy \"Mode:modek3\"" {  } { { "Watch.v" "modek3" { Text "D:/Verilog/Watch/Watch.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RisingEdgeDetector Mode:modek3\|RisingEdgeDetector:editclick " "Elaborating entity \"RisingEdgeDetector\" for hierarchy \"Mode:modek3\|RisingEdgeDetector:editclick\"" {  } { { "ButtonControl.v" "editclick" { Text "D:/Verilog/Watch/ButtonControl.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:clock " "Elaborating entity \"Clock\" for hierarchy \"Clock:clock\"" {  } { { "Watch.v" "clock" { Text "D:/Verilog/Watch/Watch.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PressHold Clock:clock\|PressHold:pl " "Elaborating entity \"PressHold\" for hierarchy \"Clock:clock\|PressHold:pl\"" {  } { { "Watch.v" "pl" { Text "D:/Verilog/Watch/Watch.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Clock:clock\|PressHold:pl\|Counter:divider1 " "Elaborating entity \"Counter\" for hierarchy \"Clock:clock\|PressHold:pl\|Counter:divider1\"" {  } { { "ButtonControl.v" "divider1" { Text "D:/Verilog/Watch/ButtonControl.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512602 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (25)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512603 "|Watch|Clock:clock|ButtonControl:ButtCon|PressHold:pl|Counter:divider1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Clock:clock\|PressHold:pl\|Counter:divider2 " "Elaborating entity \"Counter\" for hierarchy \"Clock:clock\|PressHold:pl\|Counter:divider2\"" {  } { { "ButtonControl.v" "divider2" { Text "D:/Verilog/Watch/ButtonControl.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (23)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512604 "|Watch|PressHold:pl|Counter:divider2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockMode Clock:clock\|ClockMode:keymod2 " "Elaborating entity \"ClockMode\" for hierarchy \"Clock:clock\|ClockMode:keymod2\"" {  } { { "Watch.v" "keymod2" { Text "D:/Verilog/Watch/Watch.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ButtonControl.v(99) " "Verilog HDL assignment warning at ButtonControl.v(99): truncated value with size 32 to match size of target (2)" {  } { { "ButtonControl.v" "" { Text "D:/Verilog/Watch/ButtonControl.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512606 "|Watch|Clock:clock|ClockMode:keymod2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Clock:clock\|ClockMode:keymod2\|Counter:editpress " "Elaborating entity \"Counter\" for hierarchy \"Clock:clock\|ClockMode:keymod2\|Counter:editpress\"" {  } { { "ButtonControl.v" "editpress" { Text "D:/Verilog/Watch/ButtonControl.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512607 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (26)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512608 "|Watch|PressHold:pl|Counter:divider1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time Clock:clock\|Time:t " "Elaborating entity \"Time\" for hierarchy \"Clock:clock\|Time:t\"" {  } { { "Watch.v" "t" { Text "D:/Verilog/Watch/Watch.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Clock:clock\|Time:t\|Counter:cs " "Elaborating entity \"Counter\" for hierarchy \"Clock:clock\|Time:t\|Counter:cs\"" {  } { { "Time.v" "cs" { Text "D:/Verilog/Watch/Time.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (6)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512610 "|Watch|Clock:clock|Time:t|Counter:cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Clock:clock\|Time:t\|Counter:ch " "Elaborating entity \"Counter\" for hierarchy \"Clock:clock\|Time:t\|Counter:ch\"" {  } { { "Time.v" "ch" { Text "D:/Verilog/Watch/Time.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512611 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (5)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512611 "|Watch|Clock:clock|Time:t|Counter:ch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash Clock:clock\|Flash:fla_80 " "Elaborating entity \"Flash\" for hierarchy \"Clock:clock\|Flash:fla_80\"" {  } { { "Watch.v" "fla_80" { Text "D:/Verilog/Watch/Watch.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Flash.v(17) " "Verilog HDL assignment warning at Flash.v(17): truncated value with size 32 to match size of target (10)" {  } { { "Flash.v" "" { Text "D:/Verilog/Watch/Flash.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512612 "|Watch|Flash:fla_80"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StopWatch StopWatch:stw " "Elaborating entity \"StopWatch\" for hierarchy \"StopWatch:stw\"" {  } { { "Watch.v" "stw" { Text "D:/Verilog/Watch/Watch.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StopWatchMode StopWatch:stw\|StopWatchMode:comb_3 " "Elaborating entity \"StopWatchMode\" for hierarchy \"StopWatch:stw\|StopWatchMode:comb_3\"" {  } { { "Watch.v" "comb_3" { Text "D:/Verilog/Watch/Watch.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StopWatchTime StopWatch:stw\|StopWatchTime:swt " "Elaborating entity \"StopWatchTime\" for hierarchy \"StopWatch:stw\|StopWatchTime:swt\"" {  } { { "Watch.v" "swt" { Text "D:/Verilog/Watch/Watch.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter StopWatch:stw\|StopWatchTime:swt\|Counter:divider " "Elaborating entity \"Counter\" for hierarchy \"StopWatch:stw\|StopWatchTime:swt\|Counter:divider\"" {  } { { "Time.v" "divider" { Text "D:/Verilog/Watch/Time.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (19)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512620 "|Watch|StopWatch:stw|StopWatchTime:swt|Counter:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter StopWatch:stw\|StopWatchTime:swt\|Counter:cs " "Elaborating entity \"Counter\" for hierarchy \"StopWatch:stw\|StopWatchTime:swt\|Counter:cs\"" {  } { { "Time.v" "cs" { Text "D:/Verilog/Watch/Time.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (7)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512621 "|Watch|StopWatch:stw|StopWatchTime:swt|Counter:cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountdownTimer CountdownTimer:comb_39 " "Elaborating entity \"CountdownTimer\" for hierarchy \"CountdownTimer:comb_39\"" {  } { { "Watch.v" "comb_39" { Text "D:/Verilog/Watch/Watch.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PressHold CountdownTimer:comb_39\|PressHold:pl " "Elaborating entity \"PressHold\" for hierarchy \"CountdownTimer:comb_39\|PressHold:pl\"" {  } { { "Watch.v" "pl" { Text "D:/Verilog/Watch/Watch.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountdownMode CountdownTimer:comb_39\|CountdownMode:cdmk0 " "Elaborating entity \"CountdownMode\" for hierarchy \"CountdownTimer:comb_39\|CountdownMode:cdmk0\"" {  } { { "Watch.v" "cdmk0" { Text "D:/Verilog/Watch/Watch.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer CountdownTimer:comb_39\|Buzzer:buz " "Elaborating entity \"Buzzer\" for hierarchy \"CountdownTimer:comb_39\|Buzzer:buz\"" {  } { { "Watch.v" "buz" { Text "D:/Verilog/Watch/Watch.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountdownTime CountdownTimer:comb_39\|CountdownTime:cdt " "Elaborating entity \"CountdownTime\" for hierarchy \"CountdownTimer:comb_39\|CountdownTime:cdt\"" {  } { { "Watch.v" "cdt" { Text "D:/Verilog/Watch/Watch.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter CountdownTimer:comb_39\|CountdownTime:cdt\|Counter:cs " "Elaborating entity \"Counter\" for hierarchy \"CountdownTimer:comb_39\|CountdownTime:cdt\|Counter:cs\"" {  } { { "Time.v" "cs" { Text "D:/Verilog/Watch/Time.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Time.v(88) " "Verilog HDL assignment warning at Time.v(88): truncated value with size 32 to match size of target (6)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512631 "|Watch|CountdownTime:cdt|Counter:cs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (6)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512631 "|Watch|CountdownTime:cdt|Counter:cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter CountdownTimer:comb_39\|CountdownTime:cdt\|Counter:ch " "Elaborating entity \"Counter\" for hierarchy \"CountdownTimer:comb_39\|CountdownTime:cdt\|Counter:ch\"" {  } { { "Time.v" "ch" { Text "D:/Verilog/Watch/Time.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Time.v(88) " "Verilog HDL assignment warning at Time.v(88): truncated value with size 32 to match size of target (5)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512633 "|Watch|CountdownTime:cdt|Counter:ch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Time.v(92) " "Verilog HDL assignment warning at Time.v(92): truncated value with size 32 to match size of target (5)" {  } { { "Time.v" "" { Text "D:/Verilog/Watch/Time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512633 "|Watch|CountdownTime:cdt|Counter:ch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayHMS DisplayHMS:disHMS " "Elaborating entity \"DisplayHMS\" for hierarchy \"DisplayHMS:disHMS\"" {  } { { "Watch.v" "disHMS" { Text "D:/Verilog/Watch/Watch.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(15) " "Verilog HDL assignment warning at Display.v(15): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512633 "|Watch|DisplayHMS:disHMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 3 Display.v(16) " "Verilog HDL assignment warning at Display.v(16): truncated value with size 7 to match size of target (3)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512634 "|Watch|DisplayHMS:disHMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(17) " "Verilog HDL assignment warning at Display.v(17): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512634 "|Watch|DisplayHMS:disHMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 3 Display.v(18) " "Verilog HDL assignment warning at Display.v(18): truncated value with size 7 to match size of target (3)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512634 "|Watch|DisplayHMS:disHMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(19) " "Verilog HDL assignment warning at Display.v(19): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512634 "|Watch|DisplayHMS:disHMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 2 Display.v(20) " "Verilog HDL assignment warning at Display.v(20): truncated value with size 7 to match size of target (2)" {  } { { "Display.v" "" { Text "D:/Verilog/Watch/Display.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715075512634 "|Watch|DisplayHMS:disHMS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSeg DisplayHMS:disHMS\|SSeg:ss0 " "Elaborating entity \"SSeg\" for hierarchy \"DisplayHMS:disHMS\|SSeg:ss0\"" {  } { { "Display.v" "ss0" { Text "D:/Verilog/Watch/Display.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715075512634 ""}
