

================================================================
== Vivado HLS Report for 'Mat2Array'
================================================================
* Date:           Sat Jun 20 16:50:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Vivado_Sobel_v3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.489 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131| 1.310 us | 1.310 us |  131|  131|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_pixel     |      130|      130|        13|          -|          -|    10|    no    |
        | + loop_pixel.1  |       10|       10|         2|          1|          1|    10|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str87, i32 0, i32 0, [1 x i8]* @p_str88, [1 x i8]* @p_str89, [1 x i8]* @p_str90, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str91, [1 x i8]* @p_str92)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([100 x i8]* %fb, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([100 x i8]* %fb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.24ns)   --->   "br label %0" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.24>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ 0, %._crit_edge ], [ %row_V, %loop_pixel_end ]"   --->   Operation 10 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.07ns)   --->   "%icmp_ln240 = icmp eq i4 %t_V, -6" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 11 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 0)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.45ns)   --->   "%row_V = add i4 %t_V, 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 13 'add' 'row_V' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %2, label %loop_pixel_begin" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 16 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %t_V, i3 0)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln1352_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %t_V, i1 false)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 18 'bitconcatenate' 'shl_ln1352_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.24ns)   --->   "br label %1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 19 'br' <Predicate = (!icmp_ln240)> <Delay = 1.24>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 20 'ret' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%t_V_1 = phi i4 [ 0, %loop_pixel_begin ], [ %col_V, %hls_label_5_begin ]"   --->   Operation 21 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.07ns)   --->   "%icmp_ln241 = icmp eq i4 %t_V_1, -6" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 22 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 0)"   --->   Operation 23 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.45ns)   --->   "%col_V = add i4 %t_V_1, 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 24 'add' 'col_V' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %loop_pixel_end, label %hls_label_5_begin" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln253_1 = zext i4 %t_V_1 to i5" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 26 'zext' 'zext_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.52ns)   --->   "%add_ln253_1 = add i5 %shl_ln1352_1, %zext_ln253_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 27 'add' 'add_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.48>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 28 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:243]   --->   Operation 29 'specpipeline' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:672->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 30 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:676->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 31 'specprotocol' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (3.07ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_V)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 32 'read' 'tmp' <Predicate = (!icmp_ln241)> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_3)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:681->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 33 'specregionend' 'empty_43' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln253_2 = zext i5 %add_ln253_1 to i7" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 34 'zext' 'zext_ln253_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.68ns)   --->   "%add_ln253 = add i7 %zext_ln253_2, %shl_ln" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 35 'add' 'add_ln253' <Predicate = (!icmp_ln241)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i7 %add_ln253 to i64" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 36 'zext' 'zext_ln253' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%fb_addr = getelementptr [100 x i8]* %fb, i64 0, i64 %zext_ln253" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 37 'getelementptr' 'fb_addr' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.41ns)   --->   "store i8 %tmp, i8* %fb_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 38 'store' <Predicate = (!icmp_ln241)> <Delay = 2.41> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 100> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_2)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:254]   --->   Operation 39 'specregionend' 'empty_44' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 40 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_1)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:255]   --->   Operation 41 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %0" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 000000]
specmemcore_ln0    (specmemcore      ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
br_ln240           (br               ) [ 011111]
t_V                (phi              ) [ 001000]
icmp_ln240         (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
row_V              (add              ) [ 011111]
br_ln240           (br               ) [ 000000]
specloopname_ln240 (specloopname     ) [ 000000]
tmp_1              (specregionbegin  ) [ 000111]
shl_ln             (bitconcatenate   ) [ 000110]
shl_ln1352_1       (bitconcatenate   ) [ 000110]
br_ln241           (br               ) [ 001111]
ret_ln0            (ret              ) [ 000000]
t_V_1              (phi              ) [ 000100]
icmp_ln241         (icmp             ) [ 001111]
empty_42           (speclooptripcount) [ 000000]
col_V              (add              ) [ 001111]
br_ln241           (br               ) [ 000000]
zext_ln253_1       (zext             ) [ 000000]
add_ln253_1        (add              ) [ 000110]
tmp_2              (specregionbegin  ) [ 000000]
specpipeline_ln243 (specpipeline     ) [ 000000]
tmp_3              (specregionbegin  ) [ 000000]
specprotocol_ln676 (specprotocol     ) [ 000000]
tmp                (read             ) [ 000000]
empty_43           (specregionend    ) [ 000000]
zext_ln253_2       (zext             ) [ 000000]
add_ln253          (add              ) [ 000000]
zext_ln253         (zext             ) [ 000000]
fb_addr            (getelementptr    ) [ 000000]
store_ln253        (store            ) [ 000000]
empty_44           (specregionend    ) [ 000000]
br_ln241           (br               ) [ 001111]
empty_45           (specregionend    ) [ 000000]
br_ln240           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fb">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fb"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="fb_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="7" slack="0"/>
<pin id="86" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fb_addr/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln253_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="7" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln253/4 "/>
</bind>
</comp>

<comp id="96" class="1005" name="t_V_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="1"/>
<pin id="98" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="t_V_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="t_V_1_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="1"/>
<pin id="109" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="t_V_1_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln240_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="row_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_V/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="shl_ln_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="shl_ln1352_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1352_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln241_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="col_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln253_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_1/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln253_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="1"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253_1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln253_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="1"/>
<pin id="169" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_2/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln253_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="2"/>
<pin id="173" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln253_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253/4 "/>
</bind>
</comp>

<comp id="180" class="1005" name="icmp_ln240_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln240 "/>
</bind>
</comp>

<comp id="184" class="1005" name="row_V_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="row_V "/>
</bind>
</comp>

<comp id="189" class="1005" name="shl_ln_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="2"/>
<pin id="191" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="194" class="1005" name="shl_ln1352_1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="1"/>
<pin id="196" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1352_1 "/>
</bind>
</comp>

<comp id="199" class="1005" name="icmp_ln241_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="203" class="1005" name="col_V_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="col_V "/>
</bind>
</comp>

<comp id="208" class="1005" name="add_ln253_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="1"/>
<pin id="210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln253_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="72" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="76" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="100" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="100" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="100" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="56" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="100" pin="4"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="60" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="111" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="111" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="111" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="183"><net_src comp="118" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="124" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="192"><net_src comp="130" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="197"><net_src comp="138" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="202"><net_src comp="146" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="152" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="211"><net_src comp="162" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="167" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fb | {4 }
 - Input state : 
	Port: Mat2Array : img_data_stream_V | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln240 : 1
		row_V : 1
		br_ln240 : 2
		shl_ln : 1
		shl_ln1352_1 : 1
	State 3
		icmp_ln241 : 1
		col_V : 1
		br_ln241 : 2
		zext_ln253_1 : 1
		add_ln253_1 : 2
	State 4
		empty_43 : 1
		add_ln253 : 1
		zext_ln253 : 2
		fb_addr : 3
		store_ln253 : 4
		empty_44 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |     row_V_fu_124    |    0    |    13   |
|    add   |     col_V_fu_152    |    0    |    13   |
|          |  add_ln253_1_fu_162 |    0    |    15   |
|          |   add_ln253_fu_170  |    0    |    15   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln240_fu_118  |    0    |    9    |
|          |  icmp_ln241_fu_146  |    0    |    9    |
|----------|---------------------|---------|---------|
|   read   |    tmp_read_fu_76   |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_130    |    0    |    0    |
|          | shl_ln1352_1_fu_138 |    0    |    0    |
|----------|---------------------|---------|---------|
|          | zext_ln253_1_fu_158 |    0    |    0    |
|   zext   | zext_ln253_2_fu_167 |    0    |    0    |
|          |  zext_ln253_fu_175  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    74   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln253_1_reg_208|    5   |
|    col_V_reg_203   |    4   |
| icmp_ln240_reg_180 |    1   |
| icmp_ln241_reg_199 |    1   |
|    row_V_reg_184   |    4   |
|shl_ln1352_1_reg_194|    5   |
|   shl_ln_reg_189   |    7   |
|    t_V_1_reg_107   |    4   |
|     t_V_reg_96     |    4   |
+--------------------+--------+
|        Total       |   35   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   74   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   35   |    -   |
+-----------+--------+--------+
|   Total   |   35   |   74   |
+-----------+--------+--------+
