

================================================================
== Vitis HLS Report for 'hwmm_layer2'
================================================================
* Date:           Mon Nov 18 06:18:32 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.466 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1129|     1129|  11.290 us|  11.290 us|  1129|  1129|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |     1128|     1128|       141|          -|          -|     8|        no|
        | + prod   |       33|       33|         3|          1|          1|    32|       yes|
        | + prod   |       33|       33|         3|          1|          1|    32|       yes|
        | + prod   |       33|       33|         3|          1|          1|    32|       yes|
        | + prod   |       33|       33|         3|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 7 8 9 }
  Pipeline-2 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-3 : II = 1, D = 3, States = { 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 16 
16 --> 18 17 
17 --> 15 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%br_ln40 = br void" [nn.cpp:40]   --->   Operation 19 'br' 'br_ln40' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.48>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln40, void, i6 0, void" [nn.cpp:40]   --->   Operation 20 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %j, i32 5" [nn.cpp:40]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %tmp, void %.split, void" [nn.cpp:40]   --->   Operation 23 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %j" [nn.cpp:40]   --->   Operation 24 'zext' 'zext_ln40' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i6 %j" [nn.cpp:40]   --->   Operation 25 'zext' 'zext_ln40_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i6 %j" [nn.cpp:40]   --->   Operation 26 'trunc' 'trunc_ln40' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [nn.cpp:40]   --->   Operation 27 'specloopname' 'specloopname_ln40' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%br_ln44 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [nn.cpp:44]   --->   Operation 28 'br' 'br_ln44' <Predicate = (!tmp)> <Delay = 0.48>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [nn.cpp:51]   --->   Operation 29 'ret' 'ret_ln51' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln44, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i7 0, void %.split" [nn.cpp:44]   --->   Operation 30 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sum_V_30 = phi i32 %sum_V, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 0, void %.split"   --->   Operation 31 'phi' 'sum_V_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k, i32 6" [nn.cpp:44]   --->   Operation 33 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 34 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %tmp_19, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void" [nn.cpp:44]   --->   Operation 35 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.89ns)   --->   "%add_ln44 = add i7 %k, i7 2" [nn.cpp:44]   --->   Operation 36 'add' 'add_ln44' <Predicate = (!tmp_19)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%k_cast7 = zext i7 %k" [nn.cpp:44]   --->   Operation 37 'zext' 'k_cast7' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %k, i32 1, i32 6"   --->   Operation 38 'partselect' 'tmp_s' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %tmp_s, i6 %j"   --->   Operation 39 'bitconcatenate' 'tmp_31' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i12 %tmp_31"   --->   Operation 40 'zext' 'zext_ln1118' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%weights_layer2_weights_V_addr = getelementptr i11 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118"   --->   Operation 41 'getelementptr' 'weights_layer2_weights_V_addr' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_43 = trunc i7 %k" [nn.cpp:44]   --->   Operation 42 'trunc' 'empty_43' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %k_cast7"   --->   Operation 43 'getelementptr' 'input_0_addr' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (1.35ns)   --->   "%r_V = load i6 %input_0_addr"   --->   Operation 44 'load' 'r_V' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 45 [2/2] (1.35ns)   --->   "%weights_layer2_weights_V_load = load i11 %weights_layer2_weights_V_addr"   --->   Operation 45 'load' 'weights_layer2_weights_V_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>

State 4 <SV = 3> <Delay = 5.23>
ST_4 : Operation 46 [1/2] (1.35ns)   --->   "%r_V = load i6 %input_0_addr"   --->   Operation 46 'load' 'r_V' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i32 %r_V"   --->   Operation 47 'sext' 'sext_ln1192' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (1.35ns)   --->   "%weights_layer2_weights_V_load = load i11 %weights_layer2_weights_V_addr"   --->   Operation 48 'load' 'weights_layer2_weights_V_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i11 %weights_layer2_weights_V_load"   --->   Operation 49 'sext' 'sext_ln1192_31' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.88ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1192_31, i40 %sext_ln1192"   --->   Operation 50 'mul' 'mul_ln1192' <Predicate = (!tmp_19)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln44 = or i6 %empty_43, i6 1" [nn.cpp:44]   --->   Operation 51 'or' 'or_ln44' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %or_ln44" [nn.cpp:42]   --->   Operation 52 'zext' 'zext_ln42' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %or_ln44, i5 0"   --->   Operation 53 'bitconcatenate' 'tmp_32' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.94ns)   --->   "%add_ln1118 = add i11 %tmp_32, i11 %zext_ln40_1"   --->   Operation 54 'add' 'add_ln1118' <Predicate = (!tmp_19)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1118_30 = zext i11 %add_ln1118"   --->   Operation 55 'zext' 'zext_ln1118_30' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%weights_layer2_weights_V_addr_1 = getelementptr i11 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118_30"   --->   Operation 56 'getelementptr' 'weights_layer2_weights_V_addr_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%input_0_addr_15 = getelementptr i32 %input_0, i64 0, i64 %zext_ln42"   --->   Operation 57 'getelementptr' 'input_0_addr_15' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (1.35ns)   --->   "%r_V_15 = load i6 %input_0_addr_15"   --->   Operation 58 'load' 'r_V_15' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 59 [2/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_1 = load i11 %weights_layer2_weights_V_addr_1"   --->   Operation 59 'load' 'weights_layer2_weights_V_load_1' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>

State 5 <SV = 4> <Delay = 6.46>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:42]   --->   Operation 60 'specloopname' 'specloopname_ln42' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%lhs_23 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_30, i8 0"   --->   Operation 61 'bitconcatenate' 'lhs_23' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.23ns)   --->   "%ret_V = add i40 %lhs_23, i40 %mul_ln1192"   --->   Operation 62 'add' 'ret_V' <Predicate = (!tmp_19)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/2] (1.35ns)   --->   "%r_V_15 = load i6 %input_0_addr_15"   --->   Operation 63 'load' 'r_V_15' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1192_32 = sext i32 %r_V_15"   --->   Operation 64 'sext' 'sext_ln1192_32' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_1 = load i11 %weights_layer2_weights_V_addr_1"   --->   Operation 65 'load' 'weights_layer2_weights_V_load_1' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1192_33 = sext i11 %weights_layer2_weights_V_load_1"   --->   Operation 66 'sext' 'sext_ln1192_33' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.88ns)   --->   "%mul_ln1192_15 = mul i40 %sext_ln1192_33, i40 %sext_ln1192_32"   --->   Operation 67 'mul' 'mul_ln1192_15' <Predicate = (!tmp_19)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 68 'partselect' 'tmp_33' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%lhs_24 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_33, i8 0"   --->   Operation 69 'bitconcatenate' 'lhs_24' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.23ns)   --->   "%ret_V_18 = add i40 %lhs_24, i40 %mul_ln1192_15"   --->   Operation 70 'add' 'ret_V_18' <Predicate = (!tmp_19)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sum_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_18, i32 8, i32 39"   --->   Operation 71 'partselect' 'sum_V' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!tmp_19)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.35>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln40" [nn.cpp:48]   --->   Operation 73 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.35ns)   --->   "%store_ln48 = store i32 %sum_V_30, i5 %output_0_addr" [nn.cpp:48]   --->   Operation 74 'store' 'store_ln48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln40 = or i5 %trunc_ln40, i5 1" [nn.cpp:40]   --->   Operation 75 'or' 'or_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i5 %or_ln40" [nn.cpp:44]   --->   Operation 76 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.48ns)   --->   "%br_ln44 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1" [nn.cpp:44]   --->   Operation 77 'br' 'br_ln44' <Predicate = true> <Delay = 0.48>

State 7 <SV = 4> <Delay = 1.35>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%k_7 = phi i7 %add_ln44_1, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i7 0, void" [nn.cpp:44]   --->   Operation 78 'phi' 'k_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%sum_V_31 = phi i32 %sum_V_25, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i32 0, void"   --->   Operation 79 'phi' 'sum_V_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 80 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k_7, i32 6" [nn.cpp:44]   --->   Operation 81 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 82 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %tmp_20, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, void" [nn.cpp:44]   --->   Operation 83 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.89ns)   --->   "%add_ln44_1 = add i7 %k_7, i7 2" [nn.cpp:44]   --->   Operation 84 'add' 'add_ln44_1' <Predicate = (!tmp_20)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%k_7_cast8 = zext i7 %k_7" [nn.cpp:44]   --->   Operation 85 'zext' 'k_7_cast8' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %k_7, i5 %or_ln40"   --->   Operation 86 'bitconcatenate' 'tmp_34' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1118_24 = zext i12 %tmp_34"   --->   Operation 87 'zext' 'zext_ln1118_24' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%weights_layer2_weights_V_addr_2 = getelementptr i11 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118_24"   --->   Operation 88 'getelementptr' 'weights_layer2_weights_V_addr_2' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%empty_45 = trunc i7 %k_7" [nn.cpp:44]   --->   Operation 89 'trunc' 'empty_45' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%input_0_addr_16 = getelementptr i32 %input_0, i64 0, i64 %k_7_cast8"   --->   Operation 90 'getelementptr' 'input_0_addr_16' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (1.35ns)   --->   "%r_V_16 = load i6 %input_0_addr_16"   --->   Operation 91 'load' 'r_V_16' <Predicate = (!tmp_20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 92 [2/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_2 = load i11 %weights_layer2_weights_V_addr_2"   --->   Operation 92 'load' 'weights_layer2_weights_V_load_2' <Predicate = (!tmp_20)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>

State 8 <SV = 5> <Delay = 5.23>
ST_8 : Operation 93 [1/2] (1.35ns)   --->   "%r_V_16 = load i6 %input_0_addr_16"   --->   Operation 93 'load' 'r_V_16' <Predicate = (!tmp_20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1192_34 = sext i32 %r_V_16"   --->   Operation 94 'sext' 'sext_ln1192_34' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_8 : Operation 95 [1/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_2 = load i11 %weights_layer2_weights_V_addr_2"   --->   Operation 95 'load' 'weights_layer2_weights_V_load_2' <Predicate = (!tmp_20)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1192_35 = sext i11 %weights_layer2_weights_V_load_2"   --->   Operation 96 'sext' 'sext_ln1192_35' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (3.88ns)   --->   "%mul_ln1192_16 = mul i40 %sext_ln1192_35, i40 %sext_ln1192_34"   --->   Operation 97 'mul' 'mul_ln1192_16' <Predicate = (!tmp_20)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln44_1 = or i6 %empty_45, i6 1" [nn.cpp:44]   --->   Operation 98 'or' 'or_ln44_1' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i6 %or_ln44_1" [nn.cpp:42]   --->   Operation 99 'zext' 'zext_ln42_1' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %or_ln44_1, i5 %or_ln40"   --->   Operation 100 'bitconcatenate' 'tmp_35' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1118_25 = zext i11 %tmp_35"   --->   Operation 101 'zext' 'zext_ln1118_25' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%weights_layer2_weights_V_addr_3 = getelementptr i11 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118_25"   --->   Operation 102 'getelementptr' 'weights_layer2_weights_V_addr_3' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%input_0_addr_17 = getelementptr i32 %input_0, i64 0, i64 %zext_ln42_1"   --->   Operation 103 'getelementptr' 'input_0_addr_17' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (1.35ns)   --->   "%r_V_17 = load i6 %input_0_addr_17"   --->   Operation 104 'load' 'r_V_17' <Predicate = (!tmp_20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 105 [2/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_3 = load i11 %weights_layer2_weights_V_addr_3"   --->   Operation 105 'load' 'weights_layer2_weights_V_load_3' <Predicate = (!tmp_20)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>

State 9 <SV = 6> <Delay = 6.46>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:42]   --->   Operation 106 'specloopname' 'specloopname_ln42' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%lhs_26 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_31, i8 0"   --->   Operation 107 'bitconcatenate' 'lhs_26' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.23ns)   --->   "%ret_V_19 = add i40 %lhs_26, i40 %mul_ln1192_16"   --->   Operation 108 'add' 'ret_V_19' <Predicate = (!tmp_20)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/2] (1.35ns)   --->   "%r_V_17 = load i6 %input_0_addr_17"   --->   Operation 109 'load' 'r_V_17' <Predicate = (!tmp_20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1192_36 = sext i32 %r_V_17"   --->   Operation 110 'sext' 'sext_ln1192_36' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_9 : Operation 111 [1/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_3 = load i11 %weights_layer2_weights_V_addr_3"   --->   Operation 111 'load' 'weights_layer2_weights_V_load_3' <Predicate = (!tmp_20)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1192_37 = sext i11 %weights_layer2_weights_V_load_3"   --->   Operation 112 'sext' 'sext_ln1192_37' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (3.88ns)   --->   "%mul_ln1192_17 = mul i40 %sext_ln1192_37, i40 %sext_ln1192_36"   --->   Operation 113 'mul' 'mul_ln1192_17' <Predicate = (!tmp_20)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_19, i32 8, i32 39"   --->   Operation 114 'partselect' 'tmp_36' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%lhs_27 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_36, i8 0"   --->   Operation 115 'bitconcatenate' 'lhs_27' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (1.23ns)   --->   "%ret_V_20 = add i40 %lhs_27, i40 %mul_ln1192_17"   --->   Operation 116 'add' 'ret_V_20' <Predicate = (!tmp_20)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%sum_V_25 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_20, i32 8, i32 39"   --->   Operation 117 'partselect' 'sum_V_25' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!tmp_20)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.35>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%output_0_addr_7 = getelementptr i32 %output_0, i64 0, i64 %zext_ln44" [nn.cpp:48]   --->   Operation 119 'getelementptr' 'output_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (1.35ns)   --->   "%store_ln48 = store i32 %sum_V_31, i5 %output_0_addr_7" [nn.cpp:48]   --->   Operation 120 'store' 'store_ln48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln40_1 = or i5 %trunc_ln40, i5 2" [nn.cpp:40]   --->   Operation 121 'or' 'or_ln40_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i5 %or_ln40_1" [nn.cpp:44]   --->   Operation 122 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.48ns)   --->   "%br_ln44 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2" [nn.cpp:44]   --->   Operation 123 'br' 'br_ln44' <Predicate = true> <Delay = 0.48>

State 11 <SV = 6> <Delay = 1.35>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%k_8 = phi i7 %add_ln44_2, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i7 0, void" [nn.cpp:44]   --->   Operation 124 'phi' 'k_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%sum_V_32 = phi i32 %sum_V_27, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i32 0, void"   --->   Operation 125 'phi' 'sum_V_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k_8, i32 6" [nn.cpp:44]   --->   Operation 127 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 128 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %tmp_21, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, void" [nn.cpp:44]   --->   Operation 129 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.89ns)   --->   "%add_ln44_2 = add i7 %k_8, i7 2" [nn.cpp:44]   --->   Operation 130 'add' 'add_ln44_2' <Predicate = (!tmp_21)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%k_8_cast9 = zext i7 %k_8" [nn.cpp:44]   --->   Operation 131 'zext' 'k_8_cast9' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %k_8, i5 %or_ln40_1"   --->   Operation 132 'bitconcatenate' 'tmp_37' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1118_26 = zext i12 %tmp_37"   --->   Operation 133 'zext' 'zext_ln1118_26' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%weights_layer2_weights_V_addr_4 = getelementptr i11 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118_26"   --->   Operation 134 'getelementptr' 'weights_layer2_weights_V_addr_4' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%empty_47 = trunc i7 %k_8" [nn.cpp:44]   --->   Operation 135 'trunc' 'empty_47' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%input_0_addr_18 = getelementptr i32 %input_0, i64 0, i64 %k_8_cast9"   --->   Operation 136 'getelementptr' 'input_0_addr_18' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_11 : Operation 137 [2/2] (1.35ns)   --->   "%r_V_18 = load i6 %input_0_addr_18"   --->   Operation 137 'load' 'r_V_18' <Predicate = (!tmp_21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 138 [2/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_4 = load i11 %weights_layer2_weights_V_addr_4"   --->   Operation 138 'load' 'weights_layer2_weights_V_load_4' <Predicate = (!tmp_21)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln44_2 = or i6 %empty_47, i6 1" [nn.cpp:44]   --->   Operation 139 'or' 'or_ln44_2' <Predicate = (!tmp_21)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 5.23>
ST_12 : Operation 140 [1/2] (1.35ns)   --->   "%r_V_18 = load i6 %input_0_addr_18"   --->   Operation 140 'load' 'r_V_18' <Predicate = (!tmp_21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1192_38 = sext i32 %r_V_18"   --->   Operation 141 'sext' 'sext_ln1192_38' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_12 : Operation 142 [1/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_4 = load i11 %weights_layer2_weights_V_addr_4"   --->   Operation 142 'load' 'weights_layer2_weights_V_load_4' <Predicate = (!tmp_21)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1192_39 = sext i11 %weights_layer2_weights_V_load_4"   --->   Operation 143 'sext' 'sext_ln1192_39' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (3.88ns)   --->   "%mul_ln1192_18 = mul i40 %sext_ln1192_39, i40 %sext_ln1192_38"   --->   Operation 144 'mul' 'mul_ln1192_18' <Predicate = (!tmp_21)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i6 %or_ln44_2" [nn.cpp:42]   --->   Operation 145 'zext' 'zext_ln42_2' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %or_ln44_2, i5 %or_ln40_1"   --->   Operation 146 'bitconcatenate' 'tmp_38' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1118_27 = zext i11 %tmp_38"   --->   Operation 147 'zext' 'zext_ln1118_27' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%weights_layer2_weights_V_addr_5 = getelementptr i11 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118_27"   --->   Operation 148 'getelementptr' 'weights_layer2_weights_V_addr_5' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%input_0_addr_19 = getelementptr i32 %input_0, i64 0, i64 %zext_ln42_2"   --->   Operation 149 'getelementptr' 'input_0_addr_19' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_12 : Operation 150 [2/2] (1.35ns)   --->   "%r_V_19 = load i6 %input_0_addr_19"   --->   Operation 150 'load' 'r_V_19' <Predicate = (!tmp_21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 151 [2/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_5 = load i11 %weights_layer2_weights_V_addr_5"   --->   Operation 151 'load' 'weights_layer2_weights_V_load_5' <Predicate = (!tmp_21)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>

State 13 <SV = 8> <Delay = 6.46>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:42]   --->   Operation 152 'specloopname' 'specloopname_ln42' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%lhs_29 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_32, i8 0"   --->   Operation 153 'bitconcatenate' 'lhs_29' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (1.23ns)   --->   "%ret_V_21 = add i40 %lhs_29, i40 %mul_ln1192_18"   --->   Operation 154 'add' 'ret_V_21' <Predicate = (!tmp_21)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/2] (1.35ns)   --->   "%r_V_19 = load i6 %input_0_addr_19"   --->   Operation 155 'load' 'r_V_19' <Predicate = (!tmp_21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1192_40 = sext i32 %r_V_19"   --->   Operation 156 'sext' 'sext_ln1192_40' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_13 : Operation 157 [1/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_5 = load i11 %weights_layer2_weights_V_addr_5"   --->   Operation 157 'load' 'weights_layer2_weights_V_load_5' <Predicate = (!tmp_21)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1192_41 = sext i11 %weights_layer2_weights_V_load_5"   --->   Operation 158 'sext' 'sext_ln1192_41' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (3.88ns)   --->   "%mul_ln1192_19 = mul i40 %sext_ln1192_41, i40 %sext_ln1192_40"   --->   Operation 159 'mul' 'mul_ln1192_19' <Predicate = (!tmp_21)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_21, i32 8, i32 39"   --->   Operation 160 'partselect' 'tmp_39' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%lhs_30 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_39, i8 0"   --->   Operation 161 'bitconcatenate' 'lhs_30' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (1.23ns)   --->   "%ret_V_22 = add i40 %lhs_30, i40 %mul_ln1192_19"   --->   Operation 162 'add' 'ret_V_22' <Predicate = (!tmp_21)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%sum_V_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_22, i32 8, i32 39"   --->   Operation 163 'partselect' 'sum_V_27' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2"   --->   Operation 164 'br' 'br_ln0' <Predicate = (!tmp_21)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 1.35>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%output_0_addr_8 = getelementptr i32 %output_0, i64 0, i64 %zext_ln44_1" [nn.cpp:48]   --->   Operation 165 'getelementptr' 'output_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (1.35ns)   --->   "%store_ln48 = store i32 %sum_V_32, i5 %output_0_addr_8" [nn.cpp:48]   --->   Operation 166 'store' 'store_ln48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%or_ln40_2 = or i5 %trunc_ln40, i5 3" [nn.cpp:40]   --->   Operation 167 'or' 'or_ln40_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i5 %or_ln40_2" [nn.cpp:44]   --->   Operation 168 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.48ns)   --->   "%br_ln44 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3" [nn.cpp:44]   --->   Operation 169 'br' 'br_ln44' <Predicate = true> <Delay = 0.48>

State 15 <SV = 8> <Delay = 1.35>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%k_9 = phi i7 %add_ln44_3, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i7 0, void" [nn.cpp:44]   --->   Operation 170 'phi' 'k_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k_9, i32 6" [nn.cpp:44]   --->   Operation 171 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %tmp_22, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, void" [nn.cpp:44]   --->   Operation 172 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.89ns)   --->   "%add_ln44_3 = add i7 %k_9, i7 2" [nn.cpp:44]   --->   Operation 173 'add' 'add_ln44_3' <Predicate = (!tmp_22)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%k_9_cast10 = zext i7 %k_9" [nn.cpp:44]   --->   Operation 174 'zext' 'k_9_cast10' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %k_9, i5 %or_ln40_2"   --->   Operation 175 'bitconcatenate' 'tmp_40' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1118_28 = zext i12 %tmp_40"   --->   Operation 176 'zext' 'zext_ln1118_28' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%weights_layer2_weights_V_addr_6 = getelementptr i11 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118_28"   --->   Operation 177 'getelementptr' 'weights_layer2_weights_V_addr_6' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%empty_49 = trunc i7 %k_9" [nn.cpp:44]   --->   Operation 178 'trunc' 'empty_49' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%input_0_addr_20 = getelementptr i32 %input_0, i64 0, i64 %k_9_cast10"   --->   Operation 179 'getelementptr' 'input_0_addr_20' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_15 : Operation 180 [2/2] (1.35ns)   --->   "%r_V_20 = load i6 %input_0_addr_20"   --->   Operation 180 'load' 'r_V_20' <Predicate = (!tmp_22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 181 [2/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_6 = load i11 %weights_layer2_weights_V_addr_6"   --->   Operation 181 'load' 'weights_layer2_weights_V_load_6' <Predicate = (!tmp_22)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln44_3 = or i6 %empty_49, i6 1" [nn.cpp:44]   --->   Operation 182 'or' 'or_ln44_3' <Predicate = (!tmp_22)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 5.23>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%sum_V_33 = phi i32 %sum_V_29, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i32 0, void"   --->   Operation 183 'phi' 'sum_V_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 184 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 185 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/2] (1.35ns)   --->   "%r_V_20 = load i6 %input_0_addr_20"   --->   Operation 186 'load' 'r_V_20' <Predicate = (!tmp_22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1192_42 = sext i32 %r_V_20"   --->   Operation 187 'sext' 'sext_ln1192_42' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_16 : Operation 188 [1/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_6 = load i11 %weights_layer2_weights_V_addr_6"   --->   Operation 188 'load' 'weights_layer2_weights_V_load_6' <Predicate = (!tmp_22)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1192_43 = sext i11 %weights_layer2_weights_V_load_6"   --->   Operation 189 'sext' 'sext_ln1192_43' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (3.88ns)   --->   "%mul_ln1192_20 = mul i40 %sext_ln1192_43, i40 %sext_ln1192_42"   --->   Operation 190 'mul' 'mul_ln1192_20' <Predicate = (!tmp_22)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i6 %or_ln44_3" [nn.cpp:42]   --->   Operation 191 'zext' 'zext_ln42_3' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %or_ln44_3, i5 %or_ln40_2"   --->   Operation 192 'bitconcatenate' 'tmp_41' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1118_29 = zext i11 %tmp_41"   --->   Operation 193 'zext' 'zext_ln1118_29' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%weights_layer2_weights_V_addr_7 = getelementptr i11 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118_29"   --->   Operation 194 'getelementptr' 'weights_layer2_weights_V_addr_7' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%input_0_addr_21 = getelementptr i32 %input_0, i64 0, i64 %zext_ln42_3"   --->   Operation 195 'getelementptr' 'input_0_addr_21' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_16 : Operation 196 [2/2] (1.35ns)   --->   "%r_V_21 = load i6 %input_0_addr_21"   --->   Operation 196 'load' 'r_V_21' <Predicate = (!tmp_22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 197 [2/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_7 = load i11 %weights_layer2_weights_V_addr_7"   --->   Operation 197 'load' 'weights_layer2_weights_V_load_7' <Predicate = (!tmp_22)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>

State 17 <SV = 10> <Delay = 6.46>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:42]   --->   Operation 198 'specloopname' 'specloopname_ln42' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%lhs_32 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_33, i8 0"   --->   Operation 199 'bitconcatenate' 'lhs_32' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (1.23ns)   --->   "%ret_V_23 = add i40 %lhs_32, i40 %mul_ln1192_20"   --->   Operation 200 'add' 'ret_V_23' <Predicate = (!tmp_22)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/2] (1.35ns)   --->   "%r_V_21 = load i6 %input_0_addr_21"   --->   Operation 201 'load' 'r_V_21' <Predicate = (!tmp_22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1192_44 = sext i32 %r_V_21"   --->   Operation 202 'sext' 'sext_ln1192_44' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_17 : Operation 203 [1/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_7 = load i11 %weights_layer2_weights_V_addr_7"   --->   Operation 203 'load' 'weights_layer2_weights_V_load_7' <Predicate = (!tmp_22)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2048> <ROM>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1192_45 = sext i11 %weights_layer2_weights_V_load_7"   --->   Operation 204 'sext' 'sext_ln1192_45' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (3.88ns)   --->   "%mul_ln1192_21 = mul i40 %sext_ln1192_45, i40 %sext_ln1192_44"   --->   Operation 205 'mul' 'mul_ln1192_21' <Predicate = (!tmp_22)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_23, i32 8, i32 39"   --->   Operation 206 'partselect' 'tmp_42' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%lhs_33 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_42, i8 0"   --->   Operation 207 'bitconcatenate' 'lhs_33' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (1.23ns)   --->   "%ret_V_24 = add i40 %lhs_33, i40 %mul_ln1192_21"   --->   Operation 208 'add' 'ret_V_24' <Predicate = (!tmp_22)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%sum_V_29 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_24, i32 8, i32 39"   --->   Operation 209 'partselect' 'sum_V_29' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3"   --->   Operation 210 'br' 'br_ln0' <Predicate = (!tmp_22)> <Delay = 0.00>

State 18 <SV = 10> <Delay = 1.35>
ST_18 : Operation 211 [1/1] (0.88ns)   --->   "%add_ln40 = add i6 %j, i6 4" [nn.cpp:40]   --->   Operation 211 'add' 'add_ln40' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%output_0_addr_9 = getelementptr i32 %output_0, i64 0, i64 %zext_ln44_2" [nn.cpp:48]   --->   Operation 212 'getelementptr' 'output_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (1.35ns)   --->   "%store_ln48 = store i32 %sum_V_33, i5 %output_0_addr_9" [nn.cpp:48]   --->   Operation 213 'store' 'store_ln48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 214 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', nn.cpp:40) with incoming values : ('add_ln40', nn.cpp:40) [7]  (0.489 ns)

 <State 2>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', nn.cpp:44) with incoming values : ('add_ln44', nn.cpp:44) [18]  (0.489 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:44) with incoming values : ('add_ln44', nn.cpp:44) [18]  (0 ns)
	'getelementptr' operation ('input_0_addr') [33]  (0 ns)
	'load' operation ('r.V') on array 'input_0' [34]  (1.35 ns)

 <State 4>: 5.23ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [34]  (1.35 ns)
	'mul' operation ('mul_ln1192') [38]  (3.88 ns)

 <State 5>: 6.47ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [48]  (1.35 ns)
	'mul' operation ('mul_ln1192_15') [52]  (3.88 ns)
	'add' operation ('ret.V') [55]  (1.23 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr', nn.cpp:48) [59]  (0 ns)
	'store' operation ('store_ln48', nn.cpp:48) of variable 'sum.V' on array 'output_0' [60]  (1.35 ns)

 <State 7>: 1.35ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:44) with incoming values : ('add_ln44_1', nn.cpp:44) [65]  (0 ns)
	'getelementptr' operation ('input_0_addr_16') [79]  (0 ns)
	'load' operation ('r.V') on array 'input_0' [80]  (1.35 ns)

 <State 8>: 5.23ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [80]  (1.35 ns)
	'mul' operation ('mul_ln1192_16') [84]  (3.88 ns)

 <State 9>: 6.47ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [93]  (1.35 ns)
	'mul' operation ('mul_ln1192_17') [97]  (3.88 ns)
	'add' operation ('ret.V') [100]  (1.23 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_7', nn.cpp:48) [104]  (0 ns)
	'store' operation ('store_ln48', nn.cpp:48) of variable 'sum.V' on array 'output_0' [105]  (1.35 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:44) with incoming values : ('add_ln44_2', nn.cpp:44) [110]  (0 ns)
	'getelementptr' operation ('input_0_addr_18') [124]  (0 ns)
	'load' operation ('r.V') on array 'input_0' [125]  (1.35 ns)

 <State 12>: 5.23ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [125]  (1.35 ns)
	'mul' operation ('mul_ln1192_18') [129]  (3.88 ns)

 <State 13>: 6.47ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [138]  (1.35 ns)
	'mul' operation ('mul_ln1192_19') [142]  (3.88 ns)
	'add' operation ('ret.V') [145]  (1.23 ns)

 <State 14>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_8', nn.cpp:48) [149]  (0 ns)
	'store' operation ('store_ln48', nn.cpp:48) of variable 'sum.V' on array 'output_0' [150]  (1.35 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:44) with incoming values : ('add_ln44_3', nn.cpp:44) [155]  (0 ns)
	'getelementptr' operation ('input_0_addr_20') [169]  (0 ns)
	'load' operation ('r.V') on array 'input_0' [170]  (1.35 ns)

 <State 16>: 5.23ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [170]  (1.35 ns)
	'mul' operation ('mul_ln1192_20') [174]  (3.88 ns)

 <State 17>: 6.47ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [183]  (1.35 ns)
	'mul' operation ('mul_ln1192_21') [187]  (3.88 ns)
	'add' operation ('ret.V') [190]  (1.23 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_9', nn.cpp:48) [195]  (0 ns)
	'store' operation ('store_ln48', nn.cpp:48) of variable 'sum.V' on array 'output_0' [196]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
