Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 15 16:49:48 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    247         
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (665)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (684)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (665)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: B0/BALLE_CLK_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: K0/ps2_keyboard_0/D0/O_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: R0/RAQUETTE_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (684)
--------------------------------------------------
 There are 684 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.296        0.000                      0                  130        0.136        0.000                      0                  130        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.296        0.000                      0                  116        0.136        0.000                      0                  116        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.552        0.000                      0                   14        0.267        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.828ns (24.118%)  route 2.605ns (75.882%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.534     5.055    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.135     6.646    K0/ps2_keyboard_0/C0/count_idle_reg[7]
    SLICE_X29Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.770 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.035    K0/ps2_keyboard_0/C0/count_idle[0]_i_4_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I0_O)        0.124     7.159 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.693     7.852    K0/ps2_keyboard_0/R0/PS2_CODE_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.976 r  K0/ps2_keyboard_0/R0/PS2_CODE[7]_i_1/O
                         net (fo=9, routed)           0.512     8.488    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X32Y68         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.425    14.766    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y68         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[0]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X32Y68         FDRE (Setup_fdre_C_CE)      -0.205    14.784    K0/ps2_keyboard_0/C0/PS2_CODE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.828ns (24.118%)  route 2.605ns (75.882%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.534     5.055    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.135     6.646    K0/ps2_keyboard_0/C0/count_idle_reg[7]
    SLICE_X29Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.770 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.035    K0/ps2_keyboard_0/C0/count_idle[0]_i_4_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I0_O)        0.124     7.159 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.693     7.852    K0/ps2_keyboard_0/R0/PS2_CODE_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.976 r  K0/ps2_keyboard_0/R0/PS2_CODE[7]_i_1/O
                         net (fo=9, routed)           0.512     8.488    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X32Y68         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.425    14.766    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y68         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[6]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X32Y68         FDRE (Setup_fdre_C_CE)      -0.205    14.784    K0/ps2_keyboard_0/C0/PS2_CODE_reg[6]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.828ns (24.260%)  route 2.585ns (75.740%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.534     5.055    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.135     6.646    K0/ps2_keyboard_0/C0/count_idle_reg[7]
    SLICE_X29Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.770 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.035    K0/ps2_keyboard_0/C0/count_idle[0]_i_4_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I0_O)        0.124     7.159 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.693     7.852    K0/ps2_keyboard_0/R0/PS2_CODE_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.976 r  K0/ps2_keyboard_0/R0/PS2_CODE[7]_i_1/O
                         net (fo=9, routed)           0.492     8.468    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X33Y66         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.428    14.769    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[5]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X33Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.787    K0/ps2_keyboard_0/C0/PS2_CODE_reg[5]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.828ns (24.260%)  route 2.585ns (75.740%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.534     5.055    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.135     6.646    K0/ps2_keyboard_0/C0/count_idle_reg[7]
    SLICE_X29Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.770 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.035    K0/ps2_keyboard_0/C0/count_idle[0]_i_4_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I0_O)        0.124     7.159 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.693     7.852    K0/ps2_keyboard_0/R0/PS2_CODE_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.976 r  K0/ps2_keyboard_0/R0/PS2_CODE[7]_i_1/O
                         net (fo=9, routed)           0.492     8.468    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X33Y66         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.428    14.769    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[7]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X33Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.787    K0/ps2_keyboard_0/C0/PS2_CODE_reg[7]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.828ns (25.143%)  route 2.465ns (74.857%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.534     5.055    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.135     6.646    K0/ps2_keyboard_0/C0/count_idle_reg[7]
    SLICE_X29Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.770 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.035    K0/ps2_keyboard_0/C0/count_idle[0]_i_4_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I0_O)        0.124     7.159 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.693     7.852    K0/ps2_keyboard_0/R0/PS2_CODE_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.976 r  K0/ps2_keyboard_0/R0/PS2_CODE[7]_i_1/O
                         net (fo=9, routed)           0.372     8.348    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.427    14.768    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[1]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X32Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.786    K0/ps2_keyboard_0/C0/PS2_CODE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.828ns (25.143%)  route 2.465ns (74.857%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.534     5.055    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.135     6.646    K0/ps2_keyboard_0/C0/count_idle_reg[7]
    SLICE_X29Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.770 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.035    K0/ps2_keyboard_0/C0/count_idle[0]_i_4_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I0_O)        0.124     7.159 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.693     7.852    K0/ps2_keyboard_0/R0/PS2_CODE_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.976 r  K0/ps2_keyboard_0/R0/PS2_CODE[7]_i_1/O
                         net (fo=9, routed)           0.372     8.348    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.427    14.768    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X32Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.786    K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.828ns (25.143%)  route 2.465ns (74.857%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.534     5.055    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.135     6.646    K0/ps2_keyboard_0/C0/count_idle_reg[7]
    SLICE_X29Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.770 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.035    K0/ps2_keyboard_0/C0/count_idle[0]_i_4_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I0_O)        0.124     7.159 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.693     7.852    K0/ps2_keyboard_0/R0/PS2_CODE_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.976 r  K0/ps2_keyboard_0/R0/PS2_CODE[7]_i_1/O
                         net (fo=9, routed)           0.372     8.348    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.427    14.768    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[3]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X32Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.786    K0/ps2_keyboard_0/C0/PS2_CODE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.828ns (25.143%)  route 2.465ns (74.857%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.534     5.055    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.135     6.646    K0/ps2_keyboard_0/C0/count_idle_reg[7]
    SLICE_X29Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.770 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.035    K0/ps2_keyboard_0/C0/count_idle[0]_i_4_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I0_O)        0.124     7.159 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.693     7.852    K0/ps2_keyboard_0/R0/PS2_CODE_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.976 r  K0/ps2_keyboard_0/R0/PS2_CODE[7]_i_1/O
                         net (fo=9, routed)           0.372     8.348    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.427    14.768    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[4]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X32Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.786    K0/ps2_keyboard_0/C0/PS2_CODE_reg[4]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_FLAG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.828ns (25.274%)  route 2.448ns (74.726%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.534     5.055    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.135     6.646    K0/ps2_keyboard_0/C0/count_idle_reg[7]
    SLICE_X29Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.770 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.264     7.035    K0/ps2_keyboard_0/C0/count_idle[0]_i_4_n_0
    SLICE_X29Y74         LUT5 (Prop_lut5_I0_O)        0.124     7.159 f  K0/ps2_keyboard_0/C0/count_idle[0]_i_2/O
                         net (fo=14, routed)          0.693     7.852    K0/ps2_keyboard_0/R0/PS2_CODE_reg[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124     7.976 r  K0/ps2_keyboard_0/R0/PS2_CODE[7]_i_1/O
                         net (fo=9, routed)           0.355     8.331    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X31Y66         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_FLAG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.428    14.769    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_FLAG_reg/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)       -0.061    14.931    K0/ps2_keyboard_0/C0/PS2_CODE_FLAG_reg
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/e0_code_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.084ns (32.394%)  route 2.262ns (67.606%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.544     5.065    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]/Q
                         net (fo=7, routed)           1.008     6.529    K0/ps2_keyboard_0/C0/ps2_code[2]
    SLICE_X31Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.653 f  K0/ps2_keyboard_0/C0/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.783     7.436    K0/ps2_keyboard_0/C0/FSM_onehot_state[2]_i_2_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.149     7.585 f  K0/ps2_keyboard_0/C0/e0_code_i_3/O
                         net (fo=2, routed)           0.471     8.056    K0/ps2_keyboard_0/C0/eqOp
    SLICE_X30Y66         LUT5 (Prop_lut5_I3_O)        0.355     8.411 r  K0/ps2_keyboard_0/C0/e0_code_i_1/O
                         net (fo=1, routed)           0.000     8.411    K0/ps2_keyboard_0_n_1
    SLICE_X30Y66         FDRE                                         r  K0/e0_code_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.428    14.769    K0/CLK_IBUF_BUFG
    SLICE_X30Y66         FDRE                                         r  K0/e0_code_reg/C
                         clock pessimism              0.273    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X30Y66         FDRE (Setup_fdre_C_D)        0.077    15.084    K0/e0_code_reg
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  6.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.246ns (46.713%)  route 0.281ns (53.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    A0/CLK_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.281     1.874    A0/p_1_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.098     1.972 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.972    A0/PIXEL_CLK_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.833     1.960    A0/CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.120     1.836    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.557     1.440    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X31Y86         FDRE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  K0/ps2_keyboard_0/D0/count_reg[1]/Q
                         net (fo=6, routed)           0.121     1.703    K0/ps2_keyboard_0/D0/count_reg[1]
    SLICE_X30Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.748 r  K0/ps2_keyboard_0/D0/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.748    K0/ps2_keyboard_0/D0/count[0]_i_1__0_n_0
    SLICE_X30Y86         FDRE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.824     1.952    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X30Y86         FDRE (Hold_fdre_C_D)         0.120     1.573    K0/ps2_keyboard_0/D0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 S0/score_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.916%)  route 0.101ns (35.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    S0/CLK_IBUF_BUFG
    SLICE_X28Y51         FDCE                                         r  S0/score_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  S0/score_2_reg[1]/Q
                         net (fo=7, routed)           0.101     1.687    S0/score_2[1]
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.732 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.732    S0/score_2[2]_i_1_n_0
    SLICE_X29Y51         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X29Y51         FDCE (Hold_fdce_C_D)         0.092     1.550    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.838%)  route 0.132ns (41.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    S0/CLK_IBUF_BUFG
    SLICE_X28Y51         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  S0/score_1_reg[0]/Q
                         net (fo=7, routed)           0.132     1.718    S0/score_1[0]
    SLICE_X29Y51         LUT5 (Prop_lut5_I1_O)        0.048     1.766 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.766    S0/score_1[2]_i_1_n_0
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X29Y51         FDCE (Hold_fdce_C_D)         0.107     1.565    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.625%)  route 0.126ns (40.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.555     1.438    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]/Q
                         net (fo=7, routed)           0.126     1.705    K0/ps2_keyboard_0/C0/ps2_code[2]
    SLICE_X31Y67         LUT5 (Prop_lut5_I0_O)        0.045     1.750 r  K0/ps2_keyboard_0/C0/decode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.750    K0/ps2_keyboard_0_n_9
    SLICE_X31Y67         FDRE                                         r  K0/decode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.949    K0/CLK_IBUF_BUFG
    SLICE_X31Y67         FDRE                                         r  K0/decode_reg[1]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X31Y67         FDRE (Hold_fdre_C_D)         0.091     1.543    K0/decode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.640%)  route 0.105ns (33.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.557     1.440    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  K0/ps2_keyboard_0/D0/count_reg[3]/Q
                         net (fo=6, routed)           0.105     1.709    K0/ps2_keyboard_0/D0/count_reg[3]
    SLICE_X31Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.754 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.754    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X31Y86         FDRE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.824     1.952    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X31Y86         FDRE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.092     1.545    K0/ps2_keyboard_0/D0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 K0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/e0_code_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.556     1.439    K0/CLK_IBUF_BUFG
    SLICE_X30Y66         FDRE                                         r  K0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  K0/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.088     1.675    K0/ps2_keyboard_0/C0/Q[2]
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.098     1.773 r  K0/ps2_keyboard_0/C0/e0_code_i_1/O
                         net (fo=1, routed)           0.000     1.773    K0/ps2_keyboard_0_n_1
    SLICE_X30Y66         FDRE                                         r  K0/e0_code_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.822     1.950    K0/CLK_IBUF_BUFG
    SLICE_X30Y66         FDRE                                         r  K0/e0_code_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.120     1.559    K0/e0_code_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.445    S0/CLK_IBUF_BUFG
    SLICE_X28Y51         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  S0/score_1_reg[0]/Q
                         net (fo=7, routed)           0.132     1.718    S0/score_1[0]
    SLICE_X29Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.763 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    S0/score_1[1]_i_1_n_0
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X29Y51         FDCE (Hold_fdce_C_D)         0.091     1.549    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 K0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.920%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.556     1.439    K0/CLK_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  K0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  K0/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.084     1.652    K0/ps2_keyboard_0/C0/Q[1]
    SLICE_X31Y66         LUT6 (Prop_lut6_I4_O)        0.099     1.751 r  K0/ps2_keyboard_0/C0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.751    K0/ps2_keyboard_0_n_6
    SLICE_X31Y66         FDRE                                         r  K0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.822     1.950    K0/CLK_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  K0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X31Y66         FDRE (Hold_fdre_C_D)         0.091     1.530    K0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 K0/decode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.555     1.438    K0/CLK_IBUF_BUFG
    SLICE_X31Y67         FDRE                                         r  K0/decode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  K0/decode_reg[1]/Q
                         net (fo=1, routed)           0.164     1.743    K0/decode_reg_n_0_[1]
    SLICE_X31Y68         FDRE                                         r  K0/DECODE_CODE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.820     1.948    K0/CLK_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  K0/DECODE_CODE_reg[1]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X31Y68         FDRE (Hold_fdre_C_D)         0.066     1.517    K0/DECODE_CODE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y50   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y50   A0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   B0/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   B0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   B0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y68   K0/DECODE_CODE_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y68   K0/DECODE_CODE_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y68   K0/DECODE_CODE_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.456ns (23.753%)  route 1.464ns (76.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         1.464     7.008    A0/reset_g
    SLICE_X38Y50         FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    A0/CLK_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDCE (Recov_fdce_C_CLR)     -0.361    14.560    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.456ns (23.753%)  route 1.464ns (76.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         1.464     7.008    A0/reset_g
    SLICE_X38Y50         FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    A0/CLK_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDCE (Recov_fdce_C_CLR)     -0.319    14.602    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.932ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/prev_j1_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.456ns (30.437%)  route 1.042ns (69.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         1.042     6.586    S0/reset_g
    SLICE_X28Y51         FDCE                                         f  S0/prev_j1_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.438    14.779    S0/CLK_IBUF_BUFG
    SLICE_X28Y51         FDCE                                         r  S0/prev_j1_win_reg/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    S0/prev_j1_win_reg
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             7.932ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.456ns (30.437%)  route 1.042ns (69.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         1.042     6.586    S0/reset_g
    SLICE_X28Y51         FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.438    14.779    S0/CLK_IBUF_BUFG
    SLICE_X28Y51         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             7.932ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.456ns (30.437%)  route 1.042ns (69.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         1.042     6.586    S0/reset_g
    SLICE_X28Y51         FDCE                                         f  S0/score_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.438    14.779    S0/CLK_IBUF_BUFG
    SLICE_X28Y51         FDCE                                         r  S0/score_2_reg[0]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    S0/score_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             7.932ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.456ns (30.437%)  route 1.042ns (69.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         1.042     6.586    S0/reset_g
    SLICE_X28Y51         FDCE                                         f  S0/score_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.438    14.779    S0/CLK_IBUF_BUFG
    SLICE_X28Y51         FDCE                                         r  S0/score_2_reg[1]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    S0/score_2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/prev_j2_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.456ns (30.525%)  route 1.038ns (69.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         1.038     6.582    S0/reset_g
    SLICE_X29Y51         FDCE                                         f  S0/prev_j2_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.438    14.779    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/prev_j2_win_reg/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    S0/prev_j2_win_reg
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.456ns (30.525%)  route 1.038ns (69.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         1.038     6.582    S0/reset_g
    SLICE_X29Y51         FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.438    14.779    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.456ns (30.525%)  route 1.038ns (69.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         1.038     6.582    S0/reset_g
    SLICE_X29Y51         FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.438    14.779    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.456ns (30.525%)  route 1.038ns (69.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         1.038     6.582    S0/reset_g
    SLICE_X29Y51         FDCE                                         f  S0/score_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.438    14.779    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  7.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.190%)  route 0.297ns (67.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.297     1.885    B0/reset_g
    SLICE_X37Y46         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.190%)  route 0.297ns (67.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.297     1.885    B0/reset_g
    SLICE_X37Y46         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.190%)  route 0.297ns (67.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.297     1.885    R0/reset_g
    SLICE_X37Y46         FDCE                                         f  R0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    R0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    R0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.190%)  route 0.297ns (67.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.297     1.885    R0/reset_g
    SLICE_X37Y46         FDCE                                         f  R0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    R0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/prev_j2_win_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.141ns (24.359%)  route 0.438ns (75.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.438     2.026    S0/reset_g
    SLICE_X29Y51         FDCE                                         f  S0/prev_j2_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/prev_j2_win_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    S0/prev_j2_win_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.141ns (24.359%)  route 0.438ns (75.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.438     2.026    S0/reset_g
    SLICE_X29Y51         FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.141ns (24.359%)  route 0.438ns (75.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.438     2.026    S0/reset_g
    SLICE_X29Y51         FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.141ns (24.359%)  route 0.438ns (75.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.438     2.026    S0/reset_g
    SLICE_X29Y51         FDCE                                         f  S0/score_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/prev_j1_win_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.141ns (24.177%)  route 0.442ns (75.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.442     2.030    S0/reset_g
    SLICE_X28Y51         FDCE                                         f  S0/prev_j1_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X28Y51         FDCE                                         r  S0/prev_j1_win_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    S0/prev_j1_win_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.141ns (24.177%)  route 0.442ns (75.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.442     2.030    S0/reset_g
    SLICE_X28Y51         FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X28Y51         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.407    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           462 Endpoints
Min Delay           462 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R1/yRaquetteD_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.249ns  (logic 6.046ns (42.435%)  route 8.202ns (57.565%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE                         0.000     0.000 r  R1/yRaquetteD_reg[2]/C
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  R1/yRaquetteD_reg[2]/Q
                         net (fo=13, routed)          1.448     1.904    R1/Y_RAQUETTE_D[2]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.028 r  R1/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.028    R1/i__carry_i_7__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.668 r  R1/i__carry_i_1__2/O[3]
                         net (fo=2, routed)           0.795     3.463    R1/i__carry_i_1__2_n_4
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.306     3.769 r  R1/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000     3.769    R1/i__carry__0_i_5__4_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.301 r  R1/_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.301    R1/_inferred__5/i__carry__0_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.415 f  R1/_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           1.610     6.026    A1/RED_OBUF[3]_inst_i_4_1[0]
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.150 f  A1/RED_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.413     6.563    A1/RED_OBUF[3]_inst_i_10_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.687 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.044     7.731    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I2_O)        0.124     7.855 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.891    10.746    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    14.249 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.249    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteD_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.226ns  (logic 6.063ns (42.619%)  route 8.163ns (57.381%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE                         0.000     0.000 r  R1/yRaquetteD_reg[2]/C
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  R1/yRaquetteD_reg[2]/Q
                         net (fo=13, routed)          1.448     1.904    R1/Y_RAQUETTE_D[2]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.028 r  R1/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.028    R1/i__carry_i_7__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.668 r  R1/i__carry_i_1__2/O[3]
                         net (fo=2, routed)           0.795     3.463    R1/i__carry_i_1__2_n_4
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.306     3.769 r  R1/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000     3.769    R1/i__carry__0_i_5__4_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.301 r  R1/_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.301    R1/_inferred__5/i__carry__0_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.415 f  R1/_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           1.610     6.026    A1/RED_OBUF[3]_inst_i_4_1[0]
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.150 f  A1/RED_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.413     6.563    A1/RED_OBUF[3]_inst_i_10_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.687 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.034     7.721    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.862    10.707    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    14.226 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.226    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteD_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.068ns  (logic 6.068ns (43.133%)  route 8.000ns (56.867%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE                         0.000     0.000 r  R1/yRaquetteD_reg[2]/C
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  R1/yRaquetteD_reg[2]/Q
                         net (fo=13, routed)          1.448     1.904    R1/Y_RAQUETTE_D[2]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.028 r  R1/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.028    R1/i__carry_i_7__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.668 r  R1/i__carry_i_1__2/O[3]
                         net (fo=2, routed)           0.795     3.463    R1/i__carry_i_1__2_n_4
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.306     3.769 r  R1/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000     3.769    R1/i__carry__0_i_5__4_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.301 r  R1/_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.301    R1/_inferred__5/i__carry__0_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.415 f  R1/_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           1.610     6.026    A1/RED_OBUF[3]_inst_i_4_1[0]
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.150 f  A1/RED_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.413     6.563    A1/RED_OBUF[3]_inst_i_10_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.687 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.044     7.731    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I2_O)        0.124     7.855 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.689    10.544    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    14.068 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.068    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteD_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.822ns  (logic 6.039ns (43.694%)  route 7.783ns (56.306%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE                         0.000     0.000 r  R1/yRaquetteD_reg[2]/C
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  R1/yRaquetteD_reg[2]/Q
                         net (fo=13, routed)          1.448     1.904    R1/Y_RAQUETTE_D[2]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.028 r  R1/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.028    R1/i__carry_i_7__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.668 r  R1/i__carry_i_1__2/O[3]
                         net (fo=2, routed)           0.795     3.463    R1/i__carry_i_1__2_n_4
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.306     3.769 r  R1/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000     3.769    R1/i__carry__0_i_5__4_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.301 r  R1/_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.301    R1/_inferred__5/i__carry__0_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.415 f  R1/_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           1.610     6.026    A1/RED_OBUF[3]_inst_i_4_1[0]
    SLICE_X34Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.150 f  A1/RED_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.413     6.563    A1/RED_OBUF[3]_inst_i_10_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.687 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.646     7.333    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.870    10.327    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.822 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.822    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteG_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.811ns  (logic 6.186ns (44.793%)  route 7.624ns (55.207%))
  Logic Levels:           9  (CARRY4=3 FDPE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDPE                         0.000     0.000 r  R1/yRaquetteG_reg[5]/C
    SLICE_X28Y66         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  R1/yRaquetteG_reg[5]/Q
                         net (fo=13, routed)          1.177     1.633    R1/Y_RAQUETTE_G[5]
    SLICE_X33Y63         LUT1 (Prop_lut1_I0_O)        0.124     1.757 r  R1/i__carry__0_i_9__0/O
                         net (fo=1, routed)           0.000     1.757    R1/i__carry__0_i_9__0_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.289 r  R1/i__carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.289    R1/i__carry__0_i_1__1_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.511 r  R1/i__carry__1_i_1__3/O[0]
                         net (fo=2, routed)           1.341     3.852    R1/R[9]
    SLICE_X33Y61         LUT2 (Prop_lut2_I0_O)        0.299     4.151 r  R1/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     4.151    R1/i__carry__1_i_4__1_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.701 f  R1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.091     5.792    A1/GREEN_OBUF[2]_inst_i_1_0[0]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124     5.916 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.037     6.953    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I1_O)        0.146     7.099 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.978    10.077    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.733    13.811 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.811    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.715ns  (logic 4.961ns (36.171%)  route 8.754ns (63.829%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE                         0.000     0.000 r  A1/countY_reg[4]/C
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  A1/countY_reg[4]/Q
                         net (fo=29, routed)          1.645     2.101    A1/countY_reg[9]_0[4]
    SLICE_X36Y51         LUT3 (Prop_lut3_I1_O)        0.152     2.253 r  A1/BLUE_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.658     2.911    A1/BLUE_OBUF[3]_inst_i_13_n_0
    SLICE_X35Y51         LUT5 (Prop_lut5_I2_O)        0.332     3.243 f  A1/BLUE_OBUF[3]_inst_i_7/O
                         net (fo=6, routed)           0.991     4.233    A1/countY_reg[5]_1
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.357 r  A1/RED_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.812     5.170    A1/RED_OBUF[3]_inst_i_14_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.294 f  A1/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.830     6.124    A1/RED_OBUF[3]_inst_i_6_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.248 r  A1/BLUE_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.864     7.111    A1/BLUE_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I2_O)        0.124     7.235 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.955    10.190    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.715 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.715    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.550ns  (logic 4.939ns (36.452%)  route 8.611ns (63.548%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE                         0.000     0.000 r  A1/countY_reg[4]/C
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  A1/countY_reg[4]/Q
                         net (fo=29, routed)          1.645     2.101    A1/countY_reg[9]_0[4]
    SLICE_X36Y51         LUT3 (Prop_lut3_I1_O)        0.152     2.253 r  A1/BLUE_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.658     2.911    A1/BLUE_OBUF[3]_inst_i_13_n_0
    SLICE_X35Y51         LUT5 (Prop_lut5_I2_O)        0.332     3.243 f  A1/BLUE_OBUF[3]_inst_i_7/O
                         net (fo=6, routed)           0.991     4.233    A1/countY_reg[5]_1
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.357 r  A1/RED_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.812     5.170    A1/RED_OBUF[3]_inst_i_14_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.294 f  A1/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.830     6.124    A1/RED_OBUF[3]_inst_i_6_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.248 r  A1/BLUE_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.814     7.061    A1/BLUE_OBUF[3]_inst_i_3_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.185 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.862    10.047    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.550 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.550    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/yRaquetteG_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.519ns  (logic 6.178ns (45.697%)  route 7.341ns (54.303%))
  Logic Levels:           9  (CARRY4=3 FDPE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDPE                         0.000     0.000 r  R1/yRaquetteG_reg[5]/C
    SLICE_X28Y66         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  R1/yRaquetteG_reg[5]/Q
                         net (fo=13, routed)          1.177     1.633    R1/Y_RAQUETTE_G[5]
    SLICE_X33Y63         LUT1 (Prop_lut1_I0_O)        0.124     1.757 r  R1/i__carry__0_i_9__0/O
                         net (fo=1, routed)           0.000     1.757    R1/i__carry__0_i_9__0_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.289 r  R1/i__carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.289    R1/i__carry__0_i_1__1_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.511 r  R1/i__carry__1_i_1__3/O[0]
                         net (fo=2, routed)           1.341     3.852    R1/R[9]
    SLICE_X33Y61         LUT2 (Prop_lut2_I0_O)        0.299     4.151 r  R1/i__carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     4.151    R1/i__carry__1_i_4__1_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.701 f  R1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.091     5.792    A1/GREEN_OBUF[2]_inst_i_1_0[0]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124     5.916 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.037     6.953    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I1_O)        0.146     7.099 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.695     9.794    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.725    13.519 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.519    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.503ns  (logic 4.941ns (36.596%)  route 8.561ns (63.404%))
  Logic Levels:           8  (FDCE=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE                         0.000     0.000 r  A1/countX_reg[0]/C
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[0]/Q
                         net (fo=19, routed)          1.465     1.921    A1/Q[0]
    SLICE_X33Y52         LUT4 (Prop_lut4_I2_O)        0.152     2.073 f  A1/countX[9]_i_2/O
                         net (fo=5, routed)           0.708     2.782    A1/countX[9]_i_2_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.332     3.114 f  A1/RED_OBUF[3]_inst_i_31/O
                         net (fo=4, routed)           1.017     4.131    A1/RED_OBUF[3]_inst_i_31_n_0
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.255 r  A1/RED_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.858     5.112    S0/BLUE_OBUF[3]_inst_i_3
    SLICE_X30Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.236 f  S0/RED_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.939     6.175    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.299 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.303     6.603    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.270     9.997    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.503 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.503    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.414ns  (logic 4.955ns (36.941%)  route 8.459ns (63.059%))
  Logic Levels:           8  (FDCE=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE                         0.000     0.000 r  A1/countX_reg[0]/C
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[0]/Q
                         net (fo=19, routed)          1.465     1.921    A1/Q[0]
    SLICE_X33Y52         LUT4 (Prop_lut4_I2_O)        0.152     2.073 f  A1/countX[9]_i_2/O
                         net (fo=5, routed)           0.708     2.782    A1/countX[9]_i_2_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.332     3.114 f  A1/RED_OBUF[3]_inst_i_31/O
                         net (fo=4, routed)           1.017     4.131    A1/RED_OBUF[3]_inst_i_31_n_0
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.255 r  A1/RED_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.858     5.112    S0/BLUE_OBUF[3]_inst_i_3
    SLICE_X30Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.236 f  S0/RED_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.939     6.175    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.299 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.303     6.603    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.168     9.895    GREEN_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    13.414 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.414    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.146ns (45.297%)  route 0.176ns (54.703%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.176     0.322    K0/ps2_keyboard_0/R0/Q[0]
    SLICE_X30Y68         FDRE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDCE                         0.000     0.000 r  B1/cnt_reg[0]/C
    SLICE_X29Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/cnt_reg[0]/Q
                         net (fo=3, routed)           0.079     0.220    B1/cnt_reg[0]
    SLICE_X29Y66         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  B1/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    B1/cnt_reg[0]_i_1_n_6
    SLICE_X29Y66         FDCE                                         r  B1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.167ns (47.057%)  route 0.188ns (52.943%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.188     0.355    K0/ps2_keyboard_0/R0/Q[5]
    SLICE_X34Y67         FDRE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.525%)  route 0.179ns (49.475%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE                         0.000     0.000 r  A1/countY_reg[5]/C
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countY_reg[5]/Q
                         net (fo=23, routed)          0.179     0.320    A1/countY_reg[9]_0[5]
    SLICE_X39Y51         LUT5 (Prop_lut5_I2_O)        0.042     0.362 r  A1/countY[6]_i_1/O
                         net (fo=1, routed)           0.000     0.362    A1/p_0_in[6]
    SLICE_X39Y51         FDCE                                         r  A1/countY_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE                         0.000     0.000 r  A1/countY_reg[5]/C
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countY_reg[5]/Q
                         net (fo=23, routed)          0.179     0.320    A1/countY_reg[9]_0[5]
    SLICE_X39Y51         LUT4 (Prop_lut4_I3_O)        0.045     0.365 r  A1/countY[5]_i_1/O
                         net (fo=1, routed)           0.000     0.365    A1/p_0_in[5]
    SLICE_X39Y51         FDCE                                         r  A1/countY_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE                         0.000     0.000 r  B1/cnt_reg[11]/C
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/cnt_reg[11]/Q
                         net (fo=2, routed)           0.118     0.259    B1/cnt_reg[11]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  B1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    B1/cnt_reg[8]_i_1_n_4
    SLICE_X29Y68         FDCE                                         r  B1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE                         0.000     0.000 r  B1/cnt_reg[15]/C
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/cnt_reg[15]/Q
                         net (fo=2, routed)           0.118     0.259    B1/cnt_reg[15]
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  B1/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    B1/cnt_reg[12]_i_1_n_4
    SLICE_X29Y69         FDCE                                         r  B1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDCE                         0.000     0.000 r  B1/cnt_reg[7]/C
    SLICE_X29Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    B1/cnt_reg[7]
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  B1/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    B1/cnt_reg[4]_i_1_n_4
    SLICE_X29Y67         FDCE                                         r  B1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE                         0.000     0.000 r  B1/cnt_reg[19]/C
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/cnt_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    B1/cnt_reg[19]
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  B1/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    B1/cnt_reg[16]_i_1_n_4
    SLICE_X29Y70         FDCE                                         r  B1/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/VyBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/VyBalle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE                         0.000     0.000 r  B2/VyBalle_reg[0]/C
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/VyBalle_reg[0]/Q
                         net (fo=6, routed)           0.185     0.326    B2/VyBalle_reg_n_0_[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.371 r  B2/VyBalle[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    B2/VyBalle[0]_i_1_n_0
    SLICE_X40Y54         FDCE                                         r  B2/VyBalle_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           378 Endpoints
Min Delay           378 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.180ns  (logic 5.097ns (41.848%)  route 7.083ns (58.152%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.555     5.076    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.419     5.495 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           0.897     6.392    A1/score_1[2]
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.299     6.691 f  A1/BLUE_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.282     6.973    A1/BLUE_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.097 f  A1/BLUE_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           1.184     8.281    A1/BLUE_OBUF[3]_inst_i_10_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.405 r  A1/RED_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.466     8.870    A1/RED_OBUF[3]_inst_i_26_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.994 r  A1/RED_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.666     9.661    A1/RED_OBUF[3]_inst_i_9_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.785 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.609    10.394    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I3_O)        0.150    10.544 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.978    13.523    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.733    17.256 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.256    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.912ns  (logic 4.843ns (40.659%)  route 7.069ns (59.341%))
  Logic Levels:           7  (LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.555     5.076    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.419     5.495 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           0.897     6.392    A1/score_1[2]
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.299     6.691 f  A1/BLUE_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.282     6.973    A1/BLUE_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.097 f  A1/BLUE_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           1.184     8.281    A1/BLUE_OBUF[3]_inst_i_10_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.405 r  A1/RED_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.466     8.870    A1/RED_OBUF[3]_inst_i_26_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.994 r  A1/RED_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.666     9.661    A1/RED_OBUF[3]_inst_i_9_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.785 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.303    10.088    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.212 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.270    13.483    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.988 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.988    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.889ns  (logic 5.089ns (42.804%)  route 6.800ns (57.196%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.555     5.076    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.419     5.495 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           0.897     6.392    A1/score_1[2]
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.299     6.691 f  A1/BLUE_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.282     6.973    A1/BLUE_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.097 f  A1/BLUE_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           1.184     8.281    A1/BLUE_OBUF[3]_inst_i_10_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.405 r  A1/RED_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.466     8.870    A1/RED_OBUF[3]_inst_i_26_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.994 r  A1/RED_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.666     9.661    A1/RED_OBUF[3]_inst_i_9_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.785 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.609    10.394    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I3_O)        0.150    10.544 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.695    13.240    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.725    16.965 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.965    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.837ns  (logic 4.840ns (40.895%)  route 6.996ns (59.105%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.555     5.076    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.419     5.495 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           0.897     6.392    A1/score_1[2]
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.299     6.691 f  A1/BLUE_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.282     6.973    A1/BLUE_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.097 f  A1/BLUE_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           1.184     8.281    A1/BLUE_OBUF[3]_inst_i_10_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.405 r  A1/RED_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.466     8.870    A1/RED_OBUF[3]_inst_i_26_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.994 r  A1/RED_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.666     9.661    A1/RED_OBUF[3]_inst_i_9_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.785 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.609    10.394    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I1_O)        0.124    10.518 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.891    13.410    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.912 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.912    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.824ns  (logic 4.857ns (41.081%)  route 6.966ns (58.919%))
  Logic Levels:           7  (LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.555     5.076    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.419     5.495 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           0.897     6.392    A1/score_1[2]
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.299     6.691 f  A1/BLUE_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.282     6.973    A1/BLUE_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.097 f  A1/BLUE_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           1.184     8.281    A1/BLUE_OBUF[3]_inst_i_10_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.405 r  A1/RED_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.466     8.870    A1/RED_OBUF[3]_inst_i_26_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.994 r  A1/RED_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.666     9.661    A1/RED_OBUF[3]_inst_i_9_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.785 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.303    10.088    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.212 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.168    13.380    GREEN_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.900 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.900    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.791ns  (logic 4.862ns (41.234%)  route 6.929ns (58.766%))
  Logic Levels:           7  (LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.555     5.076    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.419     5.495 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           0.897     6.392    A1/score_1[2]
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.299     6.691 f  A1/BLUE_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.282     6.973    A1/BLUE_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.097 f  A1/BLUE_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           1.184     8.281    A1/BLUE_OBUF[3]_inst_i_10_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.405 r  A1/RED_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.466     8.870    A1/RED_OBUF[3]_inst_i_26_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.994 r  A1/RED_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.666     9.661    A1/RED_OBUF[3]_inst_i_9_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.785 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.303    10.088    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.212 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.130    13.343    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.866 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.866    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.655ns  (logic 4.862ns (41.714%)  route 6.794ns (58.286%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.555     5.076    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.419     5.495 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           0.897     6.392    A1/score_1[2]
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.299     6.691 f  A1/BLUE_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.282     6.973    A1/BLUE_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.097 f  A1/BLUE_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           1.184     8.281    A1/BLUE_OBUF[3]_inst_i_10_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.405 r  A1/RED_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.466     8.870    A1/RED_OBUF[3]_inst_i_26_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.994 r  A1/RED_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.666     9.661    A1/RED_OBUF[3]_inst_i_9_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.785 r  A1/RED_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.609    10.394    A1/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I1_O)        0.124    10.518 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.689    13.207    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.731 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.731    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.454ns  (logic 4.739ns (41.372%)  route 6.715ns (58.628%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.555     5.076    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.419     5.495 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           0.897     6.392    A1/score_1[2]
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.299     6.691 f  A1/BLUE_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.282     6.973    A1/BLUE_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.097 f  A1/BLUE_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           0.989     8.086    A1/BLUE_OBUF[3]_inst_i_10_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.210 r  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.729     8.939    A1/BLUE_OBUF[3]_inst_i_6_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.063 r  A1/BLUE_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.864     9.926    A1/BLUE_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I2_O)        0.124    10.050 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.955    13.005    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.530 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.530    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.320ns  (logic 4.709ns (41.600%)  route 6.611ns (58.400%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.555     5.076    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.419     5.495 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           0.897     6.392    A1/score_1[2]
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.299     6.691 f  A1/BLUE_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.282     6.973    A1/BLUE_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.097 f  A1/BLUE_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           0.989     8.086    A1/BLUE_OBUF[3]_inst_i_10_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.210 r  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.729     8.939    A1/BLUE_OBUF[3]_inst_i_6_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.063 r  A1/BLUE_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.845     9.907    A1/BLUE_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.124    10.031 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.870    12.901    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    16.396 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.396    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.290ns  (logic 4.717ns (41.785%)  route 6.572ns (58.215%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.555     5.076    S0/CLK_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.419     5.495 r  S0/score_1_reg[2]/Q
                         net (fo=7, routed)           0.897     6.392    A1/score_1[2]
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.299     6.691 f  A1/BLUE_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.282     6.973    A1/BLUE_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.097 f  A1/BLUE_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           0.989     8.086    A1/BLUE_OBUF[3]_inst_i_10_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.210 r  A1/BLUE_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.729     8.939    A1/BLUE_OBUF[3]_inst_i_6_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.063 r  A1/BLUE_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.814     9.876    A1/BLUE_OBUF[3]_inst_i_3_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124    10.000 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.862    12.862    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.366 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.366    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/D1/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.551     1.434    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  K0/ps2_keyboard_0/D1/O_reg/Q
                         net (fo=1, routed)           0.110     1.708    K0/ps2_keyboard_0/R0/D[0]
    SLICE_X30Y71         FDRE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countX_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.141ns (29.275%)  route 0.341ns (70.725%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.341     1.929    A1/reset_g
    SLICE_X30Y49         FDCE                                         f  A1/countX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countX_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.141ns (29.275%)  route 0.341ns (70.725%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.341     1.929    A1/reset_g
    SLICE_X30Y49         FDCE                                         f  A1/countX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countX_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.141ns (26.811%)  route 0.385ns (73.189%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.385     1.973    A1/reset_g
    SLICE_X33Y50         FDCE                                         f  A1/countX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countX_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.141ns (26.811%)  route 0.385ns (73.189%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.385     1.973    A1/reset_g
    SLICE_X33Y50         FDCE                                         f  A1/countX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countX_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.141ns (24.382%)  route 0.437ns (75.618%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.437     2.025    A1/reset_g
    SLICE_X33Y51         FDCE                                         f  A1/countX_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2/xBalle_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.141ns (21.657%)  route 0.510ns (78.343%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.510     2.098    B2/reset_g
    SLICE_X29Y57         FDCE                                         f  B2/xBalle_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2/xBalle_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.141ns (21.657%)  route 0.510ns (78.343%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.510     2.098    B2/reset_g
    SLICE_X29Y57         FDCE                                         f  B2/xBalle_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2/xBalle_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.141ns (21.657%)  route 0.510ns (78.343%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.510     2.098    B2/reset_g
    SLICE_X29Y57         FDCE                                         f  B2/xBalle_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2/xBalle_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.141ns (21.657%)  route 0.510ns (78.343%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=257, routed)         0.510     2.098    B2/reset_g
    SLICE_X29Y57         FDCE                                         f  B2/xBalle_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 1.696ns (25.038%)  route 5.079ns (74.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=4, routed)           3.475     4.923    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X30Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.047 f  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=6, routed)           1.059     6.106    K0/ps2_keyboard_0/D0/clear
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.230 r  K0/ps2_keyboard_0/D0/O_i_1/O
                         net (fo=1, routed)           0.545     6.775    K0/ps2_keyboard_0/D0/O_i_1_n_0
    SLICE_X31Y85         FDRE                                         r  K0/ps2_keyboard_0/D0/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.430     4.771    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X31Y85         FDRE                                         r  K0/ps2_keyboard_0/D0/O_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.113ns  (logic 1.700ns (27.808%)  route 4.413ns (72.192%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=3, routed)           2.983     4.435    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.559 f  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=7, routed)           1.051     5.610    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.734 r  K0/ps2_keyboard_0/D1/O_i_1__0/O
                         net (fo=1, routed)           0.379     6.113    K0/ps2_keyboard_0/D1/O_i_1__0_n_0
    SLICE_X30Y72         FDRE                                         r  K0/ps2_keyboard_0/D1/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.421     4.762    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  K0/ps2_keyboard_0/D1/O_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.002ns  (logic 1.696ns (28.264%)  route 4.306ns (71.736%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=4, routed)           3.475     4.923    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X30Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.047 f  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=6, routed)           0.831     5.878    K0/ps2_keyboard_0/D0/clear
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.002 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.002    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X31Y86         FDRE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.430     4.771    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X31Y86         FDRE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.737ns  (logic 1.696ns (29.570%)  route 4.041ns (70.430%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=4, routed)           3.475     4.923    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X30Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.047 f  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=6, routed)           0.566     5.613    K0/ps2_keyboard_0/D0/clear
    SLICE_X30Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  K0/ps2_keyboard_0/D0/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.737    K0/ps2_keyboard_0/D0/count[0]_i_1__0_n_0
    SLICE_X30Y86         FDRE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.430     4.771    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.726ns  (logic 1.696ns (29.627%)  route 4.030ns (70.373%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=4, routed)           3.475     4.923    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X30Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.047 f  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=6, routed)           0.555     5.602    K0/ps2_keyboard_0/D0/clear
    SLICE_X31Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.726 r  K0/ps2_keyboard_0/D0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.726    K0/ps2_keyboard_0/D0/count[1]_i_1_n_0
    SLICE_X31Y86         FDRE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.430     4.771    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X31Y86         FDRE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.723ns  (logic 1.696ns (29.642%)  route 4.027ns (70.358%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=4, routed)           3.475     4.923    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X30Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.047 f  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=6, routed)           0.552     5.599    K0/ps2_keyboard_0/D0/clear
    SLICE_X31Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.723 r  K0/ps2_keyboard_0/D0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     5.723    K0/ps2_keyboard_0/D0/count[2]_i_1_n_0
    SLICE_X31Y86         FDRE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.430     4.771    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X31Y86         FDRE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/Iv_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.462ns  (logic 1.572ns (28.789%)  route 3.889ns (71.211%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=4, routed)           3.475     4.923    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X30Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.047 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=6, routed)           0.415     5.462    K0/ps2_keyboard_0/D0/clear
    SLICE_X30Y85         FDRE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.430     4.771    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X30Y85         FDRE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.331ns  (logic 1.576ns (29.564%)  route 3.755ns (70.436%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=3, routed)           2.983     4.435    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.559 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=7, routed)           0.771     5.331    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X31Y72         FDRE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.421     4.762    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.576ns (29.838%)  route 3.706ns (70.162%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=3, routed)           2.983     4.435    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.559 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=7, routed)           0.722     5.282    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X31Y73         FDRE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.420     4.761    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.576ns (29.838%)  route 3.706ns (70.162%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=3, routed)           2.983     4.435    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.559 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=7, routed)           0.722     5.282    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X31Y73         FDRE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.420     4.761    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.146ns (57.240%)  route 0.109ns (42.760%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.109     0.255    K0/ps2_keyboard_0/C0/PS2_CODE_reg[7]_0[0]
    SLICE_X32Y68         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.820     1.948    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y68         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[0]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.167ns (44.434%)  route 0.209ns (55.566%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.209     0.376    K0/ps2_keyboard_0/C0/PS2_CODE_reg[7]_0[4]
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[4]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.167ns (42.089%)  route 0.230ns (57.911%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.230     0.397    K0/ps2_keyboard_0/C0/PS2_CODE_reg[7]_0[2]
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.167ns (41.953%)  route 0.231ns (58.047%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/Q
                         net (fo=3, routed)           0.231     0.398    K0/ps2_keyboard_0/C0/PS2_CODE_reg[7]_0[1]
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[1]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.167ns (41.690%)  route 0.234ns (58.310%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.234     0.401    K0/ps2_keyboard_0/C0/PS2_CODE_reg[7]_0[3]
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[3]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.167ns (37.624%)  route 0.277ns (62.376%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.277     0.444    K0/ps2_keyboard_0/C0/PS2_CODE_reg[7]_0[6]
    SLICE_X32Y68         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.820     1.948    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y68         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[6]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.167ns (36.405%)  route 0.292ns (63.595%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.292     0.459    K0/ps2_keyboard_0/C0/PS2_CODE_reg[7]_0[5]
    SLICE_X33Y66         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.822     1.950    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[5]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.167ns (31.915%)  route 0.356ns (68.085%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.356     0.523    K0/ps2_keyboard_0/C0/PS2_CODE_reg[7]_0[7]
    SLICE_X33Y66         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.822     1.950    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[7]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.212ns (34.131%)  route 0.409ns (65.869%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.275     0.442    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I2_O)        0.045     0.487 r  K0/ps2_keyboard_0/R0/PS2_CODE[7]_i_1/O
                         net (fo=9, routed)           0.134     0.621    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[1]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.212ns (34.131%)  route 0.409ns (65.869%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.275     0.442    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I2_O)        0.045     0.487 r  K0/ps2_keyboard_0/R0/PS2_CODE[7]_i_1/O
                         net (fo=9, routed)           0.134     0.621    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.949    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  K0/ps2_keyboard_0/C0/PS2_CODE_reg[2]/C





