{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79982,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000177086,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 7.16385e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 8.33112e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 7.16385e-05,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 22.5216,
	"finish__design__instance__count__class:timing_repair_buffer": 7,
	"finish__design__instance__area__class:timing_repair_buffer": 50.048,
	"finish__design__instance__count__class:inverter": 1,
	"finish__design__instance__area__class:inverter": 3.7536,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 100.096,
	"finish__design__instance__count__class:multi_input_combinational_cell": 4,
	"finish__design__instance__area__class:multi_input_combinational_cell": 43.792,
	"finish__design__instance__count": 19,
	"finish__design__instance__area": 220.211,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.08906,
	"finish__clock__skew__setup": 0.00139722,
	"finish__clock__skew__hold": 0.00139722,
	"finish__timing__drv__max_slew_limit": 0.866635,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.962278,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 9.33601e-05,
	"finish__power__switching__total": 3.286e-05,
	"finish__power__leakage__total": 1.18789e-10,
	"finish__power__total": 0.00012622,
	"finish__design__io": 7,
	"finish__design__die__area": 3174.2,
	"finish__design__core__area": 2781.42,
	"finish__design__instance__count": 50,
	"finish__design__instance__area": 258.998,
	"finish__design__instance__count__stdcell": 50,
	"finish__design__instance__area__stdcell": 258.998,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0931174,
	"finish__design__instance__utilization__stdcell": 0.0931174,
	"finish__design__rows": 19,
	"finish__design__rows:unithd": 19,
	"finish__design__sites": 2223,
	"finish__design__sites:unithd": 2223,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}