--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf SOC-sword.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k325t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5103 paths analyzed, 501 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.288ns.
--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/sh_clk_1 (SLICE_X60Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/sh_clk_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.709ns (Levels of Logic = 0)
  Clock Path Skew:      -0.544ns (0.985 - 1.529)
  Source Clock:         clk_100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/sh_clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y44.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X60Y107.SR     net (fanout=327)      3.274   rst
    SLICE_X60Y107.CLK    Trck                  0.212   U6/P7SEG/sh_clk
                                                       U6/P7SEG/sh_clk_1
    -------------------------------------------------  ---------------------------
    Total                                      3.709ns (0.435ns logic, 3.274ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/sh_clk (SLICE_X60Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/sh_clk (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.709ns (Levels of Logic = 0)
  Clock Path Skew:      -0.544ns (0.985 - 1.529)
  Source Clock:         clk_100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/sh_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y44.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X60Y107.SR     net (fanout=327)      3.274   rst
    SLICE_X60Y107.CLK    Trck                  0.212   U6/P7SEG/sh_clk
                                                       U6/P7SEG/sh_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.709ns (0.435ns logic, 3.274ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_0_1 (SLICE_X57Y92.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/S_0_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.835ns (Levels of Logic = 1)
  Clock Path Skew:      -0.372ns (0.985 - 1.357)
  Source Clock:         clk_100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/S_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y44.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X56Y92.D4      net (fanout=327)      3.160   rst
    SLICE_X56Y92.D       Tilo                  0.043   seg_pen_OBUF
                                                       U6/P7SEG/rst_inv1_INV_0
    SLICE_X57Y92.CE      net (fanout=2)        0.208   U6/P7SEG/rst_inv
    SLICE_X57Y92.CLK     Tceck                 0.201   U6/P7SEG/S<1>
                                                       U6/P7SEG/S_0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.835ns (0.467ns logic, 3.368ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_0 (SLICE_X57Y92.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/S_0_1 (FF)
  Destination:          U6/P7SEG/S_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFG rising at 5.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/S_0_1 to U6/P7SEG/S_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y92.AMUX    Tshcko                0.129   U6/P7SEG/S<1>
                                                       U6/P7SEG/S_0_1
    SLICE_X57Y92.A6      net (fanout=1)        0.052   U6/P7SEG/S_0_1
    SLICE_X57Y92.CLK     Tah         (-Th)     0.032   U6/P7SEG/S<1>
                                                       U6/P7SEG/state[1]_PWR_13_o_select_17_OUT<0>1
                                                       U6/P7SEG/S_0
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.097ns logic, 0.052ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/sh_clk (SLICE_X60Y107.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/Go_0 (FF)
  Destination:          U6/P7SEG/sh_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (0.673 - 0.536)
  Source Clock:         clk_100mhz_BUFG rising at 5.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/Go_0 to U6/P7SEG/sh_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y99.AMUX    Tshcko                0.129   U6/P7SEG/Go<1>
                                                       U6/P7SEG/Go_0
    SLICE_X60Y107.A6     net (fanout=5)        0.193   U6/P7SEG/Go<0>
    SLICE_X60Y107.CLK    Tah         (-Th)     0.032   U6/P7SEG/sh_clk
                                                       U6/P7SEG/state[1]_GND_13_o_Select_19_o1
                                                       U6/P7SEG/sh_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.097ns logic, 0.193ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point U8/clkdiv_24 (SLICE_X70Y100.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U8/clkdiv_23 (FF)
  Destination:          U8/clkdiv_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 2)
  Clock Path Skew:      0.140ns (0.673 - 0.533)
  Source Clock:         clk_100mhz_BUFG rising at 5.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U8/clkdiv_23 to U8/clkdiv_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y99.DQ      Tcko                  0.118   U8/clkdiv<23>
                                                       U8/clkdiv_23
    SLICE_X70Y99.D3      net (fanout=3)        0.146   U8/clkdiv<23>
    SLICE_X70Y99.COUT    Topcyd                0.105   U8/clkdiv<23>
                                                       U8/clkdiv<23>_rt
                                                       U8/Mcount_clkdiv_cy<23>
    SLICE_X70Y100.CIN    net (fanout=1)        0.001   U8/Mcount_clkdiv_cy<23>
    SLICE_X70Y100.CLK    Tckcin      (-Th)     0.051   U8/clkdiv<27>
                                                       U8/Mcount_clkdiv_cy<27>
                                                       U8/clkdiv_24
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (0.172ns logic, 0.147ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U8/clkdiv_19 (FF)
  Destination:          U8/clkdiv_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 3)
  Clock Path Skew:      0.140ns (0.673 - 0.533)
  Source Clock:         clk_100mhz_BUFG rising at 5.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U8/clkdiv_19 to U8/clkdiv_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y98.DQ      Tcko                  0.118   U8/clkdiv<19>
                                                       U8/clkdiv_19
    SLICE_X70Y98.D3      net (fanout=25)       0.147   U8/clkdiv<19>
    SLICE_X70Y98.COUT    Topcyd                0.105   U8/clkdiv<19>
                                                       U8/clkdiv<19>_rt
                                                       U8/Mcount_clkdiv_cy<19>
    SLICE_X70Y99.CIN     net (fanout=1)        0.000   U8/Mcount_clkdiv_cy<19>
    SLICE_X70Y99.COUT    Tbyp                  0.027   U8/clkdiv<23>
                                                       U8/Mcount_clkdiv_cy<23>
    SLICE_X70Y100.CIN    net (fanout=1)        0.001   U8/Mcount_clkdiv_cy<23>
    SLICE_X70Y100.CLK    Tckcin      (-Th)     0.051   U8/clkdiv<27>
                                                       U8/Mcount_clkdiv_cy<27>
                                                       U8/clkdiv_24
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.199ns logic, 0.148ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U8/clkdiv_20 (FF)
  Destination:          U8/clkdiv_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 2)
  Clock Path Skew:      0.140ns (0.673 - 0.533)
  Source Clock:         clk_100mhz_BUFG rising at 5.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U8/clkdiv_20 to U8/clkdiv_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y99.AQ      Tcko                  0.118   U8/clkdiv<23>
                                                       U8/clkdiv_20
    SLICE_X70Y99.A3      net (fanout=5)        0.162   U8/clkdiv<20>
    SLICE_X70Y99.COUT    Topcya                0.134   U8/clkdiv<23>
                                                       U8/clkdiv<20>_rt
                                                       U8/Mcount_clkdiv_cy<23>
    SLICE_X70Y100.CIN    net (fanout=1)        0.001   U8/Mcount_clkdiv_cy<23>
    SLICE_X70Y100.CLK    Tckcin      (-Th)     0.051   U8/clkdiv<27>
                                                       U8/Mcount_clkdiv_cy<27>
                                                       U8/clkdiv_24
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.201ns logic, 0.163ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.161ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y17.CLKARDCLKL
  Clock network: clk_100mhz_BUFG
--------------------------------------------------------------------------------
Slack: 3.161ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y17.CLKARDCLKU
  Clock network: clk_100mhz_BUFG
--------------------------------------------------------------------------------
Slack: 3.161ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: clk_100mhz_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk200N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200N        |    4.288|         |         |         |
clk200P        |    4.288|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk200P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200N        |    4.288|         |         |         |
clk200P        |    4.288|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5103 paths, 0 nets, and 645 connections

Design statistics:
   Minimum period:   4.288ns{1}   (Maximum frequency: 233.209MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 21 08:34:02 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5281 MB



