Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 31 13:40:29 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fixed_to_float_top_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             39.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.669ns  (logic 1.929ns (18.080%)  route 8.740ns (81.920%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/Q
                         net (fo=20, unplaced)        0.866     2.357    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_0[1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.652 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[65]_INST_0_i_1/O
                         net (fo=32, unplaced)        0.973     3.625    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[1]
                         LUT6 (Prop_lut6_I0_O)        0.124     3.749 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8/O
                         net (fo=37, unplaced)        0.977     4.726    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.850 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25/O
                         net (fo=2, unplaced)         1.122     5.972    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.096 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8/O
                         net (fo=4, unplaced)         0.926     7.022    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.146 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2/O
                         net (fo=2, unplaced)         0.676     7.822    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.946 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_1/O
                         net (fo=2, unplaced)         0.460     8.406    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[1]_2
                         LUT4 (Prop_lut4_I3_O)        0.124     8.530 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[18]_INST_0_i_1/O
                         net (fo=3, unplaced)         1.129     9.659    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/value_6_reg_143_reg[6][18]
                         LUT6 (Prop_lut6_I1_O)        0.124     9.783 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5/O
                         net (fo=1, unplaced)         1.111    10.894    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.018 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2/O
                         net (fo=14, unplaced)        0.500    11.518    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124    11.642 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[64]_i_1/O
                         net (fo=1, unplaced)         0.000    11.642    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln346_fu_546_p3[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[64]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[64]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 39.324    

Slack (MET) :             39.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.669ns  (logic 1.929ns (18.080%)  route 8.740ns (81.920%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/Q
                         net (fo=20, unplaced)        0.866     2.357    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_0[1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.652 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[65]_INST_0_i_1/O
                         net (fo=32, unplaced)        0.973     3.625    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[1]
                         LUT6 (Prop_lut6_I0_O)        0.124     3.749 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8/O
                         net (fo=37, unplaced)        0.977     4.726    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.850 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25/O
                         net (fo=2, unplaced)         1.122     5.972    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.096 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8/O
                         net (fo=4, unplaced)         0.926     7.022    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.146 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2/O
                         net (fo=2, unplaced)         0.676     7.822    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.946 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_1/O
                         net (fo=2, unplaced)         0.460     8.406    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[1]_2
                         LUT4 (Prop_lut4_I3_O)        0.124     8.530 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[18]_INST_0_i_1/O
                         net (fo=3, unplaced)         1.129     9.659    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/value_6_reg_143_reg[6][18]
                         LUT6 (Prop_lut6_I1_O)        0.124     9.783 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5/O
                         net (fo=1, unplaced)         1.111    10.894    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.018 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2/O
                         net (fo=14, unplaced)        0.500    11.518    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.642 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[65]_i_1/O
                         net (fo=1, unplaced)         0.000    11.642    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln346_fu_546_p3[1]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[65]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[65]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 39.324    

Slack (MET) :             39.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.669ns  (logic 1.929ns (18.080%)  route 8.740ns (81.920%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/Q
                         net (fo=20, unplaced)        0.866     2.357    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_0[1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.652 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[65]_INST_0_i_1/O
                         net (fo=32, unplaced)        0.973     3.625    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[1]
                         LUT6 (Prop_lut6_I0_O)        0.124     3.749 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8/O
                         net (fo=37, unplaced)        0.977     4.726    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.850 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25/O
                         net (fo=2, unplaced)         1.122     5.972    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.096 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8/O
                         net (fo=4, unplaced)         0.926     7.022    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.146 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2/O
                         net (fo=2, unplaced)         0.676     7.822    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.946 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_1/O
                         net (fo=2, unplaced)         0.460     8.406    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[1]_2
                         LUT4 (Prop_lut4_I3_O)        0.124     8.530 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[18]_INST_0_i_1/O
                         net (fo=3, unplaced)         1.129     9.659    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/value_6_reg_143_reg[6][18]
                         LUT6 (Prop_lut6_I1_O)        0.124     9.783 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5/O
                         net (fo=1, unplaced)         1.111    10.894    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.018 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2/O
                         net (fo=14, unplaced)        0.500    11.518    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124    11.642 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[66]_i_1/O
                         net (fo=1, unplaced)         0.000    11.642    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln346_fu_546_p3[2]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[66]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[66]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 39.324    

Slack (MET) :             39.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.669ns  (logic 1.929ns (18.080%)  route 8.740ns (81.920%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/Q
                         net (fo=20, unplaced)        0.866     2.357    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_0[1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.652 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[65]_INST_0_i_1/O
                         net (fo=32, unplaced)        0.973     3.625    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[1]
                         LUT6 (Prop_lut6_I0_O)        0.124     3.749 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8/O
                         net (fo=37, unplaced)        0.977     4.726    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.850 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25/O
                         net (fo=2, unplaced)         1.122     5.972    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.096 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8/O
                         net (fo=4, unplaced)         0.926     7.022    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.146 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2/O
                         net (fo=2, unplaced)         0.676     7.822    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.946 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_1/O
                         net (fo=2, unplaced)         0.460     8.406    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[1]_2
                         LUT4 (Prop_lut4_I3_O)        0.124     8.530 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[18]_INST_0_i_1/O
                         net (fo=3, unplaced)         1.129     9.659    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/value_6_reg_143_reg[6][18]
                         LUT6 (Prop_lut6_I1_O)        0.124     9.783 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5/O
                         net (fo=1, unplaced)         1.111    10.894    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.018 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2/O
                         net (fo=14, unplaced)        0.500    11.518    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124    11.642 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[67]_i_1/O
                         net (fo=1, unplaced)         0.000    11.642    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln346_fu_546_p3[3]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[67]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[67]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 39.324    

Slack (MET) :             39.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.669ns  (logic 1.929ns (18.080%)  route 8.740ns (81.920%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/Q
                         net (fo=20, unplaced)        0.866     2.357    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_0[1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.652 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[65]_INST_0_i_1/O
                         net (fo=32, unplaced)        0.973     3.625    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[1]
                         LUT6 (Prop_lut6_I0_O)        0.124     3.749 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8/O
                         net (fo=37, unplaced)        0.977     4.726    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.850 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25/O
                         net (fo=2, unplaced)         1.122     5.972    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.096 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8/O
                         net (fo=4, unplaced)         0.926     7.022    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.146 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2/O
                         net (fo=2, unplaced)         0.676     7.822    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.946 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_1/O
                         net (fo=2, unplaced)         0.460     8.406    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[1]_2
                         LUT4 (Prop_lut4_I3_O)        0.124     8.530 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[18]_INST_0_i_1/O
                         net (fo=3, unplaced)         1.129     9.659    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/value_6_reg_143_reg[6][18]
                         LUT6 (Prop_lut6_I1_O)        0.124     9.783 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5/O
                         net (fo=1, unplaced)         1.111    10.894    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.018 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2/O
                         net (fo=14, unplaced)        0.500    11.518    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124    11.642 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[68]_i_1/O
                         net (fo=1, unplaced)         0.000    11.642    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln346_fu_546_p3[4]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[68]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[68]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 39.324    

Slack (MET) :             39.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.669ns  (logic 1.929ns (18.080%)  route 8.740ns (81.920%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/Q
                         net (fo=20, unplaced)        0.866     2.357    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_0[1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.652 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[65]_INST_0_i_1/O
                         net (fo=32, unplaced)        0.973     3.625    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[1]
                         LUT6 (Prop_lut6_I0_O)        0.124     3.749 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8/O
                         net (fo=37, unplaced)        0.977     4.726    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.850 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25/O
                         net (fo=2, unplaced)         1.122     5.972    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.096 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8/O
                         net (fo=4, unplaced)         0.926     7.022    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.146 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2/O
                         net (fo=2, unplaced)         0.676     7.822    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.946 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_1/O
                         net (fo=2, unplaced)         0.460     8.406    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[1]_2
                         LUT4 (Prop_lut4_I3_O)        0.124     8.530 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[18]_INST_0_i_1/O
                         net (fo=3, unplaced)         1.129     9.659    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/value_6_reg_143_reg[6][18]
                         LUT6 (Prop_lut6_I1_O)        0.124     9.783 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5/O
                         net (fo=1, unplaced)         1.111    10.894    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.018 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2/O
                         net (fo=14, unplaced)        0.500    11.518    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124    11.642 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[69]_i_1/O
                         net (fo=1, unplaced)         0.000    11.642    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln346_fu_546_p3[5]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[69]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[69]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 39.324    

Slack (MET) :             39.332ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.661ns  (logic 1.921ns (18.019%)  route 8.740ns (81.981%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/Q
                         net (fo=20, unplaced)        0.866     2.357    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_0[1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.652 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[65]_INST_0_i_1/O
                         net (fo=32, unplaced)        0.973     3.625    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[1]
                         LUT6 (Prop_lut6_I0_O)        0.124     3.749 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8/O
                         net (fo=37, unplaced)        0.977     4.726    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     4.850 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25/O
                         net (fo=2, unplaced)         1.122     5.972    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.096 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8/O
                         net (fo=4, unplaced)         0.926     7.022    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.146 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2/O
                         net (fo=2, unplaced)         0.676     7.822    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.946 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_1/O
                         net (fo=2, unplaced)         0.460     8.406    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[1]_2
                         LUT4 (Prop_lut4_I3_O)        0.124     8.530 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[18]_INST_0_i_1/O
                         net (fo=3, unplaced)         1.129     9.659    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/value_6_reg_143_reg[6][18]
                         LUT6 (Prop_lut6_I1_O)        0.124     9.783 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5/O
                         net (fo=1, unplaced)         1.111    10.894    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.018 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2/O
                         net (fo=14, unplaced)        0.500    11.518    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.116    11.634 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[70]_i_1/O
                         net (fo=1, unplaced)         0.000    11.634    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln346_fu_546_p3[6]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[70]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[70]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                         -11.634    
  -------------------------------------------------------------------
                         slack                                 39.332    

Slack (MET) :             42.163ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln678_loc_fu_96_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.830ns  (logic 1.681ns (21.469%)  route 6.149ns (78.531%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln678_loc_fu_96_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln678_loc_fu_96_reg[17]/Q
                         net (fo=2, unplaced)         0.817     2.308    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2118_reg_611[0]_i_2_0[17]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.603 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2118_reg_611[0]_i_4/O
                         net (fo=1, unplaced)         0.902     3.505    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2118_reg_611[0]_i_4_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     3.629 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2118_reg_611[0]_i_2/O
                         net (fo=19, unplaced)        0.508     4.137    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/select_ln678_loc_fu_96_reg[27]
                         LUT4 (Prop_lut4_I2_O)        0.124     4.261 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2122_reg_617[0]_i_3/O
                         net (fo=2, unplaced)         1.122     5.383    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2122_reg_617[0]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.507 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2122_reg_617[0]_i_2/O
                         net (fo=9, unplaced)         0.490     5.997    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/select_ln678_loc_fu_96_reg[25]
                         LUT6 (Prop_lut6_I5_O)        0.124     6.121 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0[2]_i_13/O
                         net (fo=2, unplaced)         0.913     7.034    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0[2]_i_13_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.158 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2126_reg_622[0]_i_3/O
                         net (fo=5, unplaced)         0.477     7.635    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/select_ln678_loc_fu_96_reg[22]
                         LUT4 (Prop_lut4_I1_O)        0.124     7.759 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0[2]_i_3/O
                         net (fo=3, unplaced)         0.920     8.679    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/tab_address0[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     8.803 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0[0]_i_1/O
                         net (fo=1, unplaced)         0.000     8.803    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0[0]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0_reg[0]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                 42.163    

Slack (MET) :             42.163ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln678_loc_fu_96_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.830ns  (logic 1.681ns (21.469%)  route 6.149ns (78.531%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln678_loc_fu_96_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln678_loc_fu_96_reg[17]/Q
                         net (fo=2, unplaced)         0.817     2.308    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2118_reg_611[0]_i_2_0[17]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.603 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2118_reg_611[0]_i_4/O
                         net (fo=1, unplaced)         0.902     3.505    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2118_reg_611[0]_i_4_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     3.629 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2118_reg_611[0]_i_2/O
                         net (fo=19, unplaced)        0.508     4.137    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/select_ln678_loc_fu_96_reg[27]
                         LUT4 (Prop_lut4_I2_O)        0.124     4.261 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2122_reg_617[0]_i_3/O
                         net (fo=2, unplaced)         1.122     5.383    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2122_reg_617[0]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.507 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2122_reg_617[0]_i_2/O
                         net (fo=9, unplaced)         0.490     5.997    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/select_ln678_loc_fu_96_reg[25]
                         LUT6 (Prop_lut6_I5_O)        0.124     6.121 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0[2]_i_13/O
                         net (fo=2, unplaced)         0.913     7.034    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0[2]_i_13_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.158 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2126_reg_622[0]_i_3/O
                         net (fo=5, unplaced)         0.477     7.635    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/select_ln678_loc_fu_96_reg[22]
                         LUT4 (Prop_lut4_I1_O)        0.124     7.759 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0[2]_i_3/O
                         net (fo=3, unplaced)         0.920     8.679    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/tab_address0[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     8.803 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0[1]_i_1/O
                         net (fo=1, unplaced)         0.000     8.803    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0[1]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0_reg[1]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                 42.163    

Slack (MET) :             42.163ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln678_loc_fu_96_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.830ns  (logic 1.681ns (21.469%)  route 6.149ns (78.531%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln678_loc_fu_96_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln678_loc_fu_96_reg[17]/Q
                         net (fo=2, unplaced)         0.817     2.308    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2118_reg_611[0]_i_2_0[17]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.603 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2118_reg_611[0]_i_4/O
                         net (fo=1, unplaced)         0.902     3.505    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2118_reg_611[0]_i_4_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     3.629 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2118_reg_611[0]_i_2/O
                         net (fo=19, unplaced)        0.508     4.137    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/select_ln678_loc_fu_96_reg[27]
                         LUT4 (Prop_lut4_I2_O)        0.124     4.261 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2122_reg_617[0]_i_3/O
                         net (fo=2, unplaced)         1.122     5.383    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2122_reg_617[0]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.507 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2122_reg_617[0]_i_2/O
                         net (fo=9, unplaced)         0.490     5.997    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/select_ln678_loc_fu_96_reg[25]
                         LUT6 (Prop_lut6_I5_O)        0.124     6.121 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0[2]_i_13/O
                         net (fo=2, unplaced)         0.913     7.034    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0[2]_i_13_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.158 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/icmp_ln2126_reg_622[0]_i_3/O
                         net (fo=5, unplaced)         0.477     7.635    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/select_ln678_loc_fu_96_reg[22]
                         LUT4 (Prop_lut4_I1_O)        0.124     7.759 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0[2]_i_3/O
                         net (fo=3, unplaced)         0.920     8.679    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/tab_address0[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     8.803 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0[2]_i_1/O
                         net (fo=1, unplaced)         0.000     8.803    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0[2]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0_reg[2]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                 42.163    




