# compile verilog/system verilog design source files
verilog xil_defaultlib  "tb_func_synth.v"
verilog xil_defaultlib  "../../../../../8_pipeline_cpu/tb.v"

# Do not sort compile order
nosort
