\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def}{}\section{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def}\index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}


F\+MC N\+O\+R\+S\+R\+AM Configuration Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+ll\+\_\+fmc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ad43ca00a46db6527d3ac3fde29ec20cb}{N\+S\+Bank}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a5b7e34c6d9947bbd35fdede522088372}{Data\+Address\+Mux}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a53eb4b6eb5a7fef776280a6f95a52dbf}{Memory\+Type}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a2516472b7d961cd65c000f991536bf2d}{Memory\+Data\+Width}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a4ae26963827925c3fa05a4acac6bf7de}{Burst\+Access\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ac32cd637777b91e2898d2a661df4facb}{Wait\+Signal\+Polarity}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a1f1343fd5065e0280060394c5c00303a}{Wrap\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7c1ca739b9c8ec32feebc9a84a6a4b1c}{Wait\+Signal\+Active}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a71050a4b16715f3acf90c4a7b92fd91f}{Write\+Operation}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7cff014761b0db5e497e668b66ac0507}{Wait\+Signal}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a4e181791a7d3f24a7899eff5e03efe44}{Extended\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a6f7202e07e74e5661035e39d6835fc01}{Asynchronous\+Wait}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a39fda8766e93963f67170f40f2983e87}{Write\+Burst}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_afeddf8d3760034019b347645ef85e31e}{Continuous\+Clock}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a63aa26b1c1e61a2ac9b9e59d0b2c7b9d}{Write\+Fifo}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a419ca7c73455102bad5d08bcb499535e}{Page\+Size}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+MC N\+O\+R\+S\+R\+AM Configuration Structure definition. 

\subsection{Member Data Documentation}
\index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Asynchronous\+Wait@{Asynchronous\+Wait}}
\index{Asynchronous\+Wait@{Asynchronous\+Wait}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Asynchronous\+Wait}{AsynchronousWait}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Asynchronous\+Wait}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a6f7202e07e74e5661035e39d6835fc01}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a6f7202e07e74e5661035e39d6835fc01}
Enables or disables wait signal during asynchronous transfers, valid only with asynchronous Flash memories. This parameter can be a value of \hyperlink{group___f_m_c___asynchronous_wait}{F\+MC Asynchronous Wait} \index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Burst\+Access\+Mode@{Burst\+Access\+Mode}}
\index{Burst\+Access\+Mode@{Burst\+Access\+Mode}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Burst\+Access\+Mode}{BurstAccessMode}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Burst\+Access\+Mode}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a4ae26963827925c3fa05a4acac6bf7de}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a4ae26963827925c3fa05a4acac6bf7de}
Enables or disables the burst access mode for Flash memory, valid only with synchronous burst Flash memories. This parameter can be a value of \hyperlink{group___f_m_c___burst___access___mode}{F\+MC Burst Access Mode} \index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Continuous\+Clock@{Continuous\+Clock}}
\index{Continuous\+Clock@{Continuous\+Clock}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Continuous\+Clock}{ContinuousClock}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Continuous\+Clock}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_afeddf8d3760034019b347645ef85e31e}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_afeddf8d3760034019b347645ef85e31e}
Enables or disables the F\+MC clock output to external memory devices. This parameter is only enabled through the F\+M\+C\+\_\+\+B\+C\+R1 register, and don\textquotesingle{}t care through F\+M\+C\+\_\+\+B\+C\+R2..4 registers. This parameter can be a value of \hyperlink{group___f_m_c___continous___clock}{F\+MC Continuous Clock} \index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Data\+Address\+Mux@{Data\+Address\+Mux}}
\index{Data\+Address\+Mux@{Data\+Address\+Mux}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Data\+Address\+Mux}{DataAddressMux}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Data\+Address\+Mux}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a5b7e34c6d9947bbd35fdede522088372}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a5b7e34c6d9947bbd35fdede522088372}
Specifies whether the address and data values are multiplexed on the data bus or not. This parameter can be a value of \hyperlink{group___f_m_c___data___address___bus___multiplexing}{F\+MC Data Address Bus Multiplexing} \index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Extended\+Mode@{Extended\+Mode}}
\index{Extended\+Mode@{Extended\+Mode}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Extended\+Mode}{ExtendedMode}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Extended\+Mode}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a4e181791a7d3f24a7899eff5e03efe44}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a4e181791a7d3f24a7899eff5e03efe44}
Enables or disables the extended mode. This parameter can be a value of \hyperlink{group___f_m_c___extended___mode}{F\+MC Extended Mode} \index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Memory\+Data\+Width@{Memory\+Data\+Width}}
\index{Memory\+Data\+Width@{Memory\+Data\+Width}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Memory\+Data\+Width}{MemoryDataWidth}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Memory\+Data\+Width}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a2516472b7d961cd65c000f991536bf2d}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a2516472b7d961cd65c000f991536bf2d}
Specifies the external memory device width. This parameter can be a value of \hyperlink{group___f_m_c___n_o_r_s_r_a_m___data___width}{F\+MC N\+O\+R\+S\+R\+AM Data Width} \index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Memory\+Type@{Memory\+Type}}
\index{Memory\+Type@{Memory\+Type}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Memory\+Type}{MemoryType}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Memory\+Type}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a53eb4b6eb5a7fef776280a6f95a52dbf}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a53eb4b6eb5a7fef776280a6f95a52dbf}
Specifies the type of external memory attached to the corresponding memory device. This parameter can be a value of \hyperlink{group___f_m_c___memory___type}{F\+MC Memory Type} \index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!N\+S\+Bank@{N\+S\+Bank}}
\index{N\+S\+Bank@{N\+S\+Bank}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{N\+S\+Bank}{NSBank}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+N\+S\+Bank}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ad43ca00a46db6527d3ac3fde29ec20cb}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ad43ca00a46db6527d3ac3fde29ec20cb}
Specifies the N\+O\+R\+S\+R\+AM memory device that will be used. This parameter can be a value of \hyperlink{group___f_m_c___n_o_r_s_r_a_m___bank}{F\+MC N\+O\+R/\+S\+R\+AM Bank} \index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Page\+Size@{Page\+Size}}
\index{Page\+Size@{Page\+Size}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Page\+Size}{PageSize}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Page\+Size}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a419ca7c73455102bad5d08bcb499535e}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a419ca7c73455102bad5d08bcb499535e}
Specifies the memory page size. This parameter can be a value of \hyperlink{group___f_m_c___page___size}{F\+MC Page Size} This mode is available only for the S\+T\+M32\+F446xx devices \index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Wait\+Signal@{Wait\+Signal}}
\index{Wait\+Signal@{Wait\+Signal}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Wait\+Signal}{WaitSignal}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Wait\+Signal}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7cff014761b0db5e497e668b66ac0507}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7cff014761b0db5e497e668b66ac0507}
Enables or disables the wait state insertion via wait signal, valid for Flash memory access in burst mode. This parameter can be a value of \hyperlink{group___f_m_c___wait___signal}{F\+MC Wait Signal} \index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Wait\+Signal\+Active@{Wait\+Signal\+Active}}
\index{Wait\+Signal\+Active@{Wait\+Signal\+Active}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Wait\+Signal\+Active}{WaitSignalActive}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Wait\+Signal\+Active}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7c1ca739b9c8ec32feebc9a84a6a4b1c}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7c1ca739b9c8ec32feebc9a84a6a4b1c}
Specifies if the wait signal is asserted by the memory one clock cycle before the wait state or during the wait state, valid only when accessing memories in burst mode. This parameter can be a value of \hyperlink{group___f_m_c___wait___timing}{F\+MC Wait Timing} \index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Wait\+Signal\+Polarity@{Wait\+Signal\+Polarity}}
\index{Wait\+Signal\+Polarity@{Wait\+Signal\+Polarity}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Wait\+Signal\+Polarity}{WaitSignalPolarity}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Wait\+Signal\+Polarity}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ac32cd637777b91e2898d2a661df4facb}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_ac32cd637777b91e2898d2a661df4facb}
Specifies the wait signal polarity, valid only when accessing the Flash memory in burst mode. This parameter can be a value of \hyperlink{group___f_m_c___wait___signal___polarity}{F\+MC Wait Signal Polarity} \index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Wrap\+Mode@{Wrap\+Mode}}
\index{Wrap\+Mode@{Wrap\+Mode}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Wrap\+Mode}{WrapMode}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Wrap\+Mode}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a1f1343fd5065e0280060394c5c00303a}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a1f1343fd5065e0280060394c5c00303a}
Enables or disables the Wrapped burst access mode for Flash memory, valid only when accessing Flash memories in burst mode. This parameter can be a value of \hyperlink{group___f_m_c___wrap___mode}{F\+MC Wrap Mode} This mode is not available for the S\+T\+M32\+F446/467/479xx devices \index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Write\+Burst@{Write\+Burst}}
\index{Write\+Burst@{Write\+Burst}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Write\+Burst}{WriteBurst}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Write\+Burst}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a39fda8766e93963f67170f40f2983e87}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a39fda8766e93963f67170f40f2983e87}
Enables or disables the write burst operation. This parameter can be a value of \hyperlink{group___f_m_c___write___burst}{F\+MC Write Burst} \index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Write\+Fifo@{Write\+Fifo}}
\index{Write\+Fifo@{Write\+Fifo}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Write\+Fifo}{WriteFifo}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Write\+Fifo}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a63aa26b1c1e61a2ac9b9e59d0b2c7b9d}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a63aa26b1c1e61a2ac9b9e59d0b2c7b9d}
Enables or disables the write F\+I\+FO used by the F\+MC controller. This parameter is only enabled through the F\+M\+C\+\_\+\+B\+C\+R1 register, and don\textquotesingle{}t care through F\+M\+C\+\_\+\+B\+C\+R2..4 registers. This parameter can be a value of \hyperlink{group___f_m_c___write___f_i_f_o}{F\+MC Write F\+I\+FO} This mode is available only for the S\+T\+M32\+F446/469/479xx devices \index{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Write\+Operation@{Write\+Operation}}
\index{Write\+Operation@{Write\+Operation}!F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Write\+Operation}{WriteOperation}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Write\+Operation}\hypertarget{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a71050a4b16715f3acf90c4a7b92fd91f}{}\label{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a71050a4b16715f3acf90c4a7b92fd91f}
Enables or disables the write operation in the selected device by the F\+MC. This parameter can be a value of \hyperlink{group___f_m_c___write___operation}{F\+MC Write Operation} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f4xx__ll__fmc_8h}{stm32f4xx\+\_\+ll\+\_\+fmc.\+h}\end{DoxyCompactItemize}
