Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 25 06:21:45 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file counter25_top_control_sets_placed.rpt
| Design       : counter25_top
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           21 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |              26 |            8 |
| Yes          | No                    | No                     |              24 |           18 |
| Yes          | No                    | Yes                    |              32 |           12 |
| Yes          | Yes                   | No                     |              33 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+------------------------------+------------------+----------------+--------------+
|   Clock Signal   |         Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------+------------------------------+------------------+----------------+--------------+
|  U0/CLK          |                              |                              |                1 |              1 |         1.00 |
|  u4/Key2         |                              |                              |                1 |              1 |         1.00 |
|  u4/Key2         |                              | u4/clk1_1_reg_1              |                1 |              1 |         1.00 |
|  u4/clk1_1_reg_1 |                              | u4/clk1_1_reg_2              |                1 |              1 |         1.00 |
|  u4/AdT          |                              |                              |                1 |              1 |         1.00 |
|  u4/clk1_1_reg_2 |                              | u4/clk1_1_reg_1              |                1 |              1 |         1.00 |
|  u4/Key2         |                              | u4/clk1_1_reg_2              |                1 |              2 |         2.00 |
|  U0/CLK          | U2/cycle[3]_i_1_n_0          |                              |                2 |              4 |         2.00 |
|  U0/CLK          | U2/flash                     |                              |                1 |              4 |         4.00 |
|  m_to_s_BUFG     | u5/ralex_min_H[3]_i_1_n_0    | u4/AR[0]                     |                1 |              4 |         4.00 |
|  m_to_s_BUFG     | u5/ralex_sec_H[3]_i_1_n_0    | u4/AR[0]                     |                2 |              4 |         2.00 |
|  m_to_s_BUFG     | u5/work_min_H[3]_i_1_n_0     | u4/AR[0]                     |                2 |              4 |         2.00 |
|  m_to_s_BUFG     | u5/work_sec_H[3]_i_1_n_0     | u4/AR[0]                     |                1 |              4 |         4.00 |
|  m_to_s_BUFG     | u4/clk5_0_reg_0[0]           | u4/AR[0]                     |                1 |              4 |         4.00 |
|  m_to_s_BUFG     | u4/E[0]                      | u4/AR[0]                     |                2 |              4 |         2.00 |
|  m_to_s_BUFG     | u4/clk5_0_reg_1[0]           | u4/AR[0]                     |                1 |              4 |         4.00 |
|  m_to_s_BUFG     | u4/clk5_0_reg_2[0]           | u4/AR[0]                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG   | U2/WorkTime_sec_H[3]_i_1_n_0 | U2/WorkTime_sec_L[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | U2/WorkTime_min_L[3]_i_1_n_0 | U2/WorkTime_sec_L[3]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG   | U2/WorkTime_min_H[3]_i_1_n_0 | U2/WorkTime_sec_L[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | U2/WorkTime_sec_L[3]_i_2_n_0 | U2/WorkTime_sec_L[3]_i_1_n_0 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG   | U2/low[3]_i_1_n_0            | U2/flaglow0                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG   | U2/high[3]_i_1_n_0           | U2/flaglow0                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | U2/chufa                     | U2/flaglow0                  |                3 |              9 |         3.00 |
|  U0/CLK          | U1/E[0]                      |                              |               15 |             16 |         1.07 |
|  clk_IBUF_BUFG   |                              | U0/cnt[24]_i_1_n_0           |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG   |                              |                              |               18 |             37 |         2.06 |
+------------------+------------------------------+------------------------------+------------------+----------------+--------------+


