
---------- Begin Simulation Statistics ----------
final_tick                                 5595938000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112422                       # Simulator instruction rate (inst/s)
host_mem_usage                                8740480                       # Number of bytes of host memory used
host_op_rate                                   212810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    58.96                       # Real time elapsed on the host
host_tick_rate                               77094711                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6628200                       # Number of instructions simulated
sim_ops                                      12546979                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004545                       # Number of seconds simulated
sim_ticks                                  4545390500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    44                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26960                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         55779                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           8060269                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4955439                       # number of cc regfile writes
system.switch_cpus.committedInsts             5628199                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10786153                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.615220                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.615220                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            841718                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           479341                       # number of floating regfile writes
system.switch_cpus.idleCycles                  576687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       336559                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1564740                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.800888                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3128262                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             982413                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1567852                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2545527                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         3557                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        43498                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1210045                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19485490                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2145849                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       607434                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16371482                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9732                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        137217                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         270370                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        150151                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          788                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       225295                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       111264                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          19065574                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16027320                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.603111                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          11498649                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.763030                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16166842                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         22604146                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        12664581                       # number of integer regfile writes
system.switch_cpus.ipc                       0.619111                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.619111                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       635513      3.74%      3.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12603238     74.23%     77.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        11995      0.07%     78.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         29674      0.17%     78.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        24017      0.14%     78.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1852      0.01%     78.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        11771      0.07%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       107125      0.63%     79.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp         4983      0.03%     79.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        93757      0.55%     79.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       115512      0.68%     80.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         9737      0.06%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           15      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           67      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv           32      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           16      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2074974     12.22%     92.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       960913      5.66%     98.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       218781      1.29%     99.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        74944      0.44%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16978916                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          727989                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1439855                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       592122                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1383108                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              267681                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015765                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          196685     73.48%     73.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     73.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     73.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     73.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     73.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%     73.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     73.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     73.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     73.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     73.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     73.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              7      0.00%     73.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     73.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           5030      1.88%     75.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp            105      0.04%     75.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3038      1.13%     76.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          2763      1.03%     77.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift          336      0.13%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21042      7.86%     85.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         15147      5.66%     91.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        16412      6.13%     97.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         7115      2.66%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15883095                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     41372523                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15435198                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     26802406                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19476381                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16978916                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         9109                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      8699331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        72771                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         7955                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10677526                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      8514094                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.994213                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.458181                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4227094     49.65%     49.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       597228      7.01%     56.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       657930      7.73%     64.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       668984      7.86%     72.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       648961      7.62%     79.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       598478      7.03%     86.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       557990      6.55%     93.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       336730      3.95%     97.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       220699      2.59%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8514094                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.867707                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        63338                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        59913                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2545527                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1210045                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6704354                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            999                       # number of misc regfile writes
system.switch_cpus.numCycles                  9090781                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                    8686                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          208                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59039                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1295                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       118473                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1295                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      2570864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2570864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2574028                       # number of overall hits
system.cpu.dcache.overall_hits::total         2574028                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       100019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         100019                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       100093                       # number of overall misses
system.cpu.dcache.overall_misses::total        100093                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5851479496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5851479496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5851479496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5851479496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      2670883                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2670883                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2674121                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2674121                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.037448                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037448                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.037430                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037430                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58503.679261                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58503.679261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58460.426763                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58460.426763                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       177997                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          612                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3515                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.639260                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           68                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14281                       # number of writebacks
system.cpu.dcache.writebacks::total             14281                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        66773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        66773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        66773                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        66773                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        33246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        33273                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33273                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1931629996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1931629996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1932984496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1932984496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012448                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012448                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012443                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012443                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58101.124827                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58101.124827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58094.686262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58094.686262                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33239                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1890686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1890686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        92089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         92089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5295628500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5295628500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1982775                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1982775                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.046445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57505.548980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57505.548980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        66754                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        66754                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        25335                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25335                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1384295000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1384295000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 54639.628972                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54639.628972                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       680178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         680178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    555850996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    555850996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011524                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011524                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70094.703153                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70094.703153                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    547334996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    547334996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69186.575149                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69186.575149                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         3164                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3164                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           74                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           74                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         3238                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3238                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.022854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      1354500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1354500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.008338                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008338                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 50166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 50166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2822517                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34263                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.377988                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    24.591326                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   999.408674                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.024015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.975985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          720                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5381481                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5381481                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1822945                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1822945                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1822945                       # number of overall hits
system.cpu.icache.overall_hits::total         1822945                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        31292                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          31292                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        31292                       # number of overall misses
system.cpu.icache.overall_misses::total         31292                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1026423499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1026423499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1026423499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1026423499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1854237                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1854237                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1854237                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1854237                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.016876                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016876                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.016876                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016876                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 32801.466797                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32801.466797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 32801.466797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32801.466797                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2039                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                60                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.983333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        25786                       # number of writebacks
system.cpu.icache.writebacks::total             25786                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         5117                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5117                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         5117                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5117                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        26175                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        26175                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        26175                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        26175                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    826111999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    826111999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    826111999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    826111999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.014116                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014116                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.014116                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014116                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 31561.107889                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31561.107889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 31561.107889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31561.107889                       # average overall mshr miss latency
system.cpu.icache.replacements                  25786                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1822945                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1822945                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        31292                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         31292                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1026423499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1026423499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1854237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1854237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.016876                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016876                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 32801.466797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32801.466797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         5117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        26175                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        26175                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    826111999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    826111999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.014116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 31561.107889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31561.107889                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           944.621123                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3182689                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             26850                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            118.535903                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   184.205952                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   760.415170                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.179889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.742593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.922482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          689                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3734648                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3734648                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   4545390500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        18854                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        11630                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30484                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        18854                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        11630                       # number of overall hits
system.l2.overall_hits::total                   30484                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         7222                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        21609                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28831                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         7222                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        21609                       # number of overall misses
system.l2.overall_misses::total                 28831                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    586917500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1759052500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2345970000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    586917500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1759052500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2345970000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        26076                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        33239                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                59315                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        26076                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        33239                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               59315                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.276960                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.650110                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.486066                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.276960                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.650110                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.486066                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81268.000554                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81403.697533                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81369.706219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81268.000554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81403.697533                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81369.706219                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6482                       # number of writebacks
system.l2.writebacks::total                      6482                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         7221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        21606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28827                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         7221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        21606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28827                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    514635500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1542801500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2057437000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    514635500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1542801500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2057437000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.276921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.650020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.485998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.276921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.650020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.485998                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71269.284033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71406.160326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71371.873591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71269.284033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71406.160326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71371.873591                       # average overall mshr miss latency
system.l2.replacements                          28119                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        14281                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14281                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        14281                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14281                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        25745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            25745                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        25745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        25745                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           44                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            44                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   34                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               34                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         1209                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1209                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6671                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6671                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    522152000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     522152000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7880                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7880                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.846574                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.846574                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78271.923250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78271.923250                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    455338000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    455338000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.846320                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.846320                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68276.803119                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68276.803119                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        18854                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18854                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         7222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    586917500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    586917500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        26076                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26076                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.276960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.276960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81268.000554                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81268.000554                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         7221                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7221                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    514635500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    514635500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.276921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.276921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71269.284033                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71269.284033                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        10421                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10421                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        14938                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14938                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1236900500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1236900500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        25359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.589061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.589061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82802.282769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82802.282769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        14937                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14937                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1087463500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1087463500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.589022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.589022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72803.340698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72803.340698                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8062.539381                       # Cycle average of tags in use
system.l2.tags.total_refs                      132133                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     36311                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.638925                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     309.103907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        74.525406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       885.587215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2083.059417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4710.263435                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.037732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.108104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.254280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.574983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984197                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          818                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3629                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3587                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    976425                       # Number of tag accesses
system.l2.tags.data_accesses                   976425                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      7220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     21585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000537560500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          387                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          387                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               64110                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6081                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       28826                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6482                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28826                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6482                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     21                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28826                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6482                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.372093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.678782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.652173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             31      8.01%      8.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           184     47.55%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            89     23.00%     78.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           40     10.34%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           19      4.91%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           11      2.84%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      1.03%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      1.29%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.26%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.26%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           387                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.700258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.670418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.016993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              257     66.41%     66.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.55%     67.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              108     27.91%     95.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      3.88%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           387                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1844864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               414848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    405.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     91.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4545230500                       # Total gap between requests
system.mem_ctrls.avgGap                     128730.90                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       462080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1381440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       413632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 101659032.375766187906                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 303921082.248048901558                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 91000322.194539725780                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         7220                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        21606                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6482                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    217579000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    654090250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 107764664250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30135.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     30273.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16625218.18                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       462080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1382784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1844864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       462080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       462080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       414848                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       414848                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         7220                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        21606                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          28826                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6482                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6482                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst    101659032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    304216766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        405875799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst    101659032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    101659032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     91267846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        91267846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     91267846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst    101659032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    304216766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       497143645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                28805                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6463                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1629                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          555                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          466                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               331575500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             144025000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          871669250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11511.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30261.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21293                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4308                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.92                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           66.66                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9657                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   233.520141                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   144.413073                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   272.496310                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4236     43.86%     43.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2775     28.74%     72.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          825      8.54%     81.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          462      4.78%     85.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          294      3.04%     88.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          200      2.07%     91.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          128      1.33%     92.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           85      0.88%     93.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          652      6.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9657                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1843520                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             413632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              405.580115                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               91.000322                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.88                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35407260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18804225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      108535140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17794980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 358335120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1708105320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    306966240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2553948285                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   561.876540                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    780887500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    151580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3612923000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33615120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17844090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       97132560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15941880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 358335120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1547723280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    441977280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2512569330                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.773041                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1133915750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    151580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3259894750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22157                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6482                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20471                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6669                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6669                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22157                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        84605                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        84605                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  84605                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2259712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2259712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2259712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28826                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28826    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28826                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            88280000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          153439750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2717615                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1758471                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       274002                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1339987                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          913722                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     68.188870                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          170506                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          192                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       430132                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        84161                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       345971                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        19584                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      8672400                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       268667                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      7249333                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.487882                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.353441                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      4167874     57.49%     57.49% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       802545     11.07%     68.56% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       541989      7.48%     76.04% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       636596      8.78%     84.82% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       242798      3.35%     88.17% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       193664      2.67%     90.84% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        97820      1.35%     92.19% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        64966      0.90%     93.09% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       501081      6.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      7249333                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      5628199                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10786153                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             1978323                       # Number of memory references committed
system.switch_cpus.commit.loads               1290882                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  62                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1127024                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             441520                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            10345415                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         78720                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       196214      1.82%      1.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      8294054     76.90%     78.71% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        11649      0.11%     78.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        23472      0.22%     79.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd        14884      0.14%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1776      0.02%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         9948      0.09%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        76266      0.71%     79.99% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp         2532      0.02%     80.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        72874      0.68%     80.69% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       101351      0.94%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         2717      0.03%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd           11      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt           44      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv           30      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            8      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      1198571     11.11%     92.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       645149      5.98%     98.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        92311      0.86%     99.61% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        42292      0.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10786153                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       501081                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          2170953                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2711302                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           3013514                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        347943                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         270370                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       872605                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         22557                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       22654931                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        104320                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             2143255                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses              983140                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  3509                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1345                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      2460236                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12851020                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2717615                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1168389                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               5618582                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          584496                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles        15911                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles       126954                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          136                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1854239                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         82953                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      8514094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.874410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.490803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          4639638     54.49%     54.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           164889      1.94%     56.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           194482      2.28%     58.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           191423      2.25%     60.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           448166      5.26%     66.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           260906      3.06%     69.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           219292      2.58%     71.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           230458      2.71%     74.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          2164840     25.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      8514094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.298942                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.413632                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1876622                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 23933                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              152159                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1254645                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         3676                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          788                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         522604                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         3330                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2826                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   5595938000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         270370                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          2403063                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2070518                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        15938                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           3104327                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        649860                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       21564026                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         14697                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         254845                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          33329                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         323089                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           27                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     24106900                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            53093722                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         31054413                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups           1403347                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      12664975                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         11441919                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing            1061                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing         1056                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            981313                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 26191803                       # The number of ROB reads
system.switch_cpus.rob.writes                40190375                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          5628199                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10786153                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             51533                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20763                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        25786                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40595                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              34                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             34                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7880                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7880                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26175                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25359                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        78036                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        99785                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                177821                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3319104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3041280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6360384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           28218                       # Total snoops (count)
system.tol2bus.snoopTraffic                    421184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            87567                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017301                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.130391                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  86052     98.27%     98.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1515      1.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              87567                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5595938000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           99303500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          39266988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49880989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
